
413_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a8a4  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000600  0800aa84  0800aa84  0001aa84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b084  0800b084  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800b084  0800b084  0001b084  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b08c  0800b08c  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b08c  0800b08c  0001b08c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b090  0800b090  0001b090  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800b094  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007720  20000088  0800b11c  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200077a8  0800b11c  000277a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fff4  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004058  00000000  00000000  000400ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001910  00000000  00000000  00044108  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001708  00000000  00000000  00045a18  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028387  00000000  00000000  00047120  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001a542  00000000  00000000  0006f4a7  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e0d28  00000000  00000000  000899e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016a711  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000700c  00000000  00000000  0016a78c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000088 	.word	0x20000088
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800aa6c 	.word	0x0800aa6c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000008c 	.word	0x2000008c
 800021c:	0800aa6c 	.word	0x0800aa6c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b972 	b.w	80005bc <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	4688      	mov	r8, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14b      	bne.n	8000396 <__udivmoddi4+0xa6>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4615      	mov	r5, r2
 8000302:	d967      	bls.n	80003d4 <__udivmoddi4+0xe4>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0720 	rsb	r7, r2, #32
 800030e:	fa01 f302 	lsl.w	r3, r1, r2
 8000312:	fa20 f707 	lsr.w	r7, r0, r7
 8000316:	4095      	lsls	r5, r2
 8000318:	ea47 0803 	orr.w	r8, r7, r3
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbb8 f7fe 	udiv	r7, r8, lr
 8000328:	fa1f fc85 	uxth.w	ip, r5
 800032c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000330:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000334:	fb07 f10c 	mul.w	r1, r7, ip
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18eb      	adds	r3, r5, r3
 800033e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000342:	f080 811b 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8118 	bls.w	800057c <__udivmoddi4+0x28c>
 800034c:	3f02      	subs	r7, #2
 800034e:	442b      	add	r3, r5
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0fe 	udiv	r0, r3, lr
 8000358:	fb0e 3310 	mls	r3, lr, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fc0c 	mul.w	ip, r0, ip
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	192c      	adds	r4, r5, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8107 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8104 	bls.w	8000580 <__udivmoddi4+0x290>
 8000378:	3802      	subs	r0, #2
 800037a:	442c      	add	r4, r5
 800037c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	2700      	movs	r7, #0
 8000386:	b11e      	cbz	r6, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c6 4300 	strd	r4, r3, [r6]
 8000390:	4639      	mov	r1, r7
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0xbe>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80eb 	beq.w	8000576 <__udivmoddi4+0x286>
 80003a0:	2700      	movs	r7, #0
 80003a2:	e9c6 0100 	strd	r0, r1, [r6]
 80003a6:	4638      	mov	r0, r7
 80003a8:	4639      	mov	r1, r7
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	fab3 f783 	clz	r7, r3
 80003b2:	2f00      	cmp	r7, #0
 80003b4:	d147      	bne.n	8000446 <__udivmoddi4+0x156>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d302      	bcc.n	80003c0 <__udivmoddi4+0xd0>
 80003ba:	4282      	cmp	r2, r0
 80003bc:	f200 80fa 	bhi.w	80005b4 <__udivmoddi4+0x2c4>
 80003c0:	1a84      	subs	r4, r0, r2
 80003c2:	eb61 0303 	sbc.w	r3, r1, r3
 80003c6:	2001      	movs	r0, #1
 80003c8:	4698      	mov	r8, r3
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d0e0      	beq.n	8000390 <__udivmoddi4+0xa0>
 80003ce:	e9c6 4800 	strd	r4, r8, [r6]
 80003d2:	e7dd      	b.n	8000390 <__udivmoddi4+0xa0>
 80003d4:	b902      	cbnz	r2, 80003d8 <__udivmoddi4+0xe8>
 80003d6:	deff      	udf	#255	; 0xff
 80003d8:	fab2 f282 	clz	r2, r2
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f040 808f 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e2:	1b49      	subs	r1, r1, r5
 80003e4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003e8:	fa1f f885 	uxth.w	r8, r5
 80003ec:	2701      	movs	r7, #1
 80003ee:	fbb1 fcfe 	udiv	ip, r1, lr
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003f8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003fc:	fb08 f10c 	mul.w	r1, r8, ip
 8000400:	4299      	cmp	r1, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x124>
 8000404:	18eb      	adds	r3, r5, r3
 8000406:	f10c 30ff 	add.w	r0, ip, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4299      	cmp	r1, r3
 800040e:	f200 80cd 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 8000412:	4684      	mov	ip, r0
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	b2a3      	uxth	r3, r4
 8000418:	fbb1 f0fe 	udiv	r0, r1, lr
 800041c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000420:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000424:	fb08 f800 	mul.w	r8, r8, r0
 8000428:	45a0      	cmp	r8, r4
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x14c>
 800042c:	192c      	adds	r4, r5, r4
 800042e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x14a>
 8000434:	45a0      	cmp	r8, r4
 8000436:	f200 80b6 	bhi.w	80005a6 <__udivmoddi4+0x2b6>
 800043a:	4618      	mov	r0, r3
 800043c:	eba4 0408 	sub.w	r4, r4, r8
 8000440:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000444:	e79f      	b.n	8000386 <__udivmoddi4+0x96>
 8000446:	f1c7 0c20 	rsb	ip, r7, #32
 800044a:	40bb      	lsls	r3, r7
 800044c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000450:	ea4e 0e03 	orr.w	lr, lr, r3
 8000454:	fa01 f407 	lsl.w	r4, r1, r7
 8000458:	fa20 f50c 	lsr.w	r5, r0, ip
 800045c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000460:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000464:	4325      	orrs	r5, r4
 8000466:	fbb3 f9f8 	udiv	r9, r3, r8
 800046a:	0c2c      	lsrs	r4, r5, #16
 800046c:	fb08 3319 	mls	r3, r8, r9, r3
 8000470:	fa1f fa8e 	uxth.w	sl, lr
 8000474:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000478:	fb09 f40a 	mul.w	r4, r9, sl
 800047c:	429c      	cmp	r4, r3
 800047e:	fa02 f207 	lsl.w	r2, r2, r7
 8000482:	fa00 f107 	lsl.w	r1, r0, r7
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1e 0303 	adds.w	r3, lr, r3
 800048c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000490:	f080 8087 	bcs.w	80005a2 <__udivmoddi4+0x2b2>
 8000494:	429c      	cmp	r4, r3
 8000496:	f240 8084 	bls.w	80005a2 <__udivmoddi4+0x2b2>
 800049a:	f1a9 0902 	sub.w	r9, r9, #2
 800049e:	4473      	add	r3, lr
 80004a0:	1b1b      	subs	r3, r3, r4
 80004a2:	b2ad      	uxth	r5, r5
 80004a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004a8:	fb08 3310 	mls	r3, r8, r0, r3
 80004ac:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004b0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004b4:	45a2      	cmp	sl, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1e 0404 	adds.w	r4, lr, r4
 80004bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c0:	d26b      	bcs.n	800059a <__udivmoddi4+0x2aa>
 80004c2:	45a2      	cmp	sl, r4
 80004c4:	d969      	bls.n	800059a <__udivmoddi4+0x2aa>
 80004c6:	3802      	subs	r0, #2
 80004c8:	4474      	add	r4, lr
 80004ca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ce:	fba0 8902 	umull	r8, r9, r0, r2
 80004d2:	eba4 040a 	sub.w	r4, r4, sl
 80004d6:	454c      	cmp	r4, r9
 80004d8:	46c2      	mov	sl, r8
 80004da:	464b      	mov	r3, r9
 80004dc:	d354      	bcc.n	8000588 <__udivmoddi4+0x298>
 80004de:	d051      	beq.n	8000584 <__udivmoddi4+0x294>
 80004e0:	2e00      	cmp	r6, #0
 80004e2:	d069      	beq.n	80005b8 <__udivmoddi4+0x2c8>
 80004e4:	ebb1 050a 	subs.w	r5, r1, sl
 80004e8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ec:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004f0:	40fd      	lsrs	r5, r7
 80004f2:	40fc      	lsrs	r4, r7
 80004f4:	ea4c 0505 	orr.w	r5, ip, r5
 80004f8:	e9c6 5400 	strd	r5, r4, [r6]
 80004fc:	2700      	movs	r7, #0
 80004fe:	e747      	b.n	8000390 <__udivmoddi4+0xa0>
 8000500:	f1c2 0320 	rsb	r3, r2, #32
 8000504:	fa20 f703 	lsr.w	r7, r0, r3
 8000508:	4095      	lsls	r5, r2
 800050a:	fa01 f002 	lsl.w	r0, r1, r2
 800050e:	fa21 f303 	lsr.w	r3, r1, r3
 8000512:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000516:	4338      	orrs	r0, r7
 8000518:	0c01      	lsrs	r1, r0, #16
 800051a:	fbb3 f7fe 	udiv	r7, r3, lr
 800051e:	fa1f f885 	uxth.w	r8, r5
 8000522:	fb0e 3317 	mls	r3, lr, r7, r3
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb07 f308 	mul.w	r3, r7, r8
 800052e:	428b      	cmp	r3, r1
 8000530:	fa04 f402 	lsl.w	r4, r4, r2
 8000534:	d907      	bls.n	8000546 <__udivmoddi4+0x256>
 8000536:	1869      	adds	r1, r5, r1
 8000538:	f107 3cff 	add.w	ip, r7, #4294967295
 800053c:	d22f      	bcs.n	800059e <__udivmoddi4+0x2ae>
 800053e:	428b      	cmp	r3, r1
 8000540:	d92d      	bls.n	800059e <__udivmoddi4+0x2ae>
 8000542:	3f02      	subs	r7, #2
 8000544:	4429      	add	r1, r5
 8000546:	1acb      	subs	r3, r1, r3
 8000548:	b281      	uxth	r1, r0
 800054a:	fbb3 f0fe 	udiv	r0, r3, lr
 800054e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000552:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000556:	fb00 f308 	mul.w	r3, r0, r8
 800055a:	428b      	cmp	r3, r1
 800055c:	d907      	bls.n	800056e <__udivmoddi4+0x27e>
 800055e:	1869      	adds	r1, r5, r1
 8000560:	f100 3cff 	add.w	ip, r0, #4294967295
 8000564:	d217      	bcs.n	8000596 <__udivmoddi4+0x2a6>
 8000566:	428b      	cmp	r3, r1
 8000568:	d915      	bls.n	8000596 <__udivmoddi4+0x2a6>
 800056a:	3802      	subs	r0, #2
 800056c:	4429      	add	r1, r5
 800056e:	1ac9      	subs	r1, r1, r3
 8000570:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000574:	e73b      	b.n	80003ee <__udivmoddi4+0xfe>
 8000576:	4637      	mov	r7, r6
 8000578:	4630      	mov	r0, r6
 800057a:	e709      	b.n	8000390 <__udivmoddi4+0xa0>
 800057c:	4607      	mov	r7, r0
 800057e:	e6e7      	b.n	8000350 <__udivmoddi4+0x60>
 8000580:	4618      	mov	r0, r3
 8000582:	e6fb      	b.n	800037c <__udivmoddi4+0x8c>
 8000584:	4541      	cmp	r1, r8
 8000586:	d2ab      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 8000588:	ebb8 0a02 	subs.w	sl, r8, r2
 800058c:	eb69 020e 	sbc.w	r2, r9, lr
 8000590:	3801      	subs	r0, #1
 8000592:	4613      	mov	r3, r2
 8000594:	e7a4      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000596:	4660      	mov	r0, ip
 8000598:	e7e9      	b.n	800056e <__udivmoddi4+0x27e>
 800059a:	4618      	mov	r0, r3
 800059c:	e795      	b.n	80004ca <__udivmoddi4+0x1da>
 800059e:	4667      	mov	r7, ip
 80005a0:	e7d1      	b.n	8000546 <__udivmoddi4+0x256>
 80005a2:	4681      	mov	r9, r0
 80005a4:	e77c      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a6:	3802      	subs	r0, #2
 80005a8:	442c      	add	r4, r5
 80005aa:	e747      	b.n	800043c <__udivmoddi4+0x14c>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	442b      	add	r3, r5
 80005b2:	e72f      	b.n	8000414 <__udivmoddi4+0x124>
 80005b4:	4638      	mov	r0, r7
 80005b6:	e708      	b.n	80003ca <__udivmoddi4+0xda>
 80005b8:	4637      	mov	r7, r6
 80005ba:	e6e9      	b.n	8000390 <__udivmoddi4+0xa0>

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <write_PCM16_stereo_header>:
#include "fatfs.h"


/*Return 0 on success and -1 on failure*/
int write_PCM16_stereo_header(FILE* file_p, int32_t SampleRate, int32_t FrameCount)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b094      	sub	sp, #80	; 0x50
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	60f8      	str	r0, [r7, #12]
 80005c8:	60b9      	str	r1, [r7, #8]
 80005ca:	607a      	str	r2, [r7, #4]
    int32_t subchunk2_size;
    int32_t chunk_size;

    size_t write_count;

    subchunk2_size  = FrameCount * NUM_CHANNELS * BITS_PER_SAMPLE/8;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	011b      	lsls	r3, r3, #4
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	da00      	bge.n	80005d6 <write_PCM16_stereo_header+0x16>
 80005d4:	3307      	adds	r3, #7
 80005d6:	10db      	asrs	r3, r3, #3
 80005d8:	64fb      	str	r3, [r7, #76]	; 0x4c
    chunk_size      = 4 + (8 + SUBCHUNK1SIZE) + (8 + subchunk2_size);
 80005da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80005dc:	3324      	adds	r3, #36	; 0x24
 80005de:	64bb      	str	r3, [r7, #72]	; 0x48

    wav_header.ChunkID[0] = 'R';
 80005e0:	2352      	movs	r3, #82	; 0x52
 80005e2:	763b      	strb	r3, [r7, #24]
    wav_header.ChunkID[1] = 'I';
 80005e4:	2349      	movs	r3, #73	; 0x49
 80005e6:	767b      	strb	r3, [r7, #25]
    wav_header.ChunkID[2] = 'F';
 80005e8:	2346      	movs	r3, #70	; 0x46
 80005ea:	76bb      	strb	r3, [r7, #26]
    wav_header.ChunkID[3] = 'F';
 80005ec:	2346      	movs	r3, #70	; 0x46
 80005ee:	76fb      	strb	r3, [r7, #27]

    wav_header.ChunkSize = chunk_size;
 80005f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80005f2:	61fb      	str	r3, [r7, #28]

    wav_header.Format[0] = 'W';
 80005f4:	2357      	movs	r3, #87	; 0x57
 80005f6:	f887 3020 	strb.w	r3, [r7, #32]
    wav_header.Format[1] = 'A';
 80005fa:	2341      	movs	r3, #65	; 0x41
 80005fc:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    wav_header.Format[2] = 'V';
 8000600:	2356      	movs	r3, #86	; 0x56
 8000602:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    wav_header.Format[3] = 'E';
 8000606:	2345      	movs	r3, #69	; 0x45
 8000608:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    wav_header.Subchunk1ID[0] = 'f';
 800060c:	2366      	movs	r3, #102	; 0x66
 800060e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    wav_header.Subchunk1ID[1] = 'm';
 8000612:	236d      	movs	r3, #109	; 0x6d
 8000614:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    wav_header.Subchunk1ID[2] = 't';
 8000618:	2374      	movs	r3, #116	; 0x74
 800061a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    wav_header.Subchunk1ID[3] = ' ';
 800061e:	2320      	movs	r3, #32
 8000620:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    wav_header.Subchunk1Size = SUBCHUNK1SIZE;
 8000624:	2310      	movs	r3, #16
 8000626:	62bb      	str	r3, [r7, #40]	; 0x28
    wav_header.AudioFormat = AUDIO_FORMAT;
 8000628:	2301      	movs	r3, #1
 800062a:	85bb      	strh	r3, [r7, #44]	; 0x2c
    wav_header.NumChannels = NUM_CHANNELS;
 800062c:	2301      	movs	r3, #1
 800062e:	85fb      	strh	r3, [r7, #46]	; 0x2e
    wav_header.SampleRate = SampleRate;
 8000630:	68bb      	ldr	r3, [r7, #8]
 8000632:	633b      	str	r3, [r7, #48]	; 0x30
    wav_header.ByteRate = BYTE_RATE;
 8000634:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8000638:	637b      	str	r3, [r7, #52]	; 0x34
    wav_header.BlockAlign = BLOCK_ALIGN;
 800063a:	2302      	movs	r3, #2
 800063c:	873b      	strh	r3, [r7, #56]	; 0x38
    wav_header.BitsPerSample = BITS_PER_SAMPLE;
 800063e:	2310      	movs	r3, #16
 8000640:	877b      	strh	r3, [r7, #58]	; 0x3a

    wav_header.Subchunk2ID[0] = 'd';
 8000642:	2364      	movs	r3, #100	; 0x64
 8000644:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    wav_header.Subchunk2ID[1] = 'a';
 8000648:	2361      	movs	r3, #97	; 0x61
 800064a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
    wav_header.Subchunk2ID[2] = 't';
 800064e:	2374      	movs	r3, #116	; 0x74
 8000650:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    wav_header.Subchunk2ID[3] = 'a';
 8000654:	2361      	movs	r3, #97	; 0x61
 8000656:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    wav_header.Subchunk2Size = subchunk2_size;
 800065a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800065c:	643b      	str	r3, [r7, #64]	; 0x40

    UINT byteCount;
	ret = f_write(file_p, &wav_header, sizeof(wavfile_header_t), &byteCount);
 800065e:	f107 0314 	add.w	r3, r7, #20
 8000662:	f107 0118 	add.w	r1, r7, #24
 8000666:	222c      	movs	r2, #44	; 0x2c
 8000668:	68f8      	ldr	r0, [r7, #12]
 800066a:	f009 f851 	bl	8009710 <f_write>
 800066e:	4603      	mov	r3, r0
 8000670:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	printf("header write result = %d\r\n", ret);
 8000674:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000678:	4619      	mov	r1, r3
 800067a:	4804      	ldr	r0, [pc, #16]	; (800068c <write_PCM16_stereo_header+0xcc>)
 800067c:	f009 fbba 	bl	8009df4 <iprintf>
//	ret = f_close(file_p);
//	printf("header close result = %d\r\n", ret);
    return ret;
 8000680:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8000684:	4618      	mov	r0, r3
 8000686:	3750      	adds	r7, #80	; 0x50
 8000688:	46bd      	mov	sp, r7
 800068a:	bd80      	pop	{r7, pc}
 800068c:	0800aa84 	.word	0x0800aa84

08000690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000690:	b580      	push	{r7, lr}
 8000692:	b092      	sub	sp, #72	; 0x48
 8000694:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	HAL_StatusTypeDef ret;
	uint8_t myWrite[30] = "TEST STRING";
 8000696:	4a55      	ldr	r2, [pc, #340]	; (80007ec <main+0x15c>)
 8000698:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800069c:	ca07      	ldmia	r2, {r0, r1, r2}
 800069e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80006a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80006a6:	2200      	movs	r2, #0
 80006a8:	601a      	str	r2, [r3, #0]
 80006aa:	605a      	str	r2, [r3, #4]
 80006ac:	609a      	str	r2, [r3, #8]
 80006ae:	60da      	str	r2, [r3, #12]
 80006b0:	821a      	strh	r2, [r3, #16]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b2:	f001 fc11 	bl	8001ed8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006b6:	f000 f8b9 	bl	800082c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ba:	f000 fb1f 	bl	8000cfc <MX_GPIO_Init>
  MX_DMA_Init();
 80006be:	f000 fafd 	bl	8000cbc <MX_DMA_Init>
  MX_ADC1_Init();
 80006c2:	f000 f943 	bl	800094c <MX_ADC1_Init>
  MX_DAC_Init();
 80006c6:	f000 f993 	bl	80009f0 <MX_DAC_Init>
  MX_DFSDM1_Init();
 80006ca:	f000 f9bb 	bl	8000a44 <MX_DFSDM1_Init>
  MX_FMPI2C1_Init();
 80006ce:	f000 fa1f 	bl	8000b10 <MX_FMPI2C1_Init>
  MX_FSMC_Init();
 80006d2:	f000 fd53 	bl	800117c <MX_FSMC_Init>
  MX_QUADSPI_Init();
 80006d6:	f000 fa51 	bl	8000b7c <MX_QUADSPI_Init>
  MX_SDIO_SD_Init();
 80006da:	f000 fa7b 	bl	8000bd4 <MX_SDIO_SD_Init>
  MX_UART10_Init();
 80006de:	f000 fa99 	bl	8000c14 <MX_UART10_Init>
  MX_USART6_UART_Init();
 80006e2:	f000 fac1 	bl	8000c68 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 80006e6:	f006 f9d1 	bl	8006a8c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, GPIO_PIN_SET);
 80006ea:	2201      	movs	r2, #1
 80006ec:	2120      	movs	r1, #32
 80006ee:	4840      	ldr	r0, [pc, #256]	; (80007f0 <main+0x160>)
 80006f0:	f003 f86a 	bl	80037c8 <HAL_GPIO_WritePin>


	printf("path: '%s'\r\n", SDPath);
 80006f4:	493f      	ldr	r1, [pc, #252]	; (80007f4 <main+0x164>)
 80006f6:	4840      	ldr	r0, [pc, #256]	; (80007f8 <main+0x168>)
 80006f8:	f009 fb7c 	bl	8009df4 <iprintf>
//	double duration = 10; /*seconds*/


	fRet = f_mount(&myFAT, SDPath, 1);
 80006fc:	2201      	movs	r2, #1
 80006fe:	493d      	ldr	r1, [pc, #244]	; (80007f4 <main+0x164>)
 8000700:	483e      	ldr	r0, [pc, #248]	; (80007fc <main+0x16c>)
 8000702:	f008 fdf3 	bl	80092ec <f_mount>
 8000706:	4603      	mov	r3, r0
 8000708:	461a      	mov	r2, r3
 800070a:	4b3d      	ldr	r3, [pc, #244]	; (8000800 <main+0x170>)
 800070c:	701a      	strb	r2, [r3, #0]
	printf("header write result = %d\r\n", fRet);
 800070e:	4b3c      	ldr	r3, [pc, #240]	; (8000800 <main+0x170>)
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	4619      	mov	r1, r3
 8000714:	483b      	ldr	r0, [pc, #236]	; (8000804 <main+0x174>)
 8000716:	f009 fb6d 	bl	8009df4 <iprintf>

	f_open(&myFile, fname, FA_WRITE | FA_CREATE_ALWAYS);
 800071a:	4b3b      	ldr	r3, [pc, #236]	; (8000808 <main+0x178>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	220a      	movs	r2, #10
 8000720:	4619      	mov	r1, r3
 8000722:	483a      	ldr	r0, [pc, #232]	; (800080c <main+0x17c>)
 8000724:	f008 fe28 	bl	8009378 <f_open>

//	write_PCM16_stereo_header(&myFile, SAMPLE_RATE, FrameCount * AUDIO_REC);
	write_PCM16_stereo_header(&myFile, SAMPLE_RATE, 131072);
 8000728:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800072c:	f44f 517a 	mov.w	r1, #16000	; 0x3e80
 8000730:	4836      	ldr	r0, [pc, #216]	; (800080c <main+0x17c>)
 8000732:	f7ff ff45 	bl	80005c0 <write_PCM16_stereo_header>
//  if(ret != HAL_OK)
//  {
//	  printf("DMA on filter not started");
//  }

  bool first = true;
 8000736:	2301      	movs	r3, #1
 8000738:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
//  ret = HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm2_filter0, Rec2Buf, AUDIO_REC);
//   if(ret != HAL_OK)
//   {
// 	  printf("DMA on filter not started");
//   }
   HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, GPIO_PIN_RESET);
 800073c:	2200      	movs	r2, #0
 800073e:	2120      	movs	r1, #32
 8000740:	482b      	ldr	r0, [pc, #172]	; (80007f0 <main+0x160>)
 8000742:	f003 f841 	bl	80037c8 <HAL_GPIO_WritePin>
//			  Value1Buf[i*2] = (yn >> 8);
//			  Value1Buf[i*2+1] = yn & 0xff;
//		  }
//		  DmaRecBuffCplt = 0;

	  for(int i = 0; i < 8; i++)
 8000746:	2300      	movs	r3, #0
 8000748:	647b      	str	r3, [r7, #68]	; 0x44
 800074a:	e017      	b.n	800077c <main+0xec>
	  {
		  simpleBuf[i*2 +1] = toneBuf[i] >> 8;
 800074c:	4a30      	ldr	r2, [pc, #192]	; (8000810 <main+0x180>)
 800074e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000750:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000754:	0a1b      	lsrs	r3, r3, #8
 8000756:	b29a      	uxth	r2, r3
 8000758:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800075a:	005b      	lsls	r3, r3, #1
 800075c:	3301      	adds	r3, #1
 800075e:	b2d1      	uxtb	r1, r2
 8000760:	4a2c      	ldr	r2, [pc, #176]	; (8000814 <main+0x184>)
 8000762:	54d1      	strb	r1, [r2, r3]
		  simpleBuf[i*2] = toneBuf[i];
 8000764:	4a2a      	ldr	r2, [pc, #168]	; (8000810 <main+0x180>)
 8000766:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000768:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800076c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800076e:	005b      	lsls	r3, r3, #1
 8000770:	b2d1      	uxtb	r1, r2
 8000772:	4a28      	ldr	r2, [pc, #160]	; (8000814 <main+0x184>)
 8000774:	54d1      	strb	r1, [r2, r3]
	  for(int i = 0; i < 8; i++)
 8000776:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000778:	3301      	adds	r3, #1
 800077a:	647b      	str	r3, [r7, #68]	; 0x44
 800077c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800077e:	2b07      	cmp	r3, #7
 8000780:	dde4      	ble.n	800074c <main+0xbc>
	  }
//
		  if(pass++ < toneCount)
 8000782:	4b25      	ldr	r3, [pc, #148]	; (8000818 <main+0x188>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	1c5a      	adds	r2, r3, #1
 8000788:	4923      	ldr	r1, [pc, #140]	; (8000818 <main+0x188>)
 800078a:	600a      	str	r2, [r1, #0]
 800078c:	4a23      	ldr	r2, [pc, #140]	; (800081c <main+0x18c>)
 800078e:	6812      	ldr	r2, [r2, #0]
 8000790:	4293      	cmp	r3, r2
 8000792:	da12      	bge.n	80007ba <main+0x12a>
		  {
//			  fRet = f_open(&myFile, fname, FA_WRITE | FA_OPEN_APPEND);// | FA_CREATE_ALWAYS);
//			  printf("f_open error == %d\r\n", fRet);

			  fRet = f_write(&myFile, simpleBuf, 16, &byteCount);
 8000794:	4b22      	ldr	r3, [pc, #136]	; (8000820 <main+0x190>)
 8000796:	2210      	movs	r2, #16
 8000798:	491e      	ldr	r1, [pc, #120]	; (8000814 <main+0x184>)
 800079a:	481c      	ldr	r0, [pc, #112]	; (800080c <main+0x17c>)
 800079c:	f008 ffb8 	bl	8009710 <f_write>
 80007a0:	4603      	mov	r3, r0
 80007a2:	461a      	mov	r2, r3
 80007a4:	4b16      	ldr	r3, [pc, #88]	; (8000800 <main+0x170>)
 80007a6:	701a      	strb	r2, [r3, #0]
			  printf("f_write error == %d\r\n", fRet);
 80007a8:	4b15      	ldr	r3, [pc, #84]	; (8000800 <main+0x170>)
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	4619      	mov	r1, r3
 80007ae:	481d      	ldr	r0, [pc, #116]	; (8000824 <main+0x194>)
 80007b0:	f009 fb20 	bl	8009df4 <iprintf>
			  HAL_Delay(3);
 80007b4:	2003      	movs	r0, #3
 80007b6:	f001 fc01 	bl	8001fbc <HAL_Delay>
//			  fRet = f_close(&myFile);
//			  printf("f_close error == %d\r\n\n", fRet);
		  }
		  if(pass == toneCount)
 80007ba:	4b17      	ldr	r3, [pc, #92]	; (8000818 <main+0x188>)
 80007bc:	681a      	ldr	r2, [r3, #0]
 80007be:	4b17      	ldr	r3, [pc, #92]	; (800081c <main+0x18c>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	429a      	cmp	r2, r3
 80007c4:	d1bf      	bne.n	8000746 <main+0xb6>
		  {
			  fRet = f_close(&myFile);
 80007c6:	4811      	ldr	r0, [pc, #68]	; (800080c <main+0x17c>)
 80007c8:	f009 f9b4 	bl	8009b34 <f_close>
 80007cc:	4603      	mov	r3, r0
 80007ce:	461a      	mov	r2, r3
 80007d0:	4b0b      	ldr	r3, [pc, #44]	; (8000800 <main+0x170>)
 80007d2:	701a      	strb	r2, [r3, #0]
			  printf("f_close error == %d\r\n\n", fRet);
 80007d4:	4b0a      	ldr	r3, [pc, #40]	; (8000800 <main+0x170>)
 80007d6:	781b      	ldrb	r3, [r3, #0]
 80007d8:	4619      	mov	r1, r3
 80007da:	4813      	ldr	r0, [pc, #76]	; (8000828 <main+0x198>)
 80007dc:	f009 fb0a 	bl	8009df4 <iprintf>
			  HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, GPIO_PIN_SET);
 80007e0:	2201      	movs	r2, #1
 80007e2:	2120      	movs	r1, #32
 80007e4:	4802      	ldr	r0, [pc, #8]	; (80007f0 <main+0x160>)
 80007e6:	f002 ffef 	bl	80037c8 <HAL_GPIO_WritePin>
	  for(int i = 0; i < 8; i++)
 80007ea:	e7ac      	b.n	8000746 <main+0xb6>
 80007ec:	0800ab10 	.word	0x0800ab10
 80007f0:	40020800 	.word	0x40020800
 80007f4:	20005738 	.word	0x20005738
 80007f8:	0800aab4 	.word	0x0800aab4
 80007fc:	20003eac 	.word	0x20003eac
 8000800:	200000a4 	.word	0x200000a4
 8000804:	0800aac4 	.word	0x0800aac4
 8000808:	20000014 	.word	0x20000014
 800080c:	20001b68 	.word	0x20001b68
 8000810:	20000000 	.word	0x20000000
 8000814:	20003bec 	.word	0x20003bec
 8000818:	200000a8 	.word	0x200000a8
 800081c:	20000010 	.word	0x20000010
 8000820:	20003bfc 	.word	0x20003bfc
 8000824:	0800aae0 	.word	0x0800aae0
 8000828:	0800aaf8 	.word	0x0800aaf8

0800082c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b0aa      	sub	sp, #168	; 0xa8
 8000830:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000832:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8000836:	2234      	movs	r2, #52	; 0x34
 8000838:	2100      	movs	r1, #0
 800083a:	4618      	mov	r0, r3
 800083c:	f009 fa2a 	bl	8009c94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000840:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000844:	2200      	movs	r2, #0
 8000846:	601a      	str	r2, [r3, #0]
 8000848:	605a      	str	r2, [r3, #4]
 800084a:	609a      	str	r2, [r3, #8]
 800084c:	60da      	str	r2, [r3, #12]
 800084e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000850:	f107 0308 	add.w	r3, r7, #8
 8000854:	2258      	movs	r2, #88	; 0x58
 8000856:	2100      	movs	r1, #0
 8000858:	4618      	mov	r0, r3
 800085a:	f009 fa1b 	bl	8009c94 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	4b38      	ldr	r3, [pc, #224]	; (8000944 <SystemClock_Config+0x118>)
 8000864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000866:	4a37      	ldr	r2, [pc, #220]	; (8000944 <SystemClock_Config+0x118>)
 8000868:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800086c:	6413      	str	r3, [r2, #64]	; 0x40
 800086e:	4b35      	ldr	r3, [pc, #212]	; (8000944 <SystemClock_Config+0x118>)
 8000870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000872:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800087a:	2300      	movs	r3, #0
 800087c:	603b      	str	r3, [r7, #0]
 800087e:	4b32      	ldr	r3, [pc, #200]	; (8000948 <SystemClock_Config+0x11c>)
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	4a31      	ldr	r2, [pc, #196]	; (8000948 <SystemClock_Config+0x11c>)
 8000884:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000888:	6013      	str	r3, [r2, #0]
 800088a:	4b2f      	ldr	r3, [pc, #188]	; (8000948 <SystemClock_Config+0x11c>)
 800088c:	681b      	ldr	r3, [r3, #0]
 800088e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000892:	603b      	str	r3, [r7, #0]
 8000894:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000896:	2302      	movs	r3, #2
 8000898:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800089a:	2301      	movs	r3, #1
 800089c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008a0:	2310      	movs	r3, #16
 80008a2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008a6:	2302      	movs	r3, #2
 80008a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80008ac:	2300      	movs	r3, #0
 80008ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLM = 8;
 80008b2:	2308      	movs	r3, #8
 80008b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLN = 96;
 80008b8:	2360      	movs	r3, #96	; 0x60
 80008ba:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008be:	2302      	movs	r3, #2
 80008c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008c4:	2304      	movs	r3, #4
 80008c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLR = 2;
 80008ca:	2302      	movs	r3, #2
 80008cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80008d4:	4618      	mov	r0, r3
 80008d6:	f003 fcab 	bl	8004230 <HAL_RCC_OscConfig>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 80008e0:	f000 fcfe 	bl	80012e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008e4:	230f      	movs	r3, #15
 80008e6:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008e8:	2302      	movs	r3, #2
 80008ea:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ec:	2300      	movs	r3, #0
 80008ee:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008f4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008f6:	2300      	movs	r3, #0
 80008f8:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80008fa:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80008fe:	2103      	movs	r1, #3
 8000900:	4618      	mov	r0, r3
 8000902:	f003 f83d 	bl	8003980 <HAL_RCC_ClockConfig>
 8000906:	4603      	mov	r3, r0
 8000908:	2b00      	cmp	r3, #0
 800090a:	d001      	beq.n	8000910 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 800090c:	f000 fce8 	bl	80012e0 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1|RCC_PERIPHCLK_SDIO
 8000910:	f44f 73b8 	mov.w	r3, #368	; 0x170
 8000914:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48|RCC_PERIPHCLK_FMPI2C1;
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 8000916:	2300      	movs	r3, #0
 8000918:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInitStruct.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_APB2;
 800091a:	2300      	movs	r3, #0
 800091c:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInitStruct.SdioClockSelection = RCC_SDIOCLKSOURCE_CLK48;
 800091e:	2300      	movs	r3, #0
 8000920:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.Fmpi2c1ClockSelection = RCC_FMPI2C1CLKSOURCE_APB;
 8000922:	2300      	movs	r3, #0
 8000924:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000926:	f107 0308 	add.w	r3, r7, #8
 800092a:	4618      	mov	r0, r3
 800092c:	f003 f9f4 	bl	8003d18 <HAL_RCCEx_PeriphCLKConfig>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <SystemClock_Config+0x10e>
  {
    Error_Handler();
 8000936:	f000 fcd3 	bl	80012e0 <Error_Handler>
  }
}
 800093a:	bf00      	nop
 800093c:	37a8      	adds	r7, #168	; 0xa8
 800093e:	46bd      	mov	sp, r7
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	40023800 	.word	0x40023800
 8000948:	40007000 	.word	0x40007000

0800094c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b084      	sub	sp, #16
 8000950:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000952:	463b      	mov	r3, r7
 8000954:	2200      	movs	r2, #0
 8000956:	601a      	str	r2, [r3, #0]
 8000958:	605a      	str	r2, [r3, #4]
 800095a:	609a      	str	r2, [r3, #8]
 800095c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800095e:	4b21      	ldr	r3, [pc, #132]	; (80009e4 <MX_ADC1_Init+0x98>)
 8000960:	4a21      	ldr	r2, [pc, #132]	; (80009e8 <MX_ADC1_Init+0x9c>)
 8000962:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000964:	4b1f      	ldr	r3, [pc, #124]	; (80009e4 <MX_ADC1_Init+0x98>)
 8000966:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800096a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800096c:	4b1d      	ldr	r3, [pc, #116]	; (80009e4 <MX_ADC1_Init+0x98>)
 800096e:	2200      	movs	r2, #0
 8000970:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000972:	4b1c      	ldr	r3, [pc, #112]	; (80009e4 <MX_ADC1_Init+0x98>)
 8000974:	2200      	movs	r2, #0
 8000976:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000978:	4b1a      	ldr	r3, [pc, #104]	; (80009e4 <MX_ADC1_Init+0x98>)
 800097a:	2200      	movs	r2, #0
 800097c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800097e:	4b19      	ldr	r3, [pc, #100]	; (80009e4 <MX_ADC1_Init+0x98>)
 8000980:	2200      	movs	r2, #0
 8000982:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000986:	4b17      	ldr	r3, [pc, #92]	; (80009e4 <MX_ADC1_Init+0x98>)
 8000988:	2200      	movs	r2, #0
 800098a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800098c:	4b15      	ldr	r3, [pc, #84]	; (80009e4 <MX_ADC1_Init+0x98>)
 800098e:	4a17      	ldr	r2, [pc, #92]	; (80009ec <MX_ADC1_Init+0xa0>)
 8000990:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000992:	4b14      	ldr	r3, [pc, #80]	; (80009e4 <MX_ADC1_Init+0x98>)
 8000994:	2200      	movs	r2, #0
 8000996:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000998:	4b12      	ldr	r3, [pc, #72]	; (80009e4 <MX_ADC1_Init+0x98>)
 800099a:	2201      	movs	r2, #1
 800099c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800099e:	4b11      	ldr	r3, [pc, #68]	; (80009e4 <MX_ADC1_Init+0x98>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009a6:	4b0f      	ldr	r3, [pc, #60]	; (80009e4 <MX_ADC1_Init+0x98>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009ac:	480d      	ldr	r0, [pc, #52]	; (80009e4 <MX_ADC1_Init+0x98>)
 80009ae:	f001 fb27 	bl	8002000 <HAL_ADC_Init>
 80009b2:	4603      	mov	r3, r0
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d001      	beq.n	80009bc <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80009b8:	f000 fc92 	bl	80012e0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80009bc:	230a      	movs	r3, #10
 80009be:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80009c0:	2301      	movs	r3, #1
 80009c2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80009c4:	2300      	movs	r3, #0
 80009c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009c8:	463b      	mov	r3, r7
 80009ca:	4619      	mov	r1, r3
 80009cc:	4805      	ldr	r0, [pc, #20]	; (80009e4 <MX_ADC1_Init+0x98>)
 80009ce:	f001 fb5b 	bl	8002088 <HAL_ADC_ConfigChannel>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80009d8:	f000 fc82 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009dc:	bf00      	nop
 80009de:	3710      	adds	r7, #16
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	20003c90 	.word	0x20003c90
 80009e8:	40012000 	.word	0x40012000
 80009ec:	0f000001 	.word	0x0f000001

080009f0 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80009f6:	463b      	mov	r3, r7
 80009f8:	2200      	movs	r2, #0
 80009fa:	601a      	str	r2, [r3, #0]
 80009fc:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization 
  */
  hdac.Instance = DAC;
 80009fe:	4b0f      	ldr	r3, [pc, #60]	; (8000a3c <MX_DAC_Init+0x4c>)
 8000a00:	4a0f      	ldr	r2, [pc, #60]	; (8000a40 <MX_DAC_Init+0x50>)
 8000a02:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8000a04:	480d      	ldr	r0, [pc, #52]	; (8000a3c <MX_DAC_Init+0x4c>)
 8000a06:	f001 fe7e 	bl	8002706 <HAL_DAC_Init>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8000a10:	f000 fc66 	bl	80012e0 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000a14:	2300      	movs	r3, #0
 8000a16:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000a1c:	463b      	mov	r3, r7
 8000a1e:	2200      	movs	r2, #0
 8000a20:	4619      	mov	r1, r3
 8000a22:	4806      	ldr	r0, [pc, #24]	; (8000a3c <MX_DAC_Init+0x4c>)
 8000a24:	f001 fe91 	bl	800274a <HAL_DAC_ConfigChannel>
 8000a28:	4603      	mov	r3, r0
 8000a2a:	2b00      	cmp	r3, #0
 8000a2c:	d001      	beq.n	8000a32 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8000a2e:	f000 fc57 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8000a32:	bf00      	nop
 8000a34:	3708      	adds	r7, #8
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	20003d38 	.word	0x20003d38
 8000a40:	40007400 	.word	0x40007400

08000a44 <MX_DFSDM1_Init>:
  * @brief DFSDM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DFSDM1_Init(void)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8000a48:	4b2c      	ldr	r3, [pc, #176]	; (8000afc <MX_DFSDM1_Init+0xb8>)
 8000a4a:	4a2d      	ldr	r2, [pc, #180]	; (8000b00 <MX_DFSDM1_Init+0xbc>)
 8000a4c:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8000a4e:	4b2b      	ldr	r3, [pc, #172]	; (8000afc <MX_DFSDM1_Init+0xb8>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8000a54:	4b29      	ldr	r3, [pc, #164]	; (8000afc <MX_DFSDM1_Init+0xb8>)
 8000a56:	2201      	movs	r2, #1
 8000a58:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8000a5a:	4b28      	ldr	r3, [pc, #160]	; (8000afc <MX_DFSDM1_Init+0xb8>)
 8000a5c:	2201      	movs	r2, #1
 8000a5e:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8000a60:	4b26      	ldr	r3, [pc, #152]	; (8000afc <MX_DFSDM1_Init+0xb8>)
 8000a62:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000a66:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 150;
 8000a68:	4b24      	ldr	r3, [pc, #144]	; (8000afc <MX_DFSDM1_Init+0xb8>)
 8000a6a:	2296      	movs	r2, #150	; 0x96
 8000a6c:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8000a6e:	4b23      	ldr	r3, [pc, #140]	; (8000afc <MX_DFSDM1_Init+0xb8>)
 8000a70:	2201      	movs	r2, #1
 8000a72:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8000a74:	4821      	ldr	r0, [pc, #132]	; (8000afc <MX_DFSDM1_Init+0xb8>)
 8000a76:	f001 ffa5 	bl	80029c4 <HAL_DFSDM_FilterInit>
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d001      	beq.n	8000a84 <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 8000a80:	f000 fc2e 	bl	80012e0 <Error_Handler>
  }
  hdfsdm1_channel1.Instance = DFSDM1_Channel1;
 8000a84:	4b1f      	ldr	r3, [pc, #124]	; (8000b04 <MX_DFSDM1_Init+0xc0>)
 8000a86:	4a20      	ldr	r2, [pc, #128]	; (8000b08 <MX_DFSDM1_Init+0xc4>)
 8000a88:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel1.Init.OutputClock.Activation = ENABLE;
 8000a8a:	4b1e      	ldr	r3, [pc, #120]	; (8000b04 <MX_DFSDM1_Init+0xc0>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel1.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8000a90:	4b1c      	ldr	r3, [pc, #112]	; (8000b04 <MX_DFSDM1_Init+0xc0>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel1.Init.OutputClock.Divider = 40;
 8000a96:	4b1b      	ldr	r3, [pc, #108]	; (8000b04 <MX_DFSDM1_Init+0xc0>)
 8000a98:	2228      	movs	r2, #40	; 0x28
 8000a9a:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel1.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8000a9c:	4b19      	ldr	r3, [pc, #100]	; (8000b04 <MX_DFSDM1_Init+0xc0>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel1.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000aa2:	4b18      	ldr	r3, [pc, #96]	; (8000b04 <MX_DFSDM1_Init+0xc0>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel1.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000aa8:	4b16      	ldr	r3, [pc, #88]	; (8000b04 <MX_DFSDM1_Init+0xc0>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel1.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_FALLING;
 8000aae:	4b15      	ldr	r3, [pc, #84]	; (8000b04 <MX_DFSDM1_Init+0xc0>)
 8000ab0:	2201      	movs	r2, #1
 8000ab2:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel1.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8000ab4:	4b13      	ldr	r3, [pc, #76]	; (8000b04 <MX_DFSDM1_Init+0xc0>)
 8000ab6:	2204      	movs	r2, #4
 8000ab8:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel1.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000aba:	4b12      	ldr	r3, [pc, #72]	; (8000b04 <MX_DFSDM1_Init+0xc0>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel1.Init.Awd.Oversampling = 1;
 8000ac0:	4b10      	ldr	r3, [pc, #64]	; (8000b04 <MX_DFSDM1_Init+0xc0>)
 8000ac2:	2201      	movs	r2, #1
 8000ac4:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel1.Init.Offset = 0;
 8000ac6:	4b0f      	ldr	r3, [pc, #60]	; (8000b04 <MX_DFSDM1_Init+0xc0>)
 8000ac8:	2200      	movs	r2, #0
 8000aca:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel1.Init.RightBitShift = 0x0;
 8000acc:	4b0d      	ldr	r3, [pc, #52]	; (8000b04 <MX_DFSDM1_Init+0xc0>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel1) != HAL_OK)
 8000ad2:	480c      	ldr	r0, [pc, #48]	; (8000b04 <MX_DFSDM1_Init+0xc0>)
 8000ad4:	f001 fe86 	bl	80027e4 <HAL_DFSDM_ChannelInit>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_DFSDM1_Init+0x9e>
  {
    Error_Handler();
 8000ade:	f000 fbff 	bl	80012e0 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_1, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8000ae2:	2201      	movs	r2, #1
 8000ae4:	4909      	ldr	r1, [pc, #36]	; (8000b0c <MX_DFSDM1_Init+0xc8>)
 8000ae6:	4805      	ldr	r0, [pc, #20]	; (8000afc <MX_DFSDM1_Init+0xb8>)
 8000ae8:	f002 f858 	bl	8002b9c <HAL_DFSDM_FilterConfigRegChannel>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d001      	beq.n	8000af6 <MX_DFSDM1_Init+0xb2>
  {
    Error_Handler();
 8000af2:	f000 fbf5 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000af6:	bf00      	nop
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	20003b98 	.word	0x20003b98
 8000b00:	40016100 	.word	0x40016100
 8000b04:	20000b30 	.word	0x20000b30
 8000b08:	40016020 	.word	0x40016020
 8000b0c:	00010002 	.word	0x00010002

08000b10 <MX_FMPI2C1_Init>:
  * @brief FMPI2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FMPI2C1_Init(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE END FMPI2C1_Init 0 */

  /* USER CODE BEGIN FMPI2C1_Init 1 */

  /* USER CODE END FMPI2C1_Init 1 */
  hfmpi2c1.Instance = FMPI2C1;
 8000b14:	4b16      	ldr	r3, [pc, #88]	; (8000b70 <MX_FMPI2C1_Init+0x60>)
 8000b16:	4a17      	ldr	r2, [pc, #92]	; (8000b74 <MX_FMPI2C1_Init+0x64>)
 8000b18:	601a      	str	r2, [r3, #0]
  hfmpi2c1.Init.Timing = 0x20303E5D;
 8000b1a:	4b15      	ldr	r3, [pc, #84]	; (8000b70 <MX_FMPI2C1_Init+0x60>)
 8000b1c:	4a16      	ldr	r2, [pc, #88]	; (8000b78 <MX_FMPI2C1_Init+0x68>)
 8000b1e:	605a      	str	r2, [r3, #4]
  hfmpi2c1.Init.OwnAddress1 = 0;
 8000b20:	4b13      	ldr	r3, [pc, #76]	; (8000b70 <MX_FMPI2C1_Init+0x60>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	609a      	str	r2, [r3, #8]
  hfmpi2c1.Init.AddressingMode = FMPI2C_ADDRESSINGMODE_7BIT;
 8000b26:	4b12      	ldr	r3, [pc, #72]	; (8000b70 <MX_FMPI2C1_Init+0x60>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	60da      	str	r2, [r3, #12]
  hfmpi2c1.Init.DualAddressMode = FMPI2C_DUALADDRESS_DISABLE;
 8000b2c:	4b10      	ldr	r3, [pc, #64]	; (8000b70 <MX_FMPI2C1_Init+0x60>)
 8000b2e:	2200      	movs	r2, #0
 8000b30:	611a      	str	r2, [r3, #16]
  hfmpi2c1.Init.OwnAddress2 = 0;
 8000b32:	4b0f      	ldr	r3, [pc, #60]	; (8000b70 <MX_FMPI2C1_Init+0x60>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	615a      	str	r2, [r3, #20]
  hfmpi2c1.Init.OwnAddress2Masks = FMPI2C_OA2_NOMASK;
 8000b38:	4b0d      	ldr	r3, [pc, #52]	; (8000b70 <MX_FMPI2C1_Init+0x60>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	619a      	str	r2, [r3, #24]
  hfmpi2c1.Init.GeneralCallMode = FMPI2C_GENERALCALL_DISABLE;
 8000b3e:	4b0c      	ldr	r3, [pc, #48]	; (8000b70 <MX_FMPI2C1_Init+0x60>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	61da      	str	r2, [r3, #28]
  hfmpi2c1.Init.NoStretchMode = FMPI2C_NOSTRETCH_DISABLE;
 8000b44:	4b0a      	ldr	r3, [pc, #40]	; (8000b70 <MX_FMPI2C1_Init+0x60>)
 8000b46:	2200      	movs	r2, #0
 8000b48:	621a      	str	r2, [r3, #32]
  if (HAL_FMPI2C_Init(&hfmpi2c1) != HAL_OK)
 8000b4a:	4809      	ldr	r0, [pc, #36]	; (8000b70 <MX_FMPI2C1_Init+0x60>)
 8000b4c:	f002 fbb8 	bl	80032c0 <HAL_FMPI2C_Init>
 8000b50:	4603      	mov	r3, r0
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d001      	beq.n	8000b5a <MX_FMPI2C1_Init+0x4a>
  {
    Error_Handler();
 8000b56:	f000 fbc3 	bl	80012e0 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_FMPI2CEx_ConfigAnalogFilter(&hfmpi2c1, FMPI2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	4804      	ldr	r0, [pc, #16]	; (8000b70 <MX_FMPI2C1_Init+0x60>)
 8000b5e:	f002 fc3e 	bl	80033de <HAL_FMPI2CEx_ConfigAnalogFilter>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <MX_FMPI2C1_Init+0x5c>
  {
    Error_Handler();
 8000b68:	f000 fbba 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN FMPI2C1_Init 2 */

  /* USER CODE END FMPI2C1_Init 2 */

}
 8000b6c:	bf00      	nop
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	20003d4c 	.word	0x20003d4c
 8000b74:	40006000 	.word	0x40006000
 8000b78:	20303e5d 	.word	0x20303e5d

08000b7c <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000b80:	4b12      	ldr	r3, [pc, #72]	; (8000bcc <MX_QUADSPI_Init+0x50>)
 8000b82:	4a13      	ldr	r2, [pc, #76]	; (8000bd0 <MX_QUADSPI_Init+0x54>)
 8000b84:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8000b86:	4b11      	ldr	r3, [pc, #68]	; (8000bcc <MX_QUADSPI_Init+0x50>)
 8000b88:	22ff      	movs	r2, #255	; 0xff
 8000b8a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8000b8c:	4b0f      	ldr	r3, [pc, #60]	; (8000bcc <MX_QUADSPI_Init+0x50>)
 8000b8e:	2201      	movs	r2, #1
 8000b90:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8000b92:	4b0e      	ldr	r3, [pc, #56]	; (8000bcc <MX_QUADSPI_Init+0x50>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8000b98:	4b0c      	ldr	r3, [pc, #48]	; (8000bcc <MX_QUADSPI_Init+0x50>)
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8000b9e:	4b0b      	ldr	r3, [pc, #44]	; (8000bcc <MX_QUADSPI_Init+0x50>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000ba4:	4b09      	ldr	r3, [pc, #36]	; (8000bcc <MX_QUADSPI_Init+0x50>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000baa:	4b08      	ldr	r3, [pc, #32]	; (8000bcc <MX_QUADSPI_Init+0x50>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000bb0:	4b06      	ldr	r3, [pc, #24]	; (8000bcc <MX_QUADSPI_Init+0x50>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000bb6:	4805      	ldr	r0, [pc, #20]	; (8000bcc <MX_QUADSPI_Init+0x50>)
 8000bb8:	f002 fe20 	bl	80037fc <HAL_QSPI_Init>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8000bc2:	f000 fb8d 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000bc6:	bf00      	nop
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	200056e4 	.word	0x200056e4
 8000bd0:	a0001000 	.word	0xa0001000

08000bd4 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8000bd8:	4b0c      	ldr	r3, [pc, #48]	; (8000c0c <MX_SDIO_SD_Init+0x38>)
 8000bda:	4a0d      	ldr	r2, [pc, #52]	; (8000c10 <MX_SDIO_SD_Init+0x3c>)
 8000bdc:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8000bde:	4b0b      	ldr	r3, [pc, #44]	; (8000c0c <MX_SDIO_SD_Init+0x38>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8000be4:	4b09      	ldr	r3, [pc, #36]	; (8000c0c <MX_SDIO_SD_Init+0x38>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8000bea:	4b08      	ldr	r3, [pc, #32]	; (8000c0c <MX_SDIO_SD_Init+0x38>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8000bf0:	4b06      	ldr	r3, [pc, #24]	; (8000c0c <MX_SDIO_SD_Init+0x38>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8000bf6:	4b05      	ldr	r3, [pc, #20]	; (8000c0c <MX_SDIO_SD_Init+0x38>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8000bfc:	4b03      	ldr	r3, [pc, #12]	; (8000c0c <MX_SDIO_SD_Init+0x38>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8000c02:	bf00      	nop
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr
 8000c0c:	20003de8 	.word	0x20003de8
 8000c10:	40012c00 	.word	0x40012c00

08000c14 <MX_UART10_Init>:
  * @brief UART10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART10_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE END UART10_Init 0 */

  /* USER CODE BEGIN UART10_Init 1 */

  /* USER CODE END UART10_Init 1 */
  huart10.Instance = UART10;
 8000c18:	4b11      	ldr	r3, [pc, #68]	; (8000c60 <MX_UART10_Init+0x4c>)
 8000c1a:	4a12      	ldr	r2, [pc, #72]	; (8000c64 <MX_UART10_Init+0x50>)
 8000c1c:	601a      	str	r2, [r3, #0]
  huart10.Init.BaudRate = 115200;
 8000c1e:	4b10      	ldr	r3, [pc, #64]	; (8000c60 <MX_UART10_Init+0x4c>)
 8000c20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c24:	605a      	str	r2, [r3, #4]
  huart10.Init.WordLength = UART_WORDLENGTH_8B;
 8000c26:	4b0e      	ldr	r3, [pc, #56]	; (8000c60 <MX_UART10_Init+0x4c>)
 8000c28:	2200      	movs	r2, #0
 8000c2a:	609a      	str	r2, [r3, #8]
  huart10.Init.StopBits = UART_STOPBITS_1;
 8000c2c:	4b0c      	ldr	r3, [pc, #48]	; (8000c60 <MX_UART10_Init+0x4c>)
 8000c2e:	2200      	movs	r2, #0
 8000c30:	60da      	str	r2, [r3, #12]
  huart10.Init.Parity = UART_PARITY_NONE;
 8000c32:	4b0b      	ldr	r3, [pc, #44]	; (8000c60 <MX_UART10_Init+0x4c>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	611a      	str	r2, [r3, #16]
  huart10.Init.Mode = UART_MODE_TX_RX;
 8000c38:	4b09      	ldr	r3, [pc, #36]	; (8000c60 <MX_UART10_Init+0x4c>)
 8000c3a:	220c      	movs	r2, #12
 8000c3c:	615a      	str	r2, [r3, #20]
  huart10.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c3e:	4b08      	ldr	r3, [pc, #32]	; (8000c60 <MX_UART10_Init+0x4c>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	619a      	str	r2, [r3, #24]
  huart10.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c44:	4b06      	ldr	r3, [pc, #24]	; (8000c60 <MX_UART10_Init+0x4c>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart10) != HAL_OK)
 8000c4a:	4805      	ldr	r0, [pc, #20]	; (8000c60 <MX_UART10_Init+0x4c>)
 8000c4c:	f004 fd12 	bl	8005674 <HAL_UART_Init>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <MX_UART10_Init+0x46>
  {
    Error_Handler();
 8000c56:	f000 fb43 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN UART10_Init 2 */

  /* USER CODE END UART10_Init 2 */

}
 8000c5a:	bf00      	nop
 8000c5c:	bd80      	pop	{r7, pc}
 8000c5e:	bf00      	nop
 8000c60:	20003c00 	.word	0x20003c00
 8000c64:	40011c00 	.word	0x40011c00

08000c68 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8000c6c:	4b11      	ldr	r3, [pc, #68]	; (8000cb4 <MX_USART6_UART_Init+0x4c>)
 8000c6e:	4a12      	ldr	r2, [pc, #72]	; (8000cb8 <MX_USART6_UART_Init+0x50>)
 8000c70:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8000c72:	4b10      	ldr	r3, [pc, #64]	; (8000cb4 <MX_USART6_UART_Init+0x4c>)
 8000c74:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000c78:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8000c7a:	4b0e      	ldr	r3, [pc, #56]	; (8000cb4 <MX_USART6_UART_Init+0x4c>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8000c80:	4b0c      	ldr	r3, [pc, #48]	; (8000cb4 <MX_USART6_UART_Init+0x4c>)
 8000c82:	2200      	movs	r2, #0
 8000c84:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8000c86:	4b0b      	ldr	r3, [pc, #44]	; (8000cb4 <MX_USART6_UART_Init+0x4c>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8000c8c:	4b09      	ldr	r3, [pc, #36]	; (8000cb4 <MX_USART6_UART_Init+0x4c>)
 8000c8e:	220c      	movs	r2, #12
 8000c90:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c92:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <MX_USART6_UART_Init+0x4c>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c98:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <MX_USART6_UART_Init+0x4c>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8000c9e:	4805      	ldr	r0, [pc, #20]	; (8000cb4 <MX_USART6_UART_Init+0x4c>)
 8000ca0:	f004 fce8 	bl	8005674 <HAL_UART_Init>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d001      	beq.n	8000cae <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8000caa:	f000 fb19 	bl	80012e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000cae:	bf00      	nop
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	20003e6c 	.word	0x20003e6c
 8000cb8:	40011400 	.word	0x40011400

08000cbc <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	607b      	str	r3, [r7, #4]
 8000cc6:	4b0c      	ldr	r3, [pc, #48]	; (8000cf8 <MX_DMA_Init+0x3c>)
 8000cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cca:	4a0b      	ldr	r2, [pc, #44]	; (8000cf8 <MX_DMA_Init+0x3c>)
 8000ccc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8000cd2:	4b09      	ldr	r3, [pc, #36]	; (8000cf8 <MX_DMA_Init+0x3c>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000cda:	607b      	str	r3, [r7, #4]
 8000cdc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	2038      	movs	r0, #56	; 0x38
 8000ce4:	f001 fcd9 	bl	800269a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000ce8:	2038      	movs	r0, #56	; 0x38
 8000cea:	f001 fcf2 	bl	80026d2 <HAL_NVIC_EnableIRQ>

}
 8000cee:	bf00      	nop
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	40023800 	.word	0x40023800

08000cfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b08e      	sub	sp, #56	; 0x38
 8000d00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	605a      	str	r2, [r3, #4]
 8000d0c:	609a      	str	r2, [r3, #8]
 8000d0e:	60da      	str	r2, [r3, #12]
 8000d10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d12:	2300      	movs	r3, #0
 8000d14:	623b      	str	r3, [r7, #32]
 8000d16:	4bb0      	ldr	r3, [pc, #704]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1a:	4aaf      	ldr	r2, [pc, #700]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d1c:	f043 0310 	orr.w	r3, r3, #16
 8000d20:	6313      	str	r3, [r2, #48]	; 0x30
 8000d22:	4bad      	ldr	r3, [pc, #692]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d26:	f003 0310 	and.w	r3, r3, #16
 8000d2a:	623b      	str	r3, [r7, #32]
 8000d2c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d2e:	2300      	movs	r3, #0
 8000d30:	61fb      	str	r3, [r7, #28]
 8000d32:	4ba9      	ldr	r3, [pc, #676]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d36:	4aa8      	ldr	r2, [pc, #672]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d38:	f043 0304 	orr.w	r3, r3, #4
 8000d3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d3e:	4ba6      	ldr	r3, [pc, #664]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d42:	f003 0304 	and.w	r3, r3, #4
 8000d46:	61fb      	str	r3, [r7, #28]
 8000d48:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	61bb      	str	r3, [r7, #24]
 8000d4e:	4ba2      	ldr	r3, [pc, #648]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d52:	4aa1      	ldr	r2, [pc, #644]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d54:	f043 0320 	orr.w	r3, r3, #32
 8000d58:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5a:	4b9f      	ldr	r3, [pc, #636]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5e:	f003 0320 	and.w	r3, r3, #32
 8000d62:	61bb      	str	r3, [r7, #24]
 8000d64:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	617b      	str	r3, [r7, #20]
 8000d6a:	4b9b      	ldr	r3, [pc, #620]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6e:	4a9a      	ldr	r2, [pc, #616]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d74:	6313      	str	r3, [r2, #48]	; 0x30
 8000d76:	4b98      	ldr	r3, [pc, #608]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d7e:	617b      	str	r3, [r7, #20]
 8000d80:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	613b      	str	r3, [r7, #16]
 8000d86:	4b94      	ldr	r3, [pc, #592]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8a:	4a93      	ldr	r2, [pc, #588]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d8c:	f043 0301 	orr.w	r3, r3, #1
 8000d90:	6313      	str	r3, [r2, #48]	; 0x30
 8000d92:	4b91      	ldr	r3, [pc, #580]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d96:	f003 0301 	and.w	r3, r3, #1
 8000d9a:	613b      	str	r3, [r7, #16]
 8000d9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d9e:	2300      	movs	r3, #0
 8000da0:	60fb      	str	r3, [r7, #12]
 8000da2:	4b8d      	ldr	r3, [pc, #564]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da6:	4a8c      	ldr	r2, [pc, #560]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000da8:	f043 0302 	orr.w	r3, r3, #2
 8000dac:	6313      	str	r3, [r2, #48]	; 0x30
 8000dae:	4b8a      	ldr	r3, [pc, #552]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db2:	f003 0302 	and.w	r3, r3, #2
 8000db6:	60fb      	str	r3, [r7, #12]
 8000db8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60bb      	str	r3, [r7, #8]
 8000dbe:	4b86      	ldr	r3, [pc, #536]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc2:	4a85      	ldr	r2, [pc, #532]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000dc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dca:	4b83      	ldr	r3, [pc, #524]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000dd2:	60bb      	str	r3, [r7, #8]
 8000dd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	607b      	str	r3, [r7, #4]
 8000dda:	4b7f      	ldr	r3, [pc, #508]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dde:	4a7e      	ldr	r2, [pc, #504]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000de0:	f043 0308 	orr.w	r3, r3, #8
 8000de4:	6313      	str	r3, [r2, #48]	; 0x30
 8000de6:	4b7c      	ldr	r3, [pc, #496]	; (8000fd8 <MX_GPIO_Init+0x2dc>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dea:	f003 0308 	and.w	r3, r3, #8
 8000dee:	607b      	str	r3, [r7, #4]
 8000df0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED1_RED_Pin|MEMS_LED_Pin|LCD_BL_CTRL_Pin, GPIO_PIN_RESET);
 8000df2:	2200      	movs	r2, #0
 8000df4:	2138      	movs	r1, #56	; 0x38
 8000df6:	4879      	ldr	r0, [pc, #484]	; (8000fdc <MX_GPIO_Init+0x2e0>)
 8000df8:	f002 fce6 	bl	80037c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GREEN_GPIO_Port, LED2_GREEN_Pin, GPIO_PIN_RESET);
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	2120      	movs	r1, #32
 8000e00:	4877      	ldr	r0, [pc, #476]	; (8000fe0 <MX_GPIO_Init+0x2e4>)
 8000e02:	f002 fce1 	bl	80037c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_CTP_RST_Pin|LCD_TE_Pin|WIFI_WKUP_Pin, GPIO_PIN_RESET);
 8000e06:	2200      	movs	r2, #0
 8000e08:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8000e0c:	4875      	ldr	r0, [pc, #468]	; (8000fe4 <MX_GPIO_Init+0x2e8>)
 8000e0e:	f002 fcdb 	bl	80037c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin, GPIO_PIN_RESET);
 8000e12:	2200      	movs	r2, #0
 8000e14:	f44f 5104 	mov.w	r1, #8448	; 0x2100
 8000e18:	4873      	ldr	r0, [pc, #460]	; (8000fe8 <MX_GPIO_Init+0x2ec>)
 8000e1a:	f002 fcd5 	bl	80037c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED1_RED_Pin MEMS_LED_Pin LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LED1_RED_Pin|MEMS_LED_Pin|LCD_BL_CTRL_Pin;
 8000e1e:	2338      	movs	r3, #56	; 0x38
 8000e20:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e22:	2301      	movs	r3, #1
 8000e24:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e26:	2300      	movs	r3, #0
 8000e28:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e2e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e32:	4619      	mov	r1, r3
 8000e34:	4869      	ldr	r0, [pc, #420]	; (8000fdc <MX_GPIO_Init+0x2e0>)
 8000e36:	f002 fb1d 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D5_Pin */
  GPIO_InitStruct.Pin = ARD_D5_Pin;
 8000e3a:	2340      	movs	r3, #64	; 0x40
 8000e3c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e42:	2300      	movs	r3, #0
 8000e44:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e46:	2300      	movs	r3, #0
 8000e48:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8000e4a:	2303      	movs	r3, #3
 8000e4c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D5_GPIO_Port, &GPIO_InitStruct);
 8000e4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e52:	4619      	mov	r1, r3
 8000e54:	4861      	ldr	r0, [pc, #388]	; (8000fdc <MX_GPIO_Init+0x2e0>)
 8000e56:	f002 fb0d 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 8000e5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e5e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e60:	2302      	movs	r3, #2
 8000e62:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 8000e70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e74:	4619      	mov	r1, r3
 8000e76:	485d      	ldr	r0, [pc, #372]	; (8000fec <MX_GPIO_Init+0x2f0>)
 8000e78:	f002 fafc 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : CTP_INT_Pin */
  GPIO_InitStruct.Pin = CTP_INT_Pin;
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000e80:	4b5b      	ldr	r3, [pc, #364]	; (8000ff0 <MX_GPIO_Init+0x2f4>)
 8000e82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e84:	2300      	movs	r3, #0
 8000e86:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CTP_INT_GPIO_Port, &GPIO_InitStruct);
 8000e88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4854      	ldr	r0, [pc, #336]	; (8000fe0 <MX_GPIO_Init+0x2e4>)
 8000e90:	f002 faf0 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : CODEC_ext_SD_Pin */
  GPIO_InitStruct.Pin = CODEC_ext_SD_Pin;
 8000e94:	2304      	movs	r3, #4
 8000e96:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI2;
 8000ea4:	2306      	movs	r3, #6
 8000ea6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(CODEC_ext_SD_GPIO_Port, &GPIO_InitStruct);
 8000ea8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000eac:	4619      	mov	r1, r3
 8000eae:	484c      	ldr	r0, [pc, #304]	; (8000fe0 <MX_GPIO_Init+0x2e4>)
 8000eb0:	f002 fae0 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : CODEC_SD_Pin */
  GPIO_InitStruct.Pin = CODEC_SD_Pin;
 8000eb4:	2308      	movs	r3, #8
 8000eb6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb8:	2302      	movs	r3, #2
 8000eba:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ec4:	2305      	movs	r3, #5
 8000ec6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(CODEC_SD_GPIO_Port, &GPIO_InitStruct);
 8000ec8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ecc:	4619      	mov	r1, r3
 8000ece:	4844      	ldr	r0, [pc, #272]	; (8000fe0 <MX_GPIO_Init+0x2e4>)
 8000ed0:	f002 fad0 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : B_USER_Pin */
  GPIO_InitStruct.Pin = B_USER_Pin;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ed8:	4b45      	ldr	r3, [pc, #276]	; (8000ff0 <MX_GPIO_Init+0x2f4>)
 8000eda:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000edc:	2300      	movs	r3, #0
 8000ede:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(B_USER_GPIO_Port, &GPIO_InitStruct);
 8000ee0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4843      	ldr	r0, [pc, #268]	; (8000ff4 <MX_GPIO_Init+0x2f8>)
 8000ee8:	f002 fac4 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : CODEC_MCK_Pin */
  GPIO_InitStruct.Pin = CODEC_MCK_Pin;
 8000eec:	2308      	movs	r3, #8
 8000eee:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000efc:	2305      	movs	r3, #5
 8000efe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(CODEC_MCK_GPIO_Port, &GPIO_InitStruct);
 8000f00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f04:	4619      	mov	r1, r3
 8000f06:	483b      	ldr	r0, [pc, #236]	; (8000ff4 <MX_GPIO_Init+0x2f8>)
 8000f08:	f002 fab4 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM2_DATIN1_Pin */
  GPIO_InitStruct.Pin = DFSDM2_DATIN1_Pin;
 8000f0c:	2380      	movs	r3, #128	; 0x80
 8000f0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f10:	2302      	movs	r3, #2
 8000f12:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_DFSDM2;
 8000f1c:	2307      	movs	r3, #7
 8000f1e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFSDM2_DATIN1_GPIO_Port, &GPIO_InitStruct);
 8000f20:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f24:	4619      	mov	r1, r3
 8000f26:	4833      	ldr	r0, [pc, #204]	; (8000ff4 <MX_GPIO_Init+0x2f8>)
 8000f28:	f002 faa4 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_GREEN_Pin */
  GPIO_InitStruct.Pin = LED2_GREEN_Pin;
 8000f2c:	2320      	movs	r3, #32
 8000f2e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f30:	2301      	movs	r3, #1
 8000f32:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LED2_GREEN_GPIO_Port, &GPIO_InitStruct);
 8000f3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f40:	4619      	mov	r1, r3
 8000f42:	4827      	ldr	r0, [pc, #156]	; (8000fe0 <MX_GPIO_Init+0x2e4>)
 8000f44:	f002 fa96 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f4c:	2302      	movs	r3, #2
 8000f4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f50:	2300      	movs	r3, #0
 8000f52:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f54:	2300      	movs	r3, #0
 8000f56:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f58:	2302      	movs	r3, #2
 8000f5a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 8000f5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f60:	4619      	mov	r1, r3
 8000f62:	4820      	ldr	r0, [pc, #128]	; (8000fe4 <MX_GPIO_Init+0x2e8>)
 8000f64:	f002 fa86 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_Detect_Pin */
  GPIO_InitStruct.Pin = SD_Detect_Pin;
 8000f68:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000f6c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f72:	2300      	movs	r3, #0
 8000f74:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SD_Detect_GPIO_Port, &GPIO_InitStruct);
 8000f76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	481b      	ldr	r0, [pc, #108]	; (8000fec <MX_GPIO_Init+0x2f0>)
 8000f7e:	f002 fa79 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8000f82:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8000f86:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f88:	2312      	movs	r3, #18
 8000f8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f90:	2303      	movs	r3, #3
 8000f92:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000f94:	2304      	movs	r3, #4
 8000f96:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4811      	ldr	r0, [pc, #68]	; (8000fe4 <MX_GPIO_Init+0x2e8>)
 8000fa0:	f002 fa68 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D13_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin;
 8000fa4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fa8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000faa:	2302      	movs	r3, #2
 8000fac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8000fb6:	2307      	movs	r3, #7
 8000fb8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D13_GPIO_Port, &GPIO_InitStruct);
 8000fba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	4808      	ldr	r0, [pc, #32]	; (8000fe4 <MX_GPIO_Init+0x2e8>)
 8000fc2:	f002 fa57 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_CTP_RST_Pin LCD_TE_Pin WIFI_WKUP_Pin */
  GPIO_InitStruct.Pin = LCD_CTP_RST_Pin|LCD_TE_Pin|WIFI_WKUP_Pin;
 8000fc6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000fca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	e00f      	b.n	8000ff8 <MX_GPIO_Init+0x2fc>
 8000fd8:	40023800 	.word	0x40023800
 8000fdc:	40021000 	.word	0x40021000
 8000fe0:	40020800 	.word	0x40020800
 8000fe4:	40020400 	.word	0x40020400
 8000fe8:	40021800 	.word	0x40021800
 8000fec:	40021400 	.word	0x40021400
 8000ff0:	10110000 	.word	0x10110000
 8000ff4:	40020000 	.word	0x40020000
 8000ff8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ffa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ffe:	4619      	mov	r1, r3
 8001000:	4859      	ldr	r0, [pc, #356]	; (8001168 <MX_GPIO_Init+0x46c>)
 8001002:	f002 fa37 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_Pin CODEC_INT_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_Pin|CODEC_INT_Pin;
 8001006:	f248 0380 	movw	r3, #32896	; 0x8080
 800100a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800100c:	4b57      	ldr	r3, [pc, #348]	; (800116c <MX_GPIO_Init+0x470>)
 800100e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001010:	2300      	movs	r3, #0
 8001012:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001014:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001018:	4619      	mov	r1, r3
 800101a:	4855      	ldr	r0, [pc, #340]	; (8001170 <MX_GPIO_Init+0x474>)
 800101c:	f002 fa2a 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin ARD_D2_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|ARD_D2_Pin;
 8001020:	f44f 5304 	mov.w	r3, #8448	; 0x2100
 8001024:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001026:	2301      	movs	r3, #1
 8001028:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102a:	2300      	movs	r3, #0
 800102c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800102e:	2300      	movs	r3, #0
 8001030:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001032:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001036:	4619      	mov	r1, r3
 8001038:	484d      	ldr	r0, [pc, #308]	; (8001170 <MX_GPIO_Init+0x474>)
 800103a:	f002 fa1b 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800103e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001042:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001044:	2302      	movs	r3, #2
 8001046:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001048:	2300      	movs	r3, #0
 800104a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104c:	2303      	movs	r3, #3
 800104e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001050:	230a      	movs	r3, #10
 8001052:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001054:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001058:	4619      	mov	r1, r3
 800105a:	4846      	ldr	r0, [pc, #280]	; (8001174 <MX_GPIO_Init+0x478>)
 800105c:	f002 fa0a 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D10_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin;
 8001060:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001064:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001066:	2302      	movs	r3, #2
 8001068:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800106e:	2300      	movs	r3, #0
 8001070:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001072:	2301      	movs	r3, #1
 8001074:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D10_GPIO_Port, &GPIO_InitStruct);
 8001076:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800107a:	4619      	mov	r1, r3
 800107c:	483d      	ldr	r0, [pc, #244]	; (8001174 <MX_GPIO_Init+0x478>)
 800107e:	f002 f9f9 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM2_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM2_CKOUT_Pin;
 8001082:	2304      	movs	r3, #4
 8001084:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001086:	2302      	movs	r3, #2
 8001088:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108a:	2300      	movs	r3, #0
 800108c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108e:	2300      	movs	r3, #0
 8001090:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_DFSDM2;
 8001092:	2303      	movs	r3, #3
 8001094:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFSDM2_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8001096:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800109a:	4619      	mov	r1, r3
 800109c:	4836      	ldr	r0, [pc, #216]	; (8001178 <MX_GPIO_Init+0x47c>)
 800109e:	f002 f9e9 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : CODEC_CK_Pin */
  GPIO_InitStruct.Pin = CODEC_CK_Pin;
 80010a2:	2308      	movs	r3, #8
 80010a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a6:	2302      	movs	r3, #2
 80010a8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010aa:	2300      	movs	r3, #0
 80010ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ae:	2300      	movs	r3, #0
 80010b0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80010b2:	2305      	movs	r3, #5
 80010b4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(CODEC_CK_GPIO_Port, &GPIO_InitStruct);
 80010b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010ba:	4619      	mov	r1, r3
 80010bc:	482e      	ldr	r0, [pc, #184]	; (8001178 <MX_GPIO_Init+0x47c>)
 80010be:	f002 f9d9 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D12_Pin|ARD_D11_Pin;
 80010c2:	2330      	movs	r3, #48	; 0x30
 80010c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c6:	2302      	movs	r3, #2
 80010c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010ce:	2303      	movs	r3, #3
 80010d0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80010d2:	2306      	movs	r3, #6
 80010d4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010da:	4619      	mov	r1, r3
 80010dc:	4822      	ldr	r0, [pc, #136]	; (8001168 <MX_GPIO_Init+0x46c>)
 80010de:	f002 f9c9 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 80010e2:	2340      	movs	r3, #64	; 0x40
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010e6:	4b21      	ldr	r3, [pc, #132]	; (800116c <MX_GPIO_Init+0x470>)
 80010e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ea:	2300      	movs	r3, #0
 80010ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80010ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010f2:	4619      	mov	r1, r3
 80010f4:	481c      	ldr	r0, [pc, #112]	; (8001168 <MX_GPIO_Init+0x46c>)
 80010f6:	f002 f9bd 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM2_DATIN7_Pin */
  GPIO_InitStruct.Pin = DFSDM2_DATIN7_Pin;
 80010fa:	2380      	movs	r3, #128	; 0x80
 80010fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010fe:	2302      	movs	r3, #2
 8001100:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001102:	2300      	movs	r3, #0
 8001104:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001106:	2300      	movs	r3, #0
 8001108:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM2;
 800110a:	2306      	movs	r3, #6
 800110c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFSDM2_DATIN7_GPIO_Port, &GPIO_InitStruct);
 800110e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001112:	4619      	mov	r1, r3
 8001114:	4814      	ldr	r0, [pc, #80]	; (8001168 <MX_GPIO_Init+0x46c>)
 8001116:	f002 f9ad 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D9_Pin;
 800111a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800111e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001120:	2302      	movs	r3, #2
 8001122:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001124:	2300      	movs	r3, #0
 8001126:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001128:	2300      	movs	r3, #0
 800112a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800112c:	2302      	movs	r3, #2
 800112e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ARD_D9_GPIO_Port, &GPIO_InitStruct);
 8001130:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001134:	4619      	mov	r1, r3
 8001136:	480c      	ldr	r0, [pc, #48]	; (8001168 <MX_GPIO_Init+0x46c>)
 8001138:	f002 f99c 	bl	8003474 <HAL_GPIO_Init>

  /*Configure GPIO pin : CODEC_WS_Pin */
  GPIO_InitStruct.Pin = CODEC_WS_Pin;
 800113c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001140:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001142:	2302      	movs	r3, #2
 8001144:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001146:	2300      	movs	r3, #0
 8001148:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114a:	2300      	movs	r3, #0
 800114c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800114e:	2305      	movs	r3, #5
 8001150:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(CODEC_WS_GPIO_Port, &GPIO_InitStruct);
 8001152:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001156:	4619      	mov	r1, r3
 8001158:	4803      	ldr	r0, [pc, #12]	; (8001168 <MX_GPIO_Init+0x46c>)
 800115a:	f002 f98b 	bl	8003474 <HAL_GPIO_Init>

}
 800115e:	bf00      	nop
 8001160:	3738      	adds	r7, #56	; 0x38
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40020400 	.word	0x40020400
 800116c:	10110000 	.word	0x10110000
 8001170:	40021800 	.word	0x40021800
 8001174:	40020000 	.word	0x40020000
 8001178:	40020c00 	.word	0x40020c00

0800117c <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8001182:	1d3b      	adds	r3, r7, #4
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
 800118a:	609a      	str	r2, [r3, #8]
 800118c:	60da      	str	r2, [r3, #12]
 800118e:	611a      	str	r2, [r3, #16]
 8001190:	615a      	str	r2, [r3, #20]
 8001192:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001194:	4b4f      	ldr	r3, [pc, #316]	; (80012d4 <MX_FSMC_Init+0x158>)
 8001196:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800119a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800119c:	4b4d      	ldr	r3, [pc, #308]	; (80012d4 <MX_FSMC_Init+0x158>)
 800119e:	4a4e      	ldr	r2, [pc, #312]	; (80012d8 <MX_FSMC_Init+0x15c>)
 80011a0:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 80011a2:	4b4c      	ldr	r3, [pc, #304]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80011a8:	4b4a      	ldr	r3, [pc, #296]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80011ae:	4b49      	ldr	r3, [pc, #292]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80011b4:	4b47      	ldr	r3, [pc, #284]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011b6:	2210      	movs	r2, #16
 80011b8:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80011ba:	4b46      	ldr	r3, [pc, #280]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011bc:	2200      	movs	r2, #0
 80011be:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80011c0:	4b44      	ldr	r3, [pc, #272]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	61da      	str	r2, [r3, #28]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80011c6:	4b43      	ldr	r3, [pc, #268]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_DISABLE;
 80011cc:	4b41      	ldr	r3, [pc, #260]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80011d2:	4b40      	ldr	r3, [pc, #256]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 80011d8:	4b3e      	ldr	r3, [pc, #248]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011da:	2200      	movs	r2, #0
 80011dc:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80011de:	4b3d      	ldr	r3, [pc, #244]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80011e4:	4b3b      	ldr	r3, [pc, #236]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011e6:	2200      	movs	r2, #0
 80011e8:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.ContinuousClock = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 80011ea:	4b3a      	ldr	r3, [pc, #232]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011ec:	2200      	movs	r2, #0
 80011ee:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram1.Init.WriteFifo = FSMC_WRITE_FIFO_ENABLE;
 80011f0:	4b38      	ldr	r3, [pc, #224]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	641a      	str	r2, [r3, #64]	; 0x40
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80011f6:	4b37      	ldr	r3, [pc, #220]	; (80012d4 <MX_FSMC_Init+0x158>)
 80011f8:	2200      	movs	r2, #0
 80011fa:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 80011fc:	230f      	movs	r3, #15
 80011fe:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8001200:	230f      	movs	r3, #15
 8001202:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8001204:	23ff      	movs	r3, #255	; 0xff
 8001206:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8001208:	230f      	movs	r3, #15
 800120a:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800120c:	2310      	movs	r3, #16
 800120e:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8001210:	2311      	movs	r3, #17
 8001212:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8001214:	2300      	movs	r3, #0
 8001216:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8001218:	1d3b      	adds	r3, r7, #4
 800121a:	2200      	movs	r2, #0
 800121c:	4619      	mov	r1, r3
 800121e:	482d      	ldr	r0, [pc, #180]	; (80012d4 <MX_FSMC_Init+0x158>)
 8001220:	f004 f9e4 	bl	80055ec <HAL_SRAM_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <MX_FSMC_Init+0xb2>
  {
    Error_Handler( );
 800122a:	f000 f859 	bl	80012e0 <Error_Handler>
  }

  /** Perform the SRAM2 memory initialization sequence
  */
  hsram2.Instance = FSMC_NORSRAM_DEVICE;
 800122e:	4b2b      	ldr	r3, [pc, #172]	; (80012dc <MX_FSMC_Init+0x160>)
 8001230:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001234:	601a      	str	r2, [r3, #0]
  hsram2.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001236:	4b29      	ldr	r3, [pc, #164]	; (80012dc <MX_FSMC_Init+0x160>)
 8001238:	4a27      	ldr	r2, [pc, #156]	; (80012d8 <MX_FSMC_Init+0x15c>)
 800123a:	605a      	str	r2, [r3, #4]
  /* hsram2.Init */
  hsram2.Init.NSBank = FSMC_NORSRAM_BANK3;
 800123c:	4b27      	ldr	r3, [pc, #156]	; (80012dc <MX_FSMC_Init+0x160>)
 800123e:	2204      	movs	r2, #4
 8001240:	609a      	str	r2, [r3, #8]
  hsram2.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001242:	4b26      	ldr	r3, [pc, #152]	; (80012dc <MX_FSMC_Init+0x160>)
 8001244:	2200      	movs	r2, #0
 8001246:	60da      	str	r2, [r3, #12]
  hsram2.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8001248:	4b24      	ldr	r3, [pc, #144]	; (80012dc <MX_FSMC_Init+0x160>)
 800124a:	2200      	movs	r2, #0
 800124c:	611a      	str	r2, [r3, #16]
  hsram2.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 800124e:	4b23      	ldr	r3, [pc, #140]	; (80012dc <MX_FSMC_Init+0x160>)
 8001250:	2210      	movs	r2, #16
 8001252:	615a      	str	r2, [r3, #20]
  hsram2.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001254:	4b21      	ldr	r3, [pc, #132]	; (80012dc <MX_FSMC_Init+0x160>)
 8001256:	2200      	movs	r2, #0
 8001258:	619a      	str	r2, [r3, #24]
  hsram2.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800125a:	4b20      	ldr	r3, [pc, #128]	; (80012dc <MX_FSMC_Init+0x160>)
 800125c:	2200      	movs	r2, #0
 800125e:	61da      	str	r2, [r3, #28]
  hsram2.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001260:	4b1e      	ldr	r3, [pc, #120]	; (80012dc <MX_FSMC_Init+0x160>)
 8001262:	2200      	movs	r2, #0
 8001264:	625a      	str	r2, [r3, #36]	; 0x24
  hsram2.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8001266:	4b1d      	ldr	r3, [pc, #116]	; (80012dc <MX_FSMC_Init+0x160>)
 8001268:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800126c:	629a      	str	r2, [r3, #40]	; 0x28
  hsram2.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800126e:	4b1b      	ldr	r3, [pc, #108]	; (80012dc <MX_FSMC_Init+0x160>)
 8001270:	2200      	movs	r2, #0
 8001272:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram2.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8001274:	4b19      	ldr	r3, [pc, #100]	; (80012dc <MX_FSMC_Init+0x160>)
 8001276:	2200      	movs	r2, #0
 8001278:	631a      	str	r2, [r3, #48]	; 0x30
  hsram2.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 800127a:	4b18      	ldr	r3, [pc, #96]	; (80012dc <MX_FSMC_Init+0x160>)
 800127c:	2200      	movs	r2, #0
 800127e:	635a      	str	r2, [r3, #52]	; 0x34
  hsram2.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8001280:	4b16      	ldr	r3, [pc, #88]	; (80012dc <MX_FSMC_Init+0x160>)
 8001282:	2200      	movs	r2, #0
 8001284:	639a      	str	r2, [r3, #56]	; 0x38
  hsram2.Init.ContinuousClock = FSMC_CONTINUOUS_CLOCK_SYNC_ONLY;
 8001286:	4b15      	ldr	r3, [pc, #84]	; (80012dc <MX_FSMC_Init+0x160>)
 8001288:	2200      	movs	r2, #0
 800128a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsram2.Init.WriteFifo = FSMC_WRITE_FIFO_ENABLE;
 800128c:	4b13      	ldr	r3, [pc, #76]	; (80012dc <MX_FSMC_Init+0x160>)
 800128e:	2200      	movs	r2, #0
 8001290:	641a      	str	r2, [r3, #64]	; 0x40
  hsram2.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8001292:	4b12      	ldr	r3, [pc, #72]	; (80012dc <MX_FSMC_Init+0x160>)
 8001294:	2200      	movs	r2, #0
 8001296:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 8001298:	230f      	movs	r3, #15
 800129a:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 800129c:	230f      	movs	r3, #15
 800129e:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 80012a0:	23ff      	movs	r3, #255	; 0xff
 80012a2:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 80012a4:	230f      	movs	r3, #15
 80012a6:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 80012a8:	2310      	movs	r3, #16
 80012aa:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 80012ac:	2311      	movs	r3, #17
 80012ae:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80012b0:	2300      	movs	r3, #0
 80012b2:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram2, &Timing, NULL) != HAL_OK)
 80012b4:	1d3b      	adds	r3, r7, #4
 80012b6:	2200      	movs	r2, #0
 80012b8:	4619      	mov	r1, r3
 80012ba:	4808      	ldr	r0, [pc, #32]	; (80012dc <MX_FSMC_Init+0x160>)
 80012bc:	f004 f996 	bl	80055ec <HAL_SRAM_Init>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <MX_FSMC_Init+0x14e>
  {
    Error_Handler( );
 80012c6:	f000 f80b 	bl	80012e0 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80012ca:	bf00      	nop
 80012cc:	3720      	adds	r7, #32
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	20003c40 	.word	0x20003c40
 80012d8:	a0000104 	.word	0xa0000104
 80012dc:	20003d98 	.word	0x20003d98

080012e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80012e4:	bf00      	nop
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
	...

080012f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	607b      	str	r3, [r7, #4]
 80012fa:	4b10      	ldr	r3, [pc, #64]	; (800133c <HAL_MspInit+0x4c>)
 80012fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012fe:	4a0f      	ldr	r2, [pc, #60]	; (800133c <HAL_MspInit+0x4c>)
 8001300:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001304:	6453      	str	r3, [r2, #68]	; 0x44
 8001306:	4b0d      	ldr	r3, [pc, #52]	; (800133c <HAL_MspInit+0x4c>)
 8001308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800130a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800130e:	607b      	str	r3, [r7, #4]
 8001310:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001312:	2300      	movs	r3, #0
 8001314:	603b      	str	r3, [r7, #0]
 8001316:	4b09      	ldr	r3, [pc, #36]	; (800133c <HAL_MspInit+0x4c>)
 8001318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800131a:	4a08      	ldr	r2, [pc, #32]	; (800133c <HAL_MspInit+0x4c>)
 800131c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001320:	6413      	str	r3, [r2, #64]	; 0x40
 8001322:	4b06      	ldr	r3, [pc, #24]	; (800133c <HAL_MspInit+0x4c>)
 8001324:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001326:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800132a:	603b      	str	r3, [r7, #0]
 800132c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	40023800 	.word	0x40023800

08001340 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b08c      	sub	sp, #48	; 0x30
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001348:	f107 031c 	add.w	r3, r7, #28
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	60da      	str	r2, [r3, #12]
 8001356:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	4a31      	ldr	r2, [pc, #196]	; (8001424 <HAL_ADC_MspInit+0xe4>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d15b      	bne.n	800141a <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001362:	2300      	movs	r3, #0
 8001364:	61bb      	str	r3, [r7, #24]
 8001366:	4b30      	ldr	r3, [pc, #192]	; (8001428 <HAL_ADC_MspInit+0xe8>)
 8001368:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800136a:	4a2f      	ldr	r2, [pc, #188]	; (8001428 <HAL_ADC_MspInit+0xe8>)
 800136c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001370:	6453      	str	r3, [r2, #68]	; 0x44
 8001372:	4b2d      	ldr	r3, [pc, #180]	; (8001428 <HAL_ADC_MspInit+0xe8>)
 8001374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001376:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800137a:	61bb      	str	r3, [r7, #24]
 800137c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800137e:	2300      	movs	r3, #0
 8001380:	617b      	str	r3, [r7, #20]
 8001382:	4b29      	ldr	r3, [pc, #164]	; (8001428 <HAL_ADC_MspInit+0xe8>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001386:	4a28      	ldr	r2, [pc, #160]	; (8001428 <HAL_ADC_MspInit+0xe8>)
 8001388:	f043 0304 	orr.w	r3, r3, #4
 800138c:	6313      	str	r3, [r2, #48]	; 0x30
 800138e:	4b26      	ldr	r3, [pc, #152]	; (8001428 <HAL_ADC_MspInit+0xe8>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	f003 0304 	and.w	r3, r3, #4
 8001396:	617b      	str	r3, [r7, #20]
 8001398:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800139a:	2300      	movs	r3, #0
 800139c:	613b      	str	r3, [r7, #16]
 800139e:	4b22      	ldr	r3, [pc, #136]	; (8001428 <HAL_ADC_MspInit+0xe8>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	4a21      	ldr	r2, [pc, #132]	; (8001428 <HAL_ADC_MspInit+0xe8>)
 80013a4:	f043 0301 	orr.w	r3, r3, #1
 80013a8:	6313      	str	r3, [r2, #48]	; 0x30
 80013aa:	4b1f      	ldr	r3, [pc, #124]	; (8001428 <HAL_ADC_MspInit+0xe8>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	f003 0301 	and.w	r3, r3, #1
 80013b2:	613b      	str	r3, [r7, #16]
 80013b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013b6:	2300      	movs	r3, #0
 80013b8:	60fb      	str	r3, [r7, #12]
 80013ba:	4b1b      	ldr	r3, [pc, #108]	; (8001428 <HAL_ADC_MspInit+0xe8>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	4a1a      	ldr	r2, [pc, #104]	; (8001428 <HAL_ADC_MspInit+0xe8>)
 80013c0:	f043 0302 	orr.w	r3, r3, #2
 80013c4:	6313      	str	r3, [r2, #48]	; 0x30
 80013c6:	4b18      	ldr	r3, [pc, #96]	; (8001428 <HAL_ADC_MspInit+0xe8>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	68fb      	ldr	r3, [r7, #12]
    PA2     ------> ADC1_IN2
    PA5     ------> ADC1_IN5
    PC4     ------> ADC1_IN14
    PB1     ------> ADC1_IN9 
    */
    GPIO_InitStruct.Pin = ARD_A0_Pin|ARD_A5_Pin;
 80013d2:	2311      	movs	r3, #17
 80013d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013d6:	2303      	movs	r3, #3
 80013d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013da:	2300      	movs	r3, #0
 80013dc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013de:	f107 031c 	add.w	r3, r7, #28
 80013e2:	4619      	mov	r1, r3
 80013e4:	4811      	ldr	r0, [pc, #68]	; (800142c <HAL_ADC_MspInit+0xec>)
 80013e6:	f002 f845 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A1_Pin|ARD_A2_Pin|ARD_A3_Pin;
 80013ea:	2326      	movs	r3, #38	; 0x26
 80013ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013ee:	2303      	movs	r3, #3
 80013f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	2300      	movs	r3, #0
 80013f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013f6:	f107 031c 	add.w	r3, r7, #28
 80013fa:	4619      	mov	r1, r3
 80013fc:	480c      	ldr	r0, [pc, #48]	; (8001430 <HAL_ADC_MspInit+0xf0>)
 80013fe:	f002 f839 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARD_A4_Pin;
 8001402:	2302      	movs	r3, #2
 8001404:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001406:	2303      	movs	r3, #3
 8001408:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800140a:	2300      	movs	r3, #0
 800140c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ARD_A4_GPIO_Port, &GPIO_InitStruct);
 800140e:	f107 031c 	add.w	r3, r7, #28
 8001412:	4619      	mov	r1, r3
 8001414:	4807      	ldr	r0, [pc, #28]	; (8001434 <HAL_ADC_MspInit+0xf4>)
 8001416:	f002 f82d 	bl	8003474 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800141a:	bf00      	nop
 800141c:	3730      	adds	r7, #48	; 0x30
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40012000 	.word	0x40012000
 8001428:	40023800 	.word	0x40023800
 800142c:	40020800 	.word	0x40020800
 8001430:	40020000 	.word	0x40020000
 8001434:	40020400 	.word	0x40020400

08001438 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b08a      	sub	sp, #40	; 0x28
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001440:	f107 0314 	add.w	r3, r7, #20
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a17      	ldr	r2, [pc, #92]	; (80014b4 <HAL_DAC_MspInit+0x7c>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d127      	bne.n	80014aa <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800145a:	2300      	movs	r3, #0
 800145c:	613b      	str	r3, [r7, #16]
 800145e:	4b16      	ldr	r3, [pc, #88]	; (80014b8 <HAL_DAC_MspInit+0x80>)
 8001460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001462:	4a15      	ldr	r2, [pc, #84]	; (80014b8 <HAL_DAC_MspInit+0x80>)
 8001464:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001468:	6413      	str	r3, [r2, #64]	; 0x40
 800146a:	4b13      	ldr	r3, [pc, #76]	; (80014b8 <HAL_DAC_MspInit+0x80>)
 800146c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800146e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001472:	613b      	str	r3, [r7, #16]
 8001474:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	60fb      	str	r3, [r7, #12]
 800147a:	4b0f      	ldr	r3, [pc, #60]	; (80014b8 <HAL_DAC_MspInit+0x80>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	4a0e      	ldr	r2, [pc, #56]	; (80014b8 <HAL_DAC_MspInit+0x80>)
 8001480:	f043 0301 	orr.w	r3, r3, #1
 8001484:	6313      	str	r3, [r2, #48]	; 0x30
 8001486:	4b0c      	ldr	r3, [pc, #48]	; (80014b8 <HAL_DAC_MspInit+0x80>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	f003 0301 	and.w	r3, r3, #1
 800148e:	60fb      	str	r3, [r7, #12]
 8001490:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = ARD_D8_Pin;
 8001492:	2310      	movs	r3, #16
 8001494:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001496:	2303      	movs	r3, #3
 8001498:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149a:	2300      	movs	r3, #0
 800149c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARD_D8_GPIO_Port, &GPIO_InitStruct);
 800149e:	f107 0314 	add.w	r3, r7, #20
 80014a2:	4619      	mov	r1, r3
 80014a4:	4805      	ldr	r0, [pc, #20]	; (80014bc <HAL_DAC_MspInit+0x84>)
 80014a6:	f001 ffe5 	bl	8003474 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80014aa:	bf00      	nop
 80014ac:	3728      	adds	r7, #40	; 0x28
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	40007400 	.word	0x40007400
 80014b8:	40023800 	.word	0x40023800
 80014bc:	40020000 	.word	0x40020000

080014c0 <HAL_DFSDM_FilterMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_filter: DFSDM_Filter handle pointer
* @retval None
*/
void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* hdfsdm_filter)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b08a      	sub	sp, #40	; 0x28
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c8:	f107 0314 	add.w	r3, r7, #20
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	605a      	str	r2, [r3, #4]
 80014d2:	609a      	str	r2, [r3, #8]
 80014d4:	60da      	str	r2, [r3, #12]
 80014d6:	611a      	str	r2, [r3, #16]
  if((IS_DFSDM1_FILTER_INSTANCE(hdfsdm_filter->Instance))&&(DFSDM1_Init == 0))
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a50      	ldr	r2, [pc, #320]	; (8001620 <HAL_DFSDM_FilterMspInit+0x160>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d004      	beq.n	80014ec <HAL_DFSDM_FilterMspInit+0x2c>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a4f      	ldr	r2, [pc, #316]	; (8001624 <HAL_DFSDM_FilterMspInit+0x164>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d157      	bne.n	800159c <HAL_DFSDM_FilterMspInit+0xdc>
 80014ec:	4b4e      	ldr	r3, [pc, #312]	; (8001628 <HAL_DFSDM_FilterMspInit+0x168>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d153      	bne.n	800159c <HAL_DFSDM_FilterMspInit+0xdc>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80014f4:	4b4d      	ldr	r3, [pc, #308]	; (800162c <HAL_DFSDM_FilterMspInit+0x16c>)
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	3301      	adds	r3, #1
 80014fa:	4a4c      	ldr	r2, [pc, #304]	; (800162c <HAL_DFSDM_FilterMspInit+0x16c>)
 80014fc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80014fe:	4b4b      	ldr	r3, [pc, #300]	; (800162c <HAL_DFSDM_FilterMspInit+0x16c>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2b01      	cmp	r3, #1
 8001504:	d10d      	bne.n	8001522 <HAL_DFSDM_FilterMspInit+0x62>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8001506:	2300      	movs	r3, #0
 8001508:	613b      	str	r3, [r7, #16]
 800150a:	4b49      	ldr	r3, [pc, #292]	; (8001630 <HAL_DFSDM_FilterMspInit+0x170>)
 800150c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800150e:	4a48      	ldr	r2, [pc, #288]	; (8001630 <HAL_DFSDM_FilterMspInit+0x170>)
 8001510:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001514:	6453      	str	r3, [r2, #68]	; 0x44
 8001516:	4b46      	ldr	r3, [pc, #280]	; (8001630 <HAL_DFSDM_FilterMspInit+0x170>)
 8001518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800151a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800151e:	613b      	str	r3, [r7, #16]
 8001520:	693b      	ldr	r3, [r7, #16]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001522:	2300      	movs	r3, #0
 8001524:	60fb      	str	r3, [r7, #12]
 8001526:	4b42      	ldr	r3, [pc, #264]	; (8001630 <HAL_DFSDM_FilterMspInit+0x170>)
 8001528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152a:	4a41      	ldr	r2, [pc, #260]	; (8001630 <HAL_DFSDM_FilterMspInit+0x170>)
 800152c:	f043 0301 	orr.w	r3, r3, #1
 8001530:	6313      	str	r3, [r2, #48]	; 0x30
 8001532:	4b3f      	ldr	r3, [pc, #252]	; (8001630 <HAL_DFSDM_FilterMspInit+0x170>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	f003 0301 	and.w	r3, r3, #1
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800153e:	2300      	movs	r3, #0
 8001540:	60bb      	str	r3, [r7, #8]
 8001542:	4b3b      	ldr	r3, [pc, #236]	; (8001630 <HAL_DFSDM_FilterMspInit+0x170>)
 8001544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001546:	4a3a      	ldr	r2, [pc, #232]	; (8001630 <HAL_DFSDM_FilterMspInit+0x170>)
 8001548:	f043 0308 	orr.w	r3, r3, #8
 800154c:	6313      	str	r3, [r2, #48]	; 0x30
 800154e:	4b38      	ldr	r3, [pc, #224]	; (8001630 <HAL_DFSDM_FilterMspInit+0x170>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	f003 0308 	and.w	r3, r3, #8
 8001556:	60bb      	str	r3, [r7, #8]
 8001558:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration    
    PA8     ------> DFSDM1_CKOUT
    PD6     ------> DFSDM1_DATIN1 
    */
    GPIO_InitStruct.Pin = DFSDM1_CKOUT_Pin;
 800155a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800155e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001560:	2302      	movs	r3, #2
 8001562:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001568:	2300      	movs	r3, #0
 800156a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800156c:	2306      	movs	r3, #6
 800156e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DFSDM1_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	4619      	mov	r1, r3
 8001576:	482f      	ldr	r0, [pc, #188]	; (8001634 <HAL_DFSDM_FilterMspInit+0x174>)
 8001578:	f001 ff7c 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFSDM1_DATIN1_Pin;
 800157c:	2340      	movs	r3, #64	; 0x40
 800157e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001580:	2302      	movs	r3, #2
 8001582:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001584:	2300      	movs	r3, #0
 8001586:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001588:	2300      	movs	r3, #0
 800158a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800158c:	2306      	movs	r3, #6
 800158e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DFSDM1_DATIN1_GPIO_Port, &GPIO_InitStruct);
 8001590:	f107 0314 	add.w	r3, r7, #20
 8001594:	4619      	mov	r1, r3
 8001596:	4828      	ldr	r0, [pc, #160]	; (8001638 <HAL_DFSDM_FilterMspInit+0x178>)
 8001598:	f001 ff6c 	bl	8003474 <HAL_GPIO_Init>
  /* USER CODE END DFSDM1_MspInit 1 */
  }
  
    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(hdfsdm_filter->Instance == DFSDM1_Filter0){
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4a1f      	ldr	r2, [pc, #124]	; (8001620 <HAL_DFSDM_FilterMspInit+0x160>)
 80015a2:	4293      	cmp	r3, r2
 80015a4:	d137      	bne.n	8001616 <HAL_DFSDM_FilterMspInit+0x156>
    hdma_dfsdm1_flt0.Instance = DMA2_Stream0;
 80015a6:	4b25      	ldr	r3, [pc, #148]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 80015a8:	4a25      	ldr	r2, [pc, #148]	; (8001640 <HAL_DFSDM_FilterMspInit+0x180>)
 80015aa:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Channel = DMA_CHANNEL_7;
 80015ac:	4b23      	ldr	r3, [pc, #140]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 80015ae:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80015b2:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80015b4:	4b21      	ldr	r3, [pc, #132]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 80015ba:	4b20      	ldr	r3, [pc, #128]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 80015bc:	2200      	movs	r2, #0
 80015be:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 80015c0:	4b1e      	ldr	r3, [pc, #120]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 80015c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015c6:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80015c8:	4b1c      	ldr	r3, [pc, #112]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 80015ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015ce:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80015d0:	4b1a      	ldr	r3, [pc, #104]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 80015d2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015d6:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 80015d8:	4b18      	ldr	r3, [pc, #96]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 80015da:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015de:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80015e0:	4b16      	ldr	r3, [pc, #88]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 80015e2:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80015e6:	621a      	str	r2, [r3, #32]
    hdma_dfsdm1_flt0.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015e8:	4b14      	ldr	r3, [pc, #80]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 80015ee:	4813      	ldr	r0, [pc, #76]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 80015f0:	f001 fb7e 	bl	8002cf0 <HAL_DMA_Init>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <HAL_DFSDM_FilterMspInit+0x13e>
    {
      Error_Handler();
 80015fa:	f7ff fe71 	bl	80012e0 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hdfsdm_filter,hdmaInj,hdma_dfsdm1_flt0);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4a0e      	ldr	r2, [pc, #56]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 8001602:	62da      	str	r2, [r3, #44]	; 0x2c
 8001604:	4a0d      	ldr	r2, [pc, #52]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(hdfsdm_filter,hdmaReg,hdma_dfsdm1_flt0);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	4a0b      	ldr	r2, [pc, #44]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 800160e:	629a      	str	r2, [r3, #40]	; 0x28
 8001610:	4a0a      	ldr	r2, [pc, #40]	; (800163c <HAL_DFSDM_FilterMspInit+0x17c>)
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6393      	str	r3, [r2, #56]	; 0x38
  }

}
 8001616:	bf00      	nop
 8001618:	3728      	adds	r7, #40	; 0x28
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	40016100 	.word	0x40016100
 8001624:	40016180 	.word	0x40016180
 8001628:	200000b0 	.word	0x200000b0
 800162c:	200000ac 	.word	0x200000ac
 8001630:	40023800 	.word	0x40023800
 8001634:	40020000 	.word	0x40020000
 8001638:	40020c00 	.word	0x40020c00
 800163c:	20003cd8 	.word	0x20003cd8
 8001640:	40026410 	.word	0x40026410

08001644 <HAL_DFSDM_ChannelMspInit>:
* This function configures the hardware resources used in this example
* @param hdfsdm_channel: DFSDM_Channel handle pointer
* @retval None
*/
void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* hdfsdm_channel)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b08a      	sub	sp, #40	; 0x28
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800164c:	f107 0314 	add.w	r3, r7, #20
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	605a      	str	r2, [r3, #4]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	60da      	str	r2, [r3, #12]
 800165a:	611a      	str	r2, [r3, #16]
  if((IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))&&(DFSDM1_Init == 0))
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a36      	ldr	r2, [pc, #216]	; (800173c <HAL_DFSDM_ChannelMspInit+0xf8>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d00e      	beq.n	8001684 <HAL_DFSDM_ChannelMspInit+0x40>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a35      	ldr	r2, [pc, #212]	; (8001740 <HAL_DFSDM_ChannelMspInit+0xfc>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d009      	beq.n	8001684 <HAL_DFSDM_ChannelMspInit+0x40>
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	4a33      	ldr	r2, [pc, #204]	; (8001744 <HAL_DFSDM_ChannelMspInit+0x100>)
 8001676:	4293      	cmp	r3, r2
 8001678:	d004      	beq.n	8001684 <HAL_DFSDM_ChannelMspInit+0x40>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a32      	ldr	r2, [pc, #200]	; (8001748 <HAL_DFSDM_ChannelMspInit+0x104>)
 8001680:	4293      	cmp	r3, r2
 8001682:	d157      	bne.n	8001734 <HAL_DFSDM_ChannelMspInit+0xf0>
 8001684:	4b31      	ldr	r3, [pc, #196]	; (800174c <HAL_DFSDM_ChannelMspInit+0x108>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d153      	bne.n	8001734 <HAL_DFSDM_ChannelMspInit+0xf0>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 800168c:	4b30      	ldr	r3, [pc, #192]	; (8001750 <HAL_DFSDM_ChannelMspInit+0x10c>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	3301      	adds	r3, #1
 8001692:	4a2f      	ldr	r2, [pc, #188]	; (8001750 <HAL_DFSDM_ChannelMspInit+0x10c>)
 8001694:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8001696:	4b2e      	ldr	r3, [pc, #184]	; (8001750 <HAL_DFSDM_ChannelMspInit+0x10c>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2b01      	cmp	r3, #1
 800169c:	d10d      	bne.n	80016ba <HAL_DFSDM_ChannelMspInit+0x76>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	613b      	str	r3, [r7, #16]
 80016a2:	4b2c      	ldr	r3, [pc, #176]	; (8001754 <HAL_DFSDM_ChannelMspInit+0x110>)
 80016a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016a6:	4a2b      	ldr	r2, [pc, #172]	; (8001754 <HAL_DFSDM_ChannelMspInit+0x110>)
 80016a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80016ac:	6453      	str	r3, [r2, #68]	; 0x44
 80016ae:	4b29      	ldr	r3, [pc, #164]	; (8001754 <HAL_DFSDM_ChannelMspInit+0x110>)
 80016b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80016b6:	613b      	str	r3, [r7, #16]
 80016b8:	693b      	ldr	r3, [r7, #16]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ba:	2300      	movs	r3, #0
 80016bc:	60fb      	str	r3, [r7, #12]
 80016be:	4b25      	ldr	r3, [pc, #148]	; (8001754 <HAL_DFSDM_ChannelMspInit+0x110>)
 80016c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016c2:	4a24      	ldr	r2, [pc, #144]	; (8001754 <HAL_DFSDM_ChannelMspInit+0x110>)
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	6313      	str	r3, [r2, #48]	; 0x30
 80016ca:	4b22      	ldr	r3, [pc, #136]	; (8001754 <HAL_DFSDM_ChannelMspInit+0x110>)
 80016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	60fb      	str	r3, [r7, #12]
 80016d4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80016d6:	2300      	movs	r3, #0
 80016d8:	60bb      	str	r3, [r7, #8]
 80016da:	4b1e      	ldr	r3, [pc, #120]	; (8001754 <HAL_DFSDM_ChannelMspInit+0x110>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016de:	4a1d      	ldr	r2, [pc, #116]	; (8001754 <HAL_DFSDM_ChannelMspInit+0x110>)
 80016e0:	f043 0308 	orr.w	r3, r3, #8
 80016e4:	6313      	str	r3, [r2, #48]	; 0x30
 80016e6:	4b1b      	ldr	r3, [pc, #108]	; (8001754 <HAL_DFSDM_ChannelMspInit+0x110>)
 80016e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ea:	f003 0308 	and.w	r3, r3, #8
 80016ee:	60bb      	str	r3, [r7, #8]
 80016f0:	68bb      	ldr	r3, [r7, #8]
    /**DFSDM1 GPIO Configuration    
    PA8     ------> DFSDM1_CKOUT
    PD6     ------> DFSDM1_DATIN1 
    */
    GPIO_InitStruct.Pin = DFSDM1_CKOUT_Pin;
 80016f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80016f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f8:	2302      	movs	r3, #2
 80016fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001700:	2300      	movs	r3, #0
 8001702:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001704:	2306      	movs	r3, #6
 8001706:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DFSDM1_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8001708:	f107 0314 	add.w	r3, r7, #20
 800170c:	4619      	mov	r1, r3
 800170e:	4812      	ldr	r0, [pc, #72]	; (8001758 <HAL_DFSDM_ChannelMspInit+0x114>)
 8001710:	f001 feb0 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DFSDM1_DATIN1_Pin;
 8001714:	2340      	movs	r3, #64	; 0x40
 8001716:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001718:	2302      	movs	r3, #2
 800171a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171c:	2300      	movs	r3, #0
 800171e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001720:	2300      	movs	r3, #0
 8001722:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001724:	2306      	movs	r3, #6
 8001726:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DFSDM1_DATIN1_GPIO_Port, &GPIO_InitStruct);
 8001728:	f107 0314 	add.w	r3, r7, #20
 800172c:	4619      	mov	r1, r3
 800172e:	480b      	ldr	r0, [pc, #44]	; (800175c <HAL_DFSDM_ChannelMspInit+0x118>)
 8001730:	f001 fea0 	bl	8003474 <HAL_GPIO_Init>
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  }

}
 8001734:	bf00      	nop
 8001736:	3728      	adds	r7, #40	; 0x28
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40016000 	.word	0x40016000
 8001740:	40016020 	.word	0x40016020
 8001744:	40016040 	.word	0x40016040
 8001748:	40016060 	.word	0x40016060
 800174c:	200000b0 	.word	0x200000b0
 8001750:	200000ac 	.word	0x200000ac
 8001754:	40023800 	.word	0x40023800
 8001758:	40020000 	.word	0x40020000
 800175c:	40020c00 	.word	0x40020c00

08001760 <HAL_FMPI2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hfmpi2c: FMPI2C handle pointer
* @retval None
*/
void HAL_FMPI2C_MspInit(FMPI2C_HandleTypeDef* hfmpi2c)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b08a      	sub	sp, #40	; 0x28
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001768:	f107 0314 	add.w	r3, r7, #20
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]
 8001774:	60da      	str	r2, [r3, #12]
 8001776:	611a      	str	r2, [r3, #16]
  if(hfmpi2c->Instance==FMPI2C1)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a19      	ldr	r2, [pc, #100]	; (80017e4 <HAL_FMPI2C_MspInit+0x84>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d12b      	bne.n	80017da <HAL_FMPI2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN FMPI2C1_MspInit 0 */

  /* USER CODE END FMPI2C1_MspInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	613b      	str	r3, [r7, #16]
 8001786:	4b18      	ldr	r3, [pc, #96]	; (80017e8 <HAL_FMPI2C_MspInit+0x88>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a17      	ldr	r2, [pc, #92]	; (80017e8 <HAL_FMPI2C_MspInit+0x88>)
 800178c:	f043 0304 	orr.w	r3, r3, #4
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4b15      	ldr	r3, [pc, #84]	; (80017e8 <HAL_FMPI2C_MspInit+0x88>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f003 0304 	and.w	r3, r3, #4
 800179a:	613b      	str	r3, [r7, #16]
 800179c:	693b      	ldr	r3, [r7, #16]
    /**FMPI2C1 GPIO Configuration    
    PC6     ------> FMPI2C1_SCL
    PC7     ------> FMPI2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2CFMP1_SCL_Pin|I2CFMP_SDA_Pin;
 800179e:	23c0      	movs	r3, #192	; 0xc0
 80017a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017a2:	2312      	movs	r3, #18
 80017a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80017a6:	2301      	movs	r3, #1
 80017a8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80017aa:	2303      	movs	r3, #3
 80017ac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_FMPI2C1;
 80017ae:	2304      	movs	r3, #4
 80017b0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017b2:	f107 0314 	add.w	r3, r7, #20
 80017b6:	4619      	mov	r1, r3
 80017b8:	480c      	ldr	r0, [pc, #48]	; (80017ec <HAL_FMPI2C_MspInit+0x8c>)
 80017ba:	f001 fe5b 	bl	8003474 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_FMPI2C1_CLK_ENABLE();
 80017be:	2300      	movs	r3, #0
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	4b09      	ldr	r3, [pc, #36]	; (80017e8 <HAL_FMPI2C_MspInit+0x88>)
 80017c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c6:	4a08      	ldr	r2, [pc, #32]	; (80017e8 <HAL_FMPI2C_MspInit+0x88>)
 80017c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80017cc:	6413      	str	r3, [r2, #64]	; 0x40
 80017ce:	4b06      	ldr	r3, [pc, #24]	; (80017e8 <HAL_FMPI2C_MspInit+0x88>)
 80017d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80017d6:	60fb      	str	r3, [r7, #12]
 80017d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN FMPI2C1_MspInit 1 */

  /* USER CODE END FMPI2C1_MspInit 1 */
  }

}
 80017da:	bf00      	nop
 80017dc:	3728      	adds	r7, #40	; 0x28
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40006000 	.word	0x40006000
 80017e8:	40023800 	.word	0x40023800
 80017ec:	40020800 	.word	0x40020800

080017f0 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b08e      	sub	sp, #56	; 0x38
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017fc:	2200      	movs	r2, #0
 80017fe:	601a      	str	r2, [r3, #0]
 8001800:	605a      	str	r2, [r3, #4]
 8001802:	609a      	str	r2, [r3, #8]
 8001804:	60da      	str	r2, [r3, #12]
 8001806:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	4a56      	ldr	r2, [pc, #344]	; (8001968 <HAL_QSPI_MspInit+0x178>)
 800180e:	4293      	cmp	r3, r2
 8001810:	f040 80a6 	bne.w	8001960 <HAL_QSPI_MspInit+0x170>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001814:	2300      	movs	r3, #0
 8001816:	623b      	str	r3, [r7, #32]
 8001818:	4b54      	ldr	r3, [pc, #336]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 800181a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800181c:	4a53      	ldr	r2, [pc, #332]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 800181e:	f043 0302 	orr.w	r3, r3, #2
 8001822:	6393      	str	r3, [r2, #56]	; 0x38
 8001824:	4b51      	ldr	r3, [pc, #324]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 8001826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001828:	f003 0302 	and.w	r3, r3, #2
 800182c:	623b      	str	r3, [r7, #32]
 800182e:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001830:	2300      	movs	r3, #0
 8001832:	61fb      	str	r3, [r7, #28]
 8001834:	4b4d      	ldr	r3, [pc, #308]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 8001836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001838:	4a4c      	ldr	r2, [pc, #304]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 800183a:	f043 0310 	orr.w	r3, r3, #16
 800183e:	6313      	str	r3, [r2, #48]	; 0x30
 8001840:	4b4a      	ldr	r3, [pc, #296]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 8001842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001844:	f003 0310 	and.w	r3, r3, #16
 8001848:	61fb      	str	r3, [r7, #28]
 800184a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800184c:	2300      	movs	r3, #0
 800184e:	61bb      	str	r3, [r7, #24]
 8001850:	4b46      	ldr	r3, [pc, #280]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 8001852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001854:	4a45      	ldr	r2, [pc, #276]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 8001856:	f043 0320 	orr.w	r3, r3, #32
 800185a:	6313      	str	r3, [r2, #48]	; 0x30
 800185c:	4b43      	ldr	r3, [pc, #268]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 800185e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001860:	f003 0320 	and.w	r3, r3, #32
 8001864:	61bb      	str	r3, [r7, #24]
 8001866:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001868:	2300      	movs	r3, #0
 800186a:	617b      	str	r3, [r7, #20]
 800186c:	4b3f      	ldr	r3, [pc, #252]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 800186e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001870:	4a3e      	ldr	r2, [pc, #248]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 8001872:	f043 0302 	orr.w	r3, r3, #2
 8001876:	6313      	str	r3, [r2, #48]	; 0x30
 8001878:	4b3c      	ldr	r3, [pc, #240]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 800187a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800187c:	f003 0302 	and.w	r3, r3, #2
 8001880:	617b      	str	r3, [r7, #20]
 8001882:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001884:	2300      	movs	r3, #0
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	4b38      	ldr	r3, [pc, #224]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 800188a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188c:	4a37      	ldr	r2, [pc, #220]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 800188e:	f043 0308 	orr.w	r3, r3, #8
 8001892:	6313      	str	r3, [r2, #48]	; 0x30
 8001894:	4b35      	ldr	r3, [pc, #212]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 8001896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001898:	f003 0308 	and.w	r3, r3, #8
 800189c:	613b      	str	r3, [r7, #16]
 800189e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80018a0:	2300      	movs	r3, #0
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	4b31      	ldr	r3, [pc, #196]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 80018a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a8:	4a30      	ldr	r2, [pc, #192]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 80018aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018ae:	6313      	str	r3, [r2, #48]	; 0x30
 80018b0:	4b2e      	ldr	r3, [pc, #184]	; (800196c <HAL_QSPI_MspInit+0x17c>)
 80018b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80018b8:	60fb      	str	r3, [r7, #12]
 80018ba:	68fb      	ldr	r3, [r7, #12]
    PF9     ------> QUADSPI_BK1_IO1
    PB2     ------> QUADSPI_CLK
    PD13     ------> QUADSPI_BK1_IO3
    PG6     ------> QUADSPI_BK1_NCS 
    */
    GPIO_InitStruct.Pin = QSPI_BK1_IO2_Pin;
 80018bc:	2304      	movs	r3, #4
 80018be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018c0:	2302      	movs	r3, #2
 80018c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c4:	2300      	movs	r3, #0
 80018c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c8:	2303      	movs	r3, #3
 80018ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 80018cc:	2309      	movs	r3, #9
 80018ce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_IO2_GPIO_Port, &GPIO_InitStruct);
 80018d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018d4:	4619      	mov	r1, r3
 80018d6:	4826      	ldr	r0, [pc, #152]	; (8001970 <HAL_QSPI_MspInit+0x180>)
 80018d8:	f001 fdcc 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO0_Pin|QSPI_BK1_IO1_Pin;
 80018dc:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018e2:	2302      	movs	r3, #2
 80018e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018ea:	2303      	movs	r3, #3
 80018ec:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80018ee:	230a      	movs	r3, #10
 80018f0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018f2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018f6:	4619      	mov	r1, r3
 80018f8:	481e      	ldr	r0, [pc, #120]	; (8001974 <HAL_QSPI_MspInit+0x184>)
 80018fa:	f001 fdbb 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_CLK_Pin;
 80018fe:	2304      	movs	r3, #4
 8001900:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001902:	2302      	movs	r3, #2
 8001904:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800190a:	2303      	movs	r3, #3
 800190c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 800190e:	2309      	movs	r3, #9
 8001910:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_CLK_GPIO_Port, &GPIO_InitStruct);
 8001912:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001916:	4619      	mov	r1, r3
 8001918:	4817      	ldr	r0, [pc, #92]	; (8001978 <HAL_QSPI_MspInit+0x188>)
 800191a:	f001 fdab 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_IO3_Pin;
 800191e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001922:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001924:	2302      	movs	r3, #2
 8001926:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001928:	2300      	movs	r3, #0
 800192a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192c:	2303      	movs	r3, #3
 800192e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_QSPI;
 8001930:	2309      	movs	r3, #9
 8001932:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_IO3_GPIO_Port, &GPIO_InitStruct);
 8001934:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001938:	4619      	mov	r1, r3
 800193a:	4810      	ldr	r0, [pc, #64]	; (800197c <HAL_QSPI_MspInit+0x18c>)
 800193c:	f001 fd9a 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_BK1_NCS_Pin;
 8001940:	2340      	movs	r3, #64	; 0x40
 8001942:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001944:	2302      	movs	r3, #2
 8001946:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001948:	2300      	movs	r3, #0
 800194a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800194c:	2303      	movs	r3, #3
 800194e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001950:	230a      	movs	r3, #10
 8001952:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(QSPI_BK1_NCS_GPIO_Port, &GPIO_InitStruct);
 8001954:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001958:	4619      	mov	r1, r3
 800195a:	4809      	ldr	r0, [pc, #36]	; (8001980 <HAL_QSPI_MspInit+0x190>)
 800195c:	f001 fd8a 	bl	8003474 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 8001960:	bf00      	nop
 8001962:	3738      	adds	r7, #56	; 0x38
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	a0001000 	.word	0xa0001000
 800196c:	40023800 	.word	0x40023800
 8001970:	40021000 	.word	0x40021000
 8001974:	40021400 	.word	0x40021400
 8001978:	40020400 	.word	0x40020400
 800197c:	40020c00 	.word	0x40020c00
 8001980:	40021800 	.word	0x40021800

08001984 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b08a      	sub	sp, #40	; 0x28
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800198c:	f107 0314 	add.w	r3, r7, #20
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]
 8001996:	609a      	str	r2, [r3, #8]
 8001998:	60da      	str	r2, [r3, #12]
 800199a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a31      	ldr	r2, [pc, #196]	; (8001a68 <HAL_SD_MspInit+0xe4>)
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d15b      	bne.n	8001a5e <HAL_SD_MspInit+0xda>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	613b      	str	r3, [r7, #16]
 80019aa:	4b30      	ldr	r3, [pc, #192]	; (8001a6c <HAL_SD_MspInit+0xe8>)
 80019ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ae:	4a2f      	ldr	r2, [pc, #188]	; (8001a6c <HAL_SD_MspInit+0xe8>)
 80019b0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80019b4:	6453      	str	r3, [r2, #68]	; 0x44
 80019b6:	4b2d      	ldr	r3, [pc, #180]	; (8001a6c <HAL_SD_MspInit+0xe8>)
 80019b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80019be:	613b      	str	r3, [r7, #16]
 80019c0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	60fb      	str	r3, [r7, #12]
 80019c6:	4b29      	ldr	r3, [pc, #164]	; (8001a6c <HAL_SD_MspInit+0xe8>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ca:	4a28      	ldr	r2, [pc, #160]	; (8001a6c <HAL_SD_MspInit+0xe8>)
 80019cc:	f043 0301 	orr.w	r3, r3, #1
 80019d0:	6313      	str	r3, [r2, #48]	; 0x30
 80019d2:	4b26      	ldr	r3, [pc, #152]	; (8001a6c <HAL_SD_MspInit+0xe8>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d6:	f003 0301 	and.w	r3, r3, #1
 80019da:	60fb      	str	r3, [r7, #12]
 80019dc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	60bb      	str	r3, [r7, #8]
 80019e2:	4b22      	ldr	r3, [pc, #136]	; (8001a6c <HAL_SD_MspInit+0xe8>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019e6:	4a21      	ldr	r2, [pc, #132]	; (8001a6c <HAL_SD_MspInit+0xe8>)
 80019e8:	f043 0304 	orr.w	r3, r3, #4
 80019ec:	6313      	str	r3, [r2, #48]	; 0x30
 80019ee:	4b1f      	ldr	r3, [pc, #124]	; (8001a6c <HAL_SD_MspInit+0xe8>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	f003 0304 	and.w	r3, r3, #4
 80019f6:	60bb      	str	r3, [r7, #8]
 80019f8:	68bb      	ldr	r3, [r7, #8]
    PC9     ------> SDIO_D1
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK 
    */
    GPIO_InitStruct.Pin = SD_CMD_Pin;
 80019fa:	2340      	movs	r3, #64	; 0x40
 80019fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fe:	2302      	movs	r3, #2
 8001a00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a02:	2300      	movs	r3, #0
 8001a04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a06:	2303      	movs	r3, #3
 8001a08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a0a:	230c      	movs	r3, #12
 8001a0c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SD_CMD_GPIO_Port, &GPIO_InitStruct);
 8001a0e:	f107 0314 	add.w	r3, r7, #20
 8001a12:	4619      	mov	r1, r3
 8001a14:	4816      	ldr	r0, [pc, #88]	; (8001a70 <HAL_SD_MspInit+0xec>)
 8001a16:	f001 fd2d 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_D0_Pin|SD_D1_Pin|SD_D2_Pin|SD_D3_Pin;
 8001a1a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001a1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a20:	2302      	movs	r3, #2
 8001a22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a24:	2300      	movs	r3, #0
 8001a26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a28:	2303      	movs	r3, #3
 8001a2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a2c:	230c      	movs	r3, #12
 8001a2e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a30:	f107 0314 	add.w	r3, r7, #20
 8001a34:	4619      	mov	r1, r3
 8001a36:	480f      	ldr	r0, [pc, #60]	; (8001a74 <HAL_SD_MspInit+0xf0>)
 8001a38:	f001 fd1c 	bl	8003474 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SD_CLK_Pin;
 8001a3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a42:	2302      	movs	r3, #2
 8001a44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a46:	2301      	movs	r3, #1
 8001a48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a4a:	2303      	movs	r3, #3
 8001a4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001a4e:	230c      	movs	r3, #12
 8001a50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(SD_CLK_GPIO_Port, &GPIO_InitStruct);
 8001a52:	f107 0314 	add.w	r3, r7, #20
 8001a56:	4619      	mov	r1, r3
 8001a58:	4806      	ldr	r0, [pc, #24]	; (8001a74 <HAL_SD_MspInit+0xf0>)
 8001a5a:	f001 fd0b 	bl	8003474 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001a5e:	bf00      	nop
 8001a60:	3728      	adds	r7, #40	; 0x28
 8001a62:	46bd      	mov	sp, r7
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	40012c00 	.word	0x40012c00
 8001a6c:	40023800 	.word	0x40023800
 8001a70:	40020000 	.word	0x40020000
 8001a74:	40020800 	.word	0x40020800

08001a78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b08c      	sub	sp, #48	; 0x30
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a80:	f107 031c 	add.w	r3, r7, #28
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	605a      	str	r2, [r3, #4]
 8001a8a:	609a      	str	r2, [r3, #8]
 8001a8c:	60da      	str	r2, [r3, #12]
 8001a8e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART10)
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4a33      	ldr	r2, [pc, #204]	; (8001b64 <HAL_UART_MspInit+0xec>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d12d      	bne.n	8001af6 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN UART10_MspInit 0 */

  /* USER CODE END UART10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART10_CLK_ENABLE();
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	61bb      	str	r3, [r7, #24]
 8001a9e:	4b32      	ldr	r3, [pc, #200]	; (8001b68 <HAL_UART_MspInit+0xf0>)
 8001aa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aa2:	4a31      	ldr	r2, [pc, #196]	; (8001b68 <HAL_UART_MspInit+0xf0>)
 8001aa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001aa8:	6453      	str	r3, [r2, #68]	; 0x44
 8001aaa:	4b2f      	ldr	r3, [pc, #188]	; (8001b68 <HAL_UART_MspInit+0xf0>)
 8001aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ab2:	61bb      	str	r3, [r7, #24]
 8001ab4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	617b      	str	r3, [r7, #20]
 8001aba:	4b2b      	ldr	r3, [pc, #172]	; (8001b68 <HAL_UART_MspInit+0xf0>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abe:	4a2a      	ldr	r2, [pc, #168]	; (8001b68 <HAL_UART_MspInit+0xf0>)
 8001ac0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac6:	4b28      	ldr	r3, [pc, #160]	; (8001b68 <HAL_UART_MspInit+0xf0>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ace:	617b      	str	r3, [r7, #20]
 8001ad0:	697b      	ldr	r3, [r7, #20]
    /**UART10 GPIO Configuration    
    PG11     ------> UART10_RX
    PG12     ------> UART10_TX 
    */
    GPIO_InitStruct.Pin = WIFI_SPI_CSN_Pin|WIFI_DRDY_Pin;
 8001ad2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001ad6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ad8:	2302      	movs	r3, #2
 8001ada:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001adc:	2301      	movs	r3, #1
 8001ade:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_UART10;
 8001ae4:	230b      	movs	r3, #11
 8001ae6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ae8:	f107 031c 	add.w	r3, r7, #28
 8001aec:	4619      	mov	r1, r3
 8001aee:	481f      	ldr	r0, [pc, #124]	; (8001b6c <HAL_UART_MspInit+0xf4>)
 8001af0:	f001 fcc0 	bl	8003474 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001af4:	e031      	b.n	8001b5a <HAL_UART_MspInit+0xe2>
  else if(huart->Instance==USART6)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4a1d      	ldr	r2, [pc, #116]	; (8001b70 <HAL_UART_MspInit+0xf8>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d12c      	bne.n	8001b5a <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001b00:	2300      	movs	r3, #0
 8001b02:	613b      	str	r3, [r7, #16]
 8001b04:	4b18      	ldr	r3, [pc, #96]	; (8001b68 <HAL_UART_MspInit+0xf0>)
 8001b06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b08:	4a17      	ldr	r2, [pc, #92]	; (8001b68 <HAL_UART_MspInit+0xf0>)
 8001b0a:	f043 0320 	orr.w	r3, r3, #32
 8001b0e:	6453      	str	r3, [r2, #68]	; 0x44
 8001b10:	4b15      	ldr	r3, [pc, #84]	; (8001b68 <HAL_UART_MspInit+0xf0>)
 8001b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b14:	f003 0320 	and.w	r3, r3, #32
 8001b18:	613b      	str	r3, [r7, #16]
 8001b1a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	4b11      	ldr	r3, [pc, #68]	; (8001b68 <HAL_UART_MspInit+0xf0>)
 8001b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b24:	4a10      	ldr	r2, [pc, #64]	; (8001b68 <HAL_UART_MspInit+0xf0>)
 8001b26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b2a:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2c:	4b0e      	ldr	r3, [pc, #56]	; (8001b68 <HAL_UART_MspInit+0xf0>)
 8001b2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001b34:	60fb      	str	r3, [r7, #12]
 8001b36:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 8001b38:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8001b3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b42:	2300      	movs	r3, #0
 8001b44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b46:	2303      	movs	r3, #3
 8001b48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001b4a:	2308      	movs	r3, #8
 8001b4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b4e:	f107 031c 	add.w	r3, r7, #28
 8001b52:	4619      	mov	r1, r3
 8001b54:	4805      	ldr	r0, [pc, #20]	; (8001b6c <HAL_UART_MspInit+0xf4>)
 8001b56:	f001 fc8d 	bl	8003474 <HAL_GPIO_Init>
}
 8001b5a:	bf00      	nop
 8001b5c:	3730      	adds	r7, #48	; 0x30
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40011c00 	.word	0x40011c00
 8001b68:	40023800 	.word	0x40023800
 8001b6c:	40021800 	.word	0x40021800
 8001b70:	40011400 	.word	0x40011400

08001b74 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001b7a:	1d3b      	adds	r3, r7, #4
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
 8001b82:	609a      	str	r2, [r3, #8]
 8001b84:	60da      	str	r2, [r3, #12]
 8001b86:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8001b88:	4b2c      	ldr	r3, [pc, #176]	; (8001c3c <HAL_FSMC_MspInit+0xc8>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d151      	bne.n	8001c34 <HAL_FSMC_MspInit+0xc0>
    return;
  }
  FSMC_Initialized = 1;
 8001b90:	4b2a      	ldr	r3, [pc, #168]	; (8001c3c <HAL_FSMC_MspInit+0xc8>)
 8001b92:	2201      	movs	r2, #1
 8001b94:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001b96:	2300      	movs	r3, #0
 8001b98:	603b      	str	r3, [r7, #0]
 8001b9a:	4b29      	ldr	r3, [pc, #164]	; (8001c40 <HAL_FSMC_MspInit+0xcc>)
 8001b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b9e:	4a28      	ldr	r2, [pc, #160]	; (8001c40 <HAL_FSMC_MspInit+0xcc>)
 8001ba0:	f043 0301 	orr.w	r3, r3, #1
 8001ba4:	6393      	str	r3, [r2, #56]	; 0x38
 8001ba6:	4b26      	ldr	r3, [pc, #152]	; (8001c40 <HAL_FSMC_MspInit+0xcc>)
 8001ba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	603b      	str	r3, [r7, #0]
 8001bb0:	683b      	ldr	r3, [r7, #0]
  PD7   ------> FSMC_NE1
  PG10   ------> FSMC_NE3
  PE0   ------> FSMC_NBL0
  PE1   ------> FSMC_NBL1
  */
  GPIO_InitStruct.Pin = PSRAM_A0_Pin|PSRAM_A1_Pin|PSRAM_A2_Pin|PSRAM_A3_Pin 
 8001bb2:	f24f 033f 	movw	r3, #61503	; 0xf03f
 8001bb6:	607b      	str	r3, [r7, #4]
                          |PSRAM_A4_Pin|PSRAM_A5_Pin|PSRAM_A6_Pin|PSRAM_A7_Pin 
                          |PSRAM_A8_Pin|PSRAM_A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb8:	2302      	movs	r3, #2
 8001bba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc0:	2303      	movs	r3, #3
 8001bc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001bc4:	230c      	movs	r3, #12
 8001bc6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001bc8:	1d3b      	adds	r3, r7, #4
 8001bca:	4619      	mov	r1, r3
 8001bcc:	481d      	ldr	r0, [pc, #116]	; (8001c44 <HAL_FSMC_MspInit+0xd0>)
 8001bce:	f001 fc51 	bl	8003474 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = PSRAM_A10_Pin|PSRAM_A11_Pin|PSRAM_A12_Pin|PSRAM_A13_Pin 
 8001bd2:	f240 433f 	movw	r3, #1087	; 0x43f
 8001bd6:	607b      	str	r3, [r7, #4]
                          |PSRAM_A14_Pin|PSRAM_A15_Pin|LCD_NE3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be0:	2303      	movs	r3, #3
 8001be2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001be4:	230c      	movs	r3, #12
 8001be6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001be8:	1d3b      	adds	r3, r7, #4
 8001bea:	4619      	mov	r1, r3
 8001bec:	4816      	ldr	r0, [pc, #88]	; (8001c48 <HAL_FSMC_MspInit+0xd4>)
 8001bee:	f001 fc41 	bl	8003474 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_PSRAM_D4_Pin|LCD_PSRAM_D5_Pin|LCD_PSRAM_D6_Pin|LCD_PSRAM_D7_Pin 
 8001bf2:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001bf6:	607b      	str	r3, [r7, #4]
                          |LCD_PSRAM_D8_Pin|LCD_PSRAM_D9_Pin|LCD_PSRAM_D10_Pin|LCD_PSRAM_D11_Pin 
                          |LCD_PSRAM_D12_Pin|PSRAM_NBL0_Pin|PSRAM_NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c00:	2303      	movs	r3, #3
 8001c02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001c04:	230c      	movs	r3, #12
 8001c06:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c08:	1d3b      	adds	r3, r7, #4
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	480f      	ldr	r0, [pc, #60]	; (8001c4c <HAL_FSMC_MspInit+0xd8>)
 8001c0e:	f001 fc31 	bl	8003474 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LCD_PSRAM_D13_Pin|LCD_PSRAM_D14_Pin|LCd_PSRAM_D15_Pin|PSRAM_A16_Pin 
 8001c12:	f64d 73b3 	movw	r3, #57267	; 0xdfb3
 8001c16:	607b      	str	r3, [r7, #4]
                          |PSRAM_A17_Pin|LCD_PSRAM_D0_Pin|LCD_PSRAM_D1_Pin|LCD_PSRAM_D2_Pin 
                          |LCD_PSRAM_D3_Pin|LCD_PSRAM_NOE_Pin|LCD_PSRAM_NWE_Pin|PSRAM_NE1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c18:	2302      	movs	r3, #2
 8001c1a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c20:	2303      	movs	r3, #3
 8001c22:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001c24:	230c      	movs	r3, #12
 8001c26:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c28:	1d3b      	adds	r3, r7, #4
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4808      	ldr	r0, [pc, #32]	; (8001c50 <HAL_FSMC_MspInit+0xdc>)
 8001c2e:	f001 fc21 	bl	8003474 <HAL_GPIO_Init>
 8001c32:	e000      	b.n	8001c36 <HAL_FSMC_MspInit+0xc2>
    return;
 8001c34:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001c36:	3718      	adds	r7, #24
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	200000b4 	.word	0x200000b4
 8001c40:	40023800 	.word	0x40023800
 8001c44:	40021400 	.word	0x40021400
 8001c48:	40021800 	.word	0x40021800
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	40020c00 	.word	0x40020c00

08001c54 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001c5c:	f7ff ff8a 	bl	8001b74 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001c60:	bf00      	nop
 8001c62:	3708      	adds	r7, #8
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}

08001c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c76:	b480      	push	{r7}
 8001c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c7a:	e7fe      	b.n	8001c7a <HardFault_Handler+0x4>

08001c7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c80:	e7fe      	b.n	8001c80 <MemManage_Handler+0x4>

08001c82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c82:	b480      	push	{r7}
 8001c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c86:	e7fe      	b.n	8001c86 <BusFault_Handler+0x4>

08001c88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c8c:	e7fe      	b.n	8001c8c <UsageFault_Handler+0x4>

08001c8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c8e:	b480      	push	{r7}
 8001c90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c92:	bf00      	nop
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr

08001caa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001caa:	b480      	push	{r7}
 8001cac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cbc:	f000 f95e 	bl	8001f7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cc0:	bf00      	nop
 8001cc2:	bd80      	pop	{r7, pc}

08001cc4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 8001cc8:	4802      	ldr	r0, [pc, #8]	; (8001cd4 <DMA2_Stream0_IRQHandler+0x10>)
 8001cca:	f001 f8bf 	bl	8002e4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	20003cd8 	.word	0x20003cd8

08001cd8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001ce0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001ce4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8001ce8:	f003 0301 	and.w	r3, r3, #1
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d013      	beq.n	8001d18 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001cf0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001cf4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8001cf8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d00b      	beq.n	8001d18 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001d00:	e000      	b.n	8001d04 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001d02:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001d04:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d0f9      	beq.n	8001d02 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001d0e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001d12:	687a      	ldr	r2, [r7, #4]
 8001d14:	b2d2      	uxtb	r2, r2
 8001d16:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001d18:	687b      	ldr	r3, [r7, #4]
}
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr

08001d26 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	b086      	sub	sp, #24
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	60f8      	str	r0, [r7, #12]
 8001d2e:	60b9      	str	r1, [r7, #8]
 8001d30:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d32:	2300      	movs	r3, #0
 8001d34:	617b      	str	r3, [r7, #20]
 8001d36:	e00a      	b.n	8001d4e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d38:	f3af 8000 	nop.w
 8001d3c:	4601      	mov	r1, r0
 8001d3e:	68bb      	ldr	r3, [r7, #8]
 8001d40:	1c5a      	adds	r2, r3, #1
 8001d42:	60ba      	str	r2, [r7, #8]
 8001d44:	b2ca      	uxtb	r2, r1
 8001d46:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	617b      	str	r3, [r7, #20]
 8001d4e:	697a      	ldr	r2, [r7, #20]
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	429a      	cmp	r2, r3
 8001d54:	dbf0      	blt.n	8001d38 <_read+0x12>
	}

return len;
 8001d56:	687b      	ldr	r3, [r7, #4]
}
 8001d58:	4618      	mov	r0, r3
 8001d5a:	3718      	adds	r7, #24
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}

08001d60 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
	/* Implement your write code here, this is used by puts and printf for example */
		for(int i = 0; i < len; i++){
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
 8001d70:	e009      	b.n	8001d86 <_write+0x26>
			ITM_SendChar(*ptr++);
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	1c5a      	adds	r2, r3, #1
 8001d76:	60ba      	str	r2, [r7, #8]
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff ffac 	bl	8001cd8 <ITM_SendChar>
		for(int i = 0; i < len; i++){
 8001d80:	697b      	ldr	r3, [r7, #20]
 8001d82:	3301      	adds	r3, #1
 8001d84:	617b      	str	r3, [r7, #20]
 8001d86:	697a      	ldr	r2, [r7, #20]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	429a      	cmp	r2, r3
 8001d8c:	dbf1      	blt.n	8001d72 <_write+0x12>
		}
		return len;
 8001d8e:	687b      	ldr	r3, [r7, #4]

	//	errno = ENOSYS;
	//	return -1;
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3718      	adds	r7, #24
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}

08001d98 <_close>:

int _close(int file)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
	return -1;
 8001da0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
 8001db8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dc0:	605a      	str	r2, [r3, #4]
	return 0;
 8001dc2:	2300      	movs	r3, #0
}
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	370c      	adds	r7, #12
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dce:	4770      	bx	lr

08001dd0 <_isatty>:

int _isatty(int file)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
	return 1;
 8001dd8:	2301      	movs	r3, #1
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr

08001de6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001de6:	b480      	push	{r7}
 8001de8:	b085      	sub	sp, #20
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	60f8      	str	r0, [r7, #12]
 8001dee:	60b9      	str	r1, [r7, #8]
 8001df0:	607a      	str	r2, [r7, #4]
	return 0;
 8001df2:	2300      	movs	r3, #0
}
 8001df4:	4618      	mov	r0, r3
 8001df6:	3714      	adds	r7, #20
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfe:	4770      	bx	lr

08001e00 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001e08:	4b11      	ldr	r3, [pc, #68]	; (8001e50 <_sbrk+0x50>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d102      	bne.n	8001e16 <_sbrk+0x16>
		heap_end = &end;
 8001e10:	4b0f      	ldr	r3, [pc, #60]	; (8001e50 <_sbrk+0x50>)
 8001e12:	4a10      	ldr	r2, [pc, #64]	; (8001e54 <_sbrk+0x54>)
 8001e14:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001e16:	4b0e      	ldr	r3, [pc, #56]	; (8001e50 <_sbrk+0x50>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001e1c:	4b0c      	ldr	r3, [pc, #48]	; (8001e50 <_sbrk+0x50>)
 8001e1e:	681a      	ldr	r2, [r3, #0]
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	4413      	add	r3, r2
 8001e24:	466a      	mov	r2, sp
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d907      	bls.n	8001e3a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001e2a:	f007 ff09 	bl	8009c40 <__errno>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	230c      	movs	r3, #12
 8001e32:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001e34:	f04f 33ff 	mov.w	r3, #4294967295
 8001e38:	e006      	b.n	8001e48 <_sbrk+0x48>
	}

	heap_end += incr;
 8001e3a:	4b05      	ldr	r3, [pc, #20]	; (8001e50 <_sbrk+0x50>)
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4413      	add	r3, r2
 8001e42:	4a03      	ldr	r2, [pc, #12]	; (8001e50 <_sbrk+0x50>)
 8001e44:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001e46:	68fb      	ldr	r3, [r7, #12]
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3710      	adds	r7, #16
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	200000b8 	.word	0x200000b8
 8001e54:	200077a8 	.word	0x200077a8

08001e58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e58:	b480      	push	{r7}
 8001e5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e5c:	4b08      	ldr	r3, [pc, #32]	; (8001e80 <SystemInit+0x28>)
 8001e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e62:	4a07      	ldr	r2, [pc, #28]	; (8001e80 <SystemInit+0x28>)
 8001e64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001e6c:	4b04      	ldr	r3, [pc, #16]	; (8001e80 <SystemInit+0x28>)
 8001e6e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e72:	609a      	str	r2, [r3, #8]
#endif
}
 8001e74:	bf00      	nop
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	e000ed00 	.word	0xe000ed00

08001e84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8001e84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ebc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8001e88:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001e8a:	e003      	b.n	8001e94 <LoopCopyDataInit>

08001e8c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001e8c:	4b0c      	ldr	r3, [pc, #48]	; (8001ec0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001e8e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001e90:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001e92:	3104      	adds	r1, #4

08001e94 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001e94:	480b      	ldr	r0, [pc, #44]	; (8001ec4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001e96:	4b0c      	ldr	r3, [pc, #48]	; (8001ec8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001e98:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001e9a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001e9c:	d3f6      	bcc.n	8001e8c <CopyDataInit>
  ldr  r2, =_sbss
 8001e9e:	4a0b      	ldr	r2, [pc, #44]	; (8001ecc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001ea0:	e002      	b.n	8001ea8 <LoopFillZerobss>

08001ea2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8001ea2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001ea4:	f842 3b04 	str.w	r3, [r2], #4

08001ea8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001ea8:	4b09      	ldr	r3, [pc, #36]	; (8001ed0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001eaa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001eac:	d3f9      	bcc.n	8001ea2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001eae:	f7ff ffd3 	bl	8001e58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001eb2:	f007 fecb 	bl	8009c4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eb6:	f7fe fbeb 	bl	8000690 <main>
  bx  lr    
 8001eba:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001ebc:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8001ec0:	0800b094 	.word	0x0800b094
  ldr  r0, =_sdata
 8001ec4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001ec8:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 8001ecc:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8001ed0:	200077a8 	.word	0x200077a8

08001ed4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ed4:	e7fe      	b.n	8001ed4 <ADC_IRQHandler>
	...

08001ed8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001edc:	4b0e      	ldr	r3, [pc, #56]	; (8001f18 <HAL_Init+0x40>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a0d      	ldr	r2, [pc, #52]	; (8001f18 <HAL_Init+0x40>)
 8001ee2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001ee6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ee8:	4b0b      	ldr	r3, [pc, #44]	; (8001f18 <HAL_Init+0x40>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a0a      	ldr	r2, [pc, #40]	; (8001f18 <HAL_Init+0x40>)
 8001eee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001ef2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ef4:	4b08      	ldr	r3, [pc, #32]	; (8001f18 <HAL_Init+0x40>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a07      	ldr	r2, [pc, #28]	; (8001f18 <HAL_Init+0x40>)
 8001efa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001efe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f00:	2003      	movs	r0, #3
 8001f02:	f000 fbbf 	bl	8002684 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f06:	2000      	movs	r0, #0
 8001f08:	f000 f808 	bl	8001f1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f0c:	f7ff f9f0 	bl	80012f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40023c00 	.word	0x40023c00

08001f1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f24:	4b12      	ldr	r3, [pc, #72]	; (8001f70 <HAL_InitTick+0x54>)
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	4b12      	ldr	r3, [pc, #72]	; (8001f74 <HAL_InitTick+0x58>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f32:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f000 fbd7 	bl	80026ee <HAL_SYSTICK_Config>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e00e      	b.n	8001f68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2b0f      	cmp	r3, #15
 8001f4e:	d80a      	bhi.n	8001f66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f50:	2200      	movs	r2, #0
 8001f52:	6879      	ldr	r1, [r7, #4]
 8001f54:	f04f 30ff 	mov.w	r0, #4294967295
 8001f58:	f000 fb9f 	bl	800269a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f5c:	4a06      	ldr	r2, [pc, #24]	; (8001f78 <HAL_InitTick+0x5c>)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f62:	2300      	movs	r3, #0
 8001f64:	e000      	b.n	8001f68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3708      	adds	r7, #8
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20000018 	.word	0x20000018
 8001f74:	20000020 	.word	0x20000020
 8001f78:	2000001c 	.word	0x2000001c

08001f7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f80:	4b06      	ldr	r3, [pc, #24]	; (8001f9c <HAL_IncTick+0x20>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	461a      	mov	r2, r3
 8001f86:	4b06      	ldr	r3, [pc, #24]	; (8001fa0 <HAL_IncTick+0x24>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	4a04      	ldr	r2, [pc, #16]	; (8001fa0 <HAL_IncTick+0x24>)
 8001f8e:	6013      	str	r3, [r2, #0]
}
 8001f90:	bf00      	nop
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	20000020 	.word	0x20000020
 8001fa0:	20005730 	.word	0x20005730

08001fa4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa8:	4b03      	ldr	r3, [pc, #12]	; (8001fb8 <HAL_GetTick+0x14>)
 8001faa:	681b      	ldr	r3, [r3, #0]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	20005730 	.word	0x20005730

08001fbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fc4:	f7ff ffee 	bl	8001fa4 <HAL_GetTick>
 8001fc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fd4:	d005      	beq.n	8001fe2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fd6:	4b09      	ldr	r3, [pc, #36]	; (8001ffc <HAL_Delay+0x40>)
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	461a      	mov	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	4413      	add	r3, r2
 8001fe0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fe2:	bf00      	nop
 8001fe4:	f7ff ffde 	bl	8001fa4 <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d8f7      	bhi.n	8001fe4 <HAL_Delay+0x28>
  {
  }
}
 8001ff4:	bf00      	nop
 8001ff6:	3710      	adds	r7, #16
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	20000020 	.word	0x20000020

08002000 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002008:	2300      	movs	r3, #0
 800200a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d101      	bne.n	8002016 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e033      	b.n	800207e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	2b00      	cmp	r3, #0
 800201c:	d109      	bne.n	8002032 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7ff f98e 	bl	8001340 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2200      	movs	r2, #0
 8002028:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2200      	movs	r2, #0
 800202e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002036:	f003 0310 	and.w	r3, r3, #16
 800203a:	2b00      	cmp	r3, #0
 800203c:	d118      	bne.n	8002070 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002042:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002046:	f023 0302 	bic.w	r3, r3, #2
 800204a:	f043 0202 	orr.w	r2, r3, #2
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f94a 	bl	80022ec <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002062:	f023 0303 	bic.w	r3, r3, #3
 8002066:	f043 0201 	orr.w	r2, r3, #1
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	641a      	str	r2, [r3, #64]	; 0x40
 800206e:	e001      	b.n	8002074 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	2200      	movs	r2, #0
 8002078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800207c:	7bfb      	ldrb	r3, [r7, #15]
}
 800207e:	4618      	mov	r0, r3
 8002080:	3710      	adds	r7, #16
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}
	...

08002088 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002092:	2300      	movs	r3, #0
 8002094:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800209c:	2b01      	cmp	r3, #1
 800209e:	d101      	bne.n	80020a4 <HAL_ADC_ConfigChannel+0x1c>
 80020a0:	2302      	movs	r3, #2
 80020a2:	e113      	b.n	80022cc <HAL_ADC_ConfigChannel+0x244>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2201      	movs	r2, #1
 80020a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	2b09      	cmp	r3, #9
 80020b2:	d925      	bls.n	8002100 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	68d9      	ldr	r1, [r3, #12]
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	b29b      	uxth	r3, r3
 80020c0:	461a      	mov	r2, r3
 80020c2:	4613      	mov	r3, r2
 80020c4:	005b      	lsls	r3, r3, #1
 80020c6:	4413      	add	r3, r2
 80020c8:	3b1e      	subs	r3, #30
 80020ca:	2207      	movs	r2, #7
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	43da      	mvns	r2, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	400a      	ands	r2, r1
 80020d8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	68d9      	ldr	r1, [r3, #12]
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	689a      	ldr	r2, [r3, #8]
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	b29b      	uxth	r3, r3
 80020ea:	4618      	mov	r0, r3
 80020ec:	4603      	mov	r3, r0
 80020ee:	005b      	lsls	r3, r3, #1
 80020f0:	4403      	add	r3, r0
 80020f2:	3b1e      	subs	r3, #30
 80020f4:	409a      	lsls	r2, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	430a      	orrs	r2, r1
 80020fc:	60da      	str	r2, [r3, #12]
 80020fe:	e022      	b.n	8002146 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	6919      	ldr	r1, [r3, #16]
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	b29b      	uxth	r3, r3
 800210c:	461a      	mov	r2, r3
 800210e:	4613      	mov	r3, r2
 8002110:	005b      	lsls	r3, r3, #1
 8002112:	4413      	add	r3, r2
 8002114:	2207      	movs	r2, #7
 8002116:	fa02 f303 	lsl.w	r3, r2, r3
 800211a:	43da      	mvns	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	400a      	ands	r2, r1
 8002122:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6919      	ldr	r1, [r3, #16]
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	689a      	ldr	r2, [r3, #8]
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	b29b      	uxth	r3, r3
 8002134:	4618      	mov	r0, r3
 8002136:	4603      	mov	r3, r0
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	4403      	add	r3, r0
 800213c:	409a      	lsls	r2, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	430a      	orrs	r2, r1
 8002144:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002146:	683b      	ldr	r3, [r7, #0]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	2b06      	cmp	r3, #6
 800214c:	d824      	bhi.n	8002198 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	685a      	ldr	r2, [r3, #4]
 8002158:	4613      	mov	r3, r2
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	4413      	add	r3, r2
 800215e:	3b05      	subs	r3, #5
 8002160:	221f      	movs	r2, #31
 8002162:	fa02 f303 	lsl.w	r3, r2, r3
 8002166:	43da      	mvns	r2, r3
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	400a      	ands	r2, r1
 800216e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	b29b      	uxth	r3, r3
 800217c:	4618      	mov	r0, r3
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685a      	ldr	r2, [r3, #4]
 8002182:	4613      	mov	r3, r2
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	4413      	add	r3, r2
 8002188:	3b05      	subs	r3, #5
 800218a:	fa00 f203 	lsl.w	r2, r0, r3
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	430a      	orrs	r2, r1
 8002194:	635a      	str	r2, [r3, #52]	; 0x34
 8002196:	e04c      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	2b0c      	cmp	r3, #12
 800219e:	d824      	bhi.n	80021ea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685a      	ldr	r2, [r3, #4]
 80021aa:	4613      	mov	r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	4413      	add	r3, r2
 80021b0:	3b23      	subs	r3, #35	; 0x23
 80021b2:	221f      	movs	r2, #31
 80021b4:	fa02 f303 	lsl.w	r3, r2, r3
 80021b8:	43da      	mvns	r2, r3
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	400a      	ands	r2, r1
 80021c0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	b29b      	uxth	r3, r3
 80021ce:	4618      	mov	r0, r3
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	4613      	mov	r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	4413      	add	r3, r2
 80021da:	3b23      	subs	r3, #35	; 0x23
 80021dc:	fa00 f203 	lsl.w	r2, r0, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	430a      	orrs	r2, r1
 80021e6:	631a      	str	r2, [r3, #48]	; 0x30
 80021e8:	e023      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	685a      	ldr	r2, [r3, #4]
 80021f4:	4613      	mov	r3, r2
 80021f6:	009b      	lsls	r3, r3, #2
 80021f8:	4413      	add	r3, r2
 80021fa:	3b41      	subs	r3, #65	; 0x41
 80021fc:	221f      	movs	r2, #31
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	43da      	mvns	r2, r3
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	400a      	ands	r2, r1
 800220a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	b29b      	uxth	r3, r3
 8002218:	4618      	mov	r0, r3
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685a      	ldr	r2, [r3, #4]
 800221e:	4613      	mov	r3, r2
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	4413      	add	r3, r2
 8002224:	3b41      	subs	r3, #65	; 0x41
 8002226:	fa00 f203 	lsl.w	r2, r0, r3
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	430a      	orrs	r2, r1
 8002230:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002232:	4b29      	ldr	r3, [pc, #164]	; (80022d8 <HAL_ADC_ConfigChannel+0x250>)
 8002234:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a28      	ldr	r2, [pc, #160]	; (80022dc <HAL_ADC_ConfigChannel+0x254>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d10f      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x1d8>
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	2b12      	cmp	r3, #18
 8002246:	d10b      	bne.n	8002260 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a1d      	ldr	r2, [pc, #116]	; (80022dc <HAL_ADC_ConfigChannel+0x254>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d12b      	bne.n	80022c2 <HAL_ADC_ConfigChannel+0x23a>
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a1c      	ldr	r2, [pc, #112]	; (80022e0 <HAL_ADC_ConfigChannel+0x258>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d003      	beq.n	800227c <HAL_ADC_ConfigChannel+0x1f4>
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	2b11      	cmp	r3, #17
 800227a:	d122      	bne.n	80022c2 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	4a11      	ldr	r2, [pc, #68]	; (80022e0 <HAL_ADC_ConfigChannel+0x258>)
 800229a:	4293      	cmp	r3, r2
 800229c:	d111      	bne.n	80022c2 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800229e:	4b11      	ldr	r3, [pc, #68]	; (80022e4 <HAL_ADC_ConfigChannel+0x25c>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a11      	ldr	r2, [pc, #68]	; (80022e8 <HAL_ADC_ConfigChannel+0x260>)
 80022a4:	fba2 2303 	umull	r2, r3, r2, r3
 80022a8:	0c9a      	lsrs	r2, r3, #18
 80022aa:	4613      	mov	r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	4413      	add	r3, r2
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80022b4:	e002      	b.n	80022bc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	3b01      	subs	r3, #1
 80022ba:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d1f9      	bne.n	80022b6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80022ca:	2300      	movs	r3, #0
}
 80022cc:	4618      	mov	r0, r3
 80022ce:	3714      	adds	r7, #20
 80022d0:	46bd      	mov	sp, r7
 80022d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d6:	4770      	bx	lr
 80022d8:	40012300 	.word	0x40012300
 80022dc:	40012000 	.word	0x40012000
 80022e0:	10000012 	.word	0x10000012
 80022e4:	20000018 	.word	0x20000018
 80022e8:	431bde83 	.word	0x431bde83

080022ec <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b085      	sub	sp, #20
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022f4:	4b79      	ldr	r3, [pc, #484]	; (80024dc <ADC_Init+0x1f0>)
 80022f6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	685b      	ldr	r3, [r3, #4]
 80022fc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	685a      	ldr	r2, [r3, #4]
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	431a      	orrs	r2, r3
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	685a      	ldr	r2, [r3, #4]
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002320:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6859      	ldr	r1, [r3, #4]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	691b      	ldr	r3, [r3, #16]
 800232c:	021a      	lsls	r2, r3, #8
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	685a      	ldr	r2, [r3, #4]
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002344:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	6859      	ldr	r1, [r3, #4]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689a      	ldr	r2, [r3, #8]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	430a      	orrs	r2, r1
 8002356:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002366:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6899      	ldr	r1, [r3, #8]
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68da      	ldr	r2, [r3, #12]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	430a      	orrs	r2, r1
 8002378:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800237e:	4a58      	ldr	r2, [pc, #352]	; (80024e0 <ADC_Init+0x1f4>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d022      	beq.n	80023ca <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	689a      	ldr	r2, [r3, #8]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002392:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	6899      	ldr	r1, [r3, #8]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	430a      	orrs	r2, r1
 80023a4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	689a      	ldr	r2, [r3, #8]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80023b4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	6899      	ldr	r1, [r3, #8]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	430a      	orrs	r2, r1
 80023c6:	609a      	str	r2, [r3, #8]
 80023c8:	e00f      	b.n	80023ea <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	689a      	ldr	r2, [r3, #8]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80023d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	689a      	ldr	r2, [r3, #8]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80023e8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	689a      	ldr	r2, [r3, #8]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f022 0202 	bic.w	r2, r2, #2
 80023f8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	6899      	ldr	r1, [r3, #8]
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	7e1b      	ldrb	r3, [r3, #24]
 8002404:	005a      	lsls	r2, r3, #1
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	430a      	orrs	r2, r1
 800240c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002414:	2b00      	cmp	r3, #0
 8002416:	d01b      	beq.n	8002450 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	685a      	ldr	r2, [r3, #4]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002426:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	685a      	ldr	r2, [r3, #4]
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002436:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	6859      	ldr	r1, [r3, #4]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002442:	3b01      	subs	r3, #1
 8002444:	035a      	lsls	r2, r3, #13
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	430a      	orrs	r2, r1
 800244c:	605a      	str	r2, [r3, #4]
 800244e:	e007      	b.n	8002460 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800245e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800246e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	69db      	ldr	r3, [r3, #28]
 800247a:	3b01      	subs	r3, #1
 800247c:	051a      	lsls	r2, r3, #20
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	430a      	orrs	r2, r1
 8002484:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	689a      	ldr	r2, [r3, #8]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002494:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6899      	ldr	r1, [r3, #8]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80024a2:	025a      	lsls	r2, r3, #9
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	430a      	orrs	r2, r1
 80024aa:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	689a      	ldr	r2, [r3, #8]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80024ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	6899      	ldr	r1, [r3, #8]
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	029a      	lsls	r2, r3, #10
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	430a      	orrs	r2, r1
 80024ce:	609a      	str	r2, [r3, #8]
}
 80024d0:	bf00      	nop
 80024d2:	3714      	adds	r7, #20
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr
 80024dc:	40012300 	.word	0x40012300
 80024e0:	0f000001 	.word	0x0f000001

080024e4 <__NVIC_SetPriorityGrouping>:
{
 80024e4:	b480      	push	{r7}
 80024e6:	b085      	sub	sp, #20
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	f003 0307 	and.w	r3, r3, #7
 80024f2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024f4:	4b0c      	ldr	r3, [pc, #48]	; (8002528 <__NVIC_SetPriorityGrouping+0x44>)
 80024f6:	68db      	ldr	r3, [r3, #12]
 80024f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024fa:	68ba      	ldr	r2, [r7, #8]
 80024fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002500:	4013      	ands	r3, r2
 8002502:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800250c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002510:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002514:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002516:	4a04      	ldr	r2, [pc, #16]	; (8002528 <__NVIC_SetPriorityGrouping+0x44>)
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	60d3      	str	r3, [r2, #12]
}
 800251c:	bf00      	nop
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr
 8002528:	e000ed00 	.word	0xe000ed00

0800252c <__NVIC_GetPriorityGrouping>:
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002530:	4b04      	ldr	r3, [pc, #16]	; (8002544 <__NVIC_GetPriorityGrouping+0x18>)
 8002532:	68db      	ldr	r3, [r3, #12]
 8002534:	0a1b      	lsrs	r3, r3, #8
 8002536:	f003 0307 	and.w	r3, r3, #7
}
 800253a:	4618      	mov	r0, r3
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr
 8002544:	e000ed00 	.word	0xe000ed00

08002548 <__NVIC_EnableIRQ>:
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	4603      	mov	r3, r0
 8002550:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002552:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002556:	2b00      	cmp	r3, #0
 8002558:	db0b      	blt.n	8002572 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800255a:	79fb      	ldrb	r3, [r7, #7]
 800255c:	f003 021f 	and.w	r2, r3, #31
 8002560:	4907      	ldr	r1, [pc, #28]	; (8002580 <__NVIC_EnableIRQ+0x38>)
 8002562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002566:	095b      	lsrs	r3, r3, #5
 8002568:	2001      	movs	r0, #1
 800256a:	fa00 f202 	lsl.w	r2, r0, r2
 800256e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002572:	bf00      	nop
 8002574:	370c      	adds	r7, #12
 8002576:	46bd      	mov	sp, r7
 8002578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257c:	4770      	bx	lr
 800257e:	bf00      	nop
 8002580:	e000e100 	.word	0xe000e100

08002584 <__NVIC_SetPriority>:
{
 8002584:	b480      	push	{r7}
 8002586:	b083      	sub	sp, #12
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	6039      	str	r1, [r7, #0]
 800258e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002590:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002594:	2b00      	cmp	r3, #0
 8002596:	db0a      	blt.n	80025ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	b2da      	uxtb	r2, r3
 800259c:	490c      	ldr	r1, [pc, #48]	; (80025d0 <__NVIC_SetPriority+0x4c>)
 800259e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a2:	0112      	lsls	r2, r2, #4
 80025a4:	b2d2      	uxtb	r2, r2
 80025a6:	440b      	add	r3, r1
 80025a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80025ac:	e00a      	b.n	80025c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	b2da      	uxtb	r2, r3
 80025b2:	4908      	ldr	r1, [pc, #32]	; (80025d4 <__NVIC_SetPriority+0x50>)
 80025b4:	79fb      	ldrb	r3, [r7, #7]
 80025b6:	f003 030f 	and.w	r3, r3, #15
 80025ba:	3b04      	subs	r3, #4
 80025bc:	0112      	lsls	r2, r2, #4
 80025be:	b2d2      	uxtb	r2, r2
 80025c0:	440b      	add	r3, r1
 80025c2:	761a      	strb	r2, [r3, #24]
}
 80025c4:	bf00      	nop
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr
 80025d0:	e000e100 	.word	0xe000e100
 80025d4:	e000ed00 	.word	0xe000ed00

080025d8 <NVIC_EncodePriority>:
{
 80025d8:	b480      	push	{r7}
 80025da:	b089      	sub	sp, #36	; 0x24
 80025dc:	af00      	add	r7, sp, #0
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	f003 0307 	and.w	r3, r3, #7
 80025ea:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	f1c3 0307 	rsb	r3, r3, #7
 80025f2:	2b04      	cmp	r3, #4
 80025f4:	bf28      	it	cs
 80025f6:	2304      	movcs	r3, #4
 80025f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	3304      	adds	r3, #4
 80025fe:	2b06      	cmp	r3, #6
 8002600:	d902      	bls.n	8002608 <NVIC_EncodePriority+0x30>
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	3b03      	subs	r3, #3
 8002606:	e000      	b.n	800260a <NVIC_EncodePriority+0x32>
 8002608:	2300      	movs	r3, #0
 800260a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800260c:	f04f 32ff 	mov.w	r2, #4294967295
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	fa02 f303 	lsl.w	r3, r2, r3
 8002616:	43da      	mvns	r2, r3
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	401a      	ands	r2, r3
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002620:	f04f 31ff 	mov.w	r1, #4294967295
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	fa01 f303 	lsl.w	r3, r1, r3
 800262a:	43d9      	mvns	r1, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002630:	4313      	orrs	r3, r2
}
 8002632:	4618      	mov	r0, r3
 8002634:	3724      	adds	r7, #36	; 0x24
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
	...

08002640 <SysTick_Config>:
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	3b01      	subs	r3, #1
 800264c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002650:	d301      	bcc.n	8002656 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002652:	2301      	movs	r3, #1
 8002654:	e00f      	b.n	8002676 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002656:	4a0a      	ldr	r2, [pc, #40]	; (8002680 <SysTick_Config+0x40>)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	3b01      	subs	r3, #1
 800265c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800265e:	210f      	movs	r1, #15
 8002660:	f04f 30ff 	mov.w	r0, #4294967295
 8002664:	f7ff ff8e 	bl	8002584 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002668:	4b05      	ldr	r3, [pc, #20]	; (8002680 <SysTick_Config+0x40>)
 800266a:	2200      	movs	r2, #0
 800266c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800266e:	4b04      	ldr	r3, [pc, #16]	; (8002680 <SysTick_Config+0x40>)
 8002670:	2207      	movs	r2, #7
 8002672:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002674:	2300      	movs	r3, #0
}
 8002676:	4618      	mov	r0, r3
 8002678:	3708      	adds	r7, #8
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	e000e010 	.word	0xe000e010

08002684 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800268c:	6878      	ldr	r0, [r7, #4]
 800268e:	f7ff ff29 	bl	80024e4 <__NVIC_SetPriorityGrouping>
}
 8002692:	bf00      	nop
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}

0800269a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800269a:	b580      	push	{r7, lr}
 800269c:	b086      	sub	sp, #24
 800269e:	af00      	add	r7, sp, #0
 80026a0:	4603      	mov	r3, r0
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	607a      	str	r2, [r7, #4]
 80026a6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026a8:	2300      	movs	r3, #0
 80026aa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026ac:	f7ff ff3e 	bl	800252c <__NVIC_GetPriorityGrouping>
 80026b0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	68b9      	ldr	r1, [r7, #8]
 80026b6:	6978      	ldr	r0, [r7, #20]
 80026b8:	f7ff ff8e 	bl	80025d8 <NVIC_EncodePriority>
 80026bc:	4602      	mov	r2, r0
 80026be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026c2:	4611      	mov	r1, r2
 80026c4:	4618      	mov	r0, r3
 80026c6:	f7ff ff5d 	bl	8002584 <__NVIC_SetPriority>
}
 80026ca:	bf00      	nop
 80026cc:	3718      	adds	r7, #24
 80026ce:	46bd      	mov	sp, r7
 80026d0:	bd80      	pop	{r7, pc}

080026d2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026d2:	b580      	push	{r7, lr}
 80026d4:	b082      	sub	sp, #8
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	4603      	mov	r3, r0
 80026da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff ff31 	bl	8002548 <__NVIC_EnableIRQ>
}
 80026e6:	bf00      	nop
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}

080026ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026ee:	b580      	push	{r7, lr}
 80026f0:	b082      	sub	sp, #8
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f7ff ffa2 	bl	8002640 <SysTick_Config>
 80026fc:	4603      	mov	r3, r0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3708      	adds	r7, #8
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}

08002706 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8002706:	b580      	push	{r7, lr}
 8002708:	b082      	sub	sp, #8
 800270a:	af00      	add	r7, sp, #0
 800270c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d101      	bne.n	8002718 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e014      	b.n	8002742 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	791b      	ldrb	r3, [r3, #4]
 800271c:	b2db      	uxtb	r3, r3
 800271e:	2b00      	cmp	r3, #0
 8002720:	d105      	bne.n	800272e <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002728:	6878      	ldr	r0, [r7, #4]
 800272a:	f7fe fe85 	bl	8001438 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2202      	movs	r2, #2
 8002732:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2201      	movs	r2, #1
 800273e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 800274a:	b480      	push	{r7}
 800274c:	b087      	sub	sp, #28
 800274e:	af00      	add	r7, sp, #0
 8002750:	60f8      	str	r0, [r7, #12]
 8002752:	60b9      	str	r1, [r7, #8]
 8002754:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8002756:	2300      	movs	r3, #0
 8002758:	617b      	str	r3, [r7, #20]
 800275a:	2300      	movs	r3, #0
 800275c:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	795b      	ldrb	r3, [r3, #5]
 8002762:	2b01      	cmp	r3, #1
 8002764:	d101      	bne.n	800276a <HAL_DAC_ConfigChannel+0x20>
 8002766:	2302      	movs	r3, #2
 8002768:	e036      	b.n	80027d8 <HAL_DAC_ConfigChannel+0x8e>
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2201      	movs	r2, #1
 800276e:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	2202      	movs	r2, #2
 8002774:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800277e:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	697a      	ldr	r2, [r7, #20]
 800278c:	4013      	ands	r3, r2
 800278e:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	68bb      	ldr	r3, [r7, #8]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	4313      	orrs	r3, r2
 800279a:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 800279c:	693a      	ldr	r2, [r7, #16]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	fa02 f303 	lsl.w	r3, r2, r3
 80027a4:	697a      	ldr	r2, [r7, #20]
 80027a6:	4313      	orrs	r3, r2
 80027a8:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	697a      	ldr	r2, [r7, #20]
 80027b0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	6819      	ldr	r1, [r3, #0]
 80027b8:	22c0      	movs	r2, #192	; 0xc0
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43da      	mvns	r2, r3
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	400a      	ands	r2, r1
 80027c8:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	2201      	movs	r2, #1
 80027ce:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2200      	movs	r2, #0
 80027d4:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80027d6:	2300      	movs	r3, #0
}
 80027d8:	4618      	mov	r0, r3
 80027da:	371c      	adds	r7, #28
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b086      	sub	sp, #24
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  DFSDM_Channel_HandleTypeDef  **channelHandleTable;
  DFSDM_Channel_TypeDef*       channel0Instance;
#endif /* defined(DFSDM2_Channel0) */
  
  /* Check DFSDM Channel handle */
  if(hdfsdm_channel == NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e0cf      	b.n	8002996 <HAL_DFSDM_ChannelInit+0x1b2>
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));
  
#if defined(DFSDM2_Channel0)
  /* Get channel counter, channel handle table and channel 0 instance */
  if(IS_DFSDM1_CHANNEL_INSTANCE(hdfsdm_channel->Instance))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	4a69      	ldr	r2, [pc, #420]	; (80029a0 <HAL_DFSDM_ChannelInit+0x1bc>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d00e      	beq.n	800281e <HAL_DFSDM_ChannelInit+0x3a>
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	4a67      	ldr	r2, [pc, #412]	; (80029a4 <HAL_DFSDM_ChannelInit+0x1c0>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d009      	beq.n	800281e <HAL_DFSDM_ChannelInit+0x3a>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a66      	ldr	r2, [pc, #408]	; (80029a8 <HAL_DFSDM_ChannelInit+0x1c4>)
 8002810:	4293      	cmp	r3, r2
 8002812:	d004      	beq.n	800281e <HAL_DFSDM_ChannelInit+0x3a>
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a64      	ldr	r2, [pc, #400]	; (80029ac <HAL_DFSDM_ChannelInit+0x1c8>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d106      	bne.n	800282c <HAL_DFSDM_ChannelInit+0x48>
  {
    channelCounterPtr  = &v_dfsdm1ChannelCounter;
 800281e:	4b64      	ldr	r3, [pc, #400]	; (80029b0 <HAL_DFSDM_ChannelInit+0x1cc>)
 8002820:	617b      	str	r3, [r7, #20]
    channelHandleTable =  a_dfsdm1ChannelHandle;
 8002822:	4b64      	ldr	r3, [pc, #400]	; (80029b4 <HAL_DFSDM_ChannelInit+0x1d0>)
 8002824:	613b      	str	r3, [r7, #16]
    channel0Instance   = DFSDM1_Channel0;
 8002826:	4b5e      	ldr	r3, [pc, #376]	; (80029a0 <HAL_DFSDM_ChannelInit+0x1bc>)
 8002828:	60fb      	str	r3, [r7, #12]
 800282a:	e005      	b.n	8002838 <HAL_DFSDM_ChannelInit+0x54>
  }
  else
  {
    channelCounterPtr  = &v_dfsdm2ChannelCounter;
 800282c:	4b62      	ldr	r3, [pc, #392]	; (80029b8 <HAL_DFSDM_ChannelInit+0x1d4>)
 800282e:	617b      	str	r3, [r7, #20]
    channelHandleTable = a_dfsdm2ChannelHandle;
 8002830:	4b62      	ldr	r3, [pc, #392]	; (80029bc <HAL_DFSDM_ChannelInit+0x1d8>)
 8002832:	613b      	str	r3, [r7, #16]
    channel0Instance   = DFSDM2_Channel0;
 8002834:	4b62      	ldr	r3, [pc, #392]	; (80029c0 <HAL_DFSDM_ChannelInit+0x1dc>)
 8002836:	60fb      	str	r3, [r7, #12]
  }
  
  /* Check that channel has not been already initialized */
  if(channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4618      	mov	r0, r3
 800283e:	f000 f9f3 	bl	8002c28 <DFSDM_GetChannelFromInstance>
 8002842:	4603      	mov	r3, r0
 8002844:	009b      	lsls	r3, r3, #2
 8002846:	693a      	ldr	r2, [r7, #16]
 8002848:	4413      	add	r3, r2
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d001      	beq.n	8002854 <HAL_DFSDM_ChannelInit+0x70>
  {
    return HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	e0a0      	b.n	8002996 <HAL_DFSDM_ChannelInit+0x1b2>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	f7fe fef5 	bl	8001644 <HAL_DFSDM_ChannelMspInit>
#endif
  
  /* Update the channel counter */
  (*channelCounterPtr)++;
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	1c5a      	adds	r2, r3, #1
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	601a      	str	r2, [r3, #0]
  
  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if(*channelCounterPtr == 1U)
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d125      	bne.n	80028b8 <HAL_DFSDM_ChannelInit+0xd4>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	601a      	str	r2, [r3, #0]
    channel0Instance->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	431a      	orrs	r2, r3
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	601a      	str	r2, [r3, #0]
    
    /* Reset clock divider */
    channel0Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f423 027f 	bic.w	r2, r3, #16711680	; 0xff0000
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	601a      	str	r2, [r3, #0]
    if(hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	791b      	ldrb	r3, [r3, #4]
 8002896:	2b01      	cmp	r3, #1
 8002898:	d108      	bne.n	80028ac <HAL_DFSDM_ChannelInit+0xc8>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      channel0Instance->CHCFGR1 |= (uint32_t) ((hdfsdm_channel->Init.OutputClock.Divider - 1U) << 
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	68db      	ldr	r3, [r3, #12]
 80028a2:	3b01      	subs	r3, #1
 80028a4:	041b      	lsls	r3, r3, #16
 80028a6:	431a      	orrs	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	601a      	str	r2, [r3, #0]
                                               DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }
    
    /* enable the DFSDM global interface */
    channel0Instance->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	601a      	str	r2, [r3, #0]
  }
  
  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX | 
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 80028c6:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	6819      	ldr	r1, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80028d6:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking | 
 80028dc:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer | 
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	430a      	orrs	r2, r1
 80028e4:	601a      	str	r2, [r3, #0]
  
  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	681a      	ldr	r2, [r3, #0]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f022 020f 	bic.w	r2, r2, #15
 80028f4:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	6819      	ldr	r1, [r3, #0]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type | 
 8002904:	431a      	orrs	r2, r3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	430a      	orrs	r2, r1
 800290c:	601a      	str	r2, [r3, #0]
  
  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 800291c:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	6899      	ldr	r1, [r3, #8]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                       ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800292c:	3b01      	subs	r3, #1
 800292e:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder | 
 8002930:	431a      	orrs	r2, r3
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	430a      	orrs	r2, r1
 8002938:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	685a      	ldr	r2, [r3, #4]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f002 0207 	and.w	r2, r2, #7
 8002948:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6859      	ldr	r1, [r3, #4]
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002954:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800295a:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) | 
 800295c:	431a      	orrs	r2, r3
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	430a      	orrs	r2, r1
 8002964:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002974:	601a      	str	r2, [r3, #0]
  
  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2201      	movs	r2, #1
 800297a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  channelHandleTable[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4618      	mov	r0, r3
 8002984:	f000 f950 	bl	8002c28 <DFSDM_GetChannelFromInstance>
 8002988:	4603      	mov	r3, r0
 800298a:	009b      	lsls	r3, r3, #2
 800298c:	693a      	ldr	r2, [r7, #16]
 800298e:	4413      	add	r3, r2
 8002990:	687a      	ldr	r2, [r7, #4]
 8002992:	601a      	str	r2, [r3, #0]

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
#endif /* DFSDM2_Channel0 */
  
  return HAL_OK;
 8002994:	2300      	movs	r3, #0
}
 8002996:	4618      	mov	r0, r3
 8002998:	3718      	adds	r7, #24
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	40016000 	.word	0x40016000
 80029a4:	40016020 	.word	0x40016020
 80029a8:	40016040 	.word	0x40016040
 80029ac:	40016060 	.word	0x40016060
 80029b0:	200000bc 	.word	0x200000bc
 80029b4:	200000c0 	.word	0x200000c0
 80029b8:	200000d0 	.word	0x200000d0
 80029bc:	200000d4 	.word	0x200000d4
 80029c0:	40016400 	.word	0x40016400

080029c4 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if(hdfsdm_filter == NULL)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e0d9      	b.n	8002b8a <HAL_DFSDM_FilterInit+0x1c6>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a6e      	ldr	r2, [pc, #440]	; (8002b94 <HAL_DFSDM_FilterInit+0x1d0>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d109      	bne.n	80029f4 <HAL_DFSDM_FilterInit+0x30>
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	685b      	ldr	r3, [r3, #4]
  if((hdfsdm_filter->Instance == DFSDM1_Filter0) && 
 80029e4:	2b01      	cmp	r3, #1
 80029e6:	d003      	beq.n	80029f0 <HAL_DFSDM_FilterInit+0x2c>
     (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	68db      	ldr	r3, [r3, #12]
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d101      	bne.n	80029f4 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 80029f0:	2301      	movs	r3, #1
 80029f2:	e0ca      	b.n	8002b8a <HAL_DFSDM_FilterInit+0x1c6>
  }
#if defined (DFSDM2_Channel0)  
  if((hdfsdm_filter->Instance == DFSDM2_Filter0) && 
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a67      	ldr	r2, [pc, #412]	; (8002b98 <HAL_DFSDM_FilterInit+0x1d4>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d109      	bne.n	8002a12 <HAL_DFSDM_FilterInit+0x4e>
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	685b      	ldr	r3, [r3, #4]
  if((hdfsdm_filter->Instance == DFSDM2_Filter0) && 
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d003      	beq.n	8002a0e <HAL_DFSDM_FilterInit+0x4a>
     (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	68db      	ldr	r3, [r3, #12]
    ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) || 
 8002a0a:	2b01      	cmp	r3, #1
 8002a0c:	d101      	bne.n	8002a12 <HAL_DFSDM_FilterInit+0x4e>
  {
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
 8002a10:	e0bb      	b.n	8002b8a <HAL_DFSDM_FilterInit+0x1c6>
  }  
#endif /* DFSDM2_Channel0 */
       
  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2200      	movs	r2, #0
 8002a16:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1U;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1U;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2201      	movs	r2, #1
 8002a22:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2200      	movs	r2, #0
 8002a28:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7fe fd48 	bl	80014c0 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8002a3e:	601a      	str	r2, [r3, #0]
  if(hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	7a1b      	ldrb	r3, [r3, #8]
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d108      	bne.n	8002a5a <HAL_DFSDM_FilterInit+0x96>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681a      	ldr	r2, [r3, #0]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002a56:	601a      	str	r2, [r3, #0]
 8002a58:	e007      	b.n	8002a6a <HAL_DFSDM_FilterInit+0xa6>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	681a      	ldr	r2, [r3, #0]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8002a68:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	7a5b      	ldrb	r3, [r3, #9]
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d108      	bne.n	8002a84 <HAL_DFSDM_FilterInit+0xc0>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002a80:	601a      	str	r2, [r3, #0]
 8002a82:	e007      	b.n	8002a94 <HAL_DFSDM_FilterInit+0xd0>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8002a92:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	6812      	ldr	r2, [r2, #0]
 8002a9e:	f423 43ce 	bic.w	r3, r3, #26368	; 0x6700
 8002aa2:	f023 0308 	bic.w	r3, r3, #8
 8002aa6:	6013      	str	r3, [r2, #0]
  if(hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d108      	bne.n	8002ac2 <HAL_DFSDM_FilterInit+0xfe>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	6819      	ldr	r1, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	695a      	ldr	r2, [r3, #20]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	430a      	orrs	r2, r1
 8002ac0:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	7c1b      	ldrb	r3, [r3, #16]
 8002ac6:	2b01      	cmp	r3, #1
 8002ac8:	d108      	bne.n	8002adc <HAL_DFSDM_FilterInit+0x118>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f042 0210 	orr.w	r2, r2, #16
 8002ad8:	601a      	str	r2, [r3, #0]
 8002ada:	e007      	b.n	8002aec <HAL_DFSDM_FilterInit+0x128>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f022 0210 	bic.w	r2, r2, #16
 8002aea:	601a      	str	r2, [r3, #0]
  }

  if(hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	7c5b      	ldrb	r3, [r3, #17]
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d108      	bne.n	8002b06 <HAL_DFSDM_FilterInit+0x142>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f042 0220 	orr.w	r2, r2, #32
 8002b02:	601a      	str	r2, [r3, #0]
 8002b04:	e007      	b.n	8002b16 <HAL_DFSDM_FilterInit+0x152>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f022 0220 	bic.w	r2, r2, #32
 8002b14:	601a      	str	r2, [r3, #0]
  }
  
  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	695b      	ldr	r3, [r3, #20]
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	6812      	ldr	r2, [r2, #0]
 8002b20:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 8002b24:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 8002b28:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	6959      	ldr	r1, [r3, #20]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	69da      	ldr	r2, [r3, #28]
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6a1b      	ldr	r3, [r3, #32]
 8002b38:	3b01      	subs	r3, #1
 8002b3a:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002b3c:	431a      	orrs	r2, r3
                                     (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b42:	3b01      	subs	r3, #1
                                    ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 8002b44:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	430a      	orrs	r2, r1
 8002b4c:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	685a      	ldr	r2, [r3, #4]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68da      	ldr	r2, [r3, #12]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	699a      	ldr	r2, [r3, #24]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	7c1a      	ldrb	r2, [r3, #16]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  
  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f042 0201 	orr.w	r2, r2, #1
 8002b7e:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
  
  return HAL_OK;
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3708      	adds	r7, #8
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	40016100 	.word	0x40016100
 8002b98:	40016500 	.word	0x40016500

08002b9c <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b087      	sub	sp, #28
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	60f8      	str	r0, [r7, #12]
 8002ba4:	60b9      	str	r1, [r7, #8]
 8002ba6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));
  
  /* Check DFSDM filter state */
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) && 
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d02e      	beq.n	8002c14 <HAL_DFSDM_FilterConfigRegChannel+0x78>
     (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) && 
 8002bbc:	2bff      	cmp	r3, #255	; 0xff
 8002bbe:	d029      	beq.n	8002c14 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	6812      	ldr	r2, [r2, #0]
 8002bca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002bce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002bd2:	6013      	str	r3, [r2, #0]
    if(ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d10d      	bne.n	8002bf6 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) (((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	021b      	lsls	r3, r3, #8
 8002be4:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002be8:	431a      	orrs	r2, r3
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002bf2:	601a      	str	r2, [r3, #0]
 8002bf4:	e00a      	b.n	8002c0c <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                     DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t) ((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	6819      	ldr	r1, [r3, #0]
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	021b      	lsls	r3, r3, #8
 8002c00:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	430a      	orrs	r2, r1
 8002c0a:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	631a      	str	r2, [r3, #48]	; 0x30
 8002c12:	e001      	b.n	8002c18 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }  
  else
  {
    status = HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8002c18:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	371c      	adds	r7, #28
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c24:	4770      	bx	lr
	...

08002c28 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(DFSDM_Channel_TypeDef* Instance)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b085      	sub	sp, #20
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  uint32_t channel;
  
  /* Get channel from instance */
#if defined(DFSDM2_Channel0)
  if((Instance == DFSDM1_Channel0) || (Instance == DFSDM2_Channel0))
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	4a24      	ldr	r2, [pc, #144]	; (8002cc4 <DFSDM_GetChannelFromInstance+0x9c>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d003      	beq.n	8002c40 <DFSDM_GetChannelFromInstance+0x18>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	4a23      	ldr	r2, [pc, #140]	; (8002cc8 <DFSDM_GetChannelFromInstance+0xa0>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	d102      	bne.n	8002c46 <DFSDM_GetChannelFromInstance+0x1e>
  {
    channel = 0U;
 8002c40:	2300      	movs	r3, #0
 8002c42:	60fb      	str	r3, [r7, #12]
 8002c44:	e037      	b.n	8002cb6 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel1) ||  (Instance == DFSDM2_Channel1))
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a20      	ldr	r2, [pc, #128]	; (8002ccc <DFSDM_GetChannelFromInstance+0xa4>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d003      	beq.n	8002c56 <DFSDM_GetChannelFromInstance+0x2e>
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	4a1f      	ldr	r2, [pc, #124]	; (8002cd0 <DFSDM_GetChannelFromInstance+0xa8>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d102      	bne.n	8002c5c <DFSDM_GetChannelFromInstance+0x34>
  {
    channel = 1U;
 8002c56:	2301      	movs	r3, #1
 8002c58:	60fb      	str	r3, [r7, #12]
 8002c5a:	e02c      	b.n	8002cb6 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel2) ||  (Instance == DFSDM2_Channel2))
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	4a1d      	ldr	r2, [pc, #116]	; (8002cd4 <DFSDM_GetChannelFromInstance+0xac>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d003      	beq.n	8002c6c <DFSDM_GetChannelFromInstance+0x44>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	4a1c      	ldr	r2, [pc, #112]	; (8002cd8 <DFSDM_GetChannelFromInstance+0xb0>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d102      	bne.n	8002c72 <DFSDM_GetChannelFromInstance+0x4a>
  {
    channel = 2U;
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	60fb      	str	r3, [r7, #12]
 8002c70:	e021      	b.n	8002cb6 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if((Instance == DFSDM1_Channel3) ||  (Instance == DFSDM2_Channel3))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a19      	ldr	r2, [pc, #100]	; (8002cdc <DFSDM_GetChannelFromInstance+0xb4>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d003      	beq.n	8002c82 <DFSDM_GetChannelFromInstance+0x5a>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a18      	ldr	r2, [pc, #96]	; (8002ce0 <DFSDM_GetChannelFromInstance+0xb8>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d102      	bne.n	8002c88 <DFSDM_GetChannelFromInstance+0x60>
  {
    channel = 3U;
 8002c82:	2303      	movs	r3, #3
 8002c84:	60fb      	str	r3, [r7, #12]
 8002c86:	e016      	b.n	8002cb6 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel4)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a16      	ldr	r2, [pc, #88]	; (8002ce4 <DFSDM_GetChannelFromInstance+0xbc>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d102      	bne.n	8002c96 <DFSDM_GetChannelFromInstance+0x6e>
  {
    channel = 4U;
 8002c90:	2304      	movs	r3, #4
 8002c92:	60fb      	str	r3, [r7, #12]
 8002c94:	e00f      	b.n	8002cb6 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel5)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a13      	ldr	r2, [pc, #76]	; (8002ce8 <DFSDM_GetChannelFromInstance+0xc0>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d102      	bne.n	8002ca4 <DFSDM_GetChannelFromInstance+0x7c>
  {
    channel = 5U;
 8002c9e:	2305      	movs	r3, #5
 8002ca0:	60fb      	str	r3, [r7, #12]
 8002ca2:	e008      	b.n	8002cb6 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else if(Instance == DFSDM2_Channel6)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	4a11      	ldr	r2, [pc, #68]	; (8002cec <DFSDM_GetChannelFromInstance+0xc4>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d102      	bne.n	8002cb2 <DFSDM_GetChannelFromInstance+0x8a>
  {
    channel = 6U;
 8002cac:	2306      	movs	r3, #6
 8002cae:	60fb      	str	r3, [r7, #12]
 8002cb0:	e001      	b.n	8002cb6 <DFSDM_GetChannelFromInstance+0x8e>
  }
  else /* DFSDM2_Channel7 */
  {
    channel = 7U;
 8002cb2:	2307      	movs	r3, #7
 8002cb4:	60fb      	str	r3, [r7, #12]
  {
    channel = 3U;
  }
#endif /* defined(DFSDM2_Channel0) */

  return channel;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3714      	adds	r7, #20
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr
 8002cc4:	40016000 	.word	0x40016000
 8002cc8:	40016400 	.word	0x40016400
 8002ccc:	40016020 	.word	0x40016020
 8002cd0:	40016420 	.word	0x40016420
 8002cd4:	40016040 	.word	0x40016040
 8002cd8:	40016440 	.word	0x40016440
 8002cdc:	40016060 	.word	0x40016060
 8002ce0:	40016460 	.word	0x40016460
 8002ce4:	40016480 	.word	0x40016480
 8002ce8:	400164a0 	.word	0x400164a0
 8002cec:	400164c0 	.word	0x400164c0

08002cf0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b086      	sub	sp, #24
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cfc:	f7ff f952 	bl	8001fa4 <HAL_GetTick>
 8002d00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d101      	bne.n	8002d0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e099      	b.n	8002e40 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2202      	movs	r2, #2
 8002d18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 0201 	bic.w	r2, r2, #1
 8002d2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d2c:	e00f      	b.n	8002d4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d2e:	f7ff f939 	bl	8001fa4 <HAL_GetTick>
 8002d32:	4602      	mov	r2, r0
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	1ad3      	subs	r3, r2, r3
 8002d38:	2b05      	cmp	r3, #5
 8002d3a:	d908      	bls.n	8002d4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2220      	movs	r2, #32
 8002d40:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2203      	movs	r2, #3
 8002d46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e078      	b.n	8002e40 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d1e8      	bne.n	8002d2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d64:	697a      	ldr	r2, [r7, #20]
 8002d66:	4b38      	ldr	r3, [pc, #224]	; (8002e48 <HAL_DMA_Init+0x158>)
 8002d68:	4013      	ands	r3, r2
 8002d6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	685a      	ldr	r2, [r3, #4]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	691b      	ldr	r3, [r3, #16]
 8002d80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	699b      	ldr	r3, [r3, #24]
 8002d8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6a1b      	ldr	r3, [r3, #32]
 8002d98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da4:	2b04      	cmp	r3, #4
 8002da6:	d107      	bne.n	8002db8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db0:	4313      	orrs	r3, r2
 8002db2:	697a      	ldr	r2, [r7, #20]
 8002db4:	4313      	orrs	r3, r2
 8002db6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	697a      	ldr	r2, [r7, #20]
 8002dbe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	695b      	ldr	r3, [r3, #20]
 8002dc6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	f023 0307 	bic.w	r3, r3, #7
 8002dce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd4:	697a      	ldr	r2, [r7, #20]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dde:	2b04      	cmp	r3, #4
 8002de0:	d117      	bne.n	8002e12 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002de6:	697a      	ldr	r2, [r7, #20]
 8002de8:	4313      	orrs	r3, r2
 8002dea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d00e      	beq.n	8002e12 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f000 f9e9 	bl	80031cc <DMA_CheckFifoParam>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d008      	beq.n	8002e12 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2240      	movs	r2, #64	; 0x40
 8002e04:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e016      	b.n	8002e40 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	697a      	ldr	r2, [r7, #20]
 8002e18:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e1a:	6878      	ldr	r0, [r7, #4]
 8002e1c:	f000 f9a0 	bl	8003160 <DMA_CalcBaseAndBitshift>
 8002e20:	4603      	mov	r3, r0
 8002e22:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e28:	223f      	movs	r2, #63	; 0x3f
 8002e2a:	409a      	lsls	r2, r3
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2200      	movs	r2, #0
 8002e34:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2201      	movs	r2, #1
 8002e3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002e3e:	2300      	movs	r3, #0
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	3718      	adds	r7, #24
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bd80      	pop	{r7, pc}
 8002e48:	e010803f 	.word	0xe010803f

08002e4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b086      	sub	sp, #24
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002e54:	2300      	movs	r3, #0
 8002e56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002e58:	4b92      	ldr	r3, [pc, #584]	; (80030a4 <HAL_DMA_IRQHandler+0x258>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a92      	ldr	r2, [pc, #584]	; (80030a8 <HAL_DMA_IRQHandler+0x25c>)
 8002e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e62:	0a9b      	lsrs	r3, r3, #10
 8002e64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e76:	2208      	movs	r2, #8
 8002e78:	409a      	lsls	r2, r3
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	4013      	ands	r3, r2
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d01a      	beq.n	8002eb8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f003 0304 	and.w	r3, r3, #4
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d013      	beq.n	8002eb8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f022 0204 	bic.w	r2, r2, #4
 8002e9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea4:	2208      	movs	r2, #8
 8002ea6:	409a      	lsls	r2, r3
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002eb0:	f043 0201 	orr.w	r2, r3, #1
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	409a      	lsls	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	4013      	ands	r3, r2
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d012      	beq.n	8002eee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	695b      	ldr	r3, [r3, #20]
 8002ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d00b      	beq.n	8002eee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eda:	2201      	movs	r2, #1
 8002edc:	409a      	lsls	r2, r3
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ee6:	f043 0202 	orr.w	r2, r3, #2
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ef2:	2204      	movs	r2, #4
 8002ef4:	409a      	lsls	r2, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d012      	beq.n	8002f24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0302 	and.w	r3, r3, #2
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d00b      	beq.n	8002f24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f10:	2204      	movs	r2, #4
 8002f12:	409a      	lsls	r2, r3
 8002f14:	693b      	ldr	r3, [r7, #16]
 8002f16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f1c:	f043 0204 	orr.w	r2, r3, #4
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f28:	2210      	movs	r2, #16
 8002f2a:	409a      	lsls	r2, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	4013      	ands	r3, r2
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d043      	beq.n	8002fbc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 0308 	and.w	r3, r3, #8
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d03c      	beq.n	8002fbc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f46:	2210      	movs	r2, #16
 8002f48:	409a      	lsls	r2, r3
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d018      	beq.n	8002f8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d108      	bne.n	8002f7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d024      	beq.n	8002fbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f76:	6878      	ldr	r0, [r7, #4]
 8002f78:	4798      	blx	r3
 8002f7a:	e01f      	b.n	8002fbc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d01b      	beq.n	8002fbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002f88:	6878      	ldr	r0, [r7, #4]
 8002f8a:	4798      	blx	r3
 8002f8c:	e016      	b.n	8002fbc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d107      	bne.n	8002fac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	681a      	ldr	r2, [r3, #0]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f022 0208 	bic.w	r2, r2, #8
 8002faa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d003      	beq.n	8002fbc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb8:	6878      	ldr	r0, [r7, #4]
 8002fba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fc0:	2220      	movs	r2, #32
 8002fc2:	409a      	lsls	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	f000 808e 	beq.w	80030ea <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0310 	and.w	r3, r3, #16
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	f000 8086 	beq.w	80030ea <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fe2:	2220      	movs	r2, #32
 8002fe4:	409a      	lsls	r2, r3
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	2b05      	cmp	r3, #5
 8002ff4:	d136      	bne.n	8003064 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f022 0216 	bic.w	r2, r2, #22
 8003004:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	695a      	ldr	r2, [r3, #20]
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003014:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301a:	2b00      	cmp	r3, #0
 800301c:	d103      	bne.n	8003026 <HAL_DMA_IRQHandler+0x1da>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003022:	2b00      	cmp	r3, #0
 8003024:	d007      	beq.n	8003036 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681a      	ldr	r2, [r3, #0]
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f022 0208 	bic.w	r2, r2, #8
 8003034:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800303a:	223f      	movs	r2, #63	; 0x3f
 800303c:	409a      	lsls	r2, r3
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2200      	movs	r2, #0
 8003046:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2201      	movs	r2, #1
 800304e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003056:	2b00      	cmp	r3, #0
 8003058:	d07d      	beq.n	8003156 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	4798      	blx	r3
        }
        return;
 8003062:	e078      	b.n	8003156 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800306e:	2b00      	cmp	r3, #0
 8003070:	d01c      	beq.n	80030ac <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800307c:	2b00      	cmp	r3, #0
 800307e:	d108      	bne.n	8003092 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003084:	2b00      	cmp	r3, #0
 8003086:	d030      	beq.n	80030ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800308c:	6878      	ldr	r0, [r7, #4]
 800308e:	4798      	blx	r3
 8003090:	e02b      	b.n	80030ea <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003096:	2b00      	cmp	r3, #0
 8003098:	d027      	beq.n	80030ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800309e:	6878      	ldr	r0, [r7, #4]
 80030a0:	4798      	blx	r3
 80030a2:	e022      	b.n	80030ea <HAL_DMA_IRQHandler+0x29e>
 80030a4:	20000018 	.word	0x20000018
 80030a8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d10f      	bne.n	80030da <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	f022 0210 	bic.w	r2, r2, #16
 80030c8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2201      	movs	r2, #1
 80030d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d003      	beq.n	80030ea <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d032      	beq.n	8003158 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80030f6:	f003 0301 	and.w	r3, r3, #1
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d022      	beq.n	8003144 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2205      	movs	r2, #5
 8003102:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f022 0201 	bic.w	r2, r2, #1
 8003114:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	3301      	adds	r3, #1
 800311a:	60bb      	str	r3, [r7, #8]
 800311c:	697a      	ldr	r2, [r7, #20]
 800311e:	429a      	cmp	r2, r3
 8003120:	d307      	bcc.n	8003132 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f003 0301 	and.w	r3, r3, #1
 800312c:	2b00      	cmp	r3, #0
 800312e:	d1f2      	bne.n	8003116 <HAL_DMA_IRQHandler+0x2ca>
 8003130:	e000      	b.n	8003134 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003132:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	2200      	movs	r2, #0
 8003138:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2201      	movs	r2, #1
 8003140:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003148:	2b00      	cmp	r3, #0
 800314a:	d005      	beq.n	8003158 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	4798      	blx	r3
 8003154:	e000      	b.n	8003158 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003156:	bf00      	nop
    }
  }
}
 8003158:	3718      	adds	r7, #24
 800315a:	46bd      	mov	sp, r7
 800315c:	bd80      	pop	{r7, pc}
 800315e:	bf00      	nop

08003160 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003160:	b480      	push	{r7}
 8003162:	b085      	sub	sp, #20
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	b2db      	uxtb	r3, r3
 800316e:	3b10      	subs	r3, #16
 8003170:	4a14      	ldr	r2, [pc, #80]	; (80031c4 <DMA_CalcBaseAndBitshift+0x64>)
 8003172:	fba2 2303 	umull	r2, r3, r2, r3
 8003176:	091b      	lsrs	r3, r3, #4
 8003178:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800317a:	4a13      	ldr	r2, [pc, #76]	; (80031c8 <DMA_CalcBaseAndBitshift+0x68>)
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	4413      	add	r3, r2
 8003180:	781b      	ldrb	r3, [r3, #0]
 8003182:	461a      	mov	r2, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2b03      	cmp	r3, #3
 800318c:	d909      	bls.n	80031a2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003196:	f023 0303 	bic.w	r3, r3, #3
 800319a:	1d1a      	adds	r2, r3, #4
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	659a      	str	r2, [r3, #88]	; 0x58
 80031a0:	e007      	b.n	80031b2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80031aa:	f023 0303 	bic.w	r3, r3, #3
 80031ae:	687a      	ldr	r2, [r7, #4]
 80031b0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3714      	adds	r7, #20
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	aaaaaaab 	.word	0xaaaaaaab
 80031c8:	0800ab90 	.word	0x0800ab90

080031cc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80031d4:	2300      	movs	r3, #0
 80031d6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031dc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	699b      	ldr	r3, [r3, #24]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d11f      	bne.n	8003226 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80031e6:	68bb      	ldr	r3, [r7, #8]
 80031e8:	2b03      	cmp	r3, #3
 80031ea:	d855      	bhi.n	8003298 <DMA_CheckFifoParam+0xcc>
 80031ec:	a201      	add	r2, pc, #4	; (adr r2, 80031f4 <DMA_CheckFifoParam+0x28>)
 80031ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031f2:	bf00      	nop
 80031f4:	08003205 	.word	0x08003205
 80031f8:	08003217 	.word	0x08003217
 80031fc:	08003205 	.word	0x08003205
 8003200:	08003299 	.word	0x08003299
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003208:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800320c:	2b00      	cmp	r3, #0
 800320e:	d045      	beq.n	800329c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003210:	2301      	movs	r3, #1
 8003212:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003214:	e042      	b.n	800329c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800321a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800321e:	d13f      	bne.n	80032a0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003220:	2301      	movs	r3, #1
 8003222:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003224:	e03c      	b.n	80032a0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	699b      	ldr	r3, [r3, #24]
 800322a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800322e:	d121      	bne.n	8003274 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	2b03      	cmp	r3, #3
 8003234:	d836      	bhi.n	80032a4 <DMA_CheckFifoParam+0xd8>
 8003236:	a201      	add	r2, pc, #4	; (adr r2, 800323c <DMA_CheckFifoParam+0x70>)
 8003238:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800323c:	0800324d 	.word	0x0800324d
 8003240:	08003253 	.word	0x08003253
 8003244:	0800324d 	.word	0x0800324d
 8003248:	08003265 	.word	0x08003265
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	73fb      	strb	r3, [r7, #15]
      break;
 8003250:	e02f      	b.n	80032b2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003256:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800325a:	2b00      	cmp	r3, #0
 800325c:	d024      	beq.n	80032a8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800325e:	2301      	movs	r3, #1
 8003260:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003262:	e021      	b.n	80032a8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003268:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800326c:	d11e      	bne.n	80032ac <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800326e:	2301      	movs	r3, #1
 8003270:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003272:	e01b      	b.n	80032ac <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003274:	68bb      	ldr	r3, [r7, #8]
 8003276:	2b02      	cmp	r3, #2
 8003278:	d902      	bls.n	8003280 <DMA_CheckFifoParam+0xb4>
 800327a:	2b03      	cmp	r3, #3
 800327c:	d003      	beq.n	8003286 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800327e:	e018      	b.n	80032b2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	73fb      	strb	r3, [r7, #15]
      break;
 8003284:	e015      	b.n	80032b2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800328a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800328e:	2b00      	cmp	r3, #0
 8003290:	d00e      	beq.n	80032b0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003292:	2301      	movs	r3, #1
 8003294:	73fb      	strb	r3, [r7, #15]
      break;
 8003296:	e00b      	b.n	80032b0 <DMA_CheckFifoParam+0xe4>
      break;
 8003298:	bf00      	nop
 800329a:	e00a      	b.n	80032b2 <DMA_CheckFifoParam+0xe6>
      break;
 800329c:	bf00      	nop
 800329e:	e008      	b.n	80032b2 <DMA_CheckFifoParam+0xe6>
      break;
 80032a0:	bf00      	nop
 80032a2:	e006      	b.n	80032b2 <DMA_CheckFifoParam+0xe6>
      break;
 80032a4:	bf00      	nop
 80032a6:	e004      	b.n	80032b2 <DMA_CheckFifoParam+0xe6>
      break;
 80032a8:	bf00      	nop
 80032aa:	e002      	b.n	80032b2 <DMA_CheckFifoParam+0xe6>
      break;   
 80032ac:	bf00      	nop
 80032ae:	e000      	b.n	80032b2 <DMA_CheckFifoParam+0xe6>
      break;
 80032b0:	bf00      	nop
    }
  } 
  
  return status; 
 80032b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3714      	adds	r7, #20
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <HAL_FMPI2C_Init>:
  * @param  hfmpi2c Pointer to a FMPI2C_HandleTypeDef structure that contains
  *                the configuration information for the specified FMPI2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2C_Init(FMPI2C_HandleTypeDef *hfmpi2c)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b082      	sub	sp, #8
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  /* Check the FMPI2C handle allocation */
  if (hfmpi2c == NULL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d101      	bne.n	80032d2 <HAL_FMPI2C_Init+0x12>
  {
    return HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	e081      	b.n	80033d6 <HAL_FMPI2C_Init+0x116>
  assert_param(IS_FMPI2C_OWN_ADDRESS2(hfmpi2c->Init.OwnAddress2));
  assert_param(IS_FMPI2C_OWN_ADDRESS2_MASK(hfmpi2c->Init.OwnAddress2Masks));
  assert_param(IS_FMPI2C_GENERAL_CALL(hfmpi2c->Init.GeneralCallMode));
  assert_param(IS_FMPI2C_NO_STRETCH(hfmpi2c->Init.NoStretchMode));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_RESET)
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d106      	bne.n	80032ec <HAL_FMPI2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfmpi2c->Lock = HAL_UNLOCKED;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	2200      	movs	r2, #0
 80032e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hfmpi2c->MspInitCallback(hfmpi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_FMPI2C_MspInit(hfmpi2c);
 80032e6:	6878      	ldr	r0, [r7, #4]
 80032e8:	f7fe fa3a 	bl	8001760 <HAL_FMPI2C_MspInit>
#endif /* USE_HAL_FMPI2C_REGISTER_CALLBACKS */
  }

  hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2224      	movs	r2, #36	; 0x24
 80032f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected FMPI2C peripheral */
  __HAL_FMPI2C_DISABLE(hfmpi2c);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f022 0201 	bic.w	r2, r2, #1
 8003302:	601a      	str	r2, [r3, #0]

  /*---------------------------- FMPI2Cx TIMINGR Configuration ------------------*/
  /* Configure FMPI2Cx: Frequency range */
  hfmpi2c->Instance->TIMINGR = hfmpi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685a      	ldr	r2, [r3, #4]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003310:	611a      	str	r2, [r3, #16]

  /*---------------------------- FMPI2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hfmpi2c->Instance->OAR1 &= ~FMPI2C_OAR1_OA1EN;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	689a      	ldr	r2, [r3, #8]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003320:	609a      	str	r2, [r3, #8]

  /* Configure FMPI2Cx: Own Address1 and ack own address1 mode */
  if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_7BIT)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	2b01      	cmp	r3, #1
 8003328:	d107      	bne.n	800333a <HAL_FMPI2C_Init+0x7a>
  {
    hfmpi2c->Instance->OAR1 = (FMPI2C_OAR1_OA1EN | hfmpi2c->Init.OwnAddress1);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	689a      	ldr	r2, [r3, #8]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003336:	609a      	str	r2, [r3, #8]
 8003338:	e006      	b.n	8003348 <HAL_FMPI2C_Init+0x88>
  }
  else /* FMPI2C_ADDRESSINGMODE_10BIT */
  {
    hfmpi2c->Instance->OAR1 = (FMPI2C_OAR1_OA1EN | FMPI2C_OAR1_OA1MODE | hfmpi2c->Init.OwnAddress1);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	689a      	ldr	r2, [r3, #8]
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003346:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- FMPI2Cx CR2 Configuration ----------------------*/
  /* Configure FMPI2Cx: Addressing Master mode */
  if (hfmpi2c->Init.AddressingMode == FMPI2C_ADDRESSINGMODE_10BIT)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	2b02      	cmp	r3, #2
 800334e:	d104      	bne.n	800335a <HAL_FMPI2C_Init+0x9a>
  {
    hfmpi2c->Instance->CR2 = (FMPI2C_CR2_ADD10);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003358:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hfmpi2c->Instance->CR2 |= (FMPI2C_CR2_AUTOEND | FMPI2C_CR2_NACK);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	6812      	ldr	r2, [r2, #0]
 8003364:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003368:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800336c:	6053      	str	r3, [r2, #4]

  /*---------------------------- FMPI2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hfmpi2c->Instance->OAR2 &= ~FMPI2C_DUALADDRESS_ENABLE;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	68da      	ldr	r2, [r3, #12]
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800337c:	60da      	str	r2, [r3, #12]

  /* Configure FMPI2Cx: Dual mode and Own Address2 */
  hfmpi2c->Instance->OAR2 = (hfmpi2c->Init.DualAddressMode | hfmpi2c->Init.OwnAddress2 | (hfmpi2c->Init.OwnAddress2Masks << 8));
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	691a      	ldr	r2, [r3, #16]
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	695b      	ldr	r3, [r3, #20]
 8003386:	ea42 0103 	orr.w	r1, r2, r3
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	699b      	ldr	r3, [r3, #24]
 800338e:	021a      	lsls	r2, r3, #8
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	430a      	orrs	r2, r1
 8003396:	60da      	str	r2, [r3, #12]

  /*---------------------------- FMPI2Cx CR1 Configuration ----------------------*/
  /* Configure FMPI2Cx: Generalcall and NoStretch mode */
  hfmpi2c->Instance->CR1 = (hfmpi2c->Init.GeneralCallMode | hfmpi2c->Init.NoStretchMode);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	69d9      	ldr	r1, [r3, #28]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6a1a      	ldr	r2, [r3, #32]
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	430a      	orrs	r2, r1
 80033a6:	601a      	str	r2, [r3, #0]

  /* Enable the selected FMPI2C peripheral */
  __HAL_FMPI2C_ENABLE(hfmpi2c);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f042 0201 	orr.w	r2, r2, #1
 80033b6:	601a      	str	r2, [r3, #0]

  hfmpi2c->ErrorCode = HAL_FMPI2C_ERROR_NONE;
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	2200      	movs	r2, #0
 80033bc:	645a      	str	r2, [r3, #68]	; 0x44
  hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	2220      	movs	r2, #32
 80033c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hfmpi2c->PreviousState = FMPI2C_STATE_NONE;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	2200      	movs	r2, #0
 80033ca:	631a      	str	r2, [r3, #48]	; 0x30
  hfmpi2c->Mode = HAL_FMPI2C_MODE_NONE;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2200      	movs	r2, #0
 80033d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80033d4:	2300      	movs	r3, #0
}
 80033d6:	4618      	mov	r0, r3
 80033d8:	3708      	adds	r7, #8
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}

080033de <HAL_FMPI2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified FMPI2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FMPI2CEx_ConfigAnalogFilter(FMPI2C_HandleTypeDef *hfmpi2c, uint32_t AnalogFilter)
{
 80033de:	b480      	push	{r7}
 80033e0:	b083      	sub	sp, #12
 80033e2:	af00      	add	r7, sp, #0
 80033e4:	6078      	str	r0, [r7, #4]
 80033e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMPI2C_ALL_INSTANCE(hfmpi2c->Instance));
  assert_param(IS_FMPI2C_ANALOG_FILTER(AnalogFilter));

  if (hfmpi2c->State == HAL_FMPI2C_STATE_READY)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	2b20      	cmp	r3, #32
 80033f2:	d138      	bne.n	8003466 <HAL_FMPI2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hfmpi2c);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d101      	bne.n	8003402 <HAL_FMPI2CEx_ConfigAnalogFilter+0x24>
 80033fe:	2302      	movs	r3, #2
 8003400:	e032      	b.n	8003468 <HAL_FMPI2CEx_ConfigAnalogFilter+0x8a>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2201      	movs	r2, #1
 8003406:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hfmpi2c->State = HAL_FMPI2C_STATE_BUSY;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2224      	movs	r2, #36	; 0x24
 800340e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected FMPI2C peripheral */
    __HAL_FMPI2C_DISABLE(hfmpi2c);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	f022 0201 	bic.w	r2, r2, #1
 8003420:	601a      	str	r2, [r3, #0]

    /* Reset FMPI2Cx ANOFF bit */
    hfmpi2c->Instance->CR1 &= ~(FMPI2C_CR1_ANFOFF);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	681a      	ldr	r2, [r3, #0]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003430:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hfmpi2c->Instance->CR1 |= AnalogFilter;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	6819      	ldr	r1, [r3, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	683a      	ldr	r2, [r7, #0]
 800343e:	430a      	orrs	r2, r1
 8003440:	601a      	str	r2, [r3, #0]

    __HAL_FMPI2C_ENABLE(hfmpi2c);
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	681a      	ldr	r2, [r3, #0]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f042 0201 	orr.w	r2, r2, #1
 8003450:	601a      	str	r2, [r3, #0]

    hfmpi2c->State = HAL_FMPI2C_STATE_READY;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2220      	movs	r2, #32
 8003456:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hfmpi2c);
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003462:	2300      	movs	r3, #0
 8003464:	e000      	b.n	8003468 <HAL_FMPI2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003466:	2302      	movs	r3, #2
  }
}
 8003468:	4618      	mov	r0, r3
 800346a:	370c      	adds	r7, #12
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr

08003474 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003474:	b480      	push	{r7}
 8003476:	b089      	sub	sp, #36	; 0x24
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
 800347c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800347e:	2300      	movs	r3, #0
 8003480:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003482:	2300      	movs	r3, #0
 8003484:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003486:	2300      	movs	r3, #0
 8003488:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800348a:	2300      	movs	r3, #0
 800348c:	61fb      	str	r3, [r7, #28]
 800348e:	e165      	b.n	800375c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003490:	2201      	movs	r2, #1
 8003492:	69fb      	ldr	r3, [r7, #28]
 8003494:	fa02 f303 	lsl.w	r3, r2, r3
 8003498:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	4013      	ands	r3, r2
 80034a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80034a4:	693a      	ldr	r2, [r7, #16]
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	429a      	cmp	r2, r3
 80034aa:	f040 8154 	bne.w	8003756 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034ae:	683b      	ldr	r3, [r7, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	2b01      	cmp	r3, #1
 80034b4:	d00b      	beq.n	80034ce <HAL_GPIO_Init+0x5a>
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	2b02      	cmp	r3, #2
 80034bc:	d007      	beq.n	80034ce <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80034c2:	2b11      	cmp	r3, #17
 80034c4:	d003      	beq.n	80034ce <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	2b12      	cmp	r3, #18
 80034cc:	d130      	bne.n	8003530 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	689b      	ldr	r3, [r3, #8]
 80034d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80034d4:	69fb      	ldr	r3, [r7, #28]
 80034d6:	005b      	lsls	r3, r3, #1
 80034d8:	2203      	movs	r2, #3
 80034da:	fa02 f303 	lsl.w	r3, r2, r3
 80034de:	43db      	mvns	r3, r3
 80034e0:	69ba      	ldr	r2, [r7, #24]
 80034e2:	4013      	ands	r3, r2
 80034e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	68da      	ldr	r2, [r3, #12]
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	005b      	lsls	r3, r3, #1
 80034ee:	fa02 f303 	lsl.w	r3, r2, r3
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	69ba      	ldr	r2, [r7, #24]
 80034fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003504:	2201      	movs	r2, #1
 8003506:	69fb      	ldr	r3, [r7, #28]
 8003508:	fa02 f303 	lsl.w	r3, r2, r3
 800350c:	43db      	mvns	r3, r3
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	4013      	ands	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	091b      	lsrs	r3, r3, #4
 800351a:	f003 0201 	and.w	r2, r3, #1
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	fa02 f303 	lsl.w	r3, r2, r3
 8003524:	69ba      	ldr	r2, [r7, #24]
 8003526:	4313      	orrs	r3, r2
 8003528:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	69ba      	ldr	r2, [r7, #24]
 800352e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003536:	69fb      	ldr	r3, [r7, #28]
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	2203      	movs	r2, #3
 800353c:	fa02 f303 	lsl.w	r3, r2, r3
 8003540:	43db      	mvns	r3, r3
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4013      	ands	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	689a      	ldr	r2, [r3, #8]
 800354c:	69fb      	ldr	r3, [r7, #28]
 800354e:	005b      	lsls	r3, r3, #1
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	4313      	orrs	r3, r2
 8003558:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	69ba      	ldr	r2, [r7, #24]
 800355e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	685b      	ldr	r3, [r3, #4]
 8003564:	2b02      	cmp	r3, #2
 8003566:	d003      	beq.n	8003570 <HAL_GPIO_Init+0xfc>
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	2b12      	cmp	r3, #18
 800356e:	d123      	bne.n	80035b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003570:	69fb      	ldr	r3, [r7, #28]
 8003572:	08da      	lsrs	r2, r3, #3
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3208      	adds	r2, #8
 8003578:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800357c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	f003 0307 	and.w	r3, r3, #7
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	220f      	movs	r2, #15
 8003588:	fa02 f303 	lsl.w	r3, r2, r3
 800358c:	43db      	mvns	r3, r3
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	4013      	ands	r3, r2
 8003592:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	691a      	ldr	r2, [r3, #16]
 8003598:	69fb      	ldr	r3, [r7, #28]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	fa02 f303 	lsl.w	r3, r2, r3
 80035a4:	69ba      	ldr	r2, [r7, #24]
 80035a6:	4313      	orrs	r3, r2
 80035a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80035aa:	69fb      	ldr	r3, [r7, #28]
 80035ac:	08da      	lsrs	r2, r3, #3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	3208      	adds	r2, #8
 80035b2:	69b9      	ldr	r1, [r7, #24]
 80035b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	005b      	lsls	r3, r3, #1
 80035c2:	2203      	movs	r2, #3
 80035c4:	fa02 f303 	lsl.w	r3, r2, r3
 80035c8:	43db      	mvns	r3, r3
 80035ca:	69ba      	ldr	r2, [r7, #24]
 80035cc:	4013      	ands	r3, r2
 80035ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f003 0203 	and.w	r2, r3, #3
 80035d8:	69fb      	ldr	r3, [r7, #28]
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	69ba      	ldr	r2, [r7, #24]
 80035e2:	4313      	orrs	r3, r2
 80035e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	69ba      	ldr	r2, [r7, #24]
 80035ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	f000 80ae 	beq.w	8003756 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035fa:	2300      	movs	r3, #0
 80035fc:	60fb      	str	r3, [r7, #12]
 80035fe:	4b5c      	ldr	r3, [pc, #368]	; (8003770 <HAL_GPIO_Init+0x2fc>)
 8003600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003602:	4a5b      	ldr	r2, [pc, #364]	; (8003770 <HAL_GPIO_Init+0x2fc>)
 8003604:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003608:	6453      	str	r3, [r2, #68]	; 0x44
 800360a:	4b59      	ldr	r3, [pc, #356]	; (8003770 <HAL_GPIO_Init+0x2fc>)
 800360c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800360e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003612:	60fb      	str	r3, [r7, #12]
 8003614:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003616:	4a57      	ldr	r2, [pc, #348]	; (8003774 <HAL_GPIO_Init+0x300>)
 8003618:	69fb      	ldr	r3, [r7, #28]
 800361a:	089b      	lsrs	r3, r3, #2
 800361c:	3302      	adds	r3, #2
 800361e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003622:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003624:	69fb      	ldr	r3, [r7, #28]
 8003626:	f003 0303 	and.w	r3, r3, #3
 800362a:	009b      	lsls	r3, r3, #2
 800362c:	220f      	movs	r2, #15
 800362e:	fa02 f303 	lsl.w	r3, r2, r3
 8003632:	43db      	mvns	r3, r3
 8003634:	69ba      	ldr	r2, [r7, #24]
 8003636:	4013      	ands	r3, r2
 8003638:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a4e      	ldr	r2, [pc, #312]	; (8003778 <HAL_GPIO_Init+0x304>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d025      	beq.n	800368e <HAL_GPIO_Init+0x21a>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a4d      	ldr	r2, [pc, #308]	; (800377c <HAL_GPIO_Init+0x308>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d01f      	beq.n	800368a <HAL_GPIO_Init+0x216>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a4c      	ldr	r2, [pc, #304]	; (8003780 <HAL_GPIO_Init+0x30c>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d019      	beq.n	8003686 <HAL_GPIO_Init+0x212>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	4a4b      	ldr	r2, [pc, #300]	; (8003784 <HAL_GPIO_Init+0x310>)
 8003656:	4293      	cmp	r3, r2
 8003658:	d013      	beq.n	8003682 <HAL_GPIO_Init+0x20e>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	4a4a      	ldr	r2, [pc, #296]	; (8003788 <HAL_GPIO_Init+0x314>)
 800365e:	4293      	cmp	r3, r2
 8003660:	d00d      	beq.n	800367e <HAL_GPIO_Init+0x20a>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	4a49      	ldr	r2, [pc, #292]	; (800378c <HAL_GPIO_Init+0x318>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d007      	beq.n	800367a <HAL_GPIO_Init+0x206>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	4a48      	ldr	r2, [pc, #288]	; (8003790 <HAL_GPIO_Init+0x31c>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d101      	bne.n	8003676 <HAL_GPIO_Init+0x202>
 8003672:	2306      	movs	r3, #6
 8003674:	e00c      	b.n	8003690 <HAL_GPIO_Init+0x21c>
 8003676:	2307      	movs	r3, #7
 8003678:	e00a      	b.n	8003690 <HAL_GPIO_Init+0x21c>
 800367a:	2305      	movs	r3, #5
 800367c:	e008      	b.n	8003690 <HAL_GPIO_Init+0x21c>
 800367e:	2304      	movs	r3, #4
 8003680:	e006      	b.n	8003690 <HAL_GPIO_Init+0x21c>
 8003682:	2303      	movs	r3, #3
 8003684:	e004      	b.n	8003690 <HAL_GPIO_Init+0x21c>
 8003686:	2302      	movs	r3, #2
 8003688:	e002      	b.n	8003690 <HAL_GPIO_Init+0x21c>
 800368a:	2301      	movs	r3, #1
 800368c:	e000      	b.n	8003690 <HAL_GPIO_Init+0x21c>
 800368e:	2300      	movs	r3, #0
 8003690:	69fa      	ldr	r2, [r7, #28]
 8003692:	f002 0203 	and.w	r2, r2, #3
 8003696:	0092      	lsls	r2, r2, #2
 8003698:	4093      	lsls	r3, r2
 800369a:	69ba      	ldr	r2, [r7, #24]
 800369c:	4313      	orrs	r3, r2
 800369e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80036a0:	4934      	ldr	r1, [pc, #208]	; (8003774 <HAL_GPIO_Init+0x300>)
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	089b      	lsrs	r3, r3, #2
 80036a6:	3302      	adds	r3, #2
 80036a8:	69ba      	ldr	r2, [r7, #24]
 80036aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80036ae:	4b39      	ldr	r3, [pc, #228]	; (8003794 <HAL_GPIO_Init+0x320>)
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	43db      	mvns	r3, r3
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	4013      	ands	r3, r2
 80036bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d003      	beq.n	80036d2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80036ca:	69ba      	ldr	r2, [r7, #24]
 80036cc:	693b      	ldr	r3, [r7, #16]
 80036ce:	4313      	orrs	r3, r2
 80036d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80036d2:	4a30      	ldr	r2, [pc, #192]	; (8003794 <HAL_GPIO_Init+0x320>)
 80036d4:	69bb      	ldr	r3, [r7, #24]
 80036d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80036d8:	4b2e      	ldr	r3, [pc, #184]	; (8003794 <HAL_GPIO_Init+0x320>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036de:	693b      	ldr	r3, [r7, #16]
 80036e0:	43db      	mvns	r3, r3
 80036e2:	69ba      	ldr	r2, [r7, #24]
 80036e4:	4013      	ands	r3, r2
 80036e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d003      	beq.n	80036fc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80036f4:	69ba      	ldr	r2, [r7, #24]
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80036fc:	4a25      	ldr	r2, [pc, #148]	; (8003794 <HAL_GPIO_Init+0x320>)
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003702:	4b24      	ldr	r3, [pc, #144]	; (8003794 <HAL_GPIO_Init+0x320>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	43db      	mvns	r3, r3
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	4013      	ands	r3, r2
 8003710:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003712:	683b      	ldr	r3, [r7, #0]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800371a:	2b00      	cmp	r3, #0
 800371c:	d003      	beq.n	8003726 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800371e:	69ba      	ldr	r2, [r7, #24]
 8003720:	693b      	ldr	r3, [r7, #16]
 8003722:	4313      	orrs	r3, r2
 8003724:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003726:	4a1b      	ldr	r2, [pc, #108]	; (8003794 <HAL_GPIO_Init+0x320>)
 8003728:	69bb      	ldr	r3, [r7, #24]
 800372a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800372c:	4b19      	ldr	r3, [pc, #100]	; (8003794 <HAL_GPIO_Init+0x320>)
 800372e:	68db      	ldr	r3, [r3, #12]
 8003730:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003732:	693b      	ldr	r3, [r7, #16]
 8003734:	43db      	mvns	r3, r3
 8003736:	69ba      	ldr	r2, [r7, #24]
 8003738:	4013      	ands	r3, r2
 800373a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003744:	2b00      	cmp	r3, #0
 8003746:	d003      	beq.n	8003750 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	4313      	orrs	r3, r2
 800374e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003750:	4a10      	ldr	r2, [pc, #64]	; (8003794 <HAL_GPIO_Init+0x320>)
 8003752:	69bb      	ldr	r3, [r7, #24]
 8003754:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003756:	69fb      	ldr	r3, [r7, #28]
 8003758:	3301      	adds	r3, #1
 800375a:	61fb      	str	r3, [r7, #28]
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	2b0f      	cmp	r3, #15
 8003760:	f67f ae96 	bls.w	8003490 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003764:	bf00      	nop
 8003766:	3724      	adds	r7, #36	; 0x24
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr
 8003770:	40023800 	.word	0x40023800
 8003774:	40013800 	.word	0x40013800
 8003778:	40020000 	.word	0x40020000
 800377c:	40020400 	.word	0x40020400
 8003780:	40020800 	.word	0x40020800
 8003784:	40020c00 	.word	0x40020c00
 8003788:	40021000 	.word	0x40021000
 800378c:	40021400 	.word	0x40021400
 8003790:	40021800 	.word	0x40021800
 8003794:	40013c00 	.word	0x40013c00

08003798 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003798:	b480      	push	{r7}
 800379a:	b085      	sub	sp, #20
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
 80037a0:	460b      	mov	r3, r1
 80037a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	691a      	ldr	r2, [r3, #16]
 80037a8:	887b      	ldrh	r3, [r7, #2]
 80037aa:	4013      	ands	r3, r2
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d002      	beq.n	80037b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037b0:	2301      	movs	r3, #1
 80037b2:	73fb      	strb	r3, [r7, #15]
 80037b4:	e001      	b.n	80037ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037b6:	2300      	movs	r3, #0
 80037b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3714      	adds	r7, #20
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr

080037c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	460b      	mov	r3, r1
 80037d2:	807b      	strh	r3, [r7, #2]
 80037d4:	4613      	mov	r3, r2
 80037d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037d8:	787b      	ldrb	r3, [r7, #1]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d003      	beq.n	80037e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037de:	887a      	ldrh	r2, [r7, #2]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037e4:	e003      	b.n	80037ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037e6:	887b      	ldrh	r3, [r7, #2]
 80037e8:	041a      	lsls	r2, r3, #16
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	619a      	str	r2, [r3, #24]
}
 80037ee:	bf00      	nop
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr
	...

080037fc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b086      	sub	sp, #24
 8003800:	af02      	add	r7, sp, #8
 8003802:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003804:	f7fe fbce 	bl	8001fa4 <HAL_GetTick>
 8003808:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d101      	bne.n	8003814 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e069      	b.n	80038e8 <HAL_QSPI_Init+0xec>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800381a:	b2db      	uxtb	r3, r3
 800381c:	2b00      	cmp	r3, #0
 800381e:	d10b      	bne.n	8003838 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2200      	movs	r2, #0
 8003824:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f7fd ffe1 	bl	80017f0 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800382e:	f241 3188 	movw	r1, #5000	; 0x1388
 8003832:	6878      	ldr	r0, [r7, #4]
 8003834:	f000 f85e 	bl	80038f4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	3b01      	subs	r3, #1
 8003848:	021a      	lsls	r2, r3, #8
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	430a      	orrs	r2, r1
 8003850:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003856:	9300      	str	r3, [sp, #0]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	2120      	movs	r1, #32
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 f856 	bl	8003910 <QSPI_WaitFlagStateUntilTimeout>
 8003864:	4603      	mov	r3, r0
 8003866:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003868:	7afb      	ldrb	r3, [r7, #11]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d137      	bne.n	80038de <HAL_QSPI_Init+0xe2>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003878:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	6852      	ldr	r2, [r2, #4]
 8003880:	0611      	lsls	r1, r2, #24
 8003882:	687a      	ldr	r2, [r7, #4]
 8003884:	68d2      	ldr	r2, [r2, #12]
 8003886:	4311      	orrs	r1, r2
 8003888:	687a      	ldr	r2, [r7, #4]
 800388a:	69d2      	ldr	r2, [r2, #28]
 800388c:	4311      	orrs	r1, r2
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	6a12      	ldr	r2, [r2, #32]
 8003892:	4311      	orrs	r1, r2
 8003894:	687a      	ldr	r2, [r7, #4]
 8003896:	6812      	ldr	r2, [r2, #0]
 8003898:	430b      	orrs	r3, r1
 800389a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	685a      	ldr	r2, [r3, #4]
 80038a2:	4b13      	ldr	r3, [pc, #76]	; (80038f0 <HAL_QSPI_Init+0xf4>)
 80038a4:	4013      	ands	r3, r2
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	6912      	ldr	r2, [r2, #16]
 80038aa:	0411      	lsls	r1, r2, #16
 80038ac:	687a      	ldr	r2, [r7, #4]
 80038ae:	6952      	ldr	r2, [r2, #20]
 80038b0:	4311      	orrs	r1, r2
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	6992      	ldr	r2, [r2, #24]
 80038b6:	4311      	orrs	r1, r2
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	6812      	ldr	r2, [r2, #0]
 80038bc:	430b      	orrs	r3, r1
 80038be:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f042 0201 	orr.w	r2, r2, #1
 80038ce:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2201      	movs	r2, #1
 80038da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Return function status */
  return status;
 80038e6:	7afb      	ldrb	r3, [r7, #11]
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3710      	adds	r7, #16
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	ffe0f8fe 	.word	0xffe0f8fe

080038f4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b083      	sub	sp, #12
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	683a      	ldr	r2, [r7, #0]
 8003902:	649a      	str	r2, [r3, #72]	; 0x48
}
 8003904:	bf00      	nop
 8003906:	370c      	adds	r7, #12
 8003908:	46bd      	mov	sp, r7
 800390a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390e:	4770      	bx	lr

08003910 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	60f8      	str	r0, [r7, #12]
 8003918:	60b9      	str	r1, [r7, #8]
 800391a:	603b      	str	r3, [r7, #0]
 800391c:	4613      	mov	r3, r2
 800391e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003920:	e01a      	b.n	8003958 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003922:	69bb      	ldr	r3, [r7, #24]
 8003924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003928:	d016      	beq.n	8003958 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800392a:	f7fe fb3b 	bl	8001fa4 <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	429a      	cmp	r2, r3
 8003938:	d302      	bcc.n	8003940 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d10b      	bne.n	8003958 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2204      	movs	r2, #4
 8003944:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800394c:	f043 0201 	orr.w	r2, r3, #1
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 8003954:	2301      	movs	r3, #1
 8003956:	e00e      	b.n	8003976 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	689a      	ldr	r2, [r3, #8]
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	4013      	ands	r3, r2
 8003962:	2b00      	cmp	r3, #0
 8003964:	bf14      	ite	ne
 8003966:	2301      	movne	r3, #1
 8003968:	2300      	moveq	r3, #0
 800396a:	b2db      	uxtb	r3, r3
 800396c:	461a      	mov	r2, r3
 800396e:	79fb      	ldrb	r3, [r7, #7]
 8003970:	429a      	cmp	r2, r3
 8003972:	d1d6      	bne.n	8003922 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003974:	2300      	movs	r3, #0
}
 8003976:	4618      	mov	r0, r3
 8003978:	3710      	adds	r7, #16
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
	...

08003980 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d101      	bne.n	8003994 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e0cc      	b.n	8003b2e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003994:	4b68      	ldr	r3, [pc, #416]	; (8003b38 <HAL_RCC_ClockConfig+0x1b8>)
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f003 030f 	and.w	r3, r3, #15
 800399c:	683a      	ldr	r2, [r7, #0]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d90c      	bls.n	80039bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039a2:	4b65      	ldr	r3, [pc, #404]	; (8003b38 <HAL_RCC_ClockConfig+0x1b8>)
 80039a4:	683a      	ldr	r2, [r7, #0]
 80039a6:	b2d2      	uxtb	r2, r2
 80039a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80039aa:	4b63      	ldr	r3, [pc, #396]	; (8003b38 <HAL_RCC_ClockConfig+0x1b8>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 030f 	and.w	r3, r3, #15
 80039b2:	683a      	ldr	r2, [r7, #0]
 80039b4:	429a      	cmp	r2, r3
 80039b6:	d001      	beq.n	80039bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80039b8:	2301      	movs	r3, #1
 80039ba:	e0b8      	b.n	8003b2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d020      	beq.n	8003a0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d005      	beq.n	80039e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80039d4:	4b59      	ldr	r3, [pc, #356]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	4a58      	ldr	r2, [pc, #352]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 80039da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80039de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f003 0308 	and.w	r3, r3, #8
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d005      	beq.n	80039f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80039ec:	4b53      	ldr	r3, [pc, #332]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	4a52      	ldr	r2, [pc, #328]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 80039f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80039f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80039f8:	4b50      	ldr	r3, [pc, #320]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	494d      	ldr	r1, [pc, #308]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0301 	and.w	r3, r3, #1
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d044      	beq.n	8003aa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	2b01      	cmp	r3, #1
 8003a1c:	d107      	bne.n	8003a2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a1e:	4b47      	ldr	r3, [pc, #284]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d119      	bne.n	8003a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e07f      	b.n	8003b2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	2b02      	cmp	r3, #2
 8003a34:	d003      	beq.n	8003a3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003a3a:	2b03      	cmp	r3, #3
 8003a3c:	d107      	bne.n	8003a4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a3e:	4b3f      	ldr	r3, [pc, #252]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d109      	bne.n	8003a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e06f      	b.n	8003b2e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a4e:	4b3b      	ldr	r3, [pc, #236]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	f003 0302 	and.w	r3, r3, #2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d101      	bne.n	8003a5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e067      	b.n	8003b2e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003a5e:	4b37      	ldr	r3, [pc, #220]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003a60:	689b      	ldr	r3, [r3, #8]
 8003a62:	f023 0203 	bic.w	r2, r3, #3
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	4934      	ldr	r1, [pc, #208]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003a70:	f7fe fa98 	bl	8001fa4 <HAL_GetTick>
 8003a74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a76:	e00a      	b.n	8003a8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a78:	f7fe fa94 	bl	8001fa4 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d901      	bls.n	8003a8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e04f      	b.n	8003b2e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003a8e:	4b2b      	ldr	r3, [pc, #172]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	f003 020c 	and.w	r2, r3, #12
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	009b      	lsls	r3, r3, #2
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d1eb      	bne.n	8003a78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003aa0:	4b25      	ldr	r3, [pc, #148]	; (8003b38 <HAL_RCC_ClockConfig+0x1b8>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 030f 	and.w	r3, r3, #15
 8003aa8:	683a      	ldr	r2, [r7, #0]
 8003aaa:	429a      	cmp	r2, r3
 8003aac:	d20c      	bcs.n	8003ac8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003aae:	4b22      	ldr	r3, [pc, #136]	; (8003b38 <HAL_RCC_ClockConfig+0x1b8>)
 8003ab0:	683a      	ldr	r2, [r7, #0]
 8003ab2:	b2d2      	uxtb	r2, r2
 8003ab4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ab6:	4b20      	ldr	r3, [pc, #128]	; (8003b38 <HAL_RCC_ClockConfig+0x1b8>)
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f003 030f 	and.w	r3, r3, #15
 8003abe:	683a      	ldr	r2, [r7, #0]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d001      	beq.n	8003ac8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	e032      	b.n	8003b2e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0304 	and.w	r3, r3, #4
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d008      	beq.n	8003ae6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ad4:	4b19      	ldr	r3, [pc, #100]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003ad6:	689b      	ldr	r3, [r3, #8]
 8003ad8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	68db      	ldr	r3, [r3, #12]
 8003ae0:	4916      	ldr	r1, [pc, #88]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f003 0308 	and.w	r3, r3, #8
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d009      	beq.n	8003b06 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003af2:	4b12      	ldr	r3, [pc, #72]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	490e      	ldr	r1, [pc, #56]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003b06:	f000 f821 	bl	8003b4c <HAL_RCC_GetSysClockFreq>
 8003b0a:	4601      	mov	r1, r0
 8003b0c:	4b0b      	ldr	r3, [pc, #44]	; (8003b3c <HAL_RCC_ClockConfig+0x1bc>)
 8003b0e:	689b      	ldr	r3, [r3, #8]
 8003b10:	091b      	lsrs	r3, r3, #4
 8003b12:	f003 030f 	and.w	r3, r3, #15
 8003b16:	4a0a      	ldr	r2, [pc, #40]	; (8003b40 <HAL_RCC_ClockConfig+0x1c0>)
 8003b18:	5cd3      	ldrb	r3, [r2, r3]
 8003b1a:	fa21 f303 	lsr.w	r3, r1, r3
 8003b1e:	4a09      	ldr	r2, [pc, #36]	; (8003b44 <HAL_RCC_ClockConfig+0x1c4>)
 8003b20:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003b22:	4b09      	ldr	r3, [pc, #36]	; (8003b48 <HAL_RCC_ClockConfig+0x1c8>)
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f7fe f9f8 	bl	8001f1c <HAL_InitTick>

  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3710      	adds	r7, #16
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}
 8003b36:	bf00      	nop
 8003b38:	40023c00 	.word	0x40023c00
 8003b3c:	40023800 	.word	0x40023800
 8003b40:	0800ab78 	.word	0x0800ab78
 8003b44:	20000018 	.word	0x20000018
 8003b48:	2000001c 	.word	0x2000001c

08003b4c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b4e:	b085      	sub	sp, #20
 8003b50:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003b52:	2300      	movs	r3, #0
 8003b54:	607b      	str	r3, [r7, #4]
 8003b56:	2300      	movs	r3, #0
 8003b58:	60fb      	str	r3, [r7, #12]
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003b62:	4b50      	ldr	r3, [pc, #320]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x158>)
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	f003 030c 	and.w	r3, r3, #12
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	d007      	beq.n	8003b7e <HAL_RCC_GetSysClockFreq+0x32>
 8003b6e:	2b08      	cmp	r3, #8
 8003b70:	d008      	beq.n	8003b84 <HAL_RCC_GetSysClockFreq+0x38>
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	f040 808d 	bne.w	8003c92 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003b78:	4b4b      	ldr	r3, [pc, #300]	; (8003ca8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003b7a:	60bb      	str	r3, [r7, #8]
       break;
 8003b7c:	e08c      	b.n	8003c98 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003b7e:	4b4b      	ldr	r3, [pc, #300]	; (8003cac <HAL_RCC_GetSysClockFreq+0x160>)
 8003b80:	60bb      	str	r3, [r7, #8]
      break;
 8003b82:	e089      	b.n	8003c98 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003b84:	4b47      	ldr	r3, [pc, #284]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x158>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b8c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003b8e:	4b45      	ldr	r3, [pc, #276]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x158>)
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d023      	beq.n	8003be2 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b9a:	4b42      	ldr	r3, [pc, #264]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x158>)
 8003b9c:	685b      	ldr	r3, [r3, #4]
 8003b9e:	099b      	lsrs	r3, r3, #6
 8003ba0:	f04f 0400 	mov.w	r4, #0
 8003ba4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003ba8:	f04f 0200 	mov.w	r2, #0
 8003bac:	ea03 0501 	and.w	r5, r3, r1
 8003bb0:	ea04 0602 	and.w	r6, r4, r2
 8003bb4:	4a3d      	ldr	r2, [pc, #244]	; (8003cac <HAL_RCC_GetSysClockFreq+0x160>)
 8003bb6:	fb02 f106 	mul.w	r1, r2, r6
 8003bba:	2200      	movs	r2, #0
 8003bbc:	fb02 f205 	mul.w	r2, r2, r5
 8003bc0:	440a      	add	r2, r1
 8003bc2:	493a      	ldr	r1, [pc, #232]	; (8003cac <HAL_RCC_GetSysClockFreq+0x160>)
 8003bc4:	fba5 0101 	umull	r0, r1, r5, r1
 8003bc8:	1853      	adds	r3, r2, r1
 8003bca:	4619      	mov	r1, r3
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f04f 0400 	mov.w	r4, #0
 8003bd2:	461a      	mov	r2, r3
 8003bd4:	4623      	mov	r3, r4
 8003bd6:	f7fc fb73 	bl	80002c0 <__aeabi_uldivmod>
 8003bda:	4603      	mov	r3, r0
 8003bdc:	460c      	mov	r4, r1
 8003bde:	60fb      	str	r3, [r7, #12]
 8003be0:	e049      	b.n	8003c76 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003be2:	4b30      	ldr	r3, [pc, #192]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x158>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	099b      	lsrs	r3, r3, #6
 8003be8:	f04f 0400 	mov.w	r4, #0
 8003bec:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003bf0:	f04f 0200 	mov.w	r2, #0
 8003bf4:	ea03 0501 	and.w	r5, r3, r1
 8003bf8:	ea04 0602 	and.w	r6, r4, r2
 8003bfc:	4629      	mov	r1, r5
 8003bfe:	4632      	mov	r2, r6
 8003c00:	f04f 0300 	mov.w	r3, #0
 8003c04:	f04f 0400 	mov.w	r4, #0
 8003c08:	0154      	lsls	r4, r2, #5
 8003c0a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003c0e:	014b      	lsls	r3, r1, #5
 8003c10:	4619      	mov	r1, r3
 8003c12:	4622      	mov	r2, r4
 8003c14:	1b49      	subs	r1, r1, r5
 8003c16:	eb62 0206 	sbc.w	r2, r2, r6
 8003c1a:	f04f 0300 	mov.w	r3, #0
 8003c1e:	f04f 0400 	mov.w	r4, #0
 8003c22:	0194      	lsls	r4, r2, #6
 8003c24:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003c28:	018b      	lsls	r3, r1, #6
 8003c2a:	1a5b      	subs	r3, r3, r1
 8003c2c:	eb64 0402 	sbc.w	r4, r4, r2
 8003c30:	f04f 0100 	mov.w	r1, #0
 8003c34:	f04f 0200 	mov.w	r2, #0
 8003c38:	00e2      	lsls	r2, r4, #3
 8003c3a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003c3e:	00d9      	lsls	r1, r3, #3
 8003c40:	460b      	mov	r3, r1
 8003c42:	4614      	mov	r4, r2
 8003c44:	195b      	adds	r3, r3, r5
 8003c46:	eb44 0406 	adc.w	r4, r4, r6
 8003c4a:	f04f 0100 	mov.w	r1, #0
 8003c4e:	f04f 0200 	mov.w	r2, #0
 8003c52:	02a2      	lsls	r2, r4, #10
 8003c54:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003c58:	0299      	lsls	r1, r3, #10
 8003c5a:	460b      	mov	r3, r1
 8003c5c:	4614      	mov	r4, r2
 8003c5e:	4618      	mov	r0, r3
 8003c60:	4621      	mov	r1, r4
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	f04f 0400 	mov.w	r4, #0
 8003c68:	461a      	mov	r2, r3
 8003c6a:	4623      	mov	r3, r4
 8003c6c:	f7fc fb28 	bl	80002c0 <__aeabi_uldivmod>
 8003c70:	4603      	mov	r3, r0
 8003c72:	460c      	mov	r4, r1
 8003c74:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c76:	4b0b      	ldr	r3, [pc, #44]	; (8003ca4 <HAL_RCC_GetSysClockFreq+0x158>)
 8003c78:	685b      	ldr	r3, [r3, #4]
 8003c7a:	0c1b      	lsrs	r3, r3, #16
 8003c7c:	f003 0303 	and.w	r3, r3, #3
 8003c80:	3301      	adds	r3, #1
 8003c82:	005b      	lsls	r3, r3, #1
 8003c84:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003c86:	68fa      	ldr	r2, [r7, #12]
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c8e:	60bb      	str	r3, [r7, #8]
      break;
 8003c90:	e002      	b.n	8003c98 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c92:	4b05      	ldr	r3, [pc, #20]	; (8003ca8 <HAL_RCC_GetSysClockFreq+0x15c>)
 8003c94:	60bb      	str	r3, [r7, #8]
      break;
 8003c96:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c98:	68bb      	ldr	r3, [r7, #8]
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3714      	adds	r7, #20
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	40023800 	.word	0x40023800
 8003ca8:	00f42400 	.word	0x00f42400
 8003cac:	017d7840 	.word	0x017d7840

08003cb0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003cb4:	4b03      	ldr	r3, [pc, #12]	; (8003cc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
 8003cc4:	20000018 	.word	0x20000018

08003cc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003ccc:	f7ff fff0 	bl	8003cb0 <HAL_RCC_GetHCLKFreq>
 8003cd0:	4601      	mov	r1, r0
 8003cd2:	4b05      	ldr	r3, [pc, #20]	; (8003ce8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003cd4:	689b      	ldr	r3, [r3, #8]
 8003cd6:	0a9b      	lsrs	r3, r3, #10
 8003cd8:	f003 0307 	and.w	r3, r3, #7
 8003cdc:	4a03      	ldr	r2, [pc, #12]	; (8003cec <HAL_RCC_GetPCLK1Freq+0x24>)
 8003cde:	5cd3      	ldrb	r3, [r2, r3]
 8003ce0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	40023800 	.word	0x40023800
 8003cec:	0800ab88 	.word	0x0800ab88

08003cf0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003cf4:	f7ff ffdc 	bl	8003cb0 <HAL_RCC_GetHCLKFreq>
 8003cf8:	4601      	mov	r1, r0
 8003cfa:	4b05      	ldr	r3, [pc, #20]	; (8003d10 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	0b5b      	lsrs	r3, r3, #13
 8003d00:	f003 0307 	and.w	r3, r3, #7
 8003d04:	4a03      	ldr	r2, [pc, #12]	; (8003d14 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003d06:	5cd3      	ldrb	r3, [r2, r3]
 8003d08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	40023800 	.word	0x40023800
 8003d14:	0800ab88 	.word	0x0800ab88

08003d18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b088      	sub	sp, #32
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d20:	2300      	movs	r3, #0
 8003d22:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg1 = 0U;
 8003d24:	2300      	movs	r3, #0
 8003d26:	617b      	str	r3, [r7, #20]
#if defined(STM32F413xx) || defined(STM32F423xx)
  uint32_t plli2sq = 0U;
 8003d28:	2300      	movs	r3, #0
 8003d2a:	613b      	str	r3, [r7, #16]
#endif /* STM32F413xx || STM32F423xx */
  uint32_t plli2sused = 0U;
 8003d2c:	2300      	movs	r3, #0
 8003d2e:	61fb      	str	r3, [r7, #28]

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S APB1 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0301 	and.w	r3, r3, #1
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d010      	beq.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x46>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003d3c:	4b7a      	ldr	r3, [pc, #488]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003d3e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d42:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	69db      	ldr	r3, [r3, #28]
 8003d4a:	4977      	ldr	r1, [pc, #476]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003d4c:	4313      	orrs	r3, r2
 8003d4e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	69db      	ldr	r3, [r3, #28]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d101      	bne.n	8003d5e <HAL_RCCEx_PeriphCLKConfig+0x46>
    {
      plli2sused = 1U;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------------- I2S APB2 configuration ---------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d010      	beq.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8003d6a:	4b6f      	ldr	r3, [pc, #444]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003d6c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d70:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6a1b      	ldr	r3, [r3, #32]
 8003d78:	496b      	ldr	r1, [pc, #428]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a1b      	ldr	r3, [r3, #32]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d101      	bne.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      plli2sused = 1U;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	61fb      	str	r3, [r7, #28]
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*----------------------- SAI1 Block A configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d022      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
 8003d98:	4b63      	ldr	r3, [pc, #396]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003d9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d9e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003da6:	4960      	ldr	r1, [pc, #384]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003da8:	4313      	orrs	r3, r2
 8003daa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d101      	bne.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0xa2>
    {
      plli2sused = 1U;
 8003db6:	2301      	movs	r3, #1
 8003db8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003dbe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003dc2:	d10c      	bne.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8003dc4:	4b58      	ldr	r3, [pc, #352]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003dc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003dca:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	021b      	lsls	r3, r3, #8
 8003dd6:	4954      	ldr	r1, [pc, #336]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------- SAI1 Block B configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d022      	beq.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
 8003dea:	4b4f      	ldr	r3, [pc, #316]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003dec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003df0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003df8:	494b      	ldr	r1, [pc, #300]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003dfa:	4313      	orrs	r3, r2
 8003dfc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d101      	bne.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e10:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003e14:	d10c      	bne.n	8003e30 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      /* Check for PLL/DIVR parameters */
      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));

      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
 8003e16:	4b44      	ldr	r3, [pc, #272]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003e18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e1c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	695b      	ldr	r3, [r3, #20]
 8003e24:	3b01      	subs	r3, #1
 8003e26:	021b      	lsls	r3, r3, #8
 8003e28:	493f      	ldr	r1, [pc, #252]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  /*------------------------------------ RTC configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0308 	and.w	r3, r3, #8
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 808a 	beq.w	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003e3e:	2300      	movs	r3, #0
 8003e40:	60fb      	str	r3, [r7, #12]
 8003e42:	4b39      	ldr	r3, [pc, #228]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e46:	4a38      	ldr	r2, [pc, #224]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003e48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e4c:	6413      	str	r3, [r2, #64]	; 0x40
 8003e4e:	4b36      	ldr	r3, [pc, #216]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e56:	60fb      	str	r3, [r7, #12]
 8003e58:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003e5a:	4b34      	ldr	r3, [pc, #208]	; (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	4a33      	ldr	r2, [pc, #204]	; (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8003e60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e64:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003e66:	f7fe f89d 	bl	8001fa4 <HAL_GetTick>
 8003e6a:	61b8      	str	r0, [r7, #24]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003e6c:	e008      	b.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x168>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003e6e:	f7fe f899 	bl	8001fa4 <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	69bb      	ldr	r3, [r7, #24]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	2b02      	cmp	r3, #2
 8003e7a:	d901      	bls.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x168>
      {
        return HAL_TIMEOUT;
 8003e7c:	2303      	movs	r3, #3
 8003e7e:	e1d1      	b.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003e80:	4b2a      	ldr	r3, [pc, #168]	; (8003f2c <HAL_RCCEx_PeriphCLKConfig+0x214>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d0f0      	beq.n	8003e6e <HAL_RCCEx_PeriphCLKConfig+0x156>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003e8c:	4b26      	ldr	r3, [pc, #152]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003e8e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e94:	617b      	str	r3, [r7, #20]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d02f      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ea4:	697a      	ldr	r2, [r7, #20]
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d028      	beq.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003eaa:	4b1f      	ldr	r3, [pc, #124]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003eac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eb2:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003eb4:	4b1e      	ldr	r3, [pc, #120]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003eba:	4b1d      	ldr	r3, [pc, #116]	; (8003f30 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003ec0:	4a19      	ldr	r2, [pc, #100]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003ec6:	4b18      	ldr	r3, [pc, #96]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003ec8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	2b01      	cmp	r3, #1
 8003ed0:	d114      	bne.n	8003efc <HAL_RCCEx_PeriphCLKConfig+0x1e4>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003ed2:	f7fe f867 	bl	8001fa4 <HAL_GetTick>
 8003ed6:	61b8      	str	r0, [r7, #24]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ed8:	e00a      	b.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003eda:	f7fe f863 	bl	8001fa4 <HAL_GetTick>
 8003ede:	4602      	mov	r2, r0
 8003ee0:	69bb      	ldr	r3, [r7, #24]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ee8:	4293      	cmp	r3, r2
 8003eea:	d901      	bls.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
          {
            return HAL_TIMEOUT;
 8003eec:	2303      	movs	r3, #3
 8003eee:	e199      	b.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ef0:	4b0d      	ldr	r3, [pc, #52]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003ef2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef4:	f003 0302 	and.w	r3, r3, #2
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d0ee      	beq.n	8003eda <HAL_RCCEx_PeriphCLKConfig+0x1c2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f04:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003f08:	d114      	bne.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x21c>
 8003f0a:	4b07      	ldr	r3, [pc, #28]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003f0c:	689b      	ldr	r3, [r3, #8]
 8003f0e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f16:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003f1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f1e:	4902      	ldr	r1, [pc, #8]	; (8003f28 <HAL_RCCEx_PeriphCLKConfig+0x210>)
 8003f20:	4313      	orrs	r3, r2
 8003f22:	608b      	str	r3, [r1, #8]
 8003f24:	e00c      	b.n	8003f40 <HAL_RCCEx_PeriphCLKConfig+0x228>
 8003f26:	bf00      	nop
 8003f28:	40023800 	.word	0x40023800
 8003f2c:	40007000 	.word	0x40007000
 8003f30:	42470e40 	.word	0x42470e40
 8003f34:	4b89      	ldr	r3, [pc, #548]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	4a88      	ldr	r2, [pc, #544]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8003f3a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003f3e:	6093      	str	r3, [r2, #8]
 8003f40:	4b86      	ldr	r3, [pc, #536]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8003f42:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f4c:	4983      	ldr	r1, [pc, #524]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------ TIM configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f003 0304 	and.w	r3, r3, #4
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d004      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
 8003f64:	4b7e      	ldr	r3, [pc, #504]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8003f66:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- FMPI2C1 Configuration --------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 0310 	and.w	r3, r3, #16
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00a      	beq.n	8003f8a <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003f74:	4b79      	ldr	r3, [pc, #484]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8003f76:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f7a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f82:	4976      	ldr	r1, [pc, #472]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- CLK48 Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	f003 0320 	and.w	r3, r3, #32
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d011      	beq.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003f96:	4b71      	ldr	r3, [pc, #452]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8003f98:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003f9c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fa4:	496d      	ldr	r1, [pc, #436]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8003fa6:	4313      	orrs	r3, r2
 8003fa8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLI2S when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fb0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003fb4:	d101      	bne.n	8003fba <HAL_RCCEx_PeriphCLKConfig+0x2a2>
    {
      plli2sused = 1U;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	61fb      	str	r3, [r7, #28]
    }
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------------- SDIO Configuration -----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d00a      	beq.n	8003fdc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8003fc6:	4b65      	ldr	r3, [pc, #404]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8003fc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003fcc:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd4:	4961      	ldr	r1, [pc, #388]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8003fd6:	4313      	orrs	r3, r2
 8003fd8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  /*--------------------------------------------------------------------------*/

  /*-------------------------------------- PLLI2S Configuration --------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
     I2S on APB2*/
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003fdc:	69fb      	ldr	r3, [r7, #28]
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d004      	beq.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2b80      	cmp	r3, #128	; 0x80
 8003fe8:	f040 80c6 	bne.w	8004178 <HAL_RCCEx_PeriphCLKConfig+0x460>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003fec:	4b5d      	ldr	r3, [pc, #372]	; (8004164 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8003fee:	2200      	movs	r2, #0
 8003ff0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003ff2:	f7fd ffd7 	bl	8001fa4 <HAL_GetTick>
 8003ff6:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003ff8:	e008      	b.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003ffa:	f7fd ffd3 	bl	8001fa4 <HAL_GetTick>
 8003ffe:	4602      	mov	r2, r0
 8004000:	69bb      	ldr	r3, [r7, #24]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d901      	bls.n	800400c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e10b      	b.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800400c:	4b53      	ldr	r3, [pc, #332]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d1f0      	bne.n	8003ffa <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
    /*-------------------- Set the PLL I2S clock -----------------------------*/
    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
 8004018:	4a53      	ldr	r2, [pc, #332]	; (8004168 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800401e:	6013      	str	r3, [r2, #0]

    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0301 	and.w	r3, r3, #1
 8004028:	2b00      	cmp	r3, #0
 800402a:	d003      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	69db      	ldr	r3, [r3, #28]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d023      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800403c:	2b00      	cmp	r3, #0
 800403e:	d003      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x330>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6a1b      	ldr	r3, [r3, #32]
 8004044:	2b00      	cmp	r3, #0
 8004046:	d019      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0320 	and.w	r3, r3, #32
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
 8004050:	2b00      	cmp	r3, #0
 8004052:	d004      	beq.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x346>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004058:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800405c:	d00e      	beq.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x364>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0340 	and.w	r3, r3, #64	; 0x40
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
 8004066:	2b00      	cmp	r3, #0
 8004068:	d019      	beq.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x386>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800406e:	2b00      	cmp	r3, #0
 8004070:	d115      	bne.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x386>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004076:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800407a:	d110      	bne.n	800409e <HAL_RCCEx_PeriphCLKConfig+0x386>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685a      	ldr	r2, [r3, #4]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	019b      	lsls	r3, r3, #6
 8004086:	431a      	orrs	r2, r3
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	061b      	lsls	r3, r3, #24
 800408e:	431a      	orrs	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	691b      	ldr	r3, [r3, #16]
 8004094:	071b      	lsls	r3, r3, #28
 8004096:	4931      	ldr	r1, [pc, #196]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004098:	4313      	orrs	r3, r2
 800409a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

#if defined(STM32F413xx) || defined(STM32F423xx)
    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d003      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d009      	beq.n	80040c6 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA) && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d026      	beq.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d122      	bne.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Check for PLLI2S/DIVR parameters */
      assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80040c6:	4b25      	ldr	r3, [pc, #148]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80040c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040cc:	0e1b      	lsrs	r3, r3, #24
 80040ce:	f003 030f 	and.w	r3, r3, #15
 80040d2:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	685a      	ldr	r2, [r3, #4]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	019b      	lsls	r3, r3, #6
 80040de:	431a      	orrs	r2, r3
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	061b      	lsls	r3, r3, #24
 80040e4:	431a      	orrs	r2, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	071b      	lsls	r3, r3, #28
 80040ec:	491b      	ldr	r1, [pc, #108]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
 80040f4:	4b19      	ldr	r3, [pc, #100]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80040f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80040fa:	f023 021f 	bic.w	r2, r3, #31
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	699b      	ldr	r3, [r3, #24]
 8004102:	3b01      	subs	r3, #1
 8004104:	4915      	ldr	r1, [pc, #84]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004106:	4313      	orrs	r3, r2
 8004108:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F413xx || STM32F423xx */

    /*----------------- In Case of PLLI2S is just selected  ------------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004114:	2b00      	cmp	r3, #0
 8004116:	d010      	beq.n	800413a <HAL_RCCEx_PeriphCLKConfig+0x422>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	685a      	ldr	r2, [r3, #4]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	019b      	lsls	r3, r3, #6
 8004122:	431a      	orrs	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	68db      	ldr	r3, [r3, #12]
 8004128:	061b      	lsls	r3, r3, #24
 800412a:	431a      	orrs	r2, r3
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	071b      	lsls	r3, r3, #28
 8004132:	490a      	ldr	r1, [pc, #40]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x444>)
 8004134:	4313      	orrs	r3, r2
 8004136:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800413a:	4b0a      	ldr	r3, [pc, #40]	; (8004164 <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 800413c:	2201      	movs	r2, #1
 800413e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004140:	f7fd ff30 	bl	8001fa4 <HAL_GetTick>
 8004144:	61b8      	str	r0, [r7, #24]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004146:	e011      	b.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004148:	f7fd ff2c 	bl	8001fa4 <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	2b02      	cmp	r3, #2
 8004154:	d90a      	bls.n	800416c <HAL_RCCEx_PeriphCLKConfig+0x454>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e064      	b.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 800415a:	bf00      	nop
 800415c:	40023800 	.word	0x40023800
 8004160:	424711e0 	.word	0x424711e0
 8004164:	42470068 	.word	0x42470068
 8004168:	424710d8 	.word	0x424710d8
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800416c:	4b2f      	ldr	r3, [pc, #188]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004174:	2b00      	cmp	r3, #0
 8004176:	d0e7      	beq.n	8004148 <HAL_RCCEx_PeriphCLKConfig+0x430>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00a      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x482>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004184:	4b29      	ldr	r3, [pc, #164]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8004186:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800418a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004192:	4926      	ldr	r1, [pc, #152]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 8004194:	4313      	orrs	r3, r2
 8004196:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d00a      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80041a6:	4b21      	ldr	r3, [pc, #132]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80041a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80041ac:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041b4:	491d      	ldr	r1, [pc, #116]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80041b6:	4313      	orrs	r3, r2
 80041b8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

#if defined(STM32F413xx) || defined(STM32F423xx)
  /*-------------------- DFSDM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d00a      	beq.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x4c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 80041c8:	4b18      	ldr	r3, [pc, #96]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80041ca:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80041ce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041d6:	4915      	ldr	r1, [pc, #84]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80041d8:	4313      	orrs	r3, r2
 80041da:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------- DFSDM2 Audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_AUDIO)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d00a      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x4e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));

    /* Configure the DFSDM1 Audio interface clock source */
    __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
 80041ea:	4b10      	ldr	r3, [pc, #64]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80041ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80041f0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f8:	490c      	ldr	r1, [pc, #48]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 80041fa:	4313      	orrs	r3, r2
 80041fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- LPTIM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d00a      	beq.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800420c:	4b07      	ldr	r3, [pc, #28]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800420e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004212:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800421a:	4904      	ldr	r1, [pc, #16]	; (800422c <HAL_RCCEx_PeriphCLKConfig+0x514>)
 800421c:	4313      	orrs	r3, r2
 800421e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/
#endif /* STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004222:	2300      	movs	r3, #0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3720      	adds	r7, #32
 8004228:	46bd      	mov	sp, r7
 800422a:	bd80      	pop	{r7, pc}
 800422c:	40023800 	.word	0x40023800

08004230 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b086      	sub	sp, #24
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004238:	2300      	movs	r3, #0
 800423a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0301 	and.w	r3, r3, #1
 8004244:	2b00      	cmp	r3, #0
 8004246:	d075      	beq.n	8004334 <HAL_RCC_OscConfig+0x104>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004248:	4ba2      	ldr	r3, [pc, #648]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	f003 030c 	and.w	r3, r3, #12
 8004250:	2b04      	cmp	r3, #4
 8004252:	d00c      	beq.n	800426e <HAL_RCC_OscConfig+0x3e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004254:	4b9f      	ldr	r3, [pc, #636]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800425c:	2b08      	cmp	r3, #8
 800425e:	d112      	bne.n	8004286 <HAL_RCC_OscConfig+0x56>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004260:	4b9c      	ldr	r3, [pc, #624]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 8004262:	685b      	ldr	r3, [r3, #4]
 8004264:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004268:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800426c:	d10b      	bne.n	8004286 <HAL_RCC_OscConfig+0x56>
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800426e:	4b99      	ldr	r3, [pc, #612]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004276:	2b00      	cmp	r3, #0
 8004278:	d05b      	beq.n	8004332 <HAL_RCC_OscConfig+0x102>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d157      	bne.n	8004332 <HAL_RCC_OscConfig+0x102>
      {
        return HAL_ERROR;
 8004282:	2301      	movs	r3, #1
 8004284:	e20b      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800428e:	d106      	bne.n	800429e <HAL_RCC_OscConfig+0x6e>
 8004290:	4b90      	ldr	r3, [pc, #576]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	4a8f      	ldr	r2, [pc, #572]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 8004296:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800429a:	6013      	str	r3, [r2, #0]
 800429c:	e01d      	b.n	80042da <HAL_RCC_OscConfig+0xaa>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	685b      	ldr	r3, [r3, #4]
 80042a2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042a6:	d10c      	bne.n	80042c2 <HAL_RCC_OscConfig+0x92>
 80042a8:	4b8a      	ldr	r3, [pc, #552]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	4a89      	ldr	r2, [pc, #548]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 80042ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80042b2:	6013      	str	r3, [r2, #0]
 80042b4:	4b87      	ldr	r3, [pc, #540]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4a86      	ldr	r2, [pc, #536]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 80042ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042be:	6013      	str	r3, [r2, #0]
 80042c0:	e00b      	b.n	80042da <HAL_RCC_OscConfig+0xaa>
 80042c2:	4b84      	ldr	r3, [pc, #528]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	4a83      	ldr	r2, [pc, #524]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 80042c8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80042cc:	6013      	str	r3, [r2, #0]
 80042ce:	4b81      	ldr	r3, [pc, #516]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a80      	ldr	r2, [pc, #512]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 80042d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80042d8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d013      	beq.n	800430a <HAL_RCC_OscConfig+0xda>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042e2:	f7fd fe5f 	bl	8001fa4 <HAL_GetTick>
 80042e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042e8:	e008      	b.n	80042fc <HAL_RCC_OscConfig+0xcc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80042ea:	f7fd fe5b 	bl	8001fa4 <HAL_GetTick>
 80042ee:	4602      	mov	r2, r0
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	1ad3      	subs	r3, r2, r3
 80042f4:	2b64      	cmp	r3, #100	; 0x64
 80042f6:	d901      	bls.n	80042fc <HAL_RCC_OscConfig+0xcc>
          {
            return HAL_TIMEOUT;
 80042f8:	2303      	movs	r3, #3
 80042fa:	e1d0      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042fc:	4b75      	ldr	r3, [pc, #468]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004304:	2b00      	cmp	r3, #0
 8004306:	d0f0      	beq.n	80042ea <HAL_RCC_OscConfig+0xba>
 8004308:	e014      	b.n	8004334 <HAL_RCC_OscConfig+0x104>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800430a:	f7fd fe4b 	bl	8001fa4 <HAL_GetTick>
 800430e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004310:	e008      	b.n	8004324 <HAL_RCC_OscConfig+0xf4>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004312:	f7fd fe47 	bl	8001fa4 <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	693b      	ldr	r3, [r7, #16]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	2b64      	cmp	r3, #100	; 0x64
 800431e:	d901      	bls.n	8004324 <HAL_RCC_OscConfig+0xf4>
          {
            return HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	e1bc      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004324:	4b6b      	ldr	r3, [pc, #428]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1f0      	bne.n	8004312 <HAL_RCC_OscConfig+0xe2>
 8004330:	e000      	b.n	8004334 <HAL_RCC_OscConfig+0x104>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004332:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0302 	and.w	r3, r3, #2
 800433c:	2b00      	cmp	r3, #0
 800433e:	d063      	beq.n	8004408 <HAL_RCC_OscConfig+0x1d8>
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004340:	4b64      	ldr	r3, [pc, #400]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	f003 030c 	and.w	r3, r3, #12
 8004348:	2b00      	cmp	r3, #0
 800434a:	d00b      	beq.n	8004364 <HAL_RCC_OscConfig+0x134>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800434c:	4b61      	ldr	r3, [pc, #388]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004354:	2b08      	cmp	r3, #8
 8004356:	d11c      	bne.n	8004392 <HAL_RCC_OscConfig+0x162>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004358:	4b5e      	ldr	r3, [pc, #376]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004360:	2b00      	cmp	r3, #0
 8004362:	d116      	bne.n	8004392 <HAL_RCC_OscConfig+0x162>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004364:	4b5b      	ldr	r3, [pc, #364]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d005      	beq.n	800437c <HAL_RCC_OscConfig+0x14c>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d001      	beq.n	800437c <HAL_RCC_OscConfig+0x14c>
      {
        return HAL_ERROR;
 8004378:	2301      	movs	r3, #1
 800437a:	e190      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800437c:	4b55      	ldr	r3, [pc, #340]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	00db      	lsls	r3, r3, #3
 800438a:	4952      	ldr	r1, [pc, #328]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 800438c:	4313      	orrs	r3, r2
 800438e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004390:	e03a      	b.n	8004408 <HAL_RCC_OscConfig+0x1d8>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d020      	beq.n	80043dc <HAL_RCC_OscConfig+0x1ac>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800439a:	4b4f      	ldr	r3, [pc, #316]	; (80044d8 <HAL_RCC_OscConfig+0x2a8>)
 800439c:	2201      	movs	r2, #1
 800439e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043a0:	f7fd fe00 	bl	8001fa4 <HAL_GetTick>
 80043a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043a6:	e008      	b.n	80043ba <HAL_RCC_OscConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043a8:	f7fd fdfc 	bl	8001fa4 <HAL_GetTick>
 80043ac:	4602      	mov	r2, r0
 80043ae:	693b      	ldr	r3, [r7, #16]
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	2b02      	cmp	r3, #2
 80043b4:	d901      	bls.n	80043ba <HAL_RCC_OscConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e171      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043ba:	4b46      	ldr	r3, [pc, #280]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d0f0      	beq.n	80043a8 <HAL_RCC_OscConfig+0x178>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043c6:	4b43      	ldr	r3, [pc, #268]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	691b      	ldr	r3, [r3, #16]
 80043d2:	00db      	lsls	r3, r3, #3
 80043d4:	493f      	ldr	r1, [pc, #252]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 80043d6:	4313      	orrs	r3, r2
 80043d8:	600b      	str	r3, [r1, #0]
 80043da:	e015      	b.n	8004408 <HAL_RCC_OscConfig+0x1d8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80043dc:	4b3e      	ldr	r3, [pc, #248]	; (80044d8 <HAL_RCC_OscConfig+0x2a8>)
 80043de:	2200      	movs	r2, #0
 80043e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043e2:	f7fd fddf 	bl	8001fa4 <HAL_GetTick>
 80043e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043e8:	e008      	b.n	80043fc <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043ea:	f7fd fddb 	bl	8001fa4 <HAL_GetTick>
 80043ee:	4602      	mov	r2, r0
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	1ad3      	subs	r3, r2, r3
 80043f4:	2b02      	cmp	r3, #2
 80043f6:	d901      	bls.n	80043fc <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80043f8:	2303      	movs	r3, #3
 80043fa:	e150      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043fc:	4b35      	ldr	r3, [pc, #212]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f003 0302 	and.w	r3, r3, #2
 8004404:	2b00      	cmp	r3, #0
 8004406:	d1f0      	bne.n	80043ea <HAL_RCC_OscConfig+0x1ba>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f003 0308 	and.w	r3, r3, #8
 8004410:	2b00      	cmp	r3, #0
 8004412:	d030      	beq.n	8004476 <HAL_RCC_OscConfig+0x246>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	695b      	ldr	r3, [r3, #20]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d016      	beq.n	800444a <HAL_RCC_OscConfig+0x21a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800441c:	4b2f      	ldr	r3, [pc, #188]	; (80044dc <HAL_RCC_OscConfig+0x2ac>)
 800441e:	2201      	movs	r2, #1
 8004420:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004422:	f7fd fdbf 	bl	8001fa4 <HAL_GetTick>
 8004426:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004428:	e008      	b.n	800443c <HAL_RCC_OscConfig+0x20c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800442a:	f7fd fdbb 	bl	8001fa4 <HAL_GetTick>
 800442e:	4602      	mov	r2, r0
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	1ad3      	subs	r3, r2, r3
 8004434:	2b02      	cmp	r3, #2
 8004436:	d901      	bls.n	800443c <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_TIMEOUT;
 8004438:	2303      	movs	r3, #3
 800443a:	e130      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800443c:	4b25      	ldr	r3, [pc, #148]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 800443e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004440:	f003 0302 	and.w	r3, r3, #2
 8004444:	2b00      	cmp	r3, #0
 8004446:	d0f0      	beq.n	800442a <HAL_RCC_OscConfig+0x1fa>
 8004448:	e015      	b.n	8004476 <HAL_RCC_OscConfig+0x246>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800444a:	4b24      	ldr	r3, [pc, #144]	; (80044dc <HAL_RCC_OscConfig+0x2ac>)
 800444c:	2200      	movs	r2, #0
 800444e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004450:	f7fd fda8 	bl	8001fa4 <HAL_GetTick>
 8004454:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004456:	e008      	b.n	800446a <HAL_RCC_OscConfig+0x23a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004458:	f7fd fda4 	bl	8001fa4 <HAL_GetTick>
 800445c:	4602      	mov	r2, r0
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	1ad3      	subs	r3, r2, r3
 8004462:	2b02      	cmp	r3, #2
 8004464:	d901      	bls.n	800446a <HAL_RCC_OscConfig+0x23a>
        {
          return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e119      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800446a:	4b1a      	ldr	r3, [pc, #104]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 800446c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800446e:	f003 0302 	and.w	r3, r3, #2
 8004472:	2b00      	cmp	r3, #0
 8004474:	d1f0      	bne.n	8004458 <HAL_RCC_OscConfig+0x228>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0304 	and.w	r3, r3, #4
 800447e:	2b00      	cmp	r3, #0
 8004480:	f000 809f 	beq.w	80045c2 <HAL_RCC_OscConfig+0x392>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004484:	2300      	movs	r3, #0
 8004486:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004488:	4b12      	ldr	r3, [pc, #72]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 800448a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d10f      	bne.n	80044b4 <HAL_RCC_OscConfig+0x284>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004494:	2300      	movs	r3, #0
 8004496:	60fb      	str	r3, [r7, #12]
 8004498:	4b0e      	ldr	r3, [pc, #56]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 800449a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800449c:	4a0d      	ldr	r2, [pc, #52]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 800449e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044a2:	6413      	str	r3, [r2, #64]	; 0x40
 80044a4:	4b0b      	ldr	r3, [pc, #44]	; (80044d4 <HAL_RCC_OscConfig+0x2a4>)
 80044a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ac:	60fb      	str	r3, [r7, #12]
 80044ae:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80044b0:	2301      	movs	r3, #1
 80044b2:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044b4:	4b0a      	ldr	r3, [pc, #40]	; (80044e0 <HAL_RCC_OscConfig+0x2b0>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d120      	bne.n	8004502 <HAL_RCC_OscConfig+0x2d2>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044c0:	4b07      	ldr	r3, [pc, #28]	; (80044e0 <HAL_RCC_OscConfig+0x2b0>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a06      	ldr	r2, [pc, #24]	; (80044e0 <HAL_RCC_OscConfig+0x2b0>)
 80044c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044ca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80044cc:	f7fd fd6a 	bl	8001fa4 <HAL_GetTick>
 80044d0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044d2:	e010      	b.n	80044f6 <HAL_RCC_OscConfig+0x2c6>
 80044d4:	40023800 	.word	0x40023800
 80044d8:	42470000 	.word	0x42470000
 80044dc:	42470e80 	.word	0x42470e80
 80044e0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044e4:	f7fd fd5e 	bl	8001fa4 <HAL_GetTick>
 80044e8:	4602      	mov	r2, r0
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	2b02      	cmp	r3, #2
 80044f0:	d901      	bls.n	80044f6 <HAL_RCC_OscConfig+0x2c6>
        {
          return HAL_TIMEOUT;
 80044f2:	2303      	movs	r3, #3
 80044f4:	e0d3      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044f6:	4b6c      	ldr	r3, [pc, #432]	; (80046a8 <HAL_RCC_OscConfig+0x478>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d0f0      	beq.n	80044e4 <HAL_RCC_OscConfig+0x2b4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	2b01      	cmp	r3, #1
 8004508:	d106      	bne.n	8004518 <HAL_RCC_OscConfig+0x2e8>
 800450a:	4b68      	ldr	r3, [pc, #416]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 800450c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800450e:	4a67      	ldr	r2, [pc, #412]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 8004510:	f043 0301 	orr.w	r3, r3, #1
 8004514:	6713      	str	r3, [r2, #112]	; 0x70
 8004516:	e01c      	b.n	8004552 <HAL_RCC_OscConfig+0x322>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	2b05      	cmp	r3, #5
 800451e:	d10c      	bne.n	800453a <HAL_RCC_OscConfig+0x30a>
 8004520:	4b62      	ldr	r3, [pc, #392]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 8004522:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004524:	4a61      	ldr	r2, [pc, #388]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 8004526:	f043 0304 	orr.w	r3, r3, #4
 800452a:	6713      	str	r3, [r2, #112]	; 0x70
 800452c:	4b5f      	ldr	r3, [pc, #380]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 800452e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004530:	4a5e      	ldr	r2, [pc, #376]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 8004532:	f043 0301 	orr.w	r3, r3, #1
 8004536:	6713      	str	r3, [r2, #112]	; 0x70
 8004538:	e00b      	b.n	8004552 <HAL_RCC_OscConfig+0x322>
 800453a:	4b5c      	ldr	r3, [pc, #368]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 800453c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800453e:	4a5b      	ldr	r2, [pc, #364]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 8004540:	f023 0301 	bic.w	r3, r3, #1
 8004544:	6713      	str	r3, [r2, #112]	; 0x70
 8004546:	4b59      	ldr	r3, [pc, #356]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 8004548:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800454a:	4a58      	ldr	r2, [pc, #352]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 800454c:	f023 0304 	bic.w	r3, r3, #4
 8004550:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d015      	beq.n	8004586 <HAL_RCC_OscConfig+0x356>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800455a:	f7fd fd23 	bl	8001fa4 <HAL_GetTick>
 800455e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004560:	e00a      	b.n	8004578 <HAL_RCC_OscConfig+0x348>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004562:	f7fd fd1f 	bl	8001fa4 <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004570:	4293      	cmp	r3, r2
 8004572:	d901      	bls.n	8004578 <HAL_RCC_OscConfig+0x348>
        {
          return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e092      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004578:	4b4c      	ldr	r3, [pc, #304]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 800457a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800457c:	f003 0302 	and.w	r3, r3, #2
 8004580:	2b00      	cmp	r3, #0
 8004582:	d0ee      	beq.n	8004562 <HAL_RCC_OscConfig+0x332>
 8004584:	e014      	b.n	80045b0 <HAL_RCC_OscConfig+0x380>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004586:	f7fd fd0d 	bl	8001fa4 <HAL_GetTick>
 800458a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800458c:	e00a      	b.n	80045a4 <HAL_RCC_OscConfig+0x374>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800458e:	f7fd fd09 	bl	8001fa4 <HAL_GetTick>
 8004592:	4602      	mov	r2, r0
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	1ad3      	subs	r3, r2, r3
 8004598:	f241 3288 	movw	r2, #5000	; 0x1388
 800459c:	4293      	cmp	r3, r2
 800459e:	d901      	bls.n	80045a4 <HAL_RCC_OscConfig+0x374>
        {
          return HAL_TIMEOUT;
 80045a0:	2303      	movs	r3, #3
 80045a2:	e07c      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045a4:	4b41      	ldr	r3, [pc, #260]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 80045a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045a8:	f003 0302 	and.w	r3, r3, #2
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d1ee      	bne.n	800458e <HAL_RCC_OscConfig+0x35e>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80045b0:	7dfb      	ldrb	r3, [r7, #23]
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d105      	bne.n	80045c2 <HAL_RCC_OscConfig+0x392>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80045b6:	4b3d      	ldr	r3, [pc, #244]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 80045b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ba:	4a3c      	ldr	r2, [pc, #240]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 80045bc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80045c0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	699b      	ldr	r3, [r3, #24]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d068      	beq.n	800469c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80045ca:	4b38      	ldr	r3, [pc, #224]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	f003 030c 	and.w	r3, r3, #12
 80045d2:	2b08      	cmp	r3, #8
 80045d4:	d060      	beq.n	8004698 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	699b      	ldr	r3, [r3, #24]
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d145      	bne.n	800466a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045de:	4b34      	ldr	r3, [pc, #208]	; (80046b0 <HAL_RCC_OscConfig+0x480>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045e4:	f7fd fcde 	bl	8001fa4 <HAL_GetTick>
 80045e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045ea:	e008      	b.n	80045fe <HAL_RCC_OscConfig+0x3ce>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045ec:	f7fd fcda 	bl	8001fa4 <HAL_GetTick>
 80045f0:	4602      	mov	r2, r0
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	1ad3      	subs	r3, r2, r3
 80045f6:	2b02      	cmp	r3, #2
 80045f8:	d901      	bls.n	80045fe <HAL_RCC_OscConfig+0x3ce>
          {
            return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e04f      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045fe:	4b2b      	ldr	r3, [pc, #172]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d1f0      	bne.n	80045ec <HAL_RCC_OscConfig+0x3bc>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	69da      	ldr	r2, [r3, #28]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a1b      	ldr	r3, [r3, #32]
 8004612:	431a      	orrs	r2, r3
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004618:	019b      	lsls	r3, r3, #6
 800461a:	431a      	orrs	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004620:	085b      	lsrs	r3, r3, #1
 8004622:	3b01      	subs	r3, #1
 8004624:	041b      	lsls	r3, r3, #16
 8004626:	431a      	orrs	r2, r3
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800462c:	061b      	lsls	r3, r3, #24
 800462e:	431a      	orrs	r2, r3
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004634:	071b      	lsls	r3, r3, #28
 8004636:	491d      	ldr	r1, [pc, #116]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 8004638:	4313      	orrs	r3, r2
 800463a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800463c:	4b1c      	ldr	r3, [pc, #112]	; (80046b0 <HAL_RCC_OscConfig+0x480>)
 800463e:	2201      	movs	r2, #1
 8004640:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004642:	f7fd fcaf 	bl	8001fa4 <HAL_GetTick>
 8004646:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004648:	e008      	b.n	800465c <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800464a:	f7fd fcab 	bl	8001fa4 <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d901      	bls.n	800465c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e020      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800465c:	4b13      	ldr	r3, [pc, #76]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d0f0      	beq.n	800464a <HAL_RCC_OscConfig+0x41a>
 8004668:	e018      	b.n	800469c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800466a:	4b11      	ldr	r3, [pc, #68]	; (80046b0 <HAL_RCC_OscConfig+0x480>)
 800466c:	2200      	movs	r2, #0
 800466e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004670:	f7fd fc98 	bl	8001fa4 <HAL_GetTick>
 8004674:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004676:	e008      	b.n	800468a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004678:	f7fd fc94 	bl	8001fa4 <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	2b02      	cmp	r3, #2
 8004684:	d901      	bls.n	800468a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e009      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800468a:	4b08      	ldr	r3, [pc, #32]	; (80046ac <HAL_RCC_OscConfig+0x47c>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d1f0      	bne.n	8004678 <HAL_RCC_OscConfig+0x448>
 8004696:	e001      	b.n	800469c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004698:	2301      	movs	r3, #1
 800469a:	e000      	b.n	800469e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800469c:	2300      	movs	r3, #0
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3718      	adds	r7, #24
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	40007000 	.word	0x40007000
 80046ac:	40023800 	.word	0x40023800
 80046b0:	42470060 	.word	0x42470060

080046b4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b082      	sub	sp, #8
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d101      	bne.n	80046c6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	e022      	b.n	800470c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d105      	bne.n	80046de <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2200      	movs	r2, #0
 80046d6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80046d8:	6878      	ldr	r0, [r7, #4]
 80046da:	f7fd f953 	bl	8001984 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	2203      	movs	r2, #3
 80046e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80046e6:	6878      	ldr	r0, [r7, #4]
 80046e8:	f000 f814 	bl	8004714 <HAL_SD_InitCard>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d001      	beq.n	80046f6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80046f2:	2301      	movs	r3, #1
 80046f4:	e00a      	b.n	800470c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	2201      	movs	r2, #1
 8004706:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800470a:	2300      	movs	r3, #0
}
 800470c:	4618      	mov	r0, r3
 800470e:	3708      	adds	r7, #8
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}

08004714 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8004714:	b5b0      	push	{r4, r5, r7, lr}
 8004716:	b08e      	sub	sp, #56	; 0x38
 8004718:	af04      	add	r7, sp, #16
 800471a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800471c:	2300      	movs	r3, #0
 800471e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8004720:	2300      	movs	r3, #0
 8004722:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8004724:	2300      	movs	r3, #0
 8004726:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8004728:	2300      	movs	r3, #0
 800472a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800472c:	2300      	movs	r3, #0
 800472e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004730:	2376      	movs	r3, #118	; 0x76
 8004732:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681d      	ldr	r5, [r3, #0]
 8004738:	466c      	mov	r4, sp
 800473a:	f107 0314 	add.w	r3, r7, #20
 800473e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004742:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004746:	f107 0308 	add.w	r3, r7, #8
 800474a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800474c:	4628      	mov	r0, r5
 800474e:	f001 fc7b 	bl	8006048 <SDIO_Init>
 8004752:	4603      	mov	r3, r0
 8004754:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8004758:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800475c:	2b00      	cmp	r3, #0
 800475e:	d001      	beq.n	8004764 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8004760:	2301      	movs	r3, #1
 8004762:	e031      	b.n	80047c8 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004764:	4b1a      	ldr	r3, [pc, #104]	; (80047d0 <HAL_SD_InitCard+0xbc>)
 8004766:	2200      	movs	r2, #0
 8004768:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	4618      	mov	r0, r3
 8004770:	f001 fcb3 	bl	80060da <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004774:	4b16      	ldr	r3, [pc, #88]	; (80047d0 <HAL_SD_InitCard+0xbc>)
 8004776:	2201      	movs	r2, #1
 8004778:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 fe80 	bl	8005480 <SD_PowerON>
 8004780:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8004782:	6a3b      	ldr	r3, [r7, #32]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d00b      	beq.n	80047a0 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004794:	6a3b      	ldr	r3, [r7, #32]
 8004796:	431a      	orrs	r2, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e013      	b.n	80047c8 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f000 fd9f 	bl	80052e4 <SD_InitCard>
 80047a6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80047a8:	6a3b      	ldr	r3, [r7, #32]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00b      	beq.n	80047c6 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80047ba:	6a3b      	ldr	r3, [r7, #32]
 80047bc:	431a      	orrs	r2, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e000      	b.n	80047c8 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80047c6:	2300      	movs	r3, #0
}
 80047c8:	4618      	mov	r0, r3
 80047ca:	3728      	adds	r7, #40	; 0x28
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bdb0      	pop	{r4, r5, r7, pc}
 80047d0:	422580a0 	.word	0x422580a0

080047d4 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b092      	sub	sp, #72	; 0x48
 80047d8:	af00      	add	r7, sp, #0
 80047da:	60f8      	str	r0, [r7, #12]
 80047dc:	60b9      	str	r1, [r7, #8]
 80047de:	607a      	str	r2, [r7, #4]
 80047e0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 80047e2:	f7fd fbdf 	bl	8001fa4 <HAL_GetTick>
 80047e6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d107      	bne.n	8004806 <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047fa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e1d7      	b.n	8004bb6 <HAL_SD_ReadBlocks+0x3e2>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800480c:	b2db      	uxtb	r3, r3
 800480e:	2b01      	cmp	r3, #1
 8004810:	f040 81ca 	bne.w	8004ba8 <HAL_SD_ReadBlocks+0x3d4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	2200      	movs	r2, #0
 8004818:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800481a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	441a      	add	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004824:	429a      	cmp	r2, r3
 8004826:	d907      	bls.n	8004838 <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800482c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e1be      	b.n	8004bb6 <HAL_SD_ReadBlocks+0x3e2>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2203      	movs	r2, #3
 800483c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2200      	movs	r2, #0
 8004846:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800484c:	2b01      	cmp	r3, #1
 800484e:	d002      	beq.n	8004856 <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8004850:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004852:	025b      	lsls	r3, r3, #9
 8004854:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800485e:	4618      	mov	r0, r3
 8004860:	f001 fcce 	bl	8006200 <SDMMC_CmdBlockLength>
 8004864:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8004866:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004868:	2b00      	cmp	r3, #0
 800486a:	d00f      	beq.n	800488c <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a9a      	ldr	r2, [pc, #616]	; (8004adc <HAL_SD_ReadBlocks+0x308>)
 8004872:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004878:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800487a:	431a      	orrs	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	2201      	movs	r2, #1
 8004884:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004888:	2301      	movs	r3, #1
 800488a:	e194      	b.n	8004bb6 <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800488c:	f04f 33ff 	mov.w	r3, #4294967295
 8004890:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	025b      	lsls	r3, r3, #9
 8004896:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004898:	2390      	movs	r3, #144	; 0x90
 800489a:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800489c:	2302      	movs	r3, #2
 800489e:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80048a0:	2300      	movs	r3, #0
 80048a2:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80048a4:	2301      	movs	r3, #1
 80048a6:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	f107 0214 	add.w	r2, r7, #20
 80048b0:	4611      	mov	r1, r2
 80048b2:	4618      	mov	r0, r3
 80048b4:	f001 fc78 	bl	80061a8 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	2b01      	cmp	r3, #1
 80048bc:	d90a      	bls.n	80048d4 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	2202      	movs	r2, #2
 80048c2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80048ca:	4618      	mov	r0, r3
 80048cc:	f001 fcdc 	bl	8006288 <SDMMC_CmdReadMultiBlock>
 80048d0:	6478      	str	r0, [r7, #68]	; 0x44
 80048d2:	e009      	b.n	80048e8 <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2201      	movs	r2, #1
 80048d8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80048e0:	4618      	mov	r0, r3
 80048e2:	f001 fcaf 	bl	8006244 <SDMMC_CmdReadSingleBlock>
 80048e6:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80048e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d012      	beq.n	8004914 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a7a      	ldr	r2, [pc, #488]	; (8004adc <HAL_SD_ReadBlocks+0x308>)
 80048f4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80048fa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80048fc:	431a      	orrs	r2, r3
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e150      	b.n	8004bb6 <HAL_SD_ReadBlocks+0x3e2>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8004914:	69bb      	ldr	r3, [r7, #24]
 8004916:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8004918:	e061      	b.n	80049de <HAL_SD_ReadBlocks+0x20a>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004920:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004924:	2b00      	cmp	r3, #0
 8004926:	d03c      	beq.n	80049a2 <HAL_SD_ReadBlocks+0x1ce>
 8004928:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800492a:	2b00      	cmp	r3, #0
 800492c:	d039      	beq.n	80049a2 <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800492e:	2300      	movs	r3, #0
 8004930:	643b      	str	r3, [r7, #64]	; 0x40
 8004932:	e033      	b.n	800499c <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8004934:	68fb      	ldr	r3, [r7, #12]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	4618      	mov	r0, r3
 800493a:	f001 fbb0 	bl	800609e <SDIO_ReadFIFO>
 800493e:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8004940:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004942:	b2da      	uxtb	r2, r3
 8004944:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004946:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004948:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800494a:	3301      	adds	r3, #1
 800494c:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800494e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004950:	3b01      	subs	r3, #1
 8004952:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004954:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004956:	0a1b      	lsrs	r3, r3, #8
 8004958:	b2da      	uxtb	r2, r3
 800495a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800495c:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800495e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004960:	3301      	adds	r3, #1
 8004962:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004964:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004966:	3b01      	subs	r3, #1
 8004968:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800496a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800496c:	0c1b      	lsrs	r3, r3, #16
 800496e:	b2da      	uxtb	r2, r3
 8004970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004972:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8004974:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004976:	3301      	adds	r3, #1
 8004978:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800497a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800497c:	3b01      	subs	r3, #1
 800497e:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8004980:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004982:	0e1b      	lsrs	r3, r3, #24
 8004984:	b2da      	uxtb	r2, r3
 8004986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004988:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800498a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800498c:	3301      	adds	r3, #1
 800498e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004990:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004992:	3b01      	subs	r3, #1
 8004994:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 8004996:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004998:	3301      	adds	r3, #1
 800499a:	643b      	str	r3, [r7, #64]	; 0x40
 800499c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800499e:	2b07      	cmp	r3, #7
 80049a0:	d9c8      	bls.n	8004934 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80049a2:	f7fd faff 	bl	8001fa4 <HAL_GetTick>
 80049a6:	4602      	mov	r2, r0
 80049a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049aa:	1ad3      	subs	r3, r2, r3
 80049ac:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d902      	bls.n	80049b8 <HAL_SD_ReadBlocks+0x1e4>
 80049b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d112      	bne.n	80049de <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a47      	ldr	r2, [pc, #284]	; (8004adc <HAL_SD_ReadBlocks+0x308>)
 80049be:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2201      	movs	r2, #1
 80049d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2200      	movs	r2, #0
 80049d8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e0eb      	b.n	8004bb6 <HAL_SD_ReadBlocks+0x3e2>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049e4:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d096      	beq.n	800491a <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d022      	beq.n	8004a40 <HAL_SD_ReadBlocks+0x26c>
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	2b01      	cmp	r3, #1
 80049fe:	d91f      	bls.n	8004a40 <HAL_SD_ReadBlocks+0x26c>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a04:	2b03      	cmp	r3, #3
 8004a06:	d01b      	beq.n	8004a40 <HAL_SD_ReadBlocks+0x26c>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f001 fca1 	bl	8006354 <SDMMC_CmdStopTransfer>
 8004a12:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8004a14:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d012      	beq.n	8004a40 <HAL_SD_ReadBlocks+0x26c>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a2f      	ldr	r2, [pc, #188]	; (8004adc <HAL_SD_ReadBlocks+0x308>)
 8004a20:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004a26:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a28:	431a      	orrs	r2, r3
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2201      	movs	r2, #1
 8004a32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e0ba      	b.n	8004bb6 <HAL_SD_ReadBlocks+0x3e2>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a46:	f003 0308 	and.w	r3, r3, #8
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d012      	beq.n	8004a74 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4a22      	ldr	r2, [pc, #136]	; (8004adc <HAL_SD_ReadBlocks+0x308>)
 8004a54:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a5a:	f043 0208 	orr.w	r2, r3, #8
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2201      	movs	r2, #1
 8004a66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e0a0      	b.n	8004bb6 <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d012      	beq.n	8004aa8 <HAL_SD_ReadBlocks+0x2d4>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	4a15      	ldr	r2, [pc, #84]	; (8004adc <HAL_SD_ReadBlocks+0x308>)
 8004a88:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a8e:	f043 0202 	orr.w	r2, r3, #2
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2201      	movs	r2, #1
 8004a9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	e086      	b.n	8004bb6 <HAL_SD_ReadBlocks+0x3e2>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aae:	f003 0320 	and.w	r3, r3, #32
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d063      	beq.n	8004b7e <HAL_SD_ReadBlocks+0x3aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4a08      	ldr	r2, [pc, #32]	; (8004adc <HAL_SD_ReadBlocks+0x308>)
 8004abc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ac2:	f043 0220 	orr.w	r2, r3, #32
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2201      	movs	r2, #1
 8004ace:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e06c      	b.n	8004bb6 <HAL_SD_ReadBlocks+0x3e2>
 8004adc:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f001 fada 	bl	800609e <SDIO_ReadFIFO>
 8004aea:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8004aec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004aee:	b2da      	uxtb	r2, r3
 8004af0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004af2:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004af4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004af6:	3301      	adds	r3, #1
 8004af8:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004afa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004afc:	3b01      	subs	r3, #1
 8004afe:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8004b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b02:	0a1b      	lsrs	r3, r3, #8
 8004b04:	b2da      	uxtb	r2, r3
 8004b06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b08:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004b0a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b0c:	3301      	adds	r3, #1
 8004b0e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004b10:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b12:	3b01      	subs	r3, #1
 8004b14:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8004b16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b18:	0c1b      	lsrs	r3, r3, #16
 8004b1a:	b2da      	uxtb	r2, r3
 8004b1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b1e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004b20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b22:	3301      	adds	r3, #1
 8004b24:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004b26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8004b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b2e:	0e1b      	lsrs	r3, r3, #24
 8004b30:	b2da      	uxtb	r2, r3
 8004b32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b34:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8004b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b38:	3301      	adds	r3, #1
 8004b3a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8004b3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004b42:	f7fd fa2f 	bl	8001fa4 <HAL_GetTick>
 8004b46:	4602      	mov	r2, r0
 8004b48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b4a:	1ad3      	subs	r3, r2, r3
 8004b4c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d902      	bls.n	8004b58 <HAL_SD_ReadBlocks+0x384>
 8004b52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d112      	bne.n	8004b7e <HAL_SD_ReadBlocks+0x3aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a18      	ldr	r2, [pc, #96]	; (8004bc0 <HAL_SD_ReadBlocks+0x3ec>)
 8004b5e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b64:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2200      	movs	r2, #0
 8004b78:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e01b      	b.n	8004bb6 <HAL_SD_ReadBlocks+0x3e2>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b84:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d002      	beq.n	8004b92 <HAL_SD_ReadBlocks+0x3be>
 8004b8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1a6      	bne.n	8004ae0 <HAL_SD_ReadBlocks+0x30c>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f240 523a 	movw	r2, #1338	; 0x53a
 8004b9a:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	e006      	b.n	8004bb6 <HAL_SD_ReadBlocks+0x3e2>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bac:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004bb4:	2301      	movs	r3, #1
  }
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3748      	adds	r7, #72	; 0x48
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	004005ff 	.word	0x004005ff

08004bc4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b092      	sub	sp, #72	; 0x48
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	607a      	str	r2, [r7, #4]
 8004bd0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8004bd2:	f7fd f9e7 	bl	8001fa4 <HAL_GetTick>
 8004bd6:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d107      	bne.n	8004bf6 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bea:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	e182      	b.n	8004efc <HAL_SD_WriteBlocks+0x338>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	2b01      	cmp	r3, #1
 8004c00:	f040 8175 	bne.w	8004eee <HAL_SD_WriteBlocks+0x32a>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2200      	movs	r2, #0
 8004c08:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004c0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	441a      	add	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d907      	bls.n	8004c28 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c1c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e169      	b.n	8004efc <HAL_SD_WriteBlocks+0x338>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2203      	movs	r2, #3
 8004c2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	2200      	movs	r2, #0
 8004c36:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d002      	beq.n	8004c46 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8004c40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c42:	025b      	lsls	r3, r3, #9
 8004c44:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f001 fad6 	bl	8006200 <SDMMC_CmdBlockLength>
 8004c54:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d00f      	beq.n	8004c7c <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a9c      	ldr	r2, [pc, #624]	; (8004ed4 <HAL_SD_WriteBlocks+0x310>)
 8004c62:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004c68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c6a:	431a      	orrs	r2, r3
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2201      	movs	r2, #1
 8004c74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 8004c78:	2301      	movs	r3, #1
 8004c7a:	e13f      	b.n	8004efc <HAL_SD_WriteBlocks+0x338>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004c7c:	f04f 33ff 	mov.w	r3, #4294967295
 8004c80:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8004c82:	683b      	ldr	r3, [r7, #0]
 8004c84:	025b      	lsls	r3, r3, #9
 8004c86:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004c88:	2390      	movs	r3, #144	; 0x90
 8004c8a:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004c90:	2300      	movs	r3, #0
 8004c92:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 8004c94:	2301      	movs	r3, #1
 8004c96:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f107 0218 	add.w	r2, r7, #24
 8004ca0:	4611      	mov	r1, r2
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	f001 fa80 	bl	80061a8 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	2b01      	cmp	r3, #1
 8004cac:	d90a      	bls.n	8004cc4 <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	2220      	movs	r2, #32
 8004cb2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f001 fb28 	bl	8006310 <SDMMC_CmdWriteMultiBlock>
 8004cc0:	6478      	str	r0, [r7, #68]	; 0x44
 8004cc2:	e009      	b.n	8004cd8 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2210      	movs	r2, #16
 8004cc8:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f001 fafb 	bl	80062cc <SDMMC_CmdWriteSingleBlock>
 8004cd6:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8004cd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d012      	beq.n	8004d04 <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4a7c      	ldr	r2, [pc, #496]	; (8004ed4 <HAL_SD_WriteBlocks+0x310>)
 8004ce4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004cea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004cec:	431a      	orrs	r2, r3
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2201      	movs	r2, #1
 8004cf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	e0fb      	b.n	8004efc <HAL_SD_WriteBlocks+0x338>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	63fb      	str	r3, [r7, #60]	; 0x3c
#if defined(SDIO_STA_STBITERR)
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
#else /* SDIO_STA_STBITERR not defined */
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8004d08:	e065      	b.n	8004dd6 <HAL_SD_WriteBlocks+0x212>
#endif /* SDIO_STA_STBITERR */
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004d10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d040      	beq.n	8004d9a <HAL_SD_WriteBlocks+0x1d6>
 8004d18:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d03d      	beq.n	8004d9a <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8004d1e:	2300      	movs	r3, #0
 8004d20:	643b      	str	r3, [r7, #64]	; 0x40
 8004d22:	e037      	b.n	8004d94 <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 8004d24:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004d2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d2c:	3301      	adds	r3, #1
 8004d2e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004d30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d32:	3b01      	subs	r3, #1
 8004d34:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8004d36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	021a      	lsls	r2, r3, #8
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004d42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d44:	3301      	adds	r3, #1
 8004d46:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004d48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d4a:	3b01      	subs	r3, #1
 8004d4c:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8004d4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d50:	781b      	ldrb	r3, [r3, #0]
 8004d52:	041a      	lsls	r2, r3, #16
 8004d54:	697b      	ldr	r3, [r7, #20]
 8004d56:	4313      	orrs	r3, r2
 8004d58:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004d5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d5c:	3301      	adds	r3, #1
 8004d5e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004d60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d62:	3b01      	subs	r3, #1
 8004d64:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8004d66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	061a      	lsls	r2, r3, #24
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8004d72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d74:	3301      	adds	r3, #1
 8004d76:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8004d78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d7a:	3b01      	subs	r3, #1
 8004d7c:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f107 0214 	add.w	r2, r7, #20
 8004d86:	4611      	mov	r1, r2
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f001 f995 	bl	80060b8 <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8004d8e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d90:	3301      	adds	r3, #1
 8004d92:	643b      	str	r3, [r7, #64]	; 0x40
 8004d94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d96:	2b07      	cmp	r3, #7
 8004d98:	d9c4      	bls.n	8004d24 <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8004d9a:	f7fd f903 	bl	8001fa4 <HAL_GetTick>
 8004d9e:	4602      	mov	r2, r0
 8004da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004da2:	1ad3      	subs	r3, r2, r3
 8004da4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d902      	bls.n	8004db0 <HAL_SD_WriteBlocks+0x1ec>
 8004daa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d112      	bne.n	8004dd6 <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a47      	ldr	r2, [pc, #284]	; (8004ed4 <HAL_SD_WriteBlocks+0x310>)
 8004db6:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004dbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	2200      	movs	r2, #0
 8004dd0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8004dd2:	2303      	movs	r3, #3
 8004dd4:	e092      	b.n	8004efc <HAL_SD_WriteBlocks+0x338>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND))
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ddc:	f403 738d 	and.w	r3, r3, #282	; 0x11a
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d092      	beq.n	8004d0a <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004dea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d022      	beq.n	8004e38 <HAL_SD_WriteBlocks+0x274>
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	2b01      	cmp	r3, #1
 8004df6:	d91f      	bls.n	8004e38 <HAL_SD_WriteBlocks+0x274>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dfc:	2b03      	cmp	r3, #3
 8004dfe:	d01b      	beq.n	8004e38 <HAL_SD_WriteBlocks+0x274>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	4618      	mov	r0, r3
 8004e06:	f001 faa5 	bl	8006354 <SDMMC_CmdStopTransfer>
 8004e0a:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8004e0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d012      	beq.n	8004e38 <HAL_SD_WriteBlocks+0x274>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a2f      	ldr	r2, [pc, #188]	; (8004ed4 <HAL_SD_WriteBlocks+0x310>)
 8004e18:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e20:	431a      	orrs	r2, r3
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	2201      	movs	r2, #1
 8004e2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	e061      	b.n	8004efc <HAL_SD_WriteBlocks+0x338>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e3e:	f003 0308 	and.w	r3, r3, #8
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d012      	beq.n	8004e6c <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	4a22      	ldr	r2, [pc, #136]	; (8004ed4 <HAL_SD_WriteBlocks+0x310>)
 8004e4c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e52:	f043 0208 	orr.w	r2, r3, #8
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2200      	movs	r2, #0
 8004e66:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e047      	b.n	8004efc <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e72:	f003 0302 	and.w	r3, r3, #2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d012      	beq.n	8004ea0 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	4a15      	ldr	r2, [pc, #84]	; (8004ed4 <HAL_SD_WriteBlocks+0x310>)
 8004e80:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e86:	f043 0202 	orr.w	r2, r3, #2
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2201      	movs	r2, #1
 8004e92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e02d      	b.n	8004efc <HAL_SD_WriteBlocks+0x338>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ea6:	f003 0310 	and.w	r3, r3, #16
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d014      	beq.n	8004ed8 <HAL_SD_WriteBlocks+0x314>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a08      	ldr	r2, [pc, #32]	; (8004ed4 <HAL_SD_WriteBlocks+0x310>)
 8004eb4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004eba:	f043 0210 	orr.w	r2, r3, #16
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	e013      	b.n	8004efc <HAL_SD_WriteBlocks+0x338>
 8004ed4:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f240 523a 	movw	r2, #1338	; 0x53a
 8004ee0:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8004eea:	2300      	movs	r3, #0
 8004eec:	e006      	b.n	8004efc <HAL_SD_WriteBlocks+0x338>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ef2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8004efa:	2301      	movs	r3, #1
  }
}
 8004efc:	4618      	mov	r0, r3
 8004efe:	3748      	adds	r7, #72	; 0x48
 8004f00:	46bd      	mov	sp, r7
 8004f02:	bd80      	pop	{r7, pc}

08004f04 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b083      	sub	sp, #12
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f12:	0f9b      	lsrs	r3, r3, #30
 8004f14:	b2da      	uxtb	r2, r3
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f1e:	0e9b      	lsrs	r3, r3, #26
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	f003 030f 	and.w	r3, r3, #15
 8004f26:	b2da      	uxtb	r2, r3
 8004f28:	683b      	ldr	r3, [r7, #0]
 8004f2a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f30:	0e1b      	lsrs	r3, r3, #24
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	f003 0303 	and.w	r3, r3, #3
 8004f38:	b2da      	uxtb	r2, r3
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f42:	0c1b      	lsrs	r3, r3, #16
 8004f44:	b2da      	uxtb	r2, r3
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f4e:	0a1b      	lsrs	r3, r3, #8
 8004f50:	b2da      	uxtb	r2, r3
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004f5a:	b2da      	uxtb	r2, r3
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f64:	0d1b      	lsrs	r3, r3, #20
 8004f66:	b29a      	uxth	r2, r3
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f70:	0c1b      	lsrs	r3, r3, #16
 8004f72:	b2db      	uxtb	r3, r3
 8004f74:	f003 030f 	and.w	r3, r3, #15
 8004f78:	b2da      	uxtb	r2, r3
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f82:	0bdb      	lsrs	r3, r3, #15
 8004f84:	b2db      	uxtb	r3, r3
 8004f86:	f003 0301 	and.w	r3, r3, #1
 8004f8a:	b2da      	uxtb	r2, r3
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f94:	0b9b      	lsrs	r3, r3, #14
 8004f96:	b2db      	uxtb	r3, r3
 8004f98:	f003 0301 	and.w	r3, r3, #1
 8004f9c:	b2da      	uxtb	r2, r3
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004fa6:	0b5b      	lsrs	r3, r3, #13
 8004fa8:	b2db      	uxtb	r3, r3
 8004faa:	f003 0301 	and.w	r3, r3, #1
 8004fae:	b2da      	uxtb	r2, r3
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004fb8:	0b1b      	lsrs	r3, r3, #12
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	f003 0301 	and.w	r3, r3, #1
 8004fc0:	b2da      	uxtb	r2, r3
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d163      	bne.n	800509c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004fd8:	009a      	lsls	r2, r3, #2
 8004fda:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004fde:	4013      	ands	r3, r2
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8004fe4:	0f92      	lsrs	r2, r2, #30
 8004fe6:	431a      	orrs	r2, r3
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ff0:	0edb      	lsrs	r3, r3, #27
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	f003 0307 	and.w	r3, r3, #7
 8004ff8:	b2da      	uxtb	r2, r3
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005002:	0e1b      	lsrs	r3, r3, #24
 8005004:	b2db      	uxtb	r3, r3
 8005006:	f003 0307 	and.w	r3, r3, #7
 800500a:	b2da      	uxtb	r2, r3
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005014:	0d5b      	lsrs	r3, r3, #21
 8005016:	b2db      	uxtb	r3, r3
 8005018:	f003 0307 	and.w	r3, r3, #7
 800501c:	b2da      	uxtb	r2, r3
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005026:	0c9b      	lsrs	r3, r3, #18
 8005028:	b2db      	uxtb	r3, r3
 800502a:	f003 0307 	and.w	r3, r3, #7
 800502e:	b2da      	uxtb	r2, r3
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005038:	0bdb      	lsrs	r3, r3, #15
 800503a:	b2db      	uxtb	r3, r3
 800503c:	f003 0307 	and.w	r3, r3, #7
 8005040:	b2da      	uxtb	r2, r3
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	1c5a      	adds	r2, r3, #1
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	7e1b      	ldrb	r3, [r3, #24]
 8005054:	b2db      	uxtb	r3, r3
 8005056:	f003 0307 	and.w	r3, r3, #7
 800505a:	3302      	adds	r3, #2
 800505c:	2201      	movs	r2, #1
 800505e:	fa02 f303 	lsl.w	r3, r2, r3
 8005062:	687a      	ldr	r2, [r7, #4]
 8005064:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8005066:	fb02 f203 	mul.w	r2, r2, r3
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	7a1b      	ldrb	r3, [r3, #8]
 8005072:	b2db      	uxtb	r3, r3
 8005074:	f003 030f 	and.w	r3, r3, #15
 8005078:	2201      	movs	r2, #1
 800507a:	409a      	lsls	r2, r3
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005084:	687a      	ldr	r2, [r7, #4]
 8005086:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8005088:	0a52      	lsrs	r2, r2, #9
 800508a:	fb02 f203 	mul.w	r2, r2, r3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005098:	661a      	str	r2, [r3, #96]	; 0x60
 800509a:	e031      	b.n	8005100 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050a0:	2b01      	cmp	r3, #1
 80050a2:	d11d      	bne.n	80050e0 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80050a8:	041b      	lsls	r3, r3, #16
 80050aa:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050b2:	0c1b      	lsrs	r3, r3, #16
 80050b4:	431a      	orrs	r2, r3
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	691b      	ldr	r3, [r3, #16]
 80050be:	3301      	adds	r3, #1
 80050c0:	029a      	lsls	r2, r3, #10
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050d4:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	661a      	str	r2, [r3, #96]	; 0x60
 80050de:	e00f      	b.n	8005100 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a58      	ldr	r2, [pc, #352]	; (8005248 <HAL_SD_GetCardCSD+0x344>)
 80050e6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ec:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2201      	movs	r2, #1
 80050f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e09d      	b.n	800523c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005104:	0b9b      	lsrs	r3, r3, #14
 8005106:	b2db      	uxtb	r3, r3
 8005108:	f003 0301 	and.w	r3, r3, #1
 800510c:	b2da      	uxtb	r2, r3
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005116:	09db      	lsrs	r3, r3, #7
 8005118:	b2db      	uxtb	r3, r3
 800511a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800511e:	b2da      	uxtb	r2, r3
 8005120:	683b      	ldr	r3, [r7, #0]
 8005122:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005128:	b2db      	uxtb	r3, r3
 800512a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800512e:	b2da      	uxtb	r2, r3
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005138:	0fdb      	lsrs	r3, r3, #31
 800513a:	b2da      	uxtb	r2, r3
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005144:	0f5b      	lsrs	r3, r3, #29
 8005146:	b2db      	uxtb	r3, r3
 8005148:	f003 0303 	and.w	r3, r3, #3
 800514c:	b2da      	uxtb	r2, r3
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005156:	0e9b      	lsrs	r3, r3, #26
 8005158:	b2db      	uxtb	r3, r3
 800515a:	f003 0307 	and.w	r3, r3, #7
 800515e:	b2da      	uxtb	r2, r3
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005168:	0d9b      	lsrs	r3, r3, #22
 800516a:	b2db      	uxtb	r3, r3
 800516c:	f003 030f 	and.w	r3, r3, #15
 8005170:	b2da      	uxtb	r2, r3
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800517a:	0d5b      	lsrs	r3, r3, #21
 800517c:	b2db      	uxtb	r3, r3
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	b2da      	uxtb	r2, r3
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	2200      	movs	r2, #0
 800518e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005196:	0c1b      	lsrs	r3, r3, #16
 8005198:	b2db      	uxtb	r3, r3
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	b2da      	uxtb	r2, r3
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051aa:	0bdb      	lsrs	r3, r3, #15
 80051ac:	b2db      	uxtb	r3, r3
 80051ae:	f003 0301 	and.w	r3, r3, #1
 80051b2:	b2da      	uxtb	r2, r3
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051be:	0b9b      	lsrs	r3, r3, #14
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	f003 0301 	and.w	r3, r3, #1
 80051c6:	b2da      	uxtb	r2, r3
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051d2:	0b5b      	lsrs	r3, r3, #13
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	f003 0301 	and.w	r3, r3, #1
 80051da:	b2da      	uxtb	r2, r3
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051e6:	0b1b      	lsrs	r3, r3, #12
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	f003 0301 	and.w	r3, r3, #1
 80051ee:	b2da      	uxtb	r2, r3
 80051f0:	683b      	ldr	r3, [r7, #0]
 80051f2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80051fa:	0a9b      	lsrs	r3, r3, #10
 80051fc:	b2db      	uxtb	r3, r3
 80051fe:	f003 0303 	and.w	r3, r3, #3
 8005202:	b2da      	uxtb	r2, r3
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800520e:	0a1b      	lsrs	r3, r3, #8
 8005210:	b2db      	uxtb	r3, r3
 8005212:	f003 0303 	and.w	r3, r3, #3
 8005216:	b2da      	uxtb	r2, r3
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005222:	085b      	lsrs	r3, r3, #1
 8005224:	b2db      	uxtb	r3, r3
 8005226:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800522a:	b2da      	uxtb	r2, r3
 800522c:	683b      	ldr	r3, [r7, #0]
 800522e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800523a:	2300      	movs	r3, #0
}
 800523c:	4618      	mov	r0, r3
 800523e:	370c      	adds	r7, #12
 8005240:	46bd      	mov	sp, r7
 8005242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005246:	4770      	bx	lr
 8005248:	004005ff 	.word	0x004005ff

0800524c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800527a:	683b      	ldr	r3, [r7, #0]
 800527c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005296:	2300      	movs	r3, #0
}
 8005298:	4618      	mov	r0, r3
 800529a:	370c      	adds	r7, #12
 800529c:	46bd      	mov	sp, r7
 800529e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a2:	4770      	bx	lr

080052a4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b086      	sub	sp, #24
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80052ac:	2300      	movs	r3, #0
 80052ae:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80052b0:	f107 030c 	add.w	r3, r7, #12
 80052b4:	4619      	mov	r1, r3
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 f970 	bl	800559c <SD_SendStatus>
 80052bc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d005      	beq.n	80052d0 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	431a      	orrs	r2, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	0a5b      	lsrs	r3, r3, #9
 80052d4:	f003 030f 	and.w	r3, r3, #15
 80052d8:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 80052da:	693b      	ldr	r3, [r7, #16]
}
 80052dc:	4618      	mov	r0, r3
 80052de:	3718      	adds	r7, #24
 80052e0:	46bd      	mov	sp, r7
 80052e2:	bd80      	pop	{r7, pc}

080052e4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80052e4:	b5b0      	push	{r4, r5, r7, lr}
 80052e6:	b094      	sub	sp, #80	; 0x50
 80052e8:	af04      	add	r7, sp, #16
 80052ea:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80052ec:	2301      	movs	r3, #1
 80052ee:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4618      	mov	r0, r3
 80052f6:	f000 feff 	bl	80060f8 <SDIO_GetPowerState>
 80052fa:	4603      	mov	r3, r0
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d102      	bne.n	8005306 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005300:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005304:	e0b7      	b.n	8005476 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800530a:	2b03      	cmp	r3, #3
 800530c:	d02f      	beq.n	800536e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	4618      	mov	r0, r3
 8005314:	f001 f8e5 	bl	80064e2 <SDMMC_CmdSendCID>
 8005318:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800531a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800531c:	2b00      	cmp	r3, #0
 800531e:	d001      	beq.n	8005324 <SD_InitCard+0x40>
    {
      return errorstate;
 8005320:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005322:	e0a8      	b.n	8005476 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	2100      	movs	r1, #0
 800532a:	4618      	mov	r0, r3
 800532c:	f000 ff29 	bl	8006182 <SDIO_GetResponse>
 8005330:	4602      	mov	r2, r0
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2104      	movs	r1, #4
 800533c:	4618      	mov	r0, r3
 800533e:	f000 ff20 	bl	8006182 <SDIO_GetResponse>
 8005342:	4602      	mov	r2, r0
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2108      	movs	r1, #8
 800534e:	4618      	mov	r0, r3
 8005350:	f000 ff17 	bl	8006182 <SDIO_GetResponse>
 8005354:	4602      	mov	r2, r0
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	210c      	movs	r1, #12
 8005360:	4618      	mov	r0, r3
 8005362:	f000 ff0e 	bl	8006182 <SDIO_GetResponse>
 8005366:	4602      	mov	r2, r0
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005372:	2b03      	cmp	r3, #3
 8005374:	d00d      	beq.n	8005392 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f107 020e 	add.w	r2, r7, #14
 800537e:	4611      	mov	r1, r2
 8005380:	4618      	mov	r0, r3
 8005382:	f001 f8eb 	bl	800655c <SDMMC_CmdSetRelAdd>
 8005386:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005388:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800538a:	2b00      	cmp	r3, #0
 800538c:	d001      	beq.n	8005392 <SD_InitCard+0xae>
    {
      return errorstate;
 800538e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005390:	e071      	b.n	8005476 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005396:	2b03      	cmp	r3, #3
 8005398:	d036      	beq.n	8005408 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800539a:	89fb      	ldrh	r3, [r7, #14]
 800539c:	461a      	mov	r2, r3
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053aa:	041b      	lsls	r3, r3, #16
 80053ac:	4619      	mov	r1, r3
 80053ae:	4610      	mov	r0, r2
 80053b0:	f001 f8b5 	bl	800651e <SDMMC_CmdSendCSD>
 80053b4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80053b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d001      	beq.n	80053c0 <SD_InitCard+0xdc>
    {
      return errorstate;
 80053bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053be:	e05a      	b.n	8005476 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	2100      	movs	r1, #0
 80053c6:	4618      	mov	r0, r3
 80053c8:	f000 fedb 	bl	8006182 <SDIO_GetResponse>
 80053cc:	4602      	mov	r2, r0
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	2104      	movs	r1, #4
 80053d8:	4618      	mov	r0, r3
 80053da:	f000 fed2 	bl	8006182 <SDIO_GetResponse>
 80053de:	4602      	mov	r2, r0
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2108      	movs	r1, #8
 80053ea:	4618      	mov	r0, r3
 80053ec:	f000 fec9 	bl	8006182 <SDIO_GetResponse>
 80053f0:	4602      	mov	r2, r0
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	210c      	movs	r1, #12
 80053fc:	4618      	mov	r0, r3
 80053fe:	f000 fec0 	bl	8006182 <SDIO_GetResponse>
 8005402:	4602      	mov	r2, r0
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	2104      	movs	r1, #4
 800540e:	4618      	mov	r0, r3
 8005410:	f000 feb7 	bl	8006182 <SDIO_GetResponse>
 8005414:	4603      	mov	r3, r0
 8005416:	0d1a      	lsrs	r2, r3, #20
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800541c:	f107 0310 	add.w	r3, r7, #16
 8005420:	4619      	mov	r1, r3
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f7ff fd6e 	bl	8004f04 <HAL_SD_GetCardCSD>
 8005428:	4603      	mov	r3, r0
 800542a:	2b00      	cmp	r3, #0
 800542c:	d002      	beq.n	8005434 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800542e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005432:	e020      	b.n	8005476 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	6819      	ldr	r1, [r3, #0]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800543c:	041b      	lsls	r3, r3, #16
 800543e:	f04f 0400 	mov.w	r4, #0
 8005442:	461a      	mov	r2, r3
 8005444:	4623      	mov	r3, r4
 8005446:	4608      	mov	r0, r1
 8005448:	f000 ffa6 	bl	8006398 <SDMMC_CmdSelDesel>
 800544c:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800544e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005450:	2b00      	cmp	r3, #0
 8005452:	d001      	beq.n	8005458 <SD_InitCard+0x174>
  {
    return errorstate;
 8005454:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005456:	e00e      	b.n	8005476 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681d      	ldr	r5, [r3, #0]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	466c      	mov	r4, sp
 8005460:	f103 0210 	add.w	r2, r3, #16
 8005464:	ca07      	ldmia	r2, {r0, r1, r2}
 8005466:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800546a:	3304      	adds	r3, #4
 800546c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800546e:	4628      	mov	r0, r5
 8005470:	f000 fdea 	bl	8006048 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	3740      	adds	r7, #64	; 0x40
 800547a:	46bd      	mov	sp, r7
 800547c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005480 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b086      	sub	sp, #24
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005488:	2300      	movs	r3, #0
 800548a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800548c:	2300      	movs	r3, #0
 800548e:	617b      	str	r3, [r7, #20]
 8005490:	2300      	movs	r3, #0
 8005492:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4618      	mov	r0, r3
 800549a:	f000 ffa0 	bl	80063de <SDMMC_CmdGoIdleState>
 800549e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d001      	beq.n	80054aa <SD_PowerON+0x2a>
  {
    return errorstate;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	e072      	b.n	8005590 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4618      	mov	r0, r3
 80054b0:	f000 ffb3 	bl	800641a <SDMMC_CmdOperCond>
 80054b4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d00d      	beq.n	80054d8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4618      	mov	r0, r3
 80054c8:	f000 ff89 	bl	80063de <SDMMC_CmdGoIdleState>
 80054cc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d004      	beq.n	80054de <SD_PowerON+0x5e>
    {
      return errorstate;
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	e05b      	b.n	8005590 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2201      	movs	r2, #1
 80054dc:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d137      	bne.n	8005556 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	2100      	movs	r1, #0
 80054ec:	4618      	mov	r0, r3
 80054ee:	f000 ffb3 	bl	8006458 <SDMMC_CmdAppCommand>
 80054f2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d02d      	beq.n	8005556 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80054fa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80054fe:	e047      	b.n	8005590 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2100      	movs	r1, #0
 8005506:	4618      	mov	r0, r3
 8005508:	f000 ffa6 	bl	8006458 <SDMMC_CmdAppCommand>
 800550c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d001      	beq.n	8005518 <SD_PowerON+0x98>
    {
      return errorstate;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	e03b      	b.n	8005590 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	491e      	ldr	r1, [pc, #120]	; (8005598 <SD_PowerON+0x118>)
 800551e:	4618      	mov	r0, r3
 8005520:	f000 ffbc 	bl	800649c <SDMMC_CmdAppOperCommand>
 8005524:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d002      	beq.n	8005532 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800552c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005530:	e02e      	b.n	8005590 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	2100      	movs	r1, #0
 8005538:	4618      	mov	r0, r3
 800553a:	f000 fe22 	bl	8006182 <SDIO_GetResponse>
 800553e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	0fdb      	lsrs	r3, r3, #31
 8005544:	2b01      	cmp	r3, #1
 8005546:	d101      	bne.n	800554c <SD_PowerON+0xcc>
 8005548:	2301      	movs	r3, #1
 800554a:	e000      	b.n	800554e <SD_PowerON+0xce>
 800554c:	2300      	movs	r3, #0
 800554e:	613b      	str	r3, [r7, #16]

    count++;
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	3301      	adds	r3, #1
 8005554:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8005556:	68bb      	ldr	r3, [r7, #8]
 8005558:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800555c:	4293      	cmp	r3, r2
 800555e:	d802      	bhi.n	8005566 <SD_PowerON+0xe6>
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d0cc      	beq.n	8005500 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800556c:	4293      	cmp	r3, r2
 800556e:	d902      	bls.n	8005576 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005570:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005574:	e00c      	b.n	8005590 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800557c:	2b00      	cmp	r3, #0
 800557e:	d003      	beq.n	8005588 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	645a      	str	r2, [r3, #68]	; 0x44
 8005586:	e002      	b.n	800558e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2200      	movs	r2, #0
 800558c:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800558e:	2300      	movs	r3, #0
}
 8005590:	4618      	mov	r0, r3
 8005592:	3718      	adds	r7, #24
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}
 8005598:	c1100000 	.word	0xc1100000

0800559c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800559c:	b580      	push	{r7, lr}
 800559e:	b084      	sub	sp, #16
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80055a6:	683b      	ldr	r3, [r7, #0]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d102      	bne.n	80055b2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80055ac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80055b0:	e018      	b.n	80055e4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80055ba:	041b      	lsls	r3, r3, #16
 80055bc:	4619      	mov	r1, r3
 80055be:	4610      	mov	r0, r2
 80055c0:	f000 ffed 	bl	800659e <SDMMC_CmdSendStatus>
 80055c4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d001      	beq.n	80055d0 <SD_SendStatus+0x34>
  {
    return errorstate;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	e009      	b.n	80055e4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	2100      	movs	r1, #0
 80055d6:	4618      	mov	r0, r3
 80055d8:	f000 fdd3 	bl	8006182 <SDIO_GetResponse>
 80055dc:	4602      	mov	r2, r0
 80055de:	683b      	ldr	r3, [r7, #0]
 80055e0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80055e2:	2300      	movs	r3, #0
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}

080055ec <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d101      	bne.n	8005602 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80055fe:	2301      	movs	r3, #1
 8005600:	e034      	b.n	800566c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005608:	b2db      	uxtb	r3, r3
 800560a:	2b00      	cmp	r3, #0
 800560c:	d106      	bne.n	800561c <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2200      	movs	r2, #0
 8005612:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8005616:	68f8      	ldr	r0, [r7, #12]
 8005618:	f7fc fb1c 	bl	8001c54 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	3308      	adds	r3, #8
 8005624:	4619      	mov	r1, r3
 8005626:	4610      	mov	r0, r2
 8005628:	f000 fc0a 	bl	8005e40 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6818      	ldr	r0, [r3, #0]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	461a      	mov	r2, r3
 8005636:	68b9      	ldr	r1, [r7, #8]
 8005638:	f000 fc72 	bl	8005f20 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6858      	ldr	r0, [r3, #4]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	689a      	ldr	r2, [r3, #8]
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005648:	6879      	ldr	r1, [r7, #4]
 800564a:	f000 fcbd 	bl	8005fc8 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	68fa      	ldr	r2, [r7, #12]
 8005654:	6892      	ldr	r2, [r2, #8]
 8005656:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	68fa      	ldr	r2, [r7, #12]
 8005660:	6892      	ldr	r2, [r2, #8]
 8005662:	f041 0101 	orr.w	r1, r1, #1
 8005666:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800566a:	2300      	movs	r3, #0
}
 800566c:	4618      	mov	r0, r3
 800566e:	3710      	adds	r7, #16
 8005670:	46bd      	mov	sp, r7
 8005672:	bd80      	pop	{r7, pc}

08005674 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
 800567a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d101      	bne.n	8005686 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005682:	2301      	movs	r3, #1
 8005684:	e03f      	b.n	8005706 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800568c:	b2db      	uxtb	r3, r3
 800568e:	2b00      	cmp	r3, #0
 8005690:	d106      	bne.n	80056a0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	2200      	movs	r2, #0
 8005696:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800569a:	6878      	ldr	r0, [r7, #4]
 800569c:	f7fc f9ec 	bl	8001a78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2224      	movs	r2, #36	; 0x24
 80056a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68da      	ldr	r2, [r3, #12]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80056b6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f000 f829 	bl	8005710 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	691a      	ldr	r2, [r3, #16]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80056cc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	695a      	ldr	r2, [r3, #20]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80056dc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	68da      	ldr	r2, [r3, #12]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80056ec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2200      	movs	r2, #0
 80056f2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2220      	movs	r2, #32
 80056f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2220      	movs	r2, #32
 8005700:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005704:	2300      	movs	r3, #0
}
 8005706:	4618      	mov	r0, r3
 8005708:	3708      	adds	r7, #8
 800570a:	46bd      	mov	sp, r7
 800570c:	bd80      	pop	{r7, pc}
	...

08005710 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005714:	b085      	sub	sp, #20
 8005716:	af00      	add	r7, sp, #0
 8005718:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	691b      	ldr	r3, [r3, #16]
 8005720:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	68da      	ldr	r2, [r3, #12]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	430a      	orrs	r2, r1
 800572e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	689a      	ldr	r2, [r3, #8]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	691b      	ldr	r3, [r3, #16]
 8005738:	431a      	orrs	r2, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	695b      	ldr	r3, [r3, #20]
 800573e:	431a      	orrs	r2, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	69db      	ldr	r3, [r3, #28]
 8005744:	4313      	orrs	r3, r2
 8005746:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	68db      	ldr	r3, [r3, #12]
 800574e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8005752:	f023 030c 	bic.w	r3, r3, #12
 8005756:	687a      	ldr	r2, [r7, #4]
 8005758:	6812      	ldr	r2, [r2, #0]
 800575a:	68f9      	ldr	r1, [r7, #12]
 800575c:	430b      	orrs	r3, r1
 800575e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	695b      	ldr	r3, [r3, #20]
 8005766:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	699a      	ldr	r2, [r3, #24]
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	430a      	orrs	r2, r1
 8005774:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	69db      	ldr	r3, [r3, #28]
 800577a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800577e:	f040 8199 	bne.w	8005ab4 <UART_SetConfig+0x3a4>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) && defined(UART9) && defined(UART10)
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4ac6      	ldr	r2, [pc, #792]	; (8005aa0 <UART_SetConfig+0x390>)
 8005788:	4293      	cmp	r3, r2
 800578a:	d00f      	beq.n	80057ac <UART_SetConfig+0x9c>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4ac4      	ldr	r2, [pc, #784]	; (8005aa4 <UART_SetConfig+0x394>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d00a      	beq.n	80057ac <UART_SetConfig+0x9c>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4ac3      	ldr	r2, [pc, #780]	; (8005aa8 <UART_SetConfig+0x398>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d005      	beq.n	80057ac <UART_SetConfig+0x9c>
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	4ac1      	ldr	r2, [pc, #772]	; (8005aac <UART_SetConfig+0x39c>)
 80057a6:	4293      	cmp	r3, r2
 80057a8:	f040 80bd 	bne.w	8005926 <UART_SetConfig+0x216>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80057ac:	f7fe faa0 	bl	8003cf0 <HAL_RCC_GetPCLK2Freq>
 80057b0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	461d      	mov	r5, r3
 80057b6:	f04f 0600 	mov.w	r6, #0
 80057ba:	46a8      	mov	r8, r5
 80057bc:	46b1      	mov	r9, r6
 80057be:	eb18 0308 	adds.w	r3, r8, r8
 80057c2:	eb49 0409 	adc.w	r4, r9, r9
 80057c6:	4698      	mov	r8, r3
 80057c8:	46a1      	mov	r9, r4
 80057ca:	eb18 0805 	adds.w	r8, r8, r5
 80057ce:	eb49 0906 	adc.w	r9, r9, r6
 80057d2:	f04f 0100 	mov.w	r1, #0
 80057d6:	f04f 0200 	mov.w	r2, #0
 80057da:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80057de:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80057e2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80057e6:	4688      	mov	r8, r1
 80057e8:	4691      	mov	r9, r2
 80057ea:	eb18 0005 	adds.w	r0, r8, r5
 80057ee:	eb49 0106 	adc.w	r1, r9, r6
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	461d      	mov	r5, r3
 80057f8:	f04f 0600 	mov.w	r6, #0
 80057fc:	196b      	adds	r3, r5, r5
 80057fe:	eb46 0406 	adc.w	r4, r6, r6
 8005802:	461a      	mov	r2, r3
 8005804:	4623      	mov	r3, r4
 8005806:	f7fa fd5b 	bl	80002c0 <__aeabi_uldivmod>
 800580a:	4603      	mov	r3, r0
 800580c:	460c      	mov	r4, r1
 800580e:	461a      	mov	r2, r3
 8005810:	4ba7      	ldr	r3, [pc, #668]	; (8005ab0 <UART_SetConfig+0x3a0>)
 8005812:	fba3 2302 	umull	r2, r3, r3, r2
 8005816:	095b      	lsrs	r3, r3, #5
 8005818:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	461d      	mov	r5, r3
 8005820:	f04f 0600 	mov.w	r6, #0
 8005824:	46a9      	mov	r9, r5
 8005826:	46b2      	mov	sl, r6
 8005828:	eb19 0309 	adds.w	r3, r9, r9
 800582c:	eb4a 040a 	adc.w	r4, sl, sl
 8005830:	4699      	mov	r9, r3
 8005832:	46a2      	mov	sl, r4
 8005834:	eb19 0905 	adds.w	r9, r9, r5
 8005838:	eb4a 0a06 	adc.w	sl, sl, r6
 800583c:	f04f 0100 	mov.w	r1, #0
 8005840:	f04f 0200 	mov.w	r2, #0
 8005844:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005848:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800584c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005850:	4689      	mov	r9, r1
 8005852:	4692      	mov	sl, r2
 8005854:	eb19 0005 	adds.w	r0, r9, r5
 8005858:	eb4a 0106 	adc.w	r1, sl, r6
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	461d      	mov	r5, r3
 8005862:	f04f 0600 	mov.w	r6, #0
 8005866:	196b      	adds	r3, r5, r5
 8005868:	eb46 0406 	adc.w	r4, r6, r6
 800586c:	461a      	mov	r2, r3
 800586e:	4623      	mov	r3, r4
 8005870:	f7fa fd26 	bl	80002c0 <__aeabi_uldivmod>
 8005874:	4603      	mov	r3, r0
 8005876:	460c      	mov	r4, r1
 8005878:	461a      	mov	r2, r3
 800587a:	4b8d      	ldr	r3, [pc, #564]	; (8005ab0 <UART_SetConfig+0x3a0>)
 800587c:	fba3 1302 	umull	r1, r3, r3, r2
 8005880:	095b      	lsrs	r3, r3, #5
 8005882:	2164      	movs	r1, #100	; 0x64
 8005884:	fb01 f303 	mul.w	r3, r1, r3
 8005888:	1ad3      	subs	r3, r2, r3
 800588a:	00db      	lsls	r3, r3, #3
 800588c:	3332      	adds	r3, #50	; 0x32
 800588e:	4a88      	ldr	r2, [pc, #544]	; (8005ab0 <UART_SetConfig+0x3a0>)
 8005890:	fba2 2303 	umull	r2, r3, r2, r3
 8005894:	095b      	lsrs	r3, r3, #5
 8005896:	005b      	lsls	r3, r3, #1
 8005898:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800589c:	4498      	add	r8, r3
 800589e:	68bb      	ldr	r3, [r7, #8]
 80058a0:	461d      	mov	r5, r3
 80058a2:	f04f 0600 	mov.w	r6, #0
 80058a6:	46a9      	mov	r9, r5
 80058a8:	46b2      	mov	sl, r6
 80058aa:	eb19 0309 	adds.w	r3, r9, r9
 80058ae:	eb4a 040a 	adc.w	r4, sl, sl
 80058b2:	4699      	mov	r9, r3
 80058b4:	46a2      	mov	sl, r4
 80058b6:	eb19 0905 	adds.w	r9, r9, r5
 80058ba:	eb4a 0a06 	adc.w	sl, sl, r6
 80058be:	f04f 0100 	mov.w	r1, #0
 80058c2:	f04f 0200 	mov.w	r2, #0
 80058c6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80058ca:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80058ce:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80058d2:	4689      	mov	r9, r1
 80058d4:	4692      	mov	sl, r2
 80058d6:	eb19 0005 	adds.w	r0, r9, r5
 80058da:	eb4a 0106 	adc.w	r1, sl, r6
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	461d      	mov	r5, r3
 80058e4:	f04f 0600 	mov.w	r6, #0
 80058e8:	196b      	adds	r3, r5, r5
 80058ea:	eb46 0406 	adc.w	r4, r6, r6
 80058ee:	461a      	mov	r2, r3
 80058f0:	4623      	mov	r3, r4
 80058f2:	f7fa fce5 	bl	80002c0 <__aeabi_uldivmod>
 80058f6:	4603      	mov	r3, r0
 80058f8:	460c      	mov	r4, r1
 80058fa:	461a      	mov	r2, r3
 80058fc:	4b6c      	ldr	r3, [pc, #432]	; (8005ab0 <UART_SetConfig+0x3a0>)
 80058fe:	fba3 1302 	umull	r1, r3, r3, r2
 8005902:	095b      	lsrs	r3, r3, #5
 8005904:	2164      	movs	r1, #100	; 0x64
 8005906:	fb01 f303 	mul.w	r3, r1, r3
 800590a:	1ad3      	subs	r3, r2, r3
 800590c:	00db      	lsls	r3, r3, #3
 800590e:	3332      	adds	r3, #50	; 0x32
 8005910:	4a67      	ldr	r2, [pc, #412]	; (8005ab0 <UART_SetConfig+0x3a0>)
 8005912:	fba2 2303 	umull	r2, r3, r2, r3
 8005916:	095b      	lsrs	r3, r3, #5
 8005918:	f003 0207 	and.w	r2, r3, #7
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4442      	add	r2, r8
 8005922:	609a      	str	r2, [r3, #8]
 8005924:	e27d      	b.n	8005e22 <UART_SetConfig+0x712>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005926:	f7fe f9cf 	bl	8003cc8 <HAL_RCC_GetPCLK1Freq>
 800592a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	461d      	mov	r5, r3
 8005930:	f04f 0600 	mov.w	r6, #0
 8005934:	46a8      	mov	r8, r5
 8005936:	46b1      	mov	r9, r6
 8005938:	eb18 0308 	adds.w	r3, r8, r8
 800593c:	eb49 0409 	adc.w	r4, r9, r9
 8005940:	4698      	mov	r8, r3
 8005942:	46a1      	mov	r9, r4
 8005944:	eb18 0805 	adds.w	r8, r8, r5
 8005948:	eb49 0906 	adc.w	r9, r9, r6
 800594c:	f04f 0100 	mov.w	r1, #0
 8005950:	f04f 0200 	mov.w	r2, #0
 8005954:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005958:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800595c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005960:	4688      	mov	r8, r1
 8005962:	4691      	mov	r9, r2
 8005964:	eb18 0005 	adds.w	r0, r8, r5
 8005968:	eb49 0106 	adc.w	r1, r9, r6
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	461d      	mov	r5, r3
 8005972:	f04f 0600 	mov.w	r6, #0
 8005976:	196b      	adds	r3, r5, r5
 8005978:	eb46 0406 	adc.w	r4, r6, r6
 800597c:	461a      	mov	r2, r3
 800597e:	4623      	mov	r3, r4
 8005980:	f7fa fc9e 	bl	80002c0 <__aeabi_uldivmod>
 8005984:	4603      	mov	r3, r0
 8005986:	460c      	mov	r4, r1
 8005988:	461a      	mov	r2, r3
 800598a:	4b49      	ldr	r3, [pc, #292]	; (8005ab0 <UART_SetConfig+0x3a0>)
 800598c:	fba3 2302 	umull	r2, r3, r3, r2
 8005990:	095b      	lsrs	r3, r3, #5
 8005992:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	461d      	mov	r5, r3
 800599a:	f04f 0600 	mov.w	r6, #0
 800599e:	46a9      	mov	r9, r5
 80059a0:	46b2      	mov	sl, r6
 80059a2:	eb19 0309 	adds.w	r3, r9, r9
 80059a6:	eb4a 040a 	adc.w	r4, sl, sl
 80059aa:	4699      	mov	r9, r3
 80059ac:	46a2      	mov	sl, r4
 80059ae:	eb19 0905 	adds.w	r9, r9, r5
 80059b2:	eb4a 0a06 	adc.w	sl, sl, r6
 80059b6:	f04f 0100 	mov.w	r1, #0
 80059ba:	f04f 0200 	mov.w	r2, #0
 80059be:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059c2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80059c6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80059ca:	4689      	mov	r9, r1
 80059cc:	4692      	mov	sl, r2
 80059ce:	eb19 0005 	adds.w	r0, r9, r5
 80059d2:	eb4a 0106 	adc.w	r1, sl, r6
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	461d      	mov	r5, r3
 80059dc:	f04f 0600 	mov.w	r6, #0
 80059e0:	196b      	adds	r3, r5, r5
 80059e2:	eb46 0406 	adc.w	r4, r6, r6
 80059e6:	461a      	mov	r2, r3
 80059e8:	4623      	mov	r3, r4
 80059ea:	f7fa fc69 	bl	80002c0 <__aeabi_uldivmod>
 80059ee:	4603      	mov	r3, r0
 80059f0:	460c      	mov	r4, r1
 80059f2:	461a      	mov	r2, r3
 80059f4:	4b2e      	ldr	r3, [pc, #184]	; (8005ab0 <UART_SetConfig+0x3a0>)
 80059f6:	fba3 1302 	umull	r1, r3, r3, r2
 80059fa:	095b      	lsrs	r3, r3, #5
 80059fc:	2164      	movs	r1, #100	; 0x64
 80059fe:	fb01 f303 	mul.w	r3, r1, r3
 8005a02:	1ad3      	subs	r3, r2, r3
 8005a04:	00db      	lsls	r3, r3, #3
 8005a06:	3332      	adds	r3, #50	; 0x32
 8005a08:	4a29      	ldr	r2, [pc, #164]	; (8005ab0 <UART_SetConfig+0x3a0>)
 8005a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a0e:	095b      	lsrs	r3, r3, #5
 8005a10:	005b      	lsls	r3, r3, #1
 8005a12:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005a16:	4498      	add	r8, r3
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	461d      	mov	r5, r3
 8005a1c:	f04f 0600 	mov.w	r6, #0
 8005a20:	46a9      	mov	r9, r5
 8005a22:	46b2      	mov	sl, r6
 8005a24:	eb19 0309 	adds.w	r3, r9, r9
 8005a28:	eb4a 040a 	adc.w	r4, sl, sl
 8005a2c:	4699      	mov	r9, r3
 8005a2e:	46a2      	mov	sl, r4
 8005a30:	eb19 0905 	adds.w	r9, r9, r5
 8005a34:	eb4a 0a06 	adc.w	sl, sl, r6
 8005a38:	f04f 0100 	mov.w	r1, #0
 8005a3c:	f04f 0200 	mov.w	r2, #0
 8005a40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005a44:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005a48:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005a4c:	4689      	mov	r9, r1
 8005a4e:	4692      	mov	sl, r2
 8005a50:	eb19 0005 	adds.w	r0, r9, r5
 8005a54:	eb4a 0106 	adc.w	r1, sl, r6
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	685b      	ldr	r3, [r3, #4]
 8005a5c:	461d      	mov	r5, r3
 8005a5e:	f04f 0600 	mov.w	r6, #0
 8005a62:	196b      	adds	r3, r5, r5
 8005a64:	eb46 0406 	adc.w	r4, r6, r6
 8005a68:	461a      	mov	r2, r3
 8005a6a:	4623      	mov	r3, r4
 8005a6c:	f7fa fc28 	bl	80002c0 <__aeabi_uldivmod>
 8005a70:	4603      	mov	r3, r0
 8005a72:	460c      	mov	r4, r1
 8005a74:	461a      	mov	r2, r3
 8005a76:	4b0e      	ldr	r3, [pc, #56]	; (8005ab0 <UART_SetConfig+0x3a0>)
 8005a78:	fba3 1302 	umull	r1, r3, r3, r2
 8005a7c:	095b      	lsrs	r3, r3, #5
 8005a7e:	2164      	movs	r1, #100	; 0x64
 8005a80:	fb01 f303 	mul.w	r3, r1, r3
 8005a84:	1ad3      	subs	r3, r2, r3
 8005a86:	00db      	lsls	r3, r3, #3
 8005a88:	3332      	adds	r3, #50	; 0x32
 8005a8a:	4a09      	ldr	r2, [pc, #36]	; (8005ab0 <UART_SetConfig+0x3a0>)
 8005a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8005a90:	095b      	lsrs	r3, r3, #5
 8005a92:	f003 0207 	and.w	r2, r3, #7
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4442      	add	r2, r8
 8005a9c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005a9e:	e1c0      	b.n	8005e22 <UART_SetConfig+0x712>
 8005aa0:	40011000 	.word	0x40011000
 8005aa4:	40011400 	.word	0x40011400
 8005aa8:	40011800 	.word	0x40011800
 8005aac:	40011c00 	.word	0x40011c00
 8005ab0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4adc      	ldr	r2, [pc, #880]	; (8005e2c <UART_SetConfig+0x71c>)
 8005aba:	4293      	cmp	r3, r2
 8005abc:	d00f      	beq.n	8005ade <UART_SetConfig+0x3ce>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4adb      	ldr	r2, [pc, #876]	; (8005e30 <UART_SetConfig+0x720>)
 8005ac4:	4293      	cmp	r3, r2
 8005ac6:	d00a      	beq.n	8005ade <UART_SetConfig+0x3ce>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	4ad9      	ldr	r2, [pc, #868]	; (8005e34 <UART_SetConfig+0x724>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d005      	beq.n	8005ade <UART_SetConfig+0x3ce>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	4ad8      	ldr	r2, [pc, #864]	; (8005e38 <UART_SetConfig+0x728>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	f040 80d1 	bne.w	8005c80 <UART_SetConfig+0x570>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005ade:	f7fe f907 	bl	8003cf0 <HAL_RCC_GetPCLK2Freq>
 8005ae2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	469a      	mov	sl, r3
 8005ae8:	f04f 0b00 	mov.w	fp, #0
 8005aec:	46d0      	mov	r8, sl
 8005aee:	46d9      	mov	r9, fp
 8005af0:	eb18 0308 	adds.w	r3, r8, r8
 8005af4:	eb49 0409 	adc.w	r4, r9, r9
 8005af8:	4698      	mov	r8, r3
 8005afa:	46a1      	mov	r9, r4
 8005afc:	eb18 080a 	adds.w	r8, r8, sl
 8005b00:	eb49 090b 	adc.w	r9, r9, fp
 8005b04:	f04f 0100 	mov.w	r1, #0
 8005b08:	f04f 0200 	mov.w	r2, #0
 8005b0c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005b10:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005b14:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005b18:	4688      	mov	r8, r1
 8005b1a:	4691      	mov	r9, r2
 8005b1c:	eb1a 0508 	adds.w	r5, sl, r8
 8005b20:	eb4b 0609 	adc.w	r6, fp, r9
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	685b      	ldr	r3, [r3, #4]
 8005b28:	4619      	mov	r1, r3
 8005b2a:	f04f 0200 	mov.w	r2, #0
 8005b2e:	f04f 0300 	mov.w	r3, #0
 8005b32:	f04f 0400 	mov.w	r4, #0
 8005b36:	0094      	lsls	r4, r2, #2
 8005b38:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005b3c:	008b      	lsls	r3, r1, #2
 8005b3e:	461a      	mov	r2, r3
 8005b40:	4623      	mov	r3, r4
 8005b42:	4628      	mov	r0, r5
 8005b44:	4631      	mov	r1, r6
 8005b46:	f7fa fbbb 	bl	80002c0 <__aeabi_uldivmod>
 8005b4a:	4603      	mov	r3, r0
 8005b4c:	460c      	mov	r4, r1
 8005b4e:	461a      	mov	r2, r3
 8005b50:	4bba      	ldr	r3, [pc, #744]	; (8005e3c <UART_SetConfig+0x72c>)
 8005b52:	fba3 2302 	umull	r2, r3, r3, r2
 8005b56:	095b      	lsrs	r3, r3, #5
 8005b58:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	469b      	mov	fp, r3
 8005b60:	f04f 0c00 	mov.w	ip, #0
 8005b64:	46d9      	mov	r9, fp
 8005b66:	46e2      	mov	sl, ip
 8005b68:	eb19 0309 	adds.w	r3, r9, r9
 8005b6c:	eb4a 040a 	adc.w	r4, sl, sl
 8005b70:	4699      	mov	r9, r3
 8005b72:	46a2      	mov	sl, r4
 8005b74:	eb19 090b 	adds.w	r9, r9, fp
 8005b78:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005b7c:	f04f 0100 	mov.w	r1, #0
 8005b80:	f04f 0200 	mov.w	r2, #0
 8005b84:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b88:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005b8c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005b90:	4689      	mov	r9, r1
 8005b92:	4692      	mov	sl, r2
 8005b94:	eb1b 0509 	adds.w	r5, fp, r9
 8005b98:	eb4c 060a 	adc.w	r6, ip, sl
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	4619      	mov	r1, r3
 8005ba2:	f04f 0200 	mov.w	r2, #0
 8005ba6:	f04f 0300 	mov.w	r3, #0
 8005baa:	f04f 0400 	mov.w	r4, #0
 8005bae:	0094      	lsls	r4, r2, #2
 8005bb0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005bb4:	008b      	lsls	r3, r1, #2
 8005bb6:	461a      	mov	r2, r3
 8005bb8:	4623      	mov	r3, r4
 8005bba:	4628      	mov	r0, r5
 8005bbc:	4631      	mov	r1, r6
 8005bbe:	f7fa fb7f 	bl	80002c0 <__aeabi_uldivmod>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	460c      	mov	r4, r1
 8005bc6:	461a      	mov	r2, r3
 8005bc8:	4b9c      	ldr	r3, [pc, #624]	; (8005e3c <UART_SetConfig+0x72c>)
 8005bca:	fba3 1302 	umull	r1, r3, r3, r2
 8005bce:	095b      	lsrs	r3, r3, #5
 8005bd0:	2164      	movs	r1, #100	; 0x64
 8005bd2:	fb01 f303 	mul.w	r3, r1, r3
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	011b      	lsls	r3, r3, #4
 8005bda:	3332      	adds	r3, #50	; 0x32
 8005bdc:	4a97      	ldr	r2, [pc, #604]	; (8005e3c <UART_SetConfig+0x72c>)
 8005bde:	fba2 2303 	umull	r2, r3, r2, r3
 8005be2:	095b      	lsrs	r3, r3, #5
 8005be4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005be8:	4498      	add	r8, r3
 8005bea:	68bb      	ldr	r3, [r7, #8]
 8005bec:	469b      	mov	fp, r3
 8005bee:	f04f 0c00 	mov.w	ip, #0
 8005bf2:	46d9      	mov	r9, fp
 8005bf4:	46e2      	mov	sl, ip
 8005bf6:	eb19 0309 	adds.w	r3, r9, r9
 8005bfa:	eb4a 040a 	adc.w	r4, sl, sl
 8005bfe:	4699      	mov	r9, r3
 8005c00:	46a2      	mov	sl, r4
 8005c02:	eb19 090b 	adds.w	r9, r9, fp
 8005c06:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005c0a:	f04f 0100 	mov.w	r1, #0
 8005c0e:	f04f 0200 	mov.w	r2, #0
 8005c12:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c16:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005c1a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005c1e:	4689      	mov	r9, r1
 8005c20:	4692      	mov	sl, r2
 8005c22:	eb1b 0509 	adds.w	r5, fp, r9
 8005c26:	eb4c 060a 	adc.w	r6, ip, sl
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	4619      	mov	r1, r3
 8005c30:	f04f 0200 	mov.w	r2, #0
 8005c34:	f04f 0300 	mov.w	r3, #0
 8005c38:	f04f 0400 	mov.w	r4, #0
 8005c3c:	0094      	lsls	r4, r2, #2
 8005c3e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005c42:	008b      	lsls	r3, r1, #2
 8005c44:	461a      	mov	r2, r3
 8005c46:	4623      	mov	r3, r4
 8005c48:	4628      	mov	r0, r5
 8005c4a:	4631      	mov	r1, r6
 8005c4c:	f7fa fb38 	bl	80002c0 <__aeabi_uldivmod>
 8005c50:	4603      	mov	r3, r0
 8005c52:	460c      	mov	r4, r1
 8005c54:	461a      	mov	r2, r3
 8005c56:	4b79      	ldr	r3, [pc, #484]	; (8005e3c <UART_SetConfig+0x72c>)
 8005c58:	fba3 1302 	umull	r1, r3, r3, r2
 8005c5c:	095b      	lsrs	r3, r3, #5
 8005c5e:	2164      	movs	r1, #100	; 0x64
 8005c60:	fb01 f303 	mul.w	r3, r1, r3
 8005c64:	1ad3      	subs	r3, r2, r3
 8005c66:	011b      	lsls	r3, r3, #4
 8005c68:	3332      	adds	r3, #50	; 0x32
 8005c6a:	4a74      	ldr	r2, [pc, #464]	; (8005e3c <UART_SetConfig+0x72c>)
 8005c6c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c70:	095b      	lsrs	r3, r3, #5
 8005c72:	f003 020f 	and.w	r2, r3, #15
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4442      	add	r2, r8
 8005c7c:	609a      	str	r2, [r3, #8]
 8005c7e:	e0d0      	b.n	8005e22 <UART_SetConfig+0x712>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005c80:	f7fe f822 	bl	8003cc8 <HAL_RCC_GetPCLK1Freq>
 8005c84:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	469a      	mov	sl, r3
 8005c8a:	f04f 0b00 	mov.w	fp, #0
 8005c8e:	46d0      	mov	r8, sl
 8005c90:	46d9      	mov	r9, fp
 8005c92:	eb18 0308 	adds.w	r3, r8, r8
 8005c96:	eb49 0409 	adc.w	r4, r9, r9
 8005c9a:	4698      	mov	r8, r3
 8005c9c:	46a1      	mov	r9, r4
 8005c9e:	eb18 080a 	adds.w	r8, r8, sl
 8005ca2:	eb49 090b 	adc.w	r9, r9, fp
 8005ca6:	f04f 0100 	mov.w	r1, #0
 8005caa:	f04f 0200 	mov.w	r2, #0
 8005cae:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005cb2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005cb6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005cba:	4688      	mov	r8, r1
 8005cbc:	4691      	mov	r9, r2
 8005cbe:	eb1a 0508 	adds.w	r5, sl, r8
 8005cc2:	eb4b 0609 	adc.w	r6, fp, r9
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	4619      	mov	r1, r3
 8005ccc:	f04f 0200 	mov.w	r2, #0
 8005cd0:	f04f 0300 	mov.w	r3, #0
 8005cd4:	f04f 0400 	mov.w	r4, #0
 8005cd8:	0094      	lsls	r4, r2, #2
 8005cda:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005cde:	008b      	lsls	r3, r1, #2
 8005ce0:	461a      	mov	r2, r3
 8005ce2:	4623      	mov	r3, r4
 8005ce4:	4628      	mov	r0, r5
 8005ce6:	4631      	mov	r1, r6
 8005ce8:	f7fa faea 	bl	80002c0 <__aeabi_uldivmod>
 8005cec:	4603      	mov	r3, r0
 8005cee:	460c      	mov	r4, r1
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	4b52      	ldr	r3, [pc, #328]	; (8005e3c <UART_SetConfig+0x72c>)
 8005cf4:	fba3 2302 	umull	r2, r3, r3, r2
 8005cf8:	095b      	lsrs	r3, r3, #5
 8005cfa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005cfe:	68bb      	ldr	r3, [r7, #8]
 8005d00:	469b      	mov	fp, r3
 8005d02:	f04f 0c00 	mov.w	ip, #0
 8005d06:	46d9      	mov	r9, fp
 8005d08:	46e2      	mov	sl, ip
 8005d0a:	eb19 0309 	adds.w	r3, r9, r9
 8005d0e:	eb4a 040a 	adc.w	r4, sl, sl
 8005d12:	4699      	mov	r9, r3
 8005d14:	46a2      	mov	sl, r4
 8005d16:	eb19 090b 	adds.w	r9, r9, fp
 8005d1a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005d1e:	f04f 0100 	mov.w	r1, #0
 8005d22:	f04f 0200 	mov.w	r2, #0
 8005d26:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005d2a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005d2e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005d32:	4689      	mov	r9, r1
 8005d34:	4692      	mov	sl, r2
 8005d36:	eb1b 0509 	adds.w	r5, fp, r9
 8005d3a:	eb4c 060a 	adc.w	r6, ip, sl
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	685b      	ldr	r3, [r3, #4]
 8005d42:	4619      	mov	r1, r3
 8005d44:	f04f 0200 	mov.w	r2, #0
 8005d48:	f04f 0300 	mov.w	r3, #0
 8005d4c:	f04f 0400 	mov.w	r4, #0
 8005d50:	0094      	lsls	r4, r2, #2
 8005d52:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005d56:	008b      	lsls	r3, r1, #2
 8005d58:	461a      	mov	r2, r3
 8005d5a:	4623      	mov	r3, r4
 8005d5c:	4628      	mov	r0, r5
 8005d5e:	4631      	mov	r1, r6
 8005d60:	f7fa faae 	bl	80002c0 <__aeabi_uldivmod>
 8005d64:	4603      	mov	r3, r0
 8005d66:	460c      	mov	r4, r1
 8005d68:	461a      	mov	r2, r3
 8005d6a:	4b34      	ldr	r3, [pc, #208]	; (8005e3c <UART_SetConfig+0x72c>)
 8005d6c:	fba3 1302 	umull	r1, r3, r3, r2
 8005d70:	095b      	lsrs	r3, r3, #5
 8005d72:	2164      	movs	r1, #100	; 0x64
 8005d74:	fb01 f303 	mul.w	r3, r1, r3
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	011b      	lsls	r3, r3, #4
 8005d7c:	3332      	adds	r3, #50	; 0x32
 8005d7e:	4a2f      	ldr	r2, [pc, #188]	; (8005e3c <UART_SetConfig+0x72c>)
 8005d80:	fba2 2303 	umull	r2, r3, r2, r3
 8005d84:	095b      	lsrs	r3, r3, #5
 8005d86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005d8a:	4498      	add	r8, r3
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	469b      	mov	fp, r3
 8005d90:	f04f 0c00 	mov.w	ip, #0
 8005d94:	46d9      	mov	r9, fp
 8005d96:	46e2      	mov	sl, ip
 8005d98:	eb19 0309 	adds.w	r3, r9, r9
 8005d9c:	eb4a 040a 	adc.w	r4, sl, sl
 8005da0:	4699      	mov	r9, r3
 8005da2:	46a2      	mov	sl, r4
 8005da4:	eb19 090b 	adds.w	r9, r9, fp
 8005da8:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005dac:	f04f 0100 	mov.w	r1, #0
 8005db0:	f04f 0200 	mov.w	r2, #0
 8005db4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005db8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005dbc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005dc0:	4689      	mov	r9, r1
 8005dc2:	4692      	mov	sl, r2
 8005dc4:	eb1b 0509 	adds.w	r5, fp, r9
 8005dc8:	eb4c 060a 	adc.w	r6, ip, sl
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	685b      	ldr	r3, [r3, #4]
 8005dd0:	4619      	mov	r1, r3
 8005dd2:	f04f 0200 	mov.w	r2, #0
 8005dd6:	f04f 0300 	mov.w	r3, #0
 8005dda:	f04f 0400 	mov.w	r4, #0
 8005dde:	0094      	lsls	r4, r2, #2
 8005de0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005de4:	008b      	lsls	r3, r1, #2
 8005de6:	461a      	mov	r2, r3
 8005de8:	4623      	mov	r3, r4
 8005dea:	4628      	mov	r0, r5
 8005dec:	4631      	mov	r1, r6
 8005dee:	f7fa fa67 	bl	80002c0 <__aeabi_uldivmod>
 8005df2:	4603      	mov	r3, r0
 8005df4:	460c      	mov	r4, r1
 8005df6:	461a      	mov	r2, r3
 8005df8:	4b10      	ldr	r3, [pc, #64]	; (8005e3c <UART_SetConfig+0x72c>)
 8005dfa:	fba3 1302 	umull	r1, r3, r3, r2
 8005dfe:	095b      	lsrs	r3, r3, #5
 8005e00:	2164      	movs	r1, #100	; 0x64
 8005e02:	fb01 f303 	mul.w	r3, r1, r3
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	011b      	lsls	r3, r3, #4
 8005e0a:	3332      	adds	r3, #50	; 0x32
 8005e0c:	4a0b      	ldr	r2, [pc, #44]	; (8005e3c <UART_SetConfig+0x72c>)
 8005e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e12:	095b      	lsrs	r3, r3, #5
 8005e14:	f003 020f 	and.w	r2, r3, #15
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	4442      	add	r2, r8
 8005e1e:	609a      	str	r2, [r3, #8]
}
 8005e20:	e7ff      	b.n	8005e22 <UART_SetConfig+0x712>
 8005e22:	bf00      	nop
 8005e24:	3714      	adds	r7, #20
 8005e26:	46bd      	mov	sp, r7
 8005e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e2c:	40011000 	.word	0x40011000
 8005e30:	40011400 	.word	0x40011400
 8005e34:	40011800 	.word	0x40011800
 8005e38:	40011c00 	.word	0x40011c00
 8005e3c:	51eb851f 	.word	0x51eb851f

08005e40 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8005e40:	b480      	push	{r7}
 8005e42:	b085      	sub	sp, #20
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
 8005e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	681a      	ldr	r2, [r3, #0]
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e58:	60fb      	str	r3, [r7, #12]
                     Init->WriteBurst
                     );
#else /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT,CPSIZE,  CBURSTRW, CCLKEN and WFDIS bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP      | \
 8005e5a:	68fa      	ldr	r2, [r7, #12]
 8005e5c:	4b2f      	ldr	r3, [pc, #188]	; (8005f1c <FSMC_NORSRAM_Init+0xdc>)
 8005e5e:	4013      	ands	r3, r2
 8005e60:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WAITCFG  | FSMC_BCR1_WREN      | \
                       FSMC_BCR1_WAITEN    | FSMC_BCR1_EXTMOD   | FSMC_BCR1_ASYNCWAIT | \
                       FSMC_BCR1_CPSIZE    | FSMC_BCR1_CBURSTRW | FSMC_BCR1_CCLKEN    | \
                       FSMC_BCR1_WFDIS));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005e6a:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8005e70:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 8005e76:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8005e78:	683b      	ldr	r3, [r7, #0]
 8005e7a:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8005e7c:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	69db      	ldr	r3, [r3, #28]
                     Init->WaitSignalPolarity   |\
 8005e82:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8005e84:	683b      	ldr	r3, [r7, #0]
 8005e86:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8005e88:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8005e8e:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8005e94:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8005e9a:	431a      	orrs	r2, r3
                     Init->WriteBurst           |\
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->AsynchronousWait     |\
 8005ea0:	431a      	orrs	r2, r3
                     Init->ContinuousClock      |\
 8005ea2:	683b      	ldr	r3, [r7, #0]
 8005ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                     Init->WriteBurst           |\
 8005ea6:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->ContinuousClock      |\
 8005eac:	431a      	orrs	r2, r3
                     Init->WriteFifo);
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                     Init->PageSize             |\
 8005eb2:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005eb4:	68fa      	ldr	r2, [r7, #12]
 8005eb6:	4313      	orrs	r3, r2
 8005eb8:	60fb      	str	r3, [r7, #12]
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	2b08      	cmp	r3, #8
 8005ec0:	d103      	bne.n	8005eca <FSMC_NORSRAM_Init+0x8a>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ec8:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	68f9      	ldr	r1, [r7, #12]
 8005ed2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
  if((Init->ContinuousClock == FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FSMC_NORSRAM_BANK1))
 8005ed6:	683b      	ldr	r3, [r7, #0]
 8005ed8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eda:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ede:	d10a      	bne.n	8005ef6 <FSMC_NORSRAM_Init+0xb6>
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d006      	beq.n	8005ef6 <FSMC_NORSRAM_Init+0xb6>
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ef0:	431a      	orrs	r2, r3
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	601a      	str	r2, [r3, #0]
  }

  if(Init->NSBank != FSMC_NORSRAM_BANK1)
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d006      	beq.n	8005f0c <FSMC_NORSRAM_Init+0xcc>
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681a      	ldr	r2, [r3, #0]
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f06:	431a      	orrs	r2, r3
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005f0c:	2300      	movs	r3, #0
}
 8005f0e:	4618      	mov	r0, r3
 8005f10:	3714      	adds	r7, #20
 8005f12:	46bd      	mov	sp, r7
 8005f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f18:	4770      	bx	lr
 8005f1a:	bf00      	nop
 8005f1c:	ffc00480 	.word	0xffc00480

08005f20 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b087      	sub	sp, #28
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	60f8      	str	r0, [r7, #12]
 8005f28:	60b9      	str	r1, [r7, #8]
 8005f2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	1c5a      	adds	r2, r3, #1
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f3a:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8005f42:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005f4e:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	689b      	ldr	r3, [r3, #8]
 8005f54:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8005f56:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8005f5e:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8005f60:	68bb      	ldr	r3, [r7, #8]
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	3b01      	subs	r3, #1
 8005f66:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005f68:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	695b      	ldr	r3, [r3, #20]
 8005f6e:	3b02      	subs	r3, #2
 8005f70:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8005f72:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005f78:	4313      	orrs	r3, r2
 8005f7a:	697a      	ldr	r2, [r7, #20]
 8005f7c:	4313      	orrs	r3, r2
 8005f7e:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	1c5a      	adds	r2, r3, #1
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6979      	ldr	r1, [r7, #20]
 8005f88:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
  if(HAL_IS_BIT_SET(Device->BTCR[FSMC_NORSRAM_BANK1], FSMC_BCR1_CCLKEN))
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005f94:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005f98:	d10e      	bne.n	8005fb8 <FSMC_NORSRAM_Timing_Init+0x98>
  {
    tmpr = (uint32_t)(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] & ~(0x0FU << 20U)); 
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	685b      	ldr	r3, [r3, #4]
 8005f9e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005fa2:	617b      	str	r3, [r7, #20]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	051b      	lsls	r3, r3, #20
 8005fac:	697a      	ldr	r2, [r7, #20]
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	617b      	str	r3, [r7, #20]
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	697a      	ldr	r2, [r7, #20]
 8005fb6:	605a      	str	r2, [r3, #4]
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005fb8:	2300      	movs	r3, #0
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	371c      	adds	r7, #28
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc4:	4770      	bx	lr
	...

08005fc8 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b087      	sub	sp, #28
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]
 8005fd4:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8005fda:	683b      	ldr	r3, [r7, #0]
 8005fdc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005fe0:	d122      	bne.n	8006028 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	687a      	ldr	r2, [r7, #4]
 8005fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fea:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8005fec:	697a      	ldr	r2, [r7, #20]
 8005fee:	4b15      	ldr	r3, [pc, #84]	; (8006044 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8005ff0:	4013      	ands	r3, r2
 8005ff2:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	685b      	ldr	r3, [r3, #4]
 8005ffc:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005ffe:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8006000:	68bb      	ldr	r3, [r7, #8]
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8006006:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	68db      	ldr	r3, [r3, #12]
 800600c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800600e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8006010:	68bb      	ldr	r3, [r7, #8]
 8006012:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006014:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006016:	697a      	ldr	r2, [r7, #20]
 8006018:	4313      	orrs	r3, r2
 800601a:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	6979      	ldr	r1, [r7, #20]
 8006022:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006026:	e005      	b.n	8006034 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	687a      	ldr	r2, [r7, #4]
 800602c:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8006030:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8006034:	2300      	movs	r3, #0
}
 8006036:	4618      	mov	r0, r3
 8006038:	371c      	adds	r7, #28
 800603a:	46bd      	mov	sp, r7
 800603c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006040:	4770      	bx	lr
 8006042:	bf00      	nop
 8006044:	cff00000 	.word	0xcff00000

08006048 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8006048:	b084      	sub	sp, #16
 800604a:	b480      	push	{r7}
 800604c:	b085      	sub	sp, #20
 800604e:	af00      	add	r7, sp, #0
 8006050:	6078      	str	r0, [r7, #4]
 8006052:	f107 001c 	add.w	r0, r7, #28
 8006056:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800605a:	2300      	movs	r3, #0
 800605c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800605e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8006060:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8006062:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8006064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 8006066:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8006068:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800606a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800606c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800606e:	431a      	orrs	r2, r3
             Init.ClockDiv
 8006070:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 8006072:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8006074:	68fa      	ldr	r2, [r7, #12]
 8006076:	4313      	orrs	r3, r2
 8006078:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	685b      	ldr	r3, [r3, #4]
 800607e:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 8006082:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006086:	68fa      	ldr	r2, [r7, #12]
 8006088:	431a      	orrs	r2, r3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800608e:	2300      	movs	r3, #0
}
 8006090:	4618      	mov	r0, r3
 8006092:	3714      	adds	r7, #20
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	b004      	add	sp, #16
 800609c:	4770      	bx	lr

0800609e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800609e:	b480      	push	{r7}
 80060a0:	b083      	sub	sp, #12
 80060a2:	af00      	add	r7, sp, #0
 80060a4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 80060b8:	b480      	push	{r7}
 80060ba:	b083      	sub	sp, #12
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
 80060c0:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 80060c2:	683b      	ldr	r3, [r7, #0]
 80060c4:	681a      	ldr	r2, [r3, #0]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80060cc:	2300      	movs	r3, #0
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	370c      	adds	r7, #12
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr

080060da <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 80060da:	b580      	push	{r7, lr}
 80060dc:	b082      	sub	sp, #8
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2203      	movs	r2, #3
 80060e6:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 80060e8:	2002      	movs	r0, #2
 80060ea:	f7fb ff67 	bl	8001fbc <HAL_Delay>
  
  return HAL_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	3708      	adds	r7, #8
 80060f4:	46bd      	mov	sp, r7
 80060f6:	bd80      	pop	{r7, pc}

080060f8 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 80060f8:	b480      	push	{r7}
 80060fa:	b083      	sub	sp, #12
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f003 0303 	and.w	r3, r3, #3
}
 8006108:	4618      	mov	r0, r3
 800610a:	370c      	adds	r7, #12
 800610c:	46bd      	mov	sp, r7
 800610e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006112:	4770      	bx	lr

08006114 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8006114:	b480      	push	{r7}
 8006116:	b085      	sub	sp, #20
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
 800611c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800611e:	2300      	movs	r3, #0
 8006120:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8006122:	683b      	ldr	r3, [r7, #0]
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006132:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8006138:	431a      	orrs	r2, r3
                       Command->CPSM);
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800613e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006140:	68fa      	ldr	r2, [r7, #12]
 8006142:	4313      	orrs	r3, r2
 8006144:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800614e:	f023 030f 	bic.w	r3, r3, #15
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	431a      	orrs	r2, r3
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800615a:	2300      	movs	r3, #0
}
 800615c:	4618      	mov	r0, r3
 800615e:	3714      	adds	r7, #20
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr

08006168 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8006168:	b480      	push	{r7}
 800616a:	b083      	sub	sp, #12
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	691b      	ldr	r3, [r3, #16]
 8006174:	b2db      	uxtb	r3, r3
}
 8006176:	4618      	mov	r0, r3
 8006178:	370c      	adds	r7, #12
 800617a:	46bd      	mov	sp, r7
 800617c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006180:	4770      	bx	lr

08006182 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8006182:	b480      	push	{r7}
 8006184:	b085      	sub	sp, #20
 8006186:	af00      	add	r7, sp, #0
 8006188:	6078      	str	r0, [r7, #4]
 800618a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	3314      	adds	r3, #20
 8006190:	461a      	mov	r2, r3
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	4413      	add	r3, r2
 8006196:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
}  
 800619c:	4618      	mov	r0, r3
 800619e:	3714      	adds	r7, #20
 80061a0:	46bd      	mov	sp, r7
 80061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a6:	4770      	bx	lr

080061a8 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b085      	sub	sp, #20
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80061b2:	2300      	movs	r3, #0
 80061b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	681a      	ldr	r2, [r3, #0]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	685a      	ldr	r2, [r3, #4]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 80061ca:	683b      	ldr	r3, [r7, #0]
 80061cc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80061ce:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 80061d4:	431a      	orrs	r2, r3
                       Data->DPSM);
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 80061da:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 80061dc:	68fa      	ldr	r2, [r7, #12]
 80061de:	4313      	orrs	r3, r2
 80061e0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e6:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	431a      	orrs	r2, r3
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80061f2:	2300      	movs	r3, #0

}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3714      	adds	r7, #20
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b088      	sub	sp, #32
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
 8006208:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800620e:	2310      	movs	r3, #16
 8006210:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006212:	2340      	movs	r3, #64	; 0x40
 8006214:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006216:	2300      	movs	r3, #0
 8006218:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800621a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800621e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006220:	f107 0308 	add.w	r3, r7, #8
 8006224:	4619      	mov	r1, r3
 8006226:	6878      	ldr	r0, [r7, #4]
 8006228:	f7ff ff74 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800622c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006230:	2110      	movs	r1, #16
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 f9fe 	bl	8006634 <SDMMC_GetCmdResp1>
 8006238:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800623a:	69fb      	ldr	r3, [r7, #28]
}
 800623c:	4618      	mov	r0, r3
 800623e:	3720      	adds	r7, #32
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006244:	b580      	push	{r7, lr}
 8006246:	b088      	sub	sp, #32
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
 800624c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006252:	2311      	movs	r3, #17
 8006254:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006256:	2340      	movs	r3, #64	; 0x40
 8006258:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800625a:	2300      	movs	r3, #0
 800625c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800625e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006262:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006264:	f107 0308 	add.w	r3, r7, #8
 8006268:	4619      	mov	r1, r3
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f7ff ff52 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006270:	f241 3288 	movw	r2, #5000	; 0x1388
 8006274:	2111      	movs	r1, #17
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f000 f9dc 	bl	8006634 <SDMMC_GetCmdResp1>
 800627c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800627e:	69fb      	ldr	r3, [r7, #28]
}
 8006280:	4618      	mov	r0, r3
 8006282:	3720      	adds	r7, #32
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b088      	sub	sp, #32
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8006296:	2312      	movs	r3, #18
 8006298:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800629a:	2340      	movs	r3, #64	; 0x40
 800629c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800629e:	2300      	movs	r3, #0
 80062a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80062a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062a6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80062a8:	f107 0308 	add.w	r3, r7, #8
 80062ac:	4619      	mov	r1, r3
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	f7ff ff30 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80062b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80062b8:	2112      	movs	r1, #18
 80062ba:	6878      	ldr	r0, [r7, #4]
 80062bc:	f000 f9ba 	bl	8006634 <SDMMC_GetCmdResp1>
 80062c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80062c2:	69fb      	ldr	r3, [r7, #28]
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3720      	adds	r7, #32
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b088      	sub	sp, #32
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80062da:	2318      	movs	r3, #24
 80062dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80062de:	2340      	movs	r3, #64	; 0x40
 80062e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80062e2:	2300      	movs	r3, #0
 80062e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80062e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062ea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80062ec:	f107 0308 	add.w	r3, r7, #8
 80062f0:	4619      	mov	r1, r3
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f7ff ff0e 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80062f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80062fc:	2118      	movs	r1, #24
 80062fe:	6878      	ldr	r0, [r7, #4]
 8006300:	f000 f998 	bl	8006634 <SDMMC_GetCmdResp1>
 8006304:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006306:	69fb      	ldr	r3, [r7, #28]
}
 8006308:	4618      	mov	r0, r3
 800630a:	3720      	adds	r7, #32
 800630c:	46bd      	mov	sp, r7
 800630e:	bd80      	pop	{r7, pc}

08006310 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8006310:	b580      	push	{r7, lr}
 8006312:	b088      	sub	sp, #32
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800631e:	2319      	movs	r3, #25
 8006320:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006322:	2340      	movs	r3, #64	; 0x40
 8006324:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006326:	2300      	movs	r3, #0
 8006328:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800632a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800632e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006330:	f107 0308 	add.w	r3, r7, #8
 8006334:	4619      	mov	r1, r3
 8006336:	6878      	ldr	r0, [r7, #4]
 8006338:	f7ff feec 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800633c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006340:	2119      	movs	r1, #25
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f000 f976 	bl	8006634 <SDMMC_GetCmdResp1>
 8006348:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800634a:	69fb      	ldr	r3, [r7, #28]
}
 800634c:	4618      	mov	r0, r3
 800634e:	3720      	adds	r7, #32
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}

08006354 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b088      	sub	sp, #32
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800635c:	2300      	movs	r3, #0
 800635e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006360:	230c      	movs	r3, #12
 8006362:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006364:	2340      	movs	r3, #64	; 0x40
 8006366:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006368:	2300      	movs	r3, #0
 800636a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800636c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006370:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006372:	f107 0308 	add.w	r3, r7, #8
 8006376:	4619      	mov	r1, r3
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f7ff fecb 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800637e:	4a05      	ldr	r2, [pc, #20]	; (8006394 <SDMMC_CmdStopTransfer+0x40>)
 8006380:	210c      	movs	r1, #12
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f000 f956 	bl	8006634 <SDMMC_GetCmdResp1>
 8006388:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800638a:	69fb      	ldr	r3, [r7, #28]
}
 800638c:	4618      	mov	r0, r3
 800638e:	3720      	adds	r7, #32
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}
 8006394:	05f5e100 	.word	0x05f5e100

08006398 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b08a      	sub	sp, #40	; 0x28
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80063a8:	2307      	movs	r3, #7
 80063aa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80063ac:	2340      	movs	r3, #64	; 0x40
 80063ae:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80063b0:	2300      	movs	r3, #0
 80063b2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80063b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063b8:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80063ba:	f107 0310 	add.w	r3, r7, #16
 80063be:	4619      	mov	r1, r3
 80063c0:	68f8      	ldr	r0, [r7, #12]
 80063c2:	f7ff fea7 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 80063c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80063ca:	2107      	movs	r1, #7
 80063cc:	68f8      	ldr	r0, [r7, #12]
 80063ce:	f000 f931 	bl	8006634 <SDMMC_GetCmdResp1>
 80063d2:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 80063d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80063d6:	4618      	mov	r0, r3
 80063d8:	3728      	adds	r7, #40	; 0x28
 80063da:	46bd      	mov	sp, r7
 80063dc:	bd80      	pop	{r7, pc}

080063de <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 80063de:	b580      	push	{r7, lr}
 80063e0:	b088      	sub	sp, #32
 80063e2:	af00      	add	r7, sp, #0
 80063e4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 80063e6:	2300      	movs	r3, #0
 80063e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80063ea:	2300      	movs	r3, #0
 80063ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80063ee:	2300      	movs	r3, #0
 80063f0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80063f2:	2300      	movs	r3, #0
 80063f4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80063f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063fa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80063fc:	f107 0308 	add.w	r3, r7, #8
 8006400:	4619      	mov	r1, r3
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f7ff fe86 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f000 f8eb 	bl	80065e4 <SDMMC_GetCmdError>
 800640e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006410:	69fb      	ldr	r3, [r7, #28]
}
 8006412:	4618      	mov	r0, r3
 8006414:	3720      	adds	r7, #32
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}

0800641a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800641a:	b580      	push	{r7, lr}
 800641c:	b088      	sub	sp, #32
 800641e:	af00      	add	r7, sp, #0
 8006420:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8006422:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8006426:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8006428:	2308      	movs	r3, #8
 800642a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800642c:	2340      	movs	r3, #64	; 0x40
 800642e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006430:	2300      	movs	r3, #0
 8006432:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006434:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006438:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800643a:	f107 0308 	add.w	r3, r7, #8
 800643e:	4619      	mov	r1, r3
 8006440:	6878      	ldr	r0, [r7, #4]
 8006442:	f7ff fe67 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 fad4 	bl	80069f4 <SDMMC_GetCmdResp7>
 800644c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800644e:	69fb      	ldr	r3, [r7, #28]
}
 8006450:	4618      	mov	r0, r3
 8006452:	3720      	adds	r7, #32
 8006454:	46bd      	mov	sp, r7
 8006456:	bd80      	pop	{r7, pc}

08006458 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b088      	sub	sp, #32
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8006466:	2337      	movs	r3, #55	; 0x37
 8006468:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800646a:	2340      	movs	r3, #64	; 0x40
 800646c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800646e:	2300      	movs	r3, #0
 8006470:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006472:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006476:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006478:	f107 0308 	add.w	r3, r7, #8
 800647c:	4619      	mov	r1, r3
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f7ff fe48 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006484:	f241 3288 	movw	r2, #5000	; 0x1388
 8006488:	2137      	movs	r1, #55	; 0x37
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 f8d2 	bl	8006634 <SDMMC_GetCmdResp1>
 8006490:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006492:	69fb      	ldr	r3, [r7, #28]
}
 8006494:	4618      	mov	r0, r3
 8006496:	3720      	adds	r7, #32
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b088      	sub	sp, #32
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80064ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80064b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80064b2:	2329      	movs	r3, #41	; 0x29
 80064b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80064b6:	2340      	movs	r3, #64	; 0x40
 80064b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80064ba:	2300      	movs	r3, #0
 80064bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80064be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80064c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80064c4:	f107 0308 	add.w	r3, r7, #8
 80064c8:	4619      	mov	r1, r3
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f7ff fe22 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f000 f9e1 	bl	8006898 <SDMMC_GetCmdResp3>
 80064d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80064d8:	69fb      	ldr	r3, [r7, #28]
}
 80064da:	4618      	mov	r0, r3
 80064dc:	3720      	adds	r7, #32
 80064de:	46bd      	mov	sp, r7
 80064e0:	bd80      	pop	{r7, pc}

080064e2 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 80064e2:	b580      	push	{r7, lr}
 80064e4:	b088      	sub	sp, #32
 80064e6:	af00      	add	r7, sp, #0
 80064e8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80064ea:	2300      	movs	r3, #0
 80064ec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80064ee:	2302      	movs	r3, #2
 80064f0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 80064f2:	23c0      	movs	r3, #192	; 0xc0
 80064f4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80064f6:	2300      	movs	r3, #0
 80064f8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80064fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80064fe:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006500:	f107 0308 	add.w	r3, r7, #8
 8006504:	4619      	mov	r1, r3
 8006506:	6878      	ldr	r0, [r7, #4]
 8006508:	f7ff fe04 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800650c:	6878      	ldr	r0, [r7, #4]
 800650e:	f000 f97d 	bl	800680c <SDMMC_GetCmdResp2>
 8006512:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006514:	69fb      	ldr	r3, [r7, #28]
}
 8006516:	4618      	mov	r0, r3
 8006518:	3720      	adds	r7, #32
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}

0800651e <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800651e:	b580      	push	{r7, lr}
 8006520:	b088      	sub	sp, #32
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]
 8006526:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800652c:	2309      	movs	r3, #9
 800652e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006530:	23c0      	movs	r3, #192	; 0xc0
 8006532:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006534:	2300      	movs	r3, #0
 8006536:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006538:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800653c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800653e:	f107 0308 	add.w	r3, r7, #8
 8006542:	4619      	mov	r1, r3
 8006544:	6878      	ldr	r0, [r7, #4]
 8006546:	f7ff fde5 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 f95e 	bl	800680c <SDMMC_GetCmdResp2>
 8006550:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006552:	69fb      	ldr	r3, [r7, #28]
}
 8006554:	4618      	mov	r0, r3
 8006556:	3720      	adds	r7, #32
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}

0800655c <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b088      	sub	sp, #32
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
 8006564:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8006566:	2300      	movs	r3, #0
 8006568:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800656a:	2303      	movs	r3, #3
 800656c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800656e:	2340      	movs	r3, #64	; 0x40
 8006570:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006572:	2300      	movs	r3, #0
 8006574:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006576:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800657a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800657c:	f107 0308 	add.w	r3, r7, #8
 8006580:	4619      	mov	r1, r3
 8006582:	6878      	ldr	r0, [r7, #4]
 8006584:	f7ff fdc6 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006588:	683a      	ldr	r2, [r7, #0]
 800658a:	2103      	movs	r1, #3
 800658c:	6878      	ldr	r0, [r7, #4]
 800658e:	f000 f9bd 	bl	800690c <SDMMC_GetCmdResp6>
 8006592:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8006594:	69fb      	ldr	r3, [r7, #28]
}
 8006596:	4618      	mov	r0, r3
 8006598:	3720      	adds	r7, #32
 800659a:	46bd      	mov	sp, r7
 800659c:	bd80      	pop	{r7, pc}

0800659e <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800659e:	b580      	push	{r7, lr}
 80065a0:	b088      	sub	sp, #32
 80065a2:	af00      	add	r7, sp, #0
 80065a4:	6078      	str	r0, [r7, #4]
 80065a6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80065ac:	230d      	movs	r3, #13
 80065ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80065b0:	2340      	movs	r3, #64	; 0x40
 80065b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80065b4:	2300      	movs	r3, #0
 80065b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80065b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80065be:	f107 0308 	add.w	r3, r7, #8
 80065c2:	4619      	mov	r1, r3
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f7ff fda5 	bl	8006114 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80065ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80065ce:	210d      	movs	r1, #13
 80065d0:	6878      	ldr	r0, [r7, #4]
 80065d2:	f000 f82f 	bl	8006634 <SDMMC_GetCmdResp1>
 80065d6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80065d8:	69fb      	ldr	r3, [r7, #28]
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3720      	adds	r7, #32
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
	...

080065e4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 80065e4:	b490      	push	{r4, r7}
 80065e6:	b082      	sub	sp, #8
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80065ec:	4b0f      	ldr	r3, [pc, #60]	; (800662c <SDMMC_GetCmdError+0x48>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	4a0f      	ldr	r2, [pc, #60]	; (8006630 <SDMMC_GetCmdError+0x4c>)
 80065f2:	fba2 2303 	umull	r2, r3, r2, r3
 80065f6:	0a5b      	lsrs	r3, r3, #9
 80065f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80065fc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006600:	4623      	mov	r3, r4
 8006602:	1e5c      	subs	r4, r3, #1
 8006604:	2b00      	cmp	r3, #0
 8006606:	d102      	bne.n	800660e <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006608:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800660c:	e009      	b.n	8006622 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006616:	2b00      	cmp	r3, #0
 8006618:	d0f2      	beq.n	8006600 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	22c5      	movs	r2, #197	; 0xc5
 800661e:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8006620:	2300      	movs	r3, #0
}
 8006622:	4618      	mov	r0, r3
 8006624:	3708      	adds	r7, #8
 8006626:	46bd      	mov	sp, r7
 8006628:	bc90      	pop	{r4, r7}
 800662a:	4770      	bx	lr
 800662c:	20000018 	.word	0x20000018
 8006630:	10624dd3 	.word	0x10624dd3

08006634 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8006634:	b590      	push	{r4, r7, lr}
 8006636:	b087      	sub	sp, #28
 8006638:	af00      	add	r7, sp, #0
 800663a:	60f8      	str	r0, [r7, #12]
 800663c:	460b      	mov	r3, r1
 800663e:	607a      	str	r2, [r7, #4]
 8006640:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006642:	4b6f      	ldr	r3, [pc, #444]	; (8006800 <SDMMC_GetCmdResp1+0x1cc>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a6f      	ldr	r2, [pc, #444]	; (8006804 <SDMMC_GetCmdResp1+0x1d0>)
 8006648:	fba2 2303 	umull	r2, r3, r2, r3
 800664c:	0a5b      	lsrs	r3, r3, #9
 800664e:	687a      	ldr	r2, [r7, #4]
 8006650:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006654:	4623      	mov	r3, r4
 8006656:	1e5c      	subs	r4, r3, #1
 8006658:	2b00      	cmp	r3, #0
 800665a:	d102      	bne.n	8006662 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800665c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006660:	e0c9      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006666:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006668:	697b      	ldr	r3, [r7, #20]
 800666a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800666e:	2b00      	cmp	r3, #0
 8006670:	d0f0      	beq.n	8006654 <SDMMC_GetCmdResp1+0x20>
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006678:	2b00      	cmp	r3, #0
 800667a:	d1eb      	bne.n	8006654 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006680:	f003 0304 	and.w	r3, r3, #4
 8006684:	2b00      	cmp	r3, #0
 8006686:	d004      	beq.n	8006692 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	2204      	movs	r2, #4
 800668c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800668e:	2304      	movs	r3, #4
 8006690:	e0b1      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006696:	f003 0301 	and.w	r3, r3, #1
 800669a:	2b00      	cmp	r3, #0
 800669c:	d004      	beq.n	80066a8 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2201      	movs	r2, #1
 80066a2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80066a4:	2301      	movs	r3, #1
 80066a6:	e0a6      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	22c5      	movs	r2, #197	; 0xc5
 80066ac:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80066ae:	68f8      	ldr	r0, [r7, #12]
 80066b0:	f7ff fd5a 	bl	8006168 <SDIO_GetCommandResponse>
 80066b4:	4603      	mov	r3, r0
 80066b6:	461a      	mov	r2, r3
 80066b8:	7afb      	ldrb	r3, [r7, #11]
 80066ba:	4293      	cmp	r3, r2
 80066bc:	d001      	beq.n	80066c2 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80066be:	2301      	movs	r3, #1
 80066c0:	e099      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80066c2:	2100      	movs	r1, #0
 80066c4:	68f8      	ldr	r0, [r7, #12]
 80066c6:	f7ff fd5c 	bl	8006182 <SDIO_GetResponse>
 80066ca:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80066cc:	693a      	ldr	r2, [r7, #16]
 80066ce:	4b4e      	ldr	r3, [pc, #312]	; (8006808 <SDMMC_GetCmdResp1+0x1d4>)
 80066d0:	4013      	ands	r3, r2
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d101      	bne.n	80066da <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 80066d6:	2300      	movs	r3, #0
 80066d8:	e08d      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	da02      	bge.n	80066e6 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80066e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80066e4:	e087      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80066e6:	693b      	ldr	r3, [r7, #16]
 80066e8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d001      	beq.n	80066f4 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80066f0:	2340      	movs	r3, #64	; 0x40
 80066f2:	e080      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80066f4:	693b      	ldr	r3, [r7, #16]
 80066f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d001      	beq.n	8006702 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80066fe:	2380      	movs	r3, #128	; 0x80
 8006700:	e079      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8006702:	693b      	ldr	r3, [r7, #16]
 8006704:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006708:	2b00      	cmp	r3, #0
 800670a:	d002      	beq.n	8006712 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800670c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006710:	e071      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006718:	2b00      	cmp	r3, #0
 800671a:	d002      	beq.n	8006722 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800671c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006720:	e069      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d002      	beq.n	8006732 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800672c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006730:	e061      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006738:	2b00      	cmp	r3, #0
 800673a:	d002      	beq.n	8006742 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800673c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006740:	e059      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006748:	2b00      	cmp	r3, #0
 800674a:	d002      	beq.n	8006752 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800674c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006750:	e051      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006758:	2b00      	cmp	r3, #0
 800675a:	d002      	beq.n	8006762 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800675c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006760:	e049      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8006762:	693b      	ldr	r3, [r7, #16]
 8006764:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006768:	2b00      	cmp	r3, #0
 800676a:	d002      	beq.n	8006772 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800676c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006770:	e041      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006778:	2b00      	cmp	r3, #0
 800677a:	d002      	beq.n	8006782 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800677c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006780:	e039      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8006782:	693b      	ldr	r3, [r7, #16]
 8006784:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006788:	2b00      	cmp	r3, #0
 800678a:	d002      	beq.n	8006792 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800678c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006790:	e031      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006798:	2b00      	cmp	r3, #0
 800679a:	d002      	beq.n	80067a2 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800679c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80067a0:	e029      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80067a2:	693b      	ldr	r3, [r7, #16]
 80067a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d002      	beq.n	80067b2 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 80067ac:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80067b0:	e021      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80067b2:	693b      	ldr	r3, [r7, #16]
 80067b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d002      	beq.n	80067c2 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 80067bc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80067c0:	e019      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d002      	beq.n	80067d2 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80067cc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80067d0:	e011      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d002      	beq.n	80067e2 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80067dc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80067e0:	e009      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	f003 0308 	and.w	r3, r3, #8
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d002      	beq.n	80067f2 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80067ec:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80067f0:	e001      	b.n	80067f6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80067f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80067f6:	4618      	mov	r0, r3
 80067f8:	371c      	adds	r7, #28
 80067fa:	46bd      	mov	sp, r7
 80067fc:	bd90      	pop	{r4, r7, pc}
 80067fe:	bf00      	nop
 8006800:	20000018 	.word	0x20000018
 8006804:	10624dd3 	.word	0x10624dd3
 8006808:	fdffe008 	.word	0xfdffe008

0800680c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800680c:	b490      	push	{r4, r7}
 800680e:	b084      	sub	sp, #16
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006814:	4b1e      	ldr	r3, [pc, #120]	; (8006890 <SDMMC_GetCmdResp2+0x84>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	4a1e      	ldr	r2, [pc, #120]	; (8006894 <SDMMC_GetCmdResp2+0x88>)
 800681a:	fba2 2303 	umull	r2, r3, r2, r3
 800681e:	0a5b      	lsrs	r3, r3, #9
 8006820:	f241 3288 	movw	r2, #5000	; 0x1388
 8006824:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006828:	4623      	mov	r3, r4
 800682a:	1e5c      	subs	r4, r3, #1
 800682c:	2b00      	cmp	r3, #0
 800682e:	d102      	bne.n	8006836 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006830:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006834:	e026      	b.n	8006884 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800683a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006842:	2b00      	cmp	r3, #0
 8006844:	d0f0      	beq.n	8006828 <SDMMC_GetCmdResp2+0x1c>
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800684c:	2b00      	cmp	r3, #0
 800684e:	d1eb      	bne.n	8006828 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006854:	f003 0304 	and.w	r3, r3, #4
 8006858:	2b00      	cmp	r3, #0
 800685a:	d004      	beq.n	8006866 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2204      	movs	r2, #4
 8006860:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006862:	2304      	movs	r3, #4
 8006864:	e00e      	b.n	8006884 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800686a:	f003 0301 	and.w	r3, r3, #1
 800686e:	2b00      	cmp	r3, #0
 8006870:	d004      	beq.n	800687c <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2201      	movs	r2, #1
 8006876:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006878:	2301      	movs	r3, #1
 800687a:	e003      	b.n	8006884 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	22c5      	movs	r2, #197	; 0xc5
 8006880:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8006882:	2300      	movs	r3, #0
}
 8006884:	4618      	mov	r0, r3
 8006886:	3710      	adds	r7, #16
 8006888:	46bd      	mov	sp, r7
 800688a:	bc90      	pop	{r4, r7}
 800688c:	4770      	bx	lr
 800688e:	bf00      	nop
 8006890:	20000018 	.word	0x20000018
 8006894:	10624dd3 	.word	0x10624dd3

08006898 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8006898:	b490      	push	{r4, r7}
 800689a:	b084      	sub	sp, #16
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80068a0:	4b18      	ldr	r3, [pc, #96]	; (8006904 <SDMMC_GetCmdResp3+0x6c>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a18      	ldr	r2, [pc, #96]	; (8006908 <SDMMC_GetCmdResp3+0x70>)
 80068a6:	fba2 2303 	umull	r2, r3, r2, r3
 80068aa:	0a5b      	lsrs	r3, r3, #9
 80068ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80068b0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 80068b4:	4623      	mov	r3, r4
 80068b6:	1e5c      	subs	r4, r3, #1
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d102      	bne.n	80068c2 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 80068bc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80068c0:	e01b      	b.n	80068fa <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068c6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d0f0      	beq.n	80068b4 <SDMMC_GetCmdResp3+0x1c>
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d1eb      	bne.n	80068b4 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068e0:	f003 0304 	and.w	r3, r3, #4
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d004      	beq.n	80068f2 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2204      	movs	r2, #4
 80068ec:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80068ee:	2304      	movs	r3, #4
 80068f0:	e003      	b.n	80068fa <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	22c5      	movs	r2, #197	; 0xc5
 80068f6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80068f8:	2300      	movs	r3, #0
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3710      	adds	r7, #16
 80068fe:	46bd      	mov	sp, r7
 8006900:	bc90      	pop	{r4, r7}
 8006902:	4770      	bx	lr
 8006904:	20000018 	.word	0x20000018
 8006908:	10624dd3 	.word	0x10624dd3

0800690c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800690c:	b590      	push	{r4, r7, lr}
 800690e:	b087      	sub	sp, #28
 8006910:	af00      	add	r7, sp, #0
 8006912:	60f8      	str	r0, [r7, #12]
 8006914:	460b      	mov	r3, r1
 8006916:	607a      	str	r2, [r7, #4]
 8006918:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800691a:	4b34      	ldr	r3, [pc, #208]	; (80069ec <SDMMC_GetCmdResp6+0xe0>)
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4a34      	ldr	r2, [pc, #208]	; (80069f0 <SDMMC_GetCmdResp6+0xe4>)
 8006920:	fba2 2303 	umull	r2, r3, r2, r3
 8006924:	0a5b      	lsrs	r3, r3, #9
 8006926:	f241 3288 	movw	r2, #5000	; 0x1388
 800692a:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800692e:	4623      	mov	r3, r4
 8006930:	1e5c      	subs	r4, r3, #1
 8006932:	2b00      	cmp	r3, #0
 8006934:	d102      	bne.n	800693c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006936:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800693a:	e052      	b.n	80069e2 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006940:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006942:	697b      	ldr	r3, [r7, #20]
 8006944:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006948:	2b00      	cmp	r3, #0
 800694a:	d0f0      	beq.n	800692e <SDMMC_GetCmdResp6+0x22>
 800694c:	697b      	ldr	r3, [r7, #20]
 800694e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006952:	2b00      	cmp	r3, #0
 8006954:	d1eb      	bne.n	800692e <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800695a:	f003 0304 	and.w	r3, r3, #4
 800695e:	2b00      	cmp	r3, #0
 8006960:	d004      	beq.n	800696c <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2204      	movs	r2, #4
 8006966:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006968:	2304      	movs	r3, #4
 800696a:	e03a      	b.n	80069e2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006970:	f003 0301 	and.w	r3, r3, #1
 8006974:	2b00      	cmp	r3, #0
 8006976:	d004      	beq.n	8006982 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2201      	movs	r2, #1
 800697c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800697e:	2301      	movs	r3, #1
 8006980:	e02f      	b.n	80069e2 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8006982:	68f8      	ldr	r0, [r7, #12]
 8006984:	f7ff fbf0 	bl	8006168 <SDIO_GetCommandResponse>
 8006988:	4603      	mov	r3, r0
 800698a:	461a      	mov	r2, r3
 800698c:	7afb      	ldrb	r3, [r7, #11]
 800698e:	4293      	cmp	r3, r2
 8006990:	d001      	beq.n	8006996 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006992:	2301      	movs	r3, #1
 8006994:	e025      	b.n	80069e2 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	22c5      	movs	r2, #197	; 0xc5
 800699a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800699c:	2100      	movs	r1, #0
 800699e:	68f8      	ldr	r0, [r7, #12]
 80069a0:	f7ff fbef 	bl	8006182 <SDIO_GetResponse>
 80069a4:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	d106      	bne.n	80069be <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 80069b0:	693b      	ldr	r3, [r7, #16]
 80069b2:	0c1b      	lsrs	r3, r3, #16
 80069b4:	b29a      	uxth	r2, r3
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 80069ba:	2300      	movs	r3, #0
 80069bc:	e011      	b.n	80069e2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d002      	beq.n	80069ce <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80069c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80069cc:	e009      	b.n	80069e2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80069ce:	693b      	ldr	r3, [r7, #16]
 80069d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d002      	beq.n	80069de <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80069d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80069dc:	e001      	b.n	80069e2 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80069de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	371c      	adds	r7, #28
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd90      	pop	{r4, r7, pc}
 80069ea:	bf00      	nop
 80069ec:	20000018 	.word	0x20000018
 80069f0:	10624dd3 	.word	0x10624dd3

080069f4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80069f4:	b490      	push	{r4, r7}
 80069f6:	b084      	sub	sp, #16
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80069fc:	4b21      	ldr	r3, [pc, #132]	; (8006a84 <SDMMC_GetCmdResp7+0x90>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a21      	ldr	r2, [pc, #132]	; (8006a88 <SDMMC_GetCmdResp7+0x94>)
 8006a02:	fba2 2303 	umull	r2, r3, r2, r3
 8006a06:	0a5b      	lsrs	r3, r3, #9
 8006a08:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a0c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8006a10:	4623      	mov	r3, r4
 8006a12:	1e5c      	subs	r4, r3, #1
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d102      	bne.n	8006a1e <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8006a18:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8006a1c:	e02c      	b.n	8006a78 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a22:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d0f0      	beq.n	8006a10 <SDMMC_GetCmdResp7+0x1c>
 8006a2e:	68fb      	ldr	r3, [r7, #12]
 8006a30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d1eb      	bne.n	8006a10 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a3c:	f003 0304 	and.w	r3, r3, #4
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d004      	beq.n	8006a4e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2204      	movs	r2, #4
 8006a48:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006a4a:	2304      	movs	r3, #4
 8006a4c:	e014      	b.n	8006a78 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a52:	f003 0301 	and.w	r3, r3, #1
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d004      	beq.n	8006a64 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2201      	movs	r2, #1
 8006a5e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006a60:	2301      	movs	r3, #1
 8006a62:	e009      	b.n	8006a78 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d002      	beq.n	8006a76 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2240      	movs	r2, #64	; 0x40
 8006a74:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006a76:	2300      	movs	r3, #0
  
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3710      	adds	r7, #16
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bc90      	pop	{r4, r7}
 8006a80:	4770      	bx	lr
 8006a82:	bf00      	nop
 8006a84:	20000018 	.word	0x20000018
 8006a88:	10624dd3 	.word	0x10624dd3

08006a8c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 8006a8c:	b580      	push	{r7, lr}
 8006a8e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8006a90:	4904      	ldr	r1, [pc, #16]	; (8006aa4 <MX_FATFS_Init+0x18>)
 8006a92:	4805      	ldr	r0, [pc, #20]	; (8006aa8 <MX_FATFS_Init+0x1c>)
 8006a94:	f003 f8c4 	bl	8009c20 <FATFS_LinkDriver>
 8006a98:	4603      	mov	r3, r0
 8006a9a:	461a      	mov	r2, r3
 8006a9c:	4b03      	ldr	r3, [pc, #12]	; (8006aac <MX_FATFS_Init+0x20>)
 8006a9e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 8006aa0:	bf00      	nop
 8006aa2:	bd80      	pop	{r7, pc}
 8006aa4:	20005738 	.word	0x20005738
 8006aa8:	0800ab98 	.word	0x0800ab98
 8006aac:	20005734 	.word	0x20005734

08006ab0 <get_fattime>:
  * @brief  Gets Time from RTC 
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006ab4:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */  
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abe:	4770      	bx	lr

08006ac0 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b082      	sub	sp, #8
 8006ac4:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8006aca:	f000 f86b 	bl	8006ba4 <BSP_SD_IsDetected>
 8006ace:	4603      	mov	r3, r0
 8006ad0:	2b01      	cmp	r3, #1
 8006ad2:	d001      	beq.n	8006ad8 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e005      	b.n	8006ae4 <BSP_SD_Init+0x24>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 8006ad8:	4804      	ldr	r0, [pc, #16]	; (8006aec <BSP_SD_Init+0x2c>)
 8006ada:	f7fd fdeb 	bl	80046b4 <HAL_SD_Init>
 8006ade:	4603      	mov	r3, r0
 8006ae0:	71fb      	strb	r3, [r7, #7]

  return sd_state;
 8006ae2:	79fb      	ldrb	r3, [r7, #7]
}
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	3708      	adds	r7, #8
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	bd80      	pop	{r7, pc}
 8006aec:	20003de8 	.word	0x20003de8

08006af0 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b088      	sub	sp, #32
 8006af4:	af02      	add	r7, sp, #8
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
 8006afc:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8006afe:	2300      	movs	r3, #0
 8006b00:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	9300      	str	r3, [sp, #0]
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	68ba      	ldr	r2, [r7, #8]
 8006b0a:	68f9      	ldr	r1, [r7, #12]
 8006b0c:	4806      	ldr	r0, [pc, #24]	; (8006b28 <BSP_SD_ReadBlocks+0x38>)
 8006b0e:	f7fd fe61 	bl	80047d4 <HAL_SD_ReadBlocks>
 8006b12:	4603      	mov	r3, r0
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d001      	beq.n	8006b1c <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8006b18:	2301      	movs	r3, #1
 8006b1a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 8006b1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b1e:	4618      	mov	r0, r3
 8006b20:	3718      	adds	r7, #24
 8006b22:	46bd      	mov	sp, r7
 8006b24:	bd80      	pop	{r7, pc}
 8006b26:	bf00      	nop
 8006b28:	20003de8 	.word	0x20003de8

08006b2c <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 8006b2c:	b580      	push	{r7, lr}
 8006b2e:	b088      	sub	sp, #32
 8006b30:	af02      	add	r7, sp, #8
 8006b32:	60f8      	str	r0, [r7, #12]
 8006b34:	60b9      	str	r1, [r7, #8]
 8006b36:	607a      	str	r2, [r7, #4]
 8006b38:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	9300      	str	r3, [sp, #0]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	68ba      	ldr	r2, [r7, #8]
 8006b46:	68f9      	ldr	r1, [r7, #12]
 8006b48:	4806      	ldr	r0, [pc, #24]	; (8006b64 <BSP_SD_WriteBlocks+0x38>)
 8006b4a:	f7fe f83b 	bl	8004bc4 <HAL_SD_WriteBlocks>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d001      	beq.n	8006b58 <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;  
 8006b58:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	3718      	adds	r7, #24
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}
 8006b62:	bf00      	nop
 8006b64:	20003de8 	.word	0x20003de8

08006b68 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8006b68:	b580      	push	{r7, lr}
 8006b6a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8006b6c:	4805      	ldr	r0, [pc, #20]	; (8006b84 <BSP_SD_GetCardState+0x1c>)
 8006b6e:	f7fe fb99 	bl	80052a4 <HAL_SD_GetCardState>
 8006b72:	4603      	mov	r3, r0
 8006b74:	2b04      	cmp	r3, #4
 8006b76:	bf14      	ite	ne
 8006b78:	2301      	movne	r3, #1
 8006b7a:	2300      	moveq	r3, #0
 8006b7c:	b2db      	uxtb	r3, r3
}
 8006b7e:	4618      	mov	r0, r3
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop
 8006b84:	20003de8 	.word	0x20003de8

08006b88 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b082      	sub	sp, #8
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 8006b90:	6879      	ldr	r1, [r7, #4]
 8006b92:	4803      	ldr	r0, [pc, #12]	; (8006ba0 <BSP_SD_GetCardInfo+0x18>)
 8006b94:	f7fe fb5a 	bl	800524c <HAL_SD_GetCardInfo>
}
 8006b98:	bf00      	nop
 8006b9a:	3708      	adds	r7, #8
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	bd80      	pop	{r7, pc}
 8006ba0:	20003de8 	.word	0x20003de8

08006ba4 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b082      	sub	sp, #8
 8006ba8:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 8006baa:	2301      	movs	r3, #1
 8006bac:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 8006bae:	f000 f80b 	bl	8006bc8 <BSP_PlatformIsDetected>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d101      	bne.n	8006bbc <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8006bbc:	79fb      	ldrb	r3, [r7, #7]
 8006bbe:	b2db      	uxtb	r3, r3
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3708      	adds	r7, #8
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}

08006bc8 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b082      	sub	sp, #8
 8006bcc:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 8006bce:	2301      	movs	r3, #1
 8006bd0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 8006bd2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006bd6:	4806      	ldr	r0, [pc, #24]	; (8006bf0 <BSP_PlatformIsDetected+0x28>)
 8006bd8:	f7fc fdde 	bl	8003798 <HAL_GPIO_ReadPin>
 8006bdc:	4603      	mov	r3, r0
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d001      	beq.n	8006be6 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 8006be2:	2300      	movs	r3, #0
 8006be4:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
 8006be6:	79fb      	ldrb	r3, [r7, #7]
}  
 8006be8:	4618      	mov	r0, r3
 8006bea:	3708      	adds	r7, #8
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bd80      	pop	{r7, pc}
 8006bf0:	40021400 	.word	0x40021400

08006bf4 <SD_CheckStatus>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b082      	sub	sp, #8
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	4603      	mov	r3, r0
 8006bfc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8006bfe:	4b0b      	ldr	r3, [pc, #44]	; (8006c2c <SD_CheckStatus+0x38>)
 8006c00:	2201      	movs	r2, #1
 8006c02:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8006c04:	f7ff ffb0 	bl	8006b68 <BSP_SD_GetCardState>
 8006c08:	4603      	mov	r3, r0
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d107      	bne.n	8006c1e <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8006c0e:	4b07      	ldr	r3, [pc, #28]	; (8006c2c <SD_CheckStatus+0x38>)
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	f023 0301 	bic.w	r3, r3, #1
 8006c18:	b2da      	uxtb	r2, r3
 8006c1a:	4b04      	ldr	r3, [pc, #16]	; (8006c2c <SD_CheckStatus+0x38>)
 8006c1c:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 8006c1e:	4b03      	ldr	r3, [pc, #12]	; (8006c2c <SD_CheckStatus+0x38>)
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	b2db      	uxtb	r3, r3
}
 8006c24:	4618      	mov	r0, r3
 8006c26:	3708      	adds	r7, #8
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}
 8006c2c:	20000021 	.word	0x20000021

08006c30 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b082      	sub	sp, #8
 8006c34:	af00      	add	r7, sp, #0
 8006c36:	4603      	mov	r3, r0
 8006c38:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;  
 8006c3a:	4b0b      	ldr	r3, [pc, #44]	; (8006c68 <SD_initialize+0x38>)
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	701a      	strb	r2, [r3, #0]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8006c40:	f7ff ff3e 	bl	8006ac0 <BSP_SD_Init>
 8006c44:	4603      	mov	r3, r0
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d107      	bne.n	8006c5a <SD_initialize+0x2a>
  {
    Stat = SD_CheckStatus(lun);
 8006c4a:	79fb      	ldrb	r3, [r7, #7]
 8006c4c:	4618      	mov	r0, r3
 8006c4e:	f7ff ffd1 	bl	8006bf4 <SD_CheckStatus>
 8006c52:	4603      	mov	r3, r0
 8006c54:	461a      	mov	r2, r3
 8006c56:	4b04      	ldr	r3, [pc, #16]	; (8006c68 <SD_initialize+0x38>)
 8006c58:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 8006c5a:	4b03      	ldr	r3, [pc, #12]	; (8006c68 <SD_initialize+0x38>)
 8006c5c:	781b      	ldrb	r3, [r3, #0]
 8006c5e:	b2db      	uxtb	r3, r3
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3708      	adds	r7, #8
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}
 8006c68:	20000021 	.word	0x20000021

08006c6c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8006c6c:	b580      	push	{r7, lr}
 8006c6e:	b082      	sub	sp, #8
 8006c70:	af00      	add	r7, sp, #0
 8006c72:	4603      	mov	r3, r0
 8006c74:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 8006c76:	79fb      	ldrb	r3, [r7, #7]
 8006c78:	4618      	mov	r0, r3
 8006c7a:	f7ff ffbb 	bl	8006bf4 <SD_CheckStatus>
 8006c7e:	4603      	mov	r3, r0
}
 8006c80:	4618      	mov	r0, r3
 8006c82:	3708      	adds	r7, #8
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b086      	sub	sp, #24
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	60b9      	str	r1, [r7, #8]
 8006c90:	607a      	str	r2, [r7, #4]
 8006c92:	603b      	str	r3, [r7, #0]
 8006c94:	4603      	mov	r3, r0
 8006c96:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006c98:	2301      	movs	r3, #1
 8006c9a:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8006c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8006ca0:	683a      	ldr	r2, [r7, #0]
 8006ca2:	6879      	ldr	r1, [r7, #4]
 8006ca4:	68b8      	ldr	r0, [r7, #8]
 8006ca6:	f7ff ff23 	bl	8006af0 <BSP_SD_ReadBlocks>
 8006caa:	4603      	mov	r3, r0
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d107      	bne.n	8006cc0 <SD_read+0x38>
                       (uint32_t) (sector),
                       count, SD_TIMEOUT) == MSD_OK)
  {
    /* wait until the read operation is finished */
    while(BSP_SD_GetCardState()!= MSD_OK)
 8006cb0:	bf00      	nop
 8006cb2:	f7ff ff59 	bl	8006b68 <BSP_SD_GetCardState>
 8006cb6:	4603      	mov	r3, r0
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d1fa      	bne.n	8006cb2 <SD_read+0x2a>
    {
    }
    res = RES_OK;
 8006cbc:	2300      	movs	r3, #0
 8006cbe:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8006cc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3718      	adds	r7, #24
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}

08006cca <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 8006cca:	b580      	push	{r7, lr}
 8006ccc:	b086      	sub	sp, #24
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	60b9      	str	r1, [r7, #8]
 8006cd2:	607a      	str	r2, [r7, #4]
 8006cd4:	603b      	str	r3, [r7, #0]
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8006cda:	2301      	movs	r3, #1
 8006cdc:	75fb      	strb	r3, [r7, #23]

  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8006cde:	f04f 33ff 	mov.w	r3, #4294967295
 8006ce2:	683a      	ldr	r2, [r7, #0]
 8006ce4:	6879      	ldr	r1, [r7, #4]
 8006ce6:	68b8      	ldr	r0, [r7, #8]
 8006ce8:	f7ff ff20 	bl	8006b2c <BSP_SD_WriteBlocks>
 8006cec:	4603      	mov	r3, r0
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d107      	bne.n	8006d02 <SD_write+0x38>
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8006cf2:	bf00      	nop
 8006cf4:	f7ff ff38 	bl	8006b68 <BSP_SD_GetCardState>
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d1fa      	bne.n	8006cf4 <SD_write+0x2a>
    {
    }
    res = RES_OK;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	75fb      	strb	r3, [r7, #23]
  }

  return res;
 8006d02:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3718      	adds	r7, #24
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}

08006d0c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b08c      	sub	sp, #48	; 0x30
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	4603      	mov	r3, r0
 8006d14:	603a      	str	r2, [r7, #0]
 8006d16:	71fb      	strb	r3, [r7, #7]
 8006d18:	460b      	mov	r3, r1
 8006d1a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8006d1c:	2301      	movs	r3, #1
 8006d1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8006d22:	4b25      	ldr	r3, [pc, #148]	; (8006db8 <SD_ioctl+0xac>)
 8006d24:	781b      	ldrb	r3, [r3, #0]
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	f003 0301 	and.w	r3, r3, #1
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d001      	beq.n	8006d34 <SD_ioctl+0x28>
 8006d30:	2303      	movs	r3, #3
 8006d32:	e03c      	b.n	8006dae <SD_ioctl+0xa2>

  switch (cmd)
 8006d34:	79bb      	ldrb	r3, [r7, #6]
 8006d36:	2b03      	cmp	r3, #3
 8006d38:	d834      	bhi.n	8006da4 <SD_ioctl+0x98>
 8006d3a:	a201      	add	r2, pc, #4	; (adr r2, 8006d40 <SD_ioctl+0x34>)
 8006d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d40:	08006d51 	.word	0x08006d51
 8006d44:	08006d59 	.word	0x08006d59
 8006d48:	08006d71 	.word	0x08006d71
 8006d4c:	08006d8b 	.word	0x08006d8b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8006d50:	2300      	movs	r3, #0
 8006d52:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006d56:	e028      	b.n	8006daa <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8006d58:	f107 030c 	add.w	r3, r7, #12
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	f7ff ff13 	bl	8006b88 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8006d62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006d68:	2300      	movs	r3, #0
 8006d6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006d6e:	e01c      	b.n	8006daa <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8006d70:	f107 030c 	add.w	r3, r7, #12
 8006d74:	4618      	mov	r0, r3
 8006d76:	f7ff ff07 	bl	8006b88 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8006d7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d7c:	b29a      	uxth	r2, r3
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8006d82:	2300      	movs	r3, #0
 8006d84:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006d88:	e00f      	b.n	8006daa <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8006d8a:	f107 030c 	add.w	r3, r7, #12
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f7ff fefa 	bl	8006b88 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8006d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d96:	0a5a      	lsrs	r2, r3, #9
 8006d98:	683b      	ldr	r3, [r7, #0]
 8006d9a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8006da2:	e002      	b.n	8006daa <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8006da4:	2304      	movs	r3, #4
 8006da6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 8006daa:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3730      	adds	r7, #48	; 0x30
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}
 8006db6:	bf00      	nop
 8006db8:	20000021 	.word	0x20000021

08006dbc <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b085      	sub	sp, #20
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	4603      	mov	r3, r0
 8006dc4:	6039      	str	r1, [r7, #0]
 8006dc6:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8006dc8:	88fb      	ldrh	r3, [r7, #6]
 8006dca:	2b7f      	cmp	r3, #127	; 0x7f
 8006dcc:	d802      	bhi.n	8006dd4 <ff_convert+0x18>
		c = chr;
 8006dce:	88fb      	ldrh	r3, [r7, #6]
 8006dd0:	81fb      	strh	r3, [r7, #14]
 8006dd2:	e025      	b.n	8006e20 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8006dd4:	683b      	ldr	r3, [r7, #0]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d00b      	beq.n	8006df2 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8006dda:	88fb      	ldrh	r3, [r7, #6]
 8006ddc:	2bff      	cmp	r3, #255	; 0xff
 8006dde:	d805      	bhi.n	8006dec <ff_convert+0x30>
 8006de0:	88fb      	ldrh	r3, [r7, #6]
 8006de2:	3b80      	subs	r3, #128	; 0x80
 8006de4:	4a12      	ldr	r2, [pc, #72]	; (8006e30 <ff_convert+0x74>)
 8006de6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006dea:	e000      	b.n	8006dee <ff_convert+0x32>
 8006dec:	2300      	movs	r3, #0
 8006dee:	81fb      	strh	r3, [r7, #14]
 8006df0:	e016      	b.n	8006e20 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8006df2:	2300      	movs	r3, #0
 8006df4:	81fb      	strh	r3, [r7, #14]
 8006df6:	e009      	b.n	8006e0c <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8006df8:	89fb      	ldrh	r3, [r7, #14]
 8006dfa:	4a0d      	ldr	r2, [pc, #52]	; (8006e30 <ff_convert+0x74>)
 8006dfc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006e00:	88fa      	ldrh	r2, [r7, #6]
 8006e02:	429a      	cmp	r2, r3
 8006e04:	d006      	beq.n	8006e14 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8006e06:	89fb      	ldrh	r3, [r7, #14]
 8006e08:	3301      	adds	r3, #1
 8006e0a:	81fb      	strh	r3, [r7, #14]
 8006e0c:	89fb      	ldrh	r3, [r7, #14]
 8006e0e:	2b7f      	cmp	r3, #127	; 0x7f
 8006e10:	d9f2      	bls.n	8006df8 <ff_convert+0x3c>
 8006e12:	e000      	b.n	8006e16 <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8006e14:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8006e16:	89fb      	ldrh	r3, [r7, #14]
 8006e18:	3380      	adds	r3, #128	; 0x80
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	b2db      	uxtb	r3, r3
 8006e1e:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8006e20:	89fb      	ldrh	r3, [r7, #14]
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3714      	adds	r7, #20
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	0800abac 	.word	0x0800abac

08006e34 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b087      	sub	sp, #28
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8006e3e:	88fb      	ldrh	r3, [r7, #6]
 8006e40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006e44:	d201      	bcs.n	8006e4a <ff_wtoupper+0x16>
 8006e46:	4b3e      	ldr	r3, [pc, #248]	; (8006f40 <ff_wtoupper+0x10c>)
 8006e48:	e000      	b.n	8006e4c <ff_wtoupper+0x18>
 8006e4a:	4b3e      	ldr	r3, [pc, #248]	; (8006f44 <ff_wtoupper+0x110>)
 8006e4c:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8006e4e:	697b      	ldr	r3, [r7, #20]
 8006e50:	1c9a      	adds	r2, r3, #2
 8006e52:	617a      	str	r2, [r7, #20]
 8006e54:	881b      	ldrh	r3, [r3, #0]
 8006e56:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8006e58:	8a7b      	ldrh	r3, [r7, #18]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d068      	beq.n	8006f30 <ff_wtoupper+0xfc>
 8006e5e:	88fa      	ldrh	r2, [r7, #6]
 8006e60:	8a7b      	ldrh	r3, [r7, #18]
 8006e62:	429a      	cmp	r2, r3
 8006e64:	d364      	bcc.n	8006f30 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8006e66:	697b      	ldr	r3, [r7, #20]
 8006e68:	1c9a      	adds	r2, r3, #2
 8006e6a:	617a      	str	r2, [r7, #20]
 8006e6c:	881b      	ldrh	r3, [r3, #0]
 8006e6e:	823b      	strh	r3, [r7, #16]
 8006e70:	8a3b      	ldrh	r3, [r7, #16]
 8006e72:	0a1b      	lsrs	r3, r3, #8
 8006e74:	81fb      	strh	r3, [r7, #14]
 8006e76:	8a3b      	ldrh	r3, [r7, #16]
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8006e7c:	88fa      	ldrh	r2, [r7, #6]
 8006e7e:	8a79      	ldrh	r1, [r7, #18]
 8006e80:	8a3b      	ldrh	r3, [r7, #16]
 8006e82:	440b      	add	r3, r1
 8006e84:	429a      	cmp	r2, r3
 8006e86:	da49      	bge.n	8006f1c <ff_wtoupper+0xe8>
			switch (cmd) {
 8006e88:	89fb      	ldrh	r3, [r7, #14]
 8006e8a:	2b08      	cmp	r3, #8
 8006e8c:	d84f      	bhi.n	8006f2e <ff_wtoupper+0xfa>
 8006e8e:	a201      	add	r2, pc, #4	; (adr r2, 8006e94 <ff_wtoupper+0x60>)
 8006e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e94:	08006eb9 	.word	0x08006eb9
 8006e98:	08006ecb 	.word	0x08006ecb
 8006e9c:	08006ee1 	.word	0x08006ee1
 8006ea0:	08006ee9 	.word	0x08006ee9
 8006ea4:	08006ef1 	.word	0x08006ef1
 8006ea8:	08006ef9 	.word	0x08006ef9
 8006eac:	08006f01 	.word	0x08006f01
 8006eb0:	08006f09 	.word	0x08006f09
 8006eb4:	08006f11 	.word	0x08006f11
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8006eb8:	88fa      	ldrh	r2, [r7, #6]
 8006eba:	8a7b      	ldrh	r3, [r7, #18]
 8006ebc:	1ad3      	subs	r3, r2, r3
 8006ebe:	005b      	lsls	r3, r3, #1
 8006ec0:	697a      	ldr	r2, [r7, #20]
 8006ec2:	4413      	add	r3, r2
 8006ec4:	881b      	ldrh	r3, [r3, #0]
 8006ec6:	80fb      	strh	r3, [r7, #6]
 8006ec8:	e027      	b.n	8006f1a <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8006eca:	88fa      	ldrh	r2, [r7, #6]
 8006ecc:	8a7b      	ldrh	r3, [r7, #18]
 8006ece:	1ad3      	subs	r3, r2, r3
 8006ed0:	b29b      	uxth	r3, r3
 8006ed2:	f003 0301 	and.w	r3, r3, #1
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	88fa      	ldrh	r2, [r7, #6]
 8006eda:	1ad3      	subs	r3, r2, r3
 8006edc:	80fb      	strh	r3, [r7, #6]
 8006ede:	e01c      	b.n	8006f1a <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8006ee0:	88fb      	ldrh	r3, [r7, #6]
 8006ee2:	3b10      	subs	r3, #16
 8006ee4:	80fb      	strh	r3, [r7, #6]
 8006ee6:	e018      	b.n	8006f1a <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 8006ee8:	88fb      	ldrh	r3, [r7, #6]
 8006eea:	3b20      	subs	r3, #32
 8006eec:	80fb      	strh	r3, [r7, #6]
 8006eee:	e014      	b.n	8006f1a <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8006ef0:	88fb      	ldrh	r3, [r7, #6]
 8006ef2:	3b30      	subs	r3, #48	; 0x30
 8006ef4:	80fb      	strh	r3, [r7, #6]
 8006ef6:	e010      	b.n	8006f1a <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 8006ef8:	88fb      	ldrh	r3, [r7, #6]
 8006efa:	3b1a      	subs	r3, #26
 8006efc:	80fb      	strh	r3, [r7, #6]
 8006efe:	e00c      	b.n	8006f1a <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8006f00:	88fb      	ldrh	r3, [r7, #6]
 8006f02:	3308      	adds	r3, #8
 8006f04:	80fb      	strh	r3, [r7, #6]
 8006f06:	e008      	b.n	8006f1a <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 8006f08:	88fb      	ldrh	r3, [r7, #6]
 8006f0a:	3b50      	subs	r3, #80	; 0x50
 8006f0c:	80fb      	strh	r3, [r7, #6]
 8006f0e:	e004      	b.n	8006f1a <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8006f10:	88fb      	ldrh	r3, [r7, #6]
 8006f12:	f5a3 53e3 	sub.w	r3, r3, #7264	; 0x1c60
 8006f16:	80fb      	strh	r3, [r7, #6]
 8006f18:	bf00      	nop
			}
			break;
 8006f1a:	e008      	b.n	8006f2e <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8006f1c:	89fb      	ldrh	r3, [r7, #14]
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d195      	bne.n	8006e4e <ff_wtoupper+0x1a>
 8006f22:	8a3b      	ldrh	r3, [r7, #16]
 8006f24:	005b      	lsls	r3, r3, #1
 8006f26:	697a      	ldr	r2, [r7, #20]
 8006f28:	4413      	add	r3, r2
 8006f2a:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8006f2c:	e78f      	b.n	8006e4e <ff_wtoupper+0x1a>
			break;
 8006f2e:	bf00      	nop
	}

	return chr;
 8006f30:	88fb      	ldrh	r3, [r7, #6]
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	371c      	adds	r7, #28
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr
 8006f3e:	bf00      	nop
 8006f40:	0800acac 	.word	0x0800acac
 8006f44:	0800aea0 	.word	0x0800aea0

08006f48 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b084      	sub	sp, #16
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	4603      	mov	r3, r0
 8006f50:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006f52:	79fb      	ldrb	r3, [r7, #7]
 8006f54:	4a08      	ldr	r2, [pc, #32]	; (8006f78 <disk_status+0x30>)
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	4413      	add	r3, r2
 8006f5a:	685b      	ldr	r3, [r3, #4]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	79fa      	ldrb	r2, [r7, #7]
 8006f60:	4905      	ldr	r1, [pc, #20]	; (8006f78 <disk_status+0x30>)
 8006f62:	440a      	add	r2, r1
 8006f64:	7a12      	ldrb	r2, [r2, #8]
 8006f66:	4610      	mov	r0, r2
 8006f68:	4798      	blx	r3
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3710      	adds	r7, #16
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}
 8006f78:	2000031c 	.word	0x2000031c

08006f7c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	4603      	mov	r3, r0
 8006f84:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006f86:	2300      	movs	r3, #0
 8006f88:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006f8a:	79fb      	ldrb	r3, [r7, #7]
 8006f8c:	4a0d      	ldr	r2, [pc, #52]	; (8006fc4 <disk_initialize+0x48>)
 8006f8e:	5cd3      	ldrb	r3, [r2, r3]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d111      	bne.n	8006fb8 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006f94:	79fb      	ldrb	r3, [r7, #7]
 8006f96:	4a0b      	ldr	r2, [pc, #44]	; (8006fc4 <disk_initialize+0x48>)
 8006f98:	2101      	movs	r1, #1
 8006f9a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006f9c:	79fb      	ldrb	r3, [r7, #7]
 8006f9e:	4a09      	ldr	r2, [pc, #36]	; (8006fc4 <disk_initialize+0x48>)
 8006fa0:	009b      	lsls	r3, r3, #2
 8006fa2:	4413      	add	r3, r2
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	79fa      	ldrb	r2, [r7, #7]
 8006faa:	4906      	ldr	r1, [pc, #24]	; (8006fc4 <disk_initialize+0x48>)
 8006fac:	440a      	add	r2, r1
 8006fae:	7a12      	ldrb	r2, [r2, #8]
 8006fb0:	4610      	mov	r0, r2
 8006fb2:	4798      	blx	r3
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8006fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3710      	adds	r7, #16
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	bd80      	pop	{r7, pc}
 8006fc2:	bf00      	nop
 8006fc4:	2000031c 	.word	0x2000031c

08006fc8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8006fc8:	b590      	push	{r4, r7, lr}
 8006fca:	b087      	sub	sp, #28
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	60b9      	str	r1, [r7, #8]
 8006fd0:	607a      	str	r2, [r7, #4]
 8006fd2:	603b      	str	r3, [r7, #0]
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8006fd8:	7bfb      	ldrb	r3, [r7, #15]
 8006fda:	4a0a      	ldr	r2, [pc, #40]	; (8007004 <disk_read+0x3c>)
 8006fdc:	009b      	lsls	r3, r3, #2
 8006fde:	4413      	add	r3, r2
 8006fe0:	685b      	ldr	r3, [r3, #4]
 8006fe2:	689c      	ldr	r4, [r3, #8]
 8006fe4:	7bfb      	ldrb	r3, [r7, #15]
 8006fe6:	4a07      	ldr	r2, [pc, #28]	; (8007004 <disk_read+0x3c>)
 8006fe8:	4413      	add	r3, r2
 8006fea:	7a18      	ldrb	r0, [r3, #8]
 8006fec:	683b      	ldr	r3, [r7, #0]
 8006fee:	687a      	ldr	r2, [r7, #4]
 8006ff0:	68b9      	ldr	r1, [r7, #8]
 8006ff2:	47a0      	blx	r4
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	75fb      	strb	r3, [r7, #23]
  return res;
 8006ff8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ffa:	4618      	mov	r0, r3
 8006ffc:	371c      	adds	r7, #28
 8006ffe:	46bd      	mov	sp, r7
 8007000:	bd90      	pop	{r4, r7, pc}
 8007002:	bf00      	nop
 8007004:	2000031c 	.word	0x2000031c

08007008 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007008:	b590      	push	{r4, r7, lr}
 800700a:	b087      	sub	sp, #28
 800700c:	af00      	add	r7, sp, #0
 800700e:	60b9      	str	r1, [r7, #8]
 8007010:	607a      	str	r2, [r7, #4]
 8007012:	603b      	str	r3, [r7, #0]
 8007014:	4603      	mov	r3, r0
 8007016:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007018:	7bfb      	ldrb	r3, [r7, #15]
 800701a:	4a0a      	ldr	r2, [pc, #40]	; (8007044 <disk_write+0x3c>)
 800701c:	009b      	lsls	r3, r3, #2
 800701e:	4413      	add	r3, r2
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	68dc      	ldr	r4, [r3, #12]
 8007024:	7bfb      	ldrb	r3, [r7, #15]
 8007026:	4a07      	ldr	r2, [pc, #28]	; (8007044 <disk_write+0x3c>)
 8007028:	4413      	add	r3, r2
 800702a:	7a18      	ldrb	r0, [r3, #8]
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	68b9      	ldr	r1, [r7, #8]
 8007032:	47a0      	blx	r4
 8007034:	4603      	mov	r3, r0
 8007036:	75fb      	strb	r3, [r7, #23]
  return res;
 8007038:	7dfb      	ldrb	r3, [r7, #23]
}
 800703a:	4618      	mov	r0, r3
 800703c:	371c      	adds	r7, #28
 800703e:	46bd      	mov	sp, r7
 8007040:	bd90      	pop	{r4, r7, pc}
 8007042:	bf00      	nop
 8007044:	2000031c 	.word	0x2000031c

08007048 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007048:	b580      	push	{r7, lr}
 800704a:	b084      	sub	sp, #16
 800704c:	af00      	add	r7, sp, #0
 800704e:	4603      	mov	r3, r0
 8007050:	603a      	str	r2, [r7, #0]
 8007052:	71fb      	strb	r3, [r7, #7]
 8007054:	460b      	mov	r3, r1
 8007056:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8007058:	79fb      	ldrb	r3, [r7, #7]
 800705a:	4a09      	ldr	r2, [pc, #36]	; (8007080 <disk_ioctl+0x38>)
 800705c:	009b      	lsls	r3, r3, #2
 800705e:	4413      	add	r3, r2
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	691b      	ldr	r3, [r3, #16]
 8007064:	79fa      	ldrb	r2, [r7, #7]
 8007066:	4906      	ldr	r1, [pc, #24]	; (8007080 <disk_ioctl+0x38>)
 8007068:	440a      	add	r2, r1
 800706a:	7a10      	ldrb	r0, [r2, #8]
 800706c:	79b9      	ldrb	r1, [r7, #6]
 800706e:	683a      	ldr	r2, [r7, #0]
 8007070:	4798      	blx	r3
 8007072:	4603      	mov	r3, r0
 8007074:	73fb      	strb	r3, [r7, #15]
  return res;
 8007076:	7bfb      	ldrb	r3, [r7, #15]
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}
 8007080:	2000031c 	.word	0x2000031c

08007084 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8007084:	b480      	push	{r7}
 8007086:	b085      	sub	sp, #20
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	3301      	adds	r3, #1
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8007094:	89fb      	ldrh	r3, [r7, #14]
 8007096:	021b      	lsls	r3, r3, #8
 8007098:	b21a      	sxth	r2, r3
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	781b      	ldrb	r3, [r3, #0]
 800709e:	b21b      	sxth	r3, r3
 80070a0:	4313      	orrs	r3, r2
 80070a2:	b21b      	sxth	r3, r3
 80070a4:	81fb      	strh	r3, [r7, #14]
	return rv;
 80070a6:	89fb      	ldrh	r3, [r7, #14]
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3714      	adds	r7, #20
 80070ac:	46bd      	mov	sp, r7
 80070ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b2:	4770      	bx	lr

080070b4 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80070b4:	b480      	push	{r7}
 80070b6:	b085      	sub	sp, #20
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	3303      	adds	r3, #3
 80070c0:	781b      	ldrb	r3, [r3, #0]
 80070c2:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	021b      	lsls	r3, r3, #8
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	3202      	adds	r2, #2
 80070cc:	7812      	ldrb	r2, [r2, #0]
 80070ce:	4313      	orrs	r3, r2
 80070d0:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	021b      	lsls	r3, r3, #8
 80070d6:	687a      	ldr	r2, [r7, #4]
 80070d8:	3201      	adds	r2, #1
 80070da:	7812      	ldrb	r2, [r2, #0]
 80070dc:	4313      	orrs	r3, r2
 80070de:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	021b      	lsls	r3, r3, #8
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	7812      	ldrb	r2, [r2, #0]
 80070e8:	4313      	orrs	r3, r2
 80070ea:	60fb      	str	r3, [r7, #12]
	return rv;
 80070ec:	68fb      	ldr	r3, [r7, #12]
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3714      	adds	r7, #20
 80070f2:	46bd      	mov	sp, r7
 80070f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f8:	4770      	bx	lr

080070fa <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 80070fa:	b480      	push	{r7}
 80070fc:	b083      	sub	sp, #12
 80070fe:	af00      	add	r7, sp, #0
 8007100:	6078      	str	r0, [r7, #4]
 8007102:	460b      	mov	r3, r1
 8007104:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	1c5a      	adds	r2, r3, #1
 800710a:	607a      	str	r2, [r7, #4]
 800710c:	887a      	ldrh	r2, [r7, #2]
 800710e:	b2d2      	uxtb	r2, r2
 8007110:	701a      	strb	r2, [r3, #0]
 8007112:	887b      	ldrh	r3, [r7, #2]
 8007114:	0a1b      	lsrs	r3, r3, #8
 8007116:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	1c5a      	adds	r2, r3, #1
 800711c:	607a      	str	r2, [r7, #4]
 800711e:	887a      	ldrh	r2, [r7, #2]
 8007120:	b2d2      	uxtb	r2, r2
 8007122:	701a      	strb	r2, [r3, #0]
}
 8007124:	bf00      	nop
 8007126:	370c      	adds	r7, #12
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr

08007130 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 8007130:	b480      	push	{r7}
 8007132:	b083      	sub	sp, #12
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
 8007138:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	1c5a      	adds	r2, r3, #1
 800713e:	607a      	str	r2, [r7, #4]
 8007140:	683a      	ldr	r2, [r7, #0]
 8007142:	b2d2      	uxtb	r2, r2
 8007144:	701a      	strb	r2, [r3, #0]
 8007146:	683b      	ldr	r3, [r7, #0]
 8007148:	0a1b      	lsrs	r3, r3, #8
 800714a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	1c5a      	adds	r2, r3, #1
 8007150:	607a      	str	r2, [r7, #4]
 8007152:	683a      	ldr	r2, [r7, #0]
 8007154:	b2d2      	uxtb	r2, r2
 8007156:	701a      	strb	r2, [r3, #0]
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	0a1b      	lsrs	r3, r3, #8
 800715c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	1c5a      	adds	r2, r3, #1
 8007162:	607a      	str	r2, [r7, #4]
 8007164:	683a      	ldr	r2, [r7, #0]
 8007166:	b2d2      	uxtb	r2, r2
 8007168:	701a      	strb	r2, [r3, #0]
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	0a1b      	lsrs	r3, r3, #8
 800716e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	1c5a      	adds	r2, r3, #1
 8007174:	607a      	str	r2, [r7, #4]
 8007176:	683a      	ldr	r2, [r7, #0]
 8007178:	b2d2      	uxtb	r2, r2
 800717a:	701a      	strb	r2, [r3, #0]
}
 800717c:	bf00      	nop
 800717e:	370c      	adds	r7, #12
 8007180:	46bd      	mov	sp, r7
 8007182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007186:	4770      	bx	lr

08007188 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8007188:	b480      	push	{r7}
 800718a:	b087      	sub	sp, #28
 800718c:	af00      	add	r7, sp, #0
 800718e:	60f8      	str	r0, [r7, #12]
 8007190:	60b9      	str	r1, [r7, #8]
 8007192:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d00d      	beq.n	80071be <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80071a2:	693a      	ldr	r2, [r7, #16]
 80071a4:	1c53      	adds	r3, r2, #1
 80071a6:	613b      	str	r3, [r7, #16]
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	1c59      	adds	r1, r3, #1
 80071ac:	6179      	str	r1, [r7, #20]
 80071ae:	7812      	ldrb	r2, [r2, #0]
 80071b0:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	3b01      	subs	r3, #1
 80071b6:	607b      	str	r3, [r7, #4]
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1f1      	bne.n	80071a2 <mem_cpy+0x1a>
	}
}
 80071be:	bf00      	nop
 80071c0:	371c      	adds	r7, #28
 80071c2:	46bd      	mov	sp, r7
 80071c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c8:	4770      	bx	lr

080071ca <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 80071ca:	b480      	push	{r7}
 80071cc:	b087      	sub	sp, #28
 80071ce:	af00      	add	r7, sp, #0
 80071d0:	60f8      	str	r0, [r7, #12]
 80071d2:	60b9      	str	r1, [r7, #8]
 80071d4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	1c5a      	adds	r2, r3, #1
 80071de:	617a      	str	r2, [r7, #20]
 80071e0:	68ba      	ldr	r2, [r7, #8]
 80071e2:	b2d2      	uxtb	r2, r2
 80071e4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	3b01      	subs	r3, #1
 80071ea:	607b      	str	r3, [r7, #4]
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d1f3      	bne.n	80071da <mem_set+0x10>
}
 80071f2:	bf00      	nop
 80071f4:	371c      	adds	r7, #28
 80071f6:	46bd      	mov	sp, r7
 80071f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071fc:	4770      	bx	lr

080071fe <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 80071fe:	b480      	push	{r7}
 8007200:	b089      	sub	sp, #36	; 0x24
 8007202:	af00      	add	r7, sp, #0
 8007204:	60f8      	str	r0, [r7, #12]
 8007206:	60b9      	str	r1, [r7, #8]
 8007208:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	61fb      	str	r3, [r7, #28]
 800720e:	68bb      	ldr	r3, [r7, #8]
 8007210:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007212:	2300      	movs	r3, #0
 8007214:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007216:	69fb      	ldr	r3, [r7, #28]
 8007218:	1c5a      	adds	r2, r3, #1
 800721a:	61fa      	str	r2, [r7, #28]
 800721c:	781b      	ldrb	r3, [r3, #0]
 800721e:	4619      	mov	r1, r3
 8007220:	69bb      	ldr	r3, [r7, #24]
 8007222:	1c5a      	adds	r2, r3, #1
 8007224:	61ba      	str	r2, [r7, #24]
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	1acb      	subs	r3, r1, r3
 800722a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	3b01      	subs	r3, #1
 8007230:	607b      	str	r3, [r7, #4]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d002      	beq.n	800723e <mem_cmp+0x40>
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d0eb      	beq.n	8007216 <mem_cmp+0x18>

	return r;
 800723e:	697b      	ldr	r3, [r7, #20]
}
 8007240:	4618      	mov	r0, r3
 8007242:	3724      	adds	r7, #36	; 0x24
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8007256:	e002      	b.n	800725e <chk_chr+0x12>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	3301      	adds	r3, #1
 800725c:	607b      	str	r3, [r7, #4]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	781b      	ldrb	r3, [r3, #0]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d005      	beq.n	8007272 <chk_chr+0x26>
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	781b      	ldrb	r3, [r3, #0]
 800726a:	461a      	mov	r2, r3
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	4293      	cmp	r3, r2
 8007270:	d1f2      	bne.n	8007258 <chk_chr+0xc>
	return *str;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	781b      	ldrb	r3, [r3, #0]
}
 8007276:	4618      	mov	r0, r3
 8007278:	370c      	adds	r7, #12
 800727a:	46bd      	mov	sp, r7
 800727c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007280:	4770      	bx	lr
	...

08007284 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007284:	b480      	push	{r7}
 8007286:	b085      	sub	sp, #20
 8007288:	af00      	add	r7, sp, #0
 800728a:	6078      	str	r0, [r7, #4]
 800728c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800728e:	2300      	movs	r3, #0
 8007290:	60bb      	str	r3, [r7, #8]
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	60fb      	str	r3, [r7, #12]
 8007296:	e029      	b.n	80072ec <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8007298:	4a27      	ldr	r2, [pc, #156]	; (8007338 <chk_lock+0xb4>)
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	011b      	lsls	r3, r3, #4
 800729e:	4413      	add	r3, r2
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d01d      	beq.n	80072e2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80072a6:	4a24      	ldr	r2, [pc, #144]	; (8007338 <chk_lock+0xb4>)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	011b      	lsls	r3, r3, #4
 80072ac:	4413      	add	r3, r2
 80072ae:	681a      	ldr	r2, [r3, #0]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d116      	bne.n	80072e6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 80072b8:	4a1f      	ldr	r2, [pc, #124]	; (8007338 <chk_lock+0xb4>)
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	011b      	lsls	r3, r3, #4
 80072be:	4413      	add	r3, r2
 80072c0:	3304      	adds	r3, #4
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d10c      	bne.n	80072e6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80072cc:	4a1a      	ldr	r2, [pc, #104]	; (8007338 <chk_lock+0xb4>)
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	011b      	lsls	r3, r3, #4
 80072d2:	4413      	add	r3, r2
 80072d4:	3308      	adds	r3, #8
 80072d6:	681a      	ldr	r2, [r3, #0]
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 80072dc:	429a      	cmp	r2, r3
 80072de:	d102      	bne.n	80072e6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 80072e0:	e007      	b.n	80072f2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 80072e2:	2301      	movs	r3, #1
 80072e4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	3301      	adds	r3, #1
 80072ea:	60fb      	str	r3, [r7, #12]
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d9d2      	bls.n	8007298 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	2b02      	cmp	r3, #2
 80072f6:	d109      	bne.n	800730c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d102      	bne.n	8007304 <chk_lock+0x80>
 80072fe:	683b      	ldr	r3, [r7, #0]
 8007300:	2b02      	cmp	r3, #2
 8007302:	d101      	bne.n	8007308 <chk_lock+0x84>
 8007304:	2300      	movs	r3, #0
 8007306:	e010      	b.n	800732a <chk_lock+0xa6>
 8007308:	2312      	movs	r3, #18
 800730a:	e00e      	b.n	800732a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d108      	bne.n	8007324 <chk_lock+0xa0>
 8007312:	4a09      	ldr	r2, [pc, #36]	; (8007338 <chk_lock+0xb4>)
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	011b      	lsls	r3, r3, #4
 8007318:	4413      	add	r3, r2
 800731a:	330c      	adds	r3, #12
 800731c:	881b      	ldrh	r3, [r3, #0]
 800731e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007322:	d101      	bne.n	8007328 <chk_lock+0xa4>
 8007324:	2310      	movs	r3, #16
 8007326:	e000      	b.n	800732a <chk_lock+0xa6>
 8007328:	2300      	movs	r3, #0
}
 800732a:	4618      	mov	r0, r3
 800732c:	3714      	adds	r7, #20
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr
 8007336:	bf00      	nop
 8007338:	200000fc 	.word	0x200000fc

0800733c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8007342:	2300      	movs	r3, #0
 8007344:	607b      	str	r3, [r7, #4]
 8007346:	e002      	b.n	800734e <enq_lock+0x12>
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	3301      	adds	r3, #1
 800734c:	607b      	str	r3, [r7, #4]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2b01      	cmp	r3, #1
 8007352:	d806      	bhi.n	8007362 <enq_lock+0x26>
 8007354:	4a09      	ldr	r2, [pc, #36]	; (800737c <enq_lock+0x40>)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	011b      	lsls	r3, r3, #4
 800735a:	4413      	add	r3, r2
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d1f2      	bne.n	8007348 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2b02      	cmp	r3, #2
 8007366:	bf14      	ite	ne
 8007368:	2301      	movne	r3, #1
 800736a:	2300      	moveq	r3, #0
 800736c:	b2db      	uxtb	r3, r3
}
 800736e:	4618      	mov	r0, r3
 8007370:	370c      	adds	r7, #12
 8007372:	46bd      	mov	sp, r7
 8007374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007378:	4770      	bx	lr
 800737a:	bf00      	nop
 800737c:	200000fc 	.word	0x200000fc

08007380 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8007380:	b480      	push	{r7}
 8007382:	b085      	sub	sp, #20
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
 8007388:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800738a:	2300      	movs	r3, #0
 800738c:	60fb      	str	r3, [r7, #12]
 800738e:	e01f      	b.n	80073d0 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8007390:	4a41      	ldr	r2, [pc, #260]	; (8007498 <inc_lock+0x118>)
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	011b      	lsls	r3, r3, #4
 8007396:	4413      	add	r3, r2
 8007398:	681a      	ldr	r2, [r3, #0]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	429a      	cmp	r2, r3
 80073a0:	d113      	bne.n	80073ca <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80073a2:	4a3d      	ldr	r2, [pc, #244]	; (8007498 <inc_lock+0x118>)
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	011b      	lsls	r3, r3, #4
 80073a8:	4413      	add	r3, r2
 80073aa:	3304      	adds	r3, #4
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80073b2:	429a      	cmp	r2, r3
 80073b4:	d109      	bne.n	80073ca <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 80073b6:	4a38      	ldr	r2, [pc, #224]	; (8007498 <inc_lock+0x118>)
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	011b      	lsls	r3, r3, #4
 80073bc:	4413      	add	r3, r2
 80073be:	3308      	adds	r3, #8
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 80073c6:	429a      	cmp	r2, r3
 80073c8:	d006      	beq.n	80073d8 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	3301      	adds	r3, #1
 80073ce:	60fb      	str	r3, [r7, #12]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2b01      	cmp	r3, #1
 80073d4:	d9dc      	bls.n	8007390 <inc_lock+0x10>
 80073d6:	e000      	b.n	80073da <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 80073d8:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	2b02      	cmp	r3, #2
 80073de:	d132      	bne.n	8007446 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80073e0:	2300      	movs	r3, #0
 80073e2:	60fb      	str	r3, [r7, #12]
 80073e4:	e002      	b.n	80073ec <inc_lock+0x6c>
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	3301      	adds	r3, #1
 80073ea:	60fb      	str	r3, [r7, #12]
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d806      	bhi.n	8007400 <inc_lock+0x80>
 80073f2:	4a29      	ldr	r2, [pc, #164]	; (8007498 <inc_lock+0x118>)
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	011b      	lsls	r3, r3, #4
 80073f8:	4413      	add	r3, r2
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d1f2      	bne.n	80073e6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	2b02      	cmp	r3, #2
 8007404:	d101      	bne.n	800740a <inc_lock+0x8a>
 8007406:	2300      	movs	r3, #0
 8007408:	e040      	b.n	800748c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	4922      	ldr	r1, [pc, #136]	; (8007498 <inc_lock+0x118>)
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	011b      	lsls	r3, r3, #4
 8007414:	440b      	add	r3, r1
 8007416:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	689a      	ldr	r2, [r3, #8]
 800741c:	491e      	ldr	r1, [pc, #120]	; (8007498 <inc_lock+0x118>)
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	011b      	lsls	r3, r3, #4
 8007422:	440b      	add	r3, r1
 8007424:	3304      	adds	r3, #4
 8007426:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	695a      	ldr	r2, [r3, #20]
 800742c:	491a      	ldr	r1, [pc, #104]	; (8007498 <inc_lock+0x118>)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	011b      	lsls	r3, r3, #4
 8007432:	440b      	add	r3, r1
 8007434:	3308      	adds	r3, #8
 8007436:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007438:	4a17      	ldr	r2, [pc, #92]	; (8007498 <inc_lock+0x118>)
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	011b      	lsls	r3, r3, #4
 800743e:	4413      	add	r3, r2
 8007440:	330c      	adds	r3, #12
 8007442:	2200      	movs	r2, #0
 8007444:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d009      	beq.n	8007460 <inc_lock+0xe0>
 800744c:	4a12      	ldr	r2, [pc, #72]	; (8007498 <inc_lock+0x118>)
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	011b      	lsls	r3, r3, #4
 8007452:	4413      	add	r3, r2
 8007454:	330c      	adds	r3, #12
 8007456:	881b      	ldrh	r3, [r3, #0]
 8007458:	2b00      	cmp	r3, #0
 800745a:	d001      	beq.n	8007460 <inc_lock+0xe0>
 800745c:	2300      	movs	r3, #0
 800745e:	e015      	b.n	800748c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8007460:	683b      	ldr	r3, [r7, #0]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d108      	bne.n	8007478 <inc_lock+0xf8>
 8007466:	4a0c      	ldr	r2, [pc, #48]	; (8007498 <inc_lock+0x118>)
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	011b      	lsls	r3, r3, #4
 800746c:	4413      	add	r3, r2
 800746e:	330c      	adds	r3, #12
 8007470:	881b      	ldrh	r3, [r3, #0]
 8007472:	3301      	adds	r3, #1
 8007474:	b29a      	uxth	r2, r3
 8007476:	e001      	b.n	800747c <inc_lock+0xfc>
 8007478:	f44f 7280 	mov.w	r2, #256	; 0x100
 800747c:	4906      	ldr	r1, [pc, #24]	; (8007498 <inc_lock+0x118>)
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	011b      	lsls	r3, r3, #4
 8007482:	440b      	add	r3, r1
 8007484:	330c      	adds	r3, #12
 8007486:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	3301      	adds	r3, #1
}
 800748c:	4618      	mov	r0, r3
 800748e:	3714      	adds	r7, #20
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr
 8007498:	200000fc 	.word	0x200000fc

0800749c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800749c:	b480      	push	{r7}
 800749e:	b085      	sub	sp, #20
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	3b01      	subs	r3, #1
 80074a8:	607b      	str	r3, [r7, #4]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2b01      	cmp	r3, #1
 80074ae:	d825      	bhi.n	80074fc <dec_lock+0x60>
		n = Files[i].ctr;
 80074b0:	4a17      	ldr	r2, [pc, #92]	; (8007510 <dec_lock+0x74>)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	011b      	lsls	r3, r3, #4
 80074b6:	4413      	add	r3, r2
 80074b8:	330c      	adds	r3, #12
 80074ba:	881b      	ldrh	r3, [r3, #0]
 80074bc:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80074be:	89fb      	ldrh	r3, [r7, #14]
 80074c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074c4:	d101      	bne.n	80074ca <dec_lock+0x2e>
 80074c6:	2300      	movs	r3, #0
 80074c8:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 80074ca:	89fb      	ldrh	r3, [r7, #14]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d002      	beq.n	80074d6 <dec_lock+0x3a>
 80074d0:	89fb      	ldrh	r3, [r7, #14]
 80074d2:	3b01      	subs	r3, #1
 80074d4:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 80074d6:	4a0e      	ldr	r2, [pc, #56]	; (8007510 <dec_lock+0x74>)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	011b      	lsls	r3, r3, #4
 80074dc:	4413      	add	r3, r2
 80074de:	330c      	adds	r3, #12
 80074e0:	89fa      	ldrh	r2, [r7, #14]
 80074e2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80074e4:	89fb      	ldrh	r3, [r7, #14]
 80074e6:	2b00      	cmp	r3, #0
 80074e8:	d105      	bne.n	80074f6 <dec_lock+0x5a>
 80074ea:	4a09      	ldr	r2, [pc, #36]	; (8007510 <dec_lock+0x74>)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	011b      	lsls	r3, r3, #4
 80074f0:	4413      	add	r3, r2
 80074f2:	2200      	movs	r2, #0
 80074f4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 80074f6:	2300      	movs	r3, #0
 80074f8:	737b      	strb	r3, [r7, #13]
 80074fa:	e001      	b.n	8007500 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80074fc:	2302      	movs	r3, #2
 80074fe:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8007500:	7b7b      	ldrb	r3, [r7, #13]
}
 8007502:	4618      	mov	r0, r3
 8007504:	3714      	adds	r7, #20
 8007506:	46bd      	mov	sp, r7
 8007508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800750c:	4770      	bx	lr
 800750e:	bf00      	nop
 8007510:	200000fc 	.word	0x200000fc

08007514 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007514:	b480      	push	{r7}
 8007516:	b085      	sub	sp, #20
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800751c:	2300      	movs	r3, #0
 800751e:	60fb      	str	r3, [r7, #12]
 8007520:	e010      	b.n	8007544 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8007522:	4a0d      	ldr	r2, [pc, #52]	; (8007558 <clear_lock+0x44>)
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	011b      	lsls	r3, r3, #4
 8007528:	4413      	add	r3, r2
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	687a      	ldr	r2, [r7, #4]
 800752e:	429a      	cmp	r2, r3
 8007530:	d105      	bne.n	800753e <clear_lock+0x2a>
 8007532:	4a09      	ldr	r2, [pc, #36]	; (8007558 <clear_lock+0x44>)
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	011b      	lsls	r3, r3, #4
 8007538:	4413      	add	r3, r2
 800753a:	2200      	movs	r2, #0
 800753c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	3301      	adds	r3, #1
 8007542:	60fb      	str	r3, [r7, #12]
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2b01      	cmp	r3, #1
 8007548:	d9eb      	bls.n	8007522 <clear_lock+0xe>
	}
}
 800754a:	bf00      	nop
 800754c:	3714      	adds	r7, #20
 800754e:	46bd      	mov	sp, r7
 8007550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007554:	4770      	bx	lr
 8007556:	bf00      	nop
 8007558:	200000fc 	.word	0x200000fc

0800755c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b086      	sub	sp, #24
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8007564:	2300      	movs	r3, #0
 8007566:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	78db      	ldrb	r3, [r3, #3]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d034      	beq.n	80075da <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007574:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	7858      	ldrb	r0, [r3, #1]
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007580:	2301      	movs	r3, #1
 8007582:	697a      	ldr	r2, [r7, #20]
 8007584:	f7ff fd40 	bl	8007008 <disk_write>
 8007588:	4603      	mov	r3, r0
 800758a:	2b00      	cmp	r3, #0
 800758c:	d002      	beq.n	8007594 <sync_window+0x38>
			res = FR_DISK_ERR;
 800758e:	2301      	movs	r3, #1
 8007590:	73fb      	strb	r3, [r7, #15]
 8007592:	e022      	b.n	80075da <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	2200      	movs	r2, #0
 8007598:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800759e:	697a      	ldr	r2, [r7, #20]
 80075a0:	1ad2      	subs	r2, r2, r3
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	6a1b      	ldr	r3, [r3, #32]
 80075a6:	429a      	cmp	r2, r3
 80075a8:	d217      	bcs.n	80075da <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	789b      	ldrb	r3, [r3, #2]
 80075ae:	613b      	str	r3, [r7, #16]
 80075b0:	e010      	b.n	80075d4 <sync_window+0x78>
					wsect += fs->fsize;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6a1b      	ldr	r3, [r3, #32]
 80075b6:	697a      	ldr	r2, [r7, #20]
 80075b8:	4413      	add	r3, r2
 80075ba:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	7858      	ldrb	r0, [r3, #1]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80075c6:	2301      	movs	r3, #1
 80075c8:	697a      	ldr	r2, [r7, #20]
 80075ca:	f7ff fd1d 	bl	8007008 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	3b01      	subs	r3, #1
 80075d2:	613b      	str	r3, [r7, #16]
 80075d4:	693b      	ldr	r3, [r7, #16]
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d8eb      	bhi.n	80075b2 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 80075da:	7bfb      	ldrb	r3, [r7, #15]
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3718      	adds	r7, #24
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}

080075e4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
 80075ec:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 80075ee:	2300      	movs	r3, #0
 80075f0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075f6:	683a      	ldr	r2, [r7, #0]
 80075f8:	429a      	cmp	r2, r3
 80075fa:	d01b      	beq.n	8007634 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	f7ff ffad 	bl	800755c <sync_window>
 8007602:	4603      	mov	r3, r0
 8007604:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007606:	7bfb      	ldrb	r3, [r7, #15]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d113      	bne.n	8007634 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	7858      	ldrb	r0, [r3, #1]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007616:	2301      	movs	r3, #1
 8007618:	683a      	ldr	r2, [r7, #0]
 800761a:	f7ff fcd5 	bl	8006fc8 <disk_read>
 800761e:	4603      	mov	r3, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	d004      	beq.n	800762e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007624:	f04f 33ff 	mov.w	r3, #4294967295
 8007628:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800762a:	2301      	movs	r3, #1
 800762c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	683a      	ldr	r2, [r7, #0]
 8007632:	635a      	str	r2, [r3, #52]	; 0x34
		}
	}
	return res;
 8007634:	7bfb      	ldrb	r3, [r7, #15]
}
 8007636:	4618      	mov	r0, r3
 8007638:	3710      	adds	r7, #16
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}
	...

08007640 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b084      	sub	sp, #16
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f7ff ff87 	bl	800755c <sync_window>
 800764e:	4603      	mov	r3, r0
 8007650:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8007652:	7bfb      	ldrb	r3, [r7, #15]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d159      	bne.n	800770c <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	2b03      	cmp	r3, #3
 800765e:	d149      	bne.n	80076f4 <sync_fs+0xb4>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	791b      	ldrb	r3, [r3, #4]
 8007664:	2b01      	cmp	r3, #1
 8007666:	d145      	bne.n	80076f4 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f103 0038 	add.w	r0, r3, #56	; 0x38
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	899b      	ldrh	r3, [r3, #12]
 8007672:	461a      	mov	r2, r3
 8007674:	2100      	movs	r1, #0
 8007676:	f7ff fda8 	bl	80071ca <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	3338      	adds	r3, #56	; 0x38
 800767e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8007682:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8007686:	4618      	mov	r0, r3
 8007688:	f7ff fd37 	bl	80070fa <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	3338      	adds	r3, #56	; 0x38
 8007690:	4921      	ldr	r1, [pc, #132]	; (8007718 <sync_fs+0xd8>)
 8007692:	4618      	mov	r0, r3
 8007694:	f7ff fd4c 	bl	8007130 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	3338      	adds	r3, #56	; 0x38
 800769c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80076a0:	491e      	ldr	r1, [pc, #120]	; (800771c <sync_fs+0xdc>)
 80076a2:	4618      	mov	r0, r3
 80076a4:	f7ff fd44 	bl	8007130 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	3338      	adds	r3, #56	; 0x38
 80076ac:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	699b      	ldr	r3, [r3, #24]
 80076b4:	4619      	mov	r1, r3
 80076b6:	4610      	mov	r0, r2
 80076b8:	f7ff fd3a 	bl	8007130 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	3338      	adds	r3, #56	; 0x38
 80076c0:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	695b      	ldr	r3, [r3, #20]
 80076c8:	4619      	mov	r1, r3
 80076ca:	4610      	mov	r0, r2
 80076cc:	f7ff fd30 	bl	8007130 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d4:	1c5a      	adds	r2, r3, #1
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	635a      	str	r2, [r3, #52]	; 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	7858      	ldrb	r0, [r3, #1]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80076e8:	2301      	movs	r3, #1
 80076ea:	f7ff fc8d 	bl	8007008 <disk_write>
			fs->fsi_flag = 0;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	785b      	ldrb	r3, [r3, #1]
 80076f8:	2200      	movs	r2, #0
 80076fa:	2100      	movs	r1, #0
 80076fc:	4618      	mov	r0, r3
 80076fe:	f7ff fca3 	bl	8007048 <disk_ioctl>
 8007702:	4603      	mov	r3, r0
 8007704:	2b00      	cmp	r3, #0
 8007706:	d001      	beq.n	800770c <sync_fs+0xcc>
 8007708:	2301      	movs	r3, #1
 800770a:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800770c:	7bfb      	ldrb	r3, [r7, #15]
}
 800770e:	4618      	mov	r0, r3
 8007710:	3710      	adds	r7, #16
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	41615252 	.word	0x41615252
 800771c:	61417272 	.word	0x61417272

08007720 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007720:	b480      	push	{r7}
 8007722:	b083      	sub	sp, #12
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800772a:	683b      	ldr	r3, [r7, #0]
 800772c:	3b02      	subs	r3, #2
 800772e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	69db      	ldr	r3, [r3, #28]
 8007734:	3b02      	subs	r3, #2
 8007736:	683a      	ldr	r2, [r7, #0]
 8007738:	429a      	cmp	r2, r3
 800773a:	d301      	bcc.n	8007740 <clust2sect+0x20>
 800773c:	2300      	movs	r3, #0
 800773e:	e008      	b.n	8007752 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	895b      	ldrh	r3, [r3, #10]
 8007744:	461a      	mov	r2, r3
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	fb03 f202 	mul.w	r2, r3, r2
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007750:	4413      	add	r3, r2
}
 8007752:	4618      	mov	r0, r3
 8007754:	370c      	adds	r7, #12
 8007756:	46bd      	mov	sp, r7
 8007758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775c:	4770      	bx	lr

0800775e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800775e:	b580      	push	{r7, lr}
 8007760:	b086      	sub	sp, #24
 8007762:	af00      	add	r7, sp, #0
 8007764:	6078      	str	r0, [r7, #4]
 8007766:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	2b01      	cmp	r3, #1
 8007772:	d904      	bls.n	800777e <get_fat+0x20>
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	69db      	ldr	r3, [r3, #28]
 8007778:	683a      	ldr	r2, [r7, #0]
 800777a:	429a      	cmp	r2, r3
 800777c:	d302      	bcc.n	8007784 <get_fat+0x26>
		val = 1;	/* Internal error */
 800777e:	2301      	movs	r3, #1
 8007780:	617b      	str	r3, [r7, #20]
 8007782:	e0b7      	b.n	80078f4 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8007784:	f04f 33ff 	mov.w	r3, #4294967295
 8007788:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800778a:	693b      	ldr	r3, [r7, #16]
 800778c:	781b      	ldrb	r3, [r3, #0]
 800778e:	2b02      	cmp	r3, #2
 8007790:	d05a      	beq.n	8007848 <get_fat+0xea>
 8007792:	2b03      	cmp	r3, #3
 8007794:	d07d      	beq.n	8007892 <get_fat+0x134>
 8007796:	2b01      	cmp	r3, #1
 8007798:	f040 80a2 	bne.w	80078e0 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	60fb      	str	r3, [r7, #12]
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	085b      	lsrs	r3, r3, #1
 80077a4:	68fa      	ldr	r2, [r7, #12]
 80077a6:	4413      	add	r3, r2
 80077a8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80077ae:	693b      	ldr	r3, [r7, #16]
 80077b0:	899b      	ldrh	r3, [r3, #12]
 80077b2:	4619      	mov	r1, r3
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80077ba:	4413      	add	r3, r2
 80077bc:	4619      	mov	r1, r3
 80077be:	6938      	ldr	r0, [r7, #16]
 80077c0:	f7ff ff10 	bl	80075e4 <move_window>
 80077c4:	4603      	mov	r3, r0
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	f040 808d 	bne.w	80078e6 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	1c5a      	adds	r2, r3, #1
 80077d0:	60fa      	str	r2, [r7, #12]
 80077d2:	693a      	ldr	r2, [r7, #16]
 80077d4:	8992      	ldrh	r2, [r2, #12]
 80077d6:	fbb3 f1f2 	udiv	r1, r3, r2
 80077da:	fb02 f201 	mul.w	r2, r2, r1
 80077de:	1a9b      	subs	r3, r3, r2
 80077e0:	693a      	ldr	r2, [r7, #16]
 80077e2:	4413      	add	r3, r2
 80077e4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80077e8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80077ee:	693b      	ldr	r3, [r7, #16]
 80077f0:	899b      	ldrh	r3, [r3, #12]
 80077f2:	4619      	mov	r1, r3
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80077fa:	4413      	add	r3, r2
 80077fc:	4619      	mov	r1, r3
 80077fe:	6938      	ldr	r0, [r7, #16]
 8007800:	f7ff fef0 	bl	80075e4 <move_window>
 8007804:	4603      	mov	r3, r0
 8007806:	2b00      	cmp	r3, #0
 8007808:	d16f      	bne.n	80078ea <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800780a:	693b      	ldr	r3, [r7, #16]
 800780c:	899b      	ldrh	r3, [r3, #12]
 800780e:	461a      	mov	r2, r3
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	fbb3 f1f2 	udiv	r1, r3, r2
 8007816:	fb02 f201 	mul.w	r2, r2, r1
 800781a:	1a9b      	subs	r3, r3, r2
 800781c:	693a      	ldr	r2, [r7, #16]
 800781e:	4413      	add	r3, r2
 8007820:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007824:	021b      	lsls	r3, r3, #8
 8007826:	461a      	mov	r2, r3
 8007828:	68bb      	ldr	r3, [r7, #8]
 800782a:	4313      	orrs	r3, r2
 800782c:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800782e:	683b      	ldr	r3, [r7, #0]
 8007830:	f003 0301 	and.w	r3, r3, #1
 8007834:	2b00      	cmp	r3, #0
 8007836:	d002      	beq.n	800783e <get_fat+0xe0>
 8007838:	68bb      	ldr	r3, [r7, #8]
 800783a:	091b      	lsrs	r3, r3, #4
 800783c:	e002      	b.n	8007844 <get_fat+0xe6>
 800783e:	68bb      	ldr	r3, [r7, #8]
 8007840:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007844:	617b      	str	r3, [r7, #20]
			break;
 8007846:	e055      	b.n	80078f4 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8007848:	693b      	ldr	r3, [r7, #16]
 800784a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	899b      	ldrh	r3, [r3, #12]
 8007850:	085b      	lsrs	r3, r3, #1
 8007852:	b29b      	uxth	r3, r3
 8007854:	4619      	mov	r1, r3
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	fbb3 f3f1 	udiv	r3, r3, r1
 800785c:	4413      	add	r3, r2
 800785e:	4619      	mov	r1, r3
 8007860:	6938      	ldr	r0, [r7, #16]
 8007862:	f7ff febf 	bl	80075e4 <move_window>
 8007866:	4603      	mov	r3, r0
 8007868:	2b00      	cmp	r3, #0
 800786a:	d140      	bne.n	80078ee <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007872:	683b      	ldr	r3, [r7, #0]
 8007874:	005b      	lsls	r3, r3, #1
 8007876:	693a      	ldr	r2, [r7, #16]
 8007878:	8992      	ldrh	r2, [r2, #12]
 800787a:	fbb3 f0f2 	udiv	r0, r3, r2
 800787e:	fb02 f200 	mul.w	r2, r2, r0
 8007882:	1a9b      	subs	r3, r3, r2
 8007884:	440b      	add	r3, r1
 8007886:	4618      	mov	r0, r3
 8007888:	f7ff fbfc 	bl	8007084 <ld_word>
 800788c:	4603      	mov	r3, r0
 800788e:	617b      	str	r3, [r7, #20]
			break;
 8007890:	e030      	b.n	80078f4 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8007892:	693b      	ldr	r3, [r7, #16]
 8007894:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007896:	693b      	ldr	r3, [r7, #16]
 8007898:	899b      	ldrh	r3, [r3, #12]
 800789a:	089b      	lsrs	r3, r3, #2
 800789c:	b29b      	uxth	r3, r3
 800789e:	4619      	mov	r1, r3
 80078a0:	683b      	ldr	r3, [r7, #0]
 80078a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80078a6:	4413      	add	r3, r2
 80078a8:	4619      	mov	r1, r3
 80078aa:	6938      	ldr	r0, [r7, #16]
 80078ac:	f7ff fe9a 	bl	80075e4 <move_window>
 80078b0:	4603      	mov	r3, r0
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d11d      	bne.n	80078f2 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80078bc:	683b      	ldr	r3, [r7, #0]
 80078be:	009b      	lsls	r3, r3, #2
 80078c0:	693a      	ldr	r2, [r7, #16]
 80078c2:	8992      	ldrh	r2, [r2, #12]
 80078c4:	fbb3 f0f2 	udiv	r0, r3, r2
 80078c8:	fb02 f200 	mul.w	r2, r2, r0
 80078cc:	1a9b      	subs	r3, r3, r2
 80078ce:	440b      	add	r3, r1
 80078d0:	4618      	mov	r0, r3
 80078d2:	f7ff fbef 	bl	80070b4 <ld_dword>
 80078d6:	4603      	mov	r3, r0
 80078d8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80078dc:	617b      	str	r3, [r7, #20]
			break;
 80078de:	e009      	b.n	80078f4 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80078e0:	2301      	movs	r3, #1
 80078e2:	617b      	str	r3, [r7, #20]
 80078e4:	e006      	b.n	80078f4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80078e6:	bf00      	nop
 80078e8:	e004      	b.n	80078f4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80078ea:	bf00      	nop
 80078ec:	e002      	b.n	80078f4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80078ee:	bf00      	nop
 80078f0:	e000      	b.n	80078f4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80078f2:	bf00      	nop
		}
	}

	return val;
 80078f4:	697b      	ldr	r3, [r7, #20]
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3718      	adds	r7, #24
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}

080078fe <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80078fe:	b590      	push	{r4, r7, lr}
 8007900:	b089      	sub	sp, #36	; 0x24
 8007902:	af00      	add	r7, sp, #0
 8007904:	60f8      	str	r0, [r7, #12]
 8007906:	60b9      	str	r1, [r7, #8]
 8007908:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800790a:	2302      	movs	r3, #2
 800790c:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800790e:	68bb      	ldr	r3, [r7, #8]
 8007910:	2b01      	cmp	r3, #1
 8007912:	f240 8106 	bls.w	8007b22 <put_fat+0x224>
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	69db      	ldr	r3, [r3, #28]
 800791a:	68ba      	ldr	r2, [r7, #8]
 800791c:	429a      	cmp	r2, r3
 800791e:	f080 8100 	bcs.w	8007b22 <put_fat+0x224>
		switch (fs->fs_type) {
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	781b      	ldrb	r3, [r3, #0]
 8007926:	2b02      	cmp	r3, #2
 8007928:	f000 8088 	beq.w	8007a3c <put_fat+0x13e>
 800792c:	2b03      	cmp	r3, #3
 800792e:	f000 80b0 	beq.w	8007a92 <put_fat+0x194>
 8007932:	2b01      	cmp	r3, #1
 8007934:	f040 80f5 	bne.w	8007b22 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007938:	68bb      	ldr	r3, [r7, #8]
 800793a:	61bb      	str	r3, [r7, #24]
 800793c:	69bb      	ldr	r3, [r7, #24]
 800793e:	085b      	lsrs	r3, r3, #1
 8007940:	69ba      	ldr	r2, [r7, #24]
 8007942:	4413      	add	r3, r2
 8007944:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	899b      	ldrh	r3, [r3, #12]
 800794e:	4619      	mov	r1, r3
 8007950:	69bb      	ldr	r3, [r7, #24]
 8007952:	fbb3 f3f1 	udiv	r3, r3, r1
 8007956:	4413      	add	r3, r2
 8007958:	4619      	mov	r1, r3
 800795a:	68f8      	ldr	r0, [r7, #12]
 800795c:	f7ff fe42 	bl	80075e4 <move_window>
 8007960:	4603      	mov	r3, r0
 8007962:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007964:	7ffb      	ldrb	r3, [r7, #31]
 8007966:	2b00      	cmp	r3, #0
 8007968:	f040 80d4 	bne.w	8007b14 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007972:	69bb      	ldr	r3, [r7, #24]
 8007974:	1c5a      	adds	r2, r3, #1
 8007976:	61ba      	str	r2, [r7, #24]
 8007978:	68fa      	ldr	r2, [r7, #12]
 800797a:	8992      	ldrh	r2, [r2, #12]
 800797c:	fbb3 f0f2 	udiv	r0, r3, r2
 8007980:	fb02 f200 	mul.w	r2, r2, r0
 8007984:	1a9b      	subs	r3, r3, r2
 8007986:	440b      	add	r3, r1
 8007988:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800798a:	68bb      	ldr	r3, [r7, #8]
 800798c:	f003 0301 	and.w	r3, r3, #1
 8007990:	2b00      	cmp	r3, #0
 8007992:	d00d      	beq.n	80079b0 <put_fat+0xb2>
 8007994:	697b      	ldr	r3, [r7, #20]
 8007996:	781b      	ldrb	r3, [r3, #0]
 8007998:	b25b      	sxtb	r3, r3
 800799a:	f003 030f 	and.w	r3, r3, #15
 800799e:	b25a      	sxtb	r2, r3
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	011b      	lsls	r3, r3, #4
 80079a6:	b25b      	sxtb	r3, r3
 80079a8:	4313      	orrs	r3, r2
 80079aa:	b25b      	sxtb	r3, r3
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	e001      	b.n	80079b4 <put_fat+0xb6>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	697a      	ldr	r2, [r7, #20]
 80079b6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2201      	movs	r2, #1
 80079bc:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	899b      	ldrh	r3, [r3, #12]
 80079c6:	4619      	mov	r1, r3
 80079c8:	69bb      	ldr	r3, [r7, #24]
 80079ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80079ce:	4413      	add	r3, r2
 80079d0:	4619      	mov	r1, r3
 80079d2:	68f8      	ldr	r0, [r7, #12]
 80079d4:	f7ff fe06 	bl	80075e4 <move_window>
 80079d8:	4603      	mov	r3, r0
 80079da:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80079dc:	7ffb      	ldrb	r3, [r7, #31]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	f040 809a 	bne.w	8007b18 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f103 0138 	add.w	r1, r3, #56	; 0x38
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	899b      	ldrh	r3, [r3, #12]
 80079ee:	461a      	mov	r2, r3
 80079f0:	69bb      	ldr	r3, [r7, #24]
 80079f2:	fbb3 f0f2 	udiv	r0, r3, r2
 80079f6:	fb02 f200 	mul.w	r2, r2, r0
 80079fa:	1a9b      	subs	r3, r3, r2
 80079fc:	440b      	add	r3, r1
 80079fe:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8007a00:	68bb      	ldr	r3, [r7, #8]
 8007a02:	f003 0301 	and.w	r3, r3, #1
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d003      	beq.n	8007a12 <put_fat+0x114>
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	091b      	lsrs	r3, r3, #4
 8007a0e:	b2db      	uxtb	r3, r3
 8007a10:	e00e      	b.n	8007a30 <put_fat+0x132>
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	781b      	ldrb	r3, [r3, #0]
 8007a16:	b25b      	sxtb	r3, r3
 8007a18:	f023 030f 	bic.w	r3, r3, #15
 8007a1c:	b25a      	sxtb	r2, r3
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	0a1b      	lsrs	r3, r3, #8
 8007a22:	b25b      	sxtb	r3, r3
 8007a24:	f003 030f 	and.w	r3, r3, #15
 8007a28:	b25b      	sxtb	r3, r3
 8007a2a:	4313      	orrs	r3, r2
 8007a2c:	b25b      	sxtb	r3, r3
 8007a2e:	b2db      	uxtb	r3, r3
 8007a30:	697a      	ldr	r2, [r7, #20]
 8007a32:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2201      	movs	r2, #1
 8007a38:	70da      	strb	r2, [r3, #3]
			break;
 8007a3a:	e072      	b.n	8007b22 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	899b      	ldrh	r3, [r3, #12]
 8007a44:	085b      	lsrs	r3, r3, #1
 8007a46:	b29b      	uxth	r3, r3
 8007a48:	4619      	mov	r1, r3
 8007a4a:	68bb      	ldr	r3, [r7, #8]
 8007a4c:	fbb3 f3f1 	udiv	r3, r3, r1
 8007a50:	4413      	add	r3, r2
 8007a52:	4619      	mov	r1, r3
 8007a54:	68f8      	ldr	r0, [r7, #12]
 8007a56:	f7ff fdc5 	bl	80075e4 <move_window>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007a5e:	7ffb      	ldrb	r3, [r7, #31]
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	d15b      	bne.n	8007b1c <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	005b      	lsls	r3, r3, #1
 8007a6e:	68fa      	ldr	r2, [r7, #12]
 8007a70:	8992      	ldrh	r2, [r2, #12]
 8007a72:	fbb3 f0f2 	udiv	r0, r3, r2
 8007a76:	fb02 f200 	mul.w	r2, r2, r0
 8007a7a:	1a9b      	subs	r3, r3, r2
 8007a7c:	440b      	add	r3, r1
 8007a7e:	687a      	ldr	r2, [r7, #4]
 8007a80:	b292      	uxth	r2, r2
 8007a82:	4611      	mov	r1, r2
 8007a84:	4618      	mov	r0, r3
 8007a86:	f7ff fb38 	bl	80070fa <st_word>
			fs->wflag = 1;
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	2201      	movs	r2, #1
 8007a8e:	70da      	strb	r2, [r3, #3]
			break;
 8007a90:	e047      	b.n	8007b22 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	899b      	ldrh	r3, [r3, #12]
 8007a9a:	089b      	lsrs	r3, r3, #2
 8007a9c:	b29b      	uxth	r3, r3
 8007a9e:	4619      	mov	r1, r3
 8007aa0:	68bb      	ldr	r3, [r7, #8]
 8007aa2:	fbb3 f3f1 	udiv	r3, r3, r1
 8007aa6:	4413      	add	r3, r2
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	68f8      	ldr	r0, [r7, #12]
 8007aac:	f7ff fd9a 	bl	80075e4 <move_window>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007ab4:	7ffb      	ldrb	r3, [r7, #31]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d132      	bne.n	8007b20 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007ac6:	68bb      	ldr	r3, [r7, #8]
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	68fa      	ldr	r2, [r7, #12]
 8007acc:	8992      	ldrh	r2, [r2, #12]
 8007ace:	fbb3 f0f2 	udiv	r0, r3, r2
 8007ad2:	fb02 f200 	mul.w	r2, r2, r0
 8007ad6:	1a9b      	subs	r3, r3, r2
 8007ad8:	440b      	add	r3, r1
 8007ada:	4618      	mov	r0, r3
 8007adc:	f7ff faea 	bl	80070b4 <ld_dword>
 8007ae0:	4603      	mov	r3, r0
 8007ae2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007ae6:	4323      	orrs	r3, r4
 8007ae8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	009b      	lsls	r3, r3, #2
 8007af4:	68fa      	ldr	r2, [r7, #12]
 8007af6:	8992      	ldrh	r2, [r2, #12]
 8007af8:	fbb3 f0f2 	udiv	r0, r3, r2
 8007afc:	fb02 f200 	mul.w	r2, r2, r0
 8007b00:	1a9b      	subs	r3, r3, r2
 8007b02:	440b      	add	r3, r1
 8007b04:	6879      	ldr	r1, [r7, #4]
 8007b06:	4618      	mov	r0, r3
 8007b08:	f7ff fb12 	bl	8007130 <st_dword>
			fs->wflag = 1;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	70da      	strb	r2, [r3, #3]
			break;
 8007b12:	e006      	b.n	8007b22 <put_fat+0x224>
			if (res != FR_OK) break;
 8007b14:	bf00      	nop
 8007b16:	e004      	b.n	8007b22 <put_fat+0x224>
			if (res != FR_OK) break;
 8007b18:	bf00      	nop
 8007b1a:	e002      	b.n	8007b22 <put_fat+0x224>
			if (res != FR_OK) break;
 8007b1c:	bf00      	nop
 8007b1e:	e000      	b.n	8007b22 <put_fat+0x224>
			if (res != FR_OK) break;
 8007b20:	bf00      	nop
		}
	}
	return res;
 8007b22:	7ffb      	ldrb	r3, [r7, #31]
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3724      	adds	r7, #36	; 0x24
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd90      	pop	{r4, r7, pc}

08007b2c <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b088      	sub	sp, #32
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	60f8      	str	r0, [r7, #12]
 8007b34:	60b9      	str	r1, [r7, #8]
 8007b36:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007b38:	2300      	movs	r3, #0
 8007b3a:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	2b01      	cmp	r3, #1
 8007b46:	d904      	bls.n	8007b52 <remove_chain+0x26>
 8007b48:	69bb      	ldr	r3, [r7, #24]
 8007b4a:	69db      	ldr	r3, [r3, #28]
 8007b4c:	68ba      	ldr	r2, [r7, #8]
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d301      	bcc.n	8007b56 <remove_chain+0x2a>
 8007b52:	2302      	movs	r3, #2
 8007b54:	e04b      	b.n	8007bee <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	d00c      	beq.n	8007b76 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b60:	6879      	ldr	r1, [r7, #4]
 8007b62:	69b8      	ldr	r0, [r7, #24]
 8007b64:	f7ff fecb 	bl	80078fe <put_fat>
 8007b68:	4603      	mov	r3, r0
 8007b6a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007b6c:	7ffb      	ldrb	r3, [r7, #31]
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d001      	beq.n	8007b76 <remove_chain+0x4a>
 8007b72:	7ffb      	ldrb	r3, [r7, #31]
 8007b74:	e03b      	b.n	8007bee <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007b76:	68b9      	ldr	r1, [r7, #8]
 8007b78:	68f8      	ldr	r0, [r7, #12]
 8007b7a:	f7ff fdf0 	bl	800775e <get_fat>
 8007b7e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007b80:	697b      	ldr	r3, [r7, #20]
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d031      	beq.n	8007bea <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	2b01      	cmp	r3, #1
 8007b8a:	d101      	bne.n	8007b90 <remove_chain+0x64>
 8007b8c:	2302      	movs	r3, #2
 8007b8e:	e02e      	b.n	8007bee <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007b90:	697b      	ldr	r3, [r7, #20]
 8007b92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b96:	d101      	bne.n	8007b9c <remove_chain+0x70>
 8007b98:	2301      	movs	r3, #1
 8007b9a:	e028      	b.n	8007bee <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	68b9      	ldr	r1, [r7, #8]
 8007ba0:	69b8      	ldr	r0, [r7, #24]
 8007ba2:	f7ff feac 	bl	80078fe <put_fat>
 8007ba6:	4603      	mov	r3, r0
 8007ba8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007baa:	7ffb      	ldrb	r3, [r7, #31]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d001      	beq.n	8007bb4 <remove_chain+0x88>
 8007bb0:	7ffb      	ldrb	r3, [r7, #31]
 8007bb2:	e01c      	b.n	8007bee <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007bb4:	69bb      	ldr	r3, [r7, #24]
 8007bb6:	699a      	ldr	r2, [r3, #24]
 8007bb8:	69bb      	ldr	r3, [r7, #24]
 8007bba:	69db      	ldr	r3, [r3, #28]
 8007bbc:	3b02      	subs	r3, #2
 8007bbe:	429a      	cmp	r2, r3
 8007bc0:	d20b      	bcs.n	8007bda <remove_chain+0xae>
			fs->free_clst++;
 8007bc2:	69bb      	ldr	r3, [r7, #24]
 8007bc4:	699b      	ldr	r3, [r3, #24]
 8007bc6:	1c5a      	adds	r2, r3, #1
 8007bc8:	69bb      	ldr	r3, [r7, #24]
 8007bca:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8007bcc:	69bb      	ldr	r3, [r7, #24]
 8007bce:	791b      	ldrb	r3, [r3, #4]
 8007bd0:	f043 0301 	orr.w	r3, r3, #1
 8007bd4:	b2da      	uxtb	r2, r3
 8007bd6:	69bb      	ldr	r3, [r7, #24]
 8007bd8:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007bde:	69bb      	ldr	r3, [r7, #24]
 8007be0:	69db      	ldr	r3, [r3, #28]
 8007be2:	68ba      	ldr	r2, [r7, #8]
 8007be4:	429a      	cmp	r2, r3
 8007be6:	d3c6      	bcc.n	8007b76 <remove_chain+0x4a>
 8007be8:	e000      	b.n	8007bec <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007bea:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007bec:	2300      	movs	r3, #0
}
 8007bee:	4618      	mov	r0, r3
 8007bf0:	3720      	adds	r7, #32
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}

08007bf6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007bf6:	b580      	push	{r7, lr}
 8007bf8:	b088      	sub	sp, #32
 8007bfa:	af00      	add	r7, sp, #0
 8007bfc:	6078      	str	r0, [r7, #4]
 8007bfe:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d10d      	bne.n	8007c28 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007c0c:	693b      	ldr	r3, [r7, #16]
 8007c0e:	695b      	ldr	r3, [r3, #20]
 8007c10:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d004      	beq.n	8007c22 <create_chain+0x2c>
 8007c18:	693b      	ldr	r3, [r7, #16]
 8007c1a:	69db      	ldr	r3, [r3, #28]
 8007c1c:	69ba      	ldr	r2, [r7, #24]
 8007c1e:	429a      	cmp	r2, r3
 8007c20:	d31b      	bcc.n	8007c5a <create_chain+0x64>
 8007c22:	2301      	movs	r3, #1
 8007c24:	61bb      	str	r3, [r7, #24]
 8007c26:	e018      	b.n	8007c5a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007c28:	6839      	ldr	r1, [r7, #0]
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f7ff fd97 	bl	800775e <get_fat>
 8007c30:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	2b01      	cmp	r3, #1
 8007c36:	d801      	bhi.n	8007c3c <create_chain+0x46>
 8007c38:	2301      	movs	r3, #1
 8007c3a:	e070      	b.n	8007d1e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c42:	d101      	bne.n	8007c48 <create_chain+0x52>
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	e06a      	b.n	8007d1e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	69db      	ldr	r3, [r3, #28]
 8007c4c:	68fa      	ldr	r2, [r7, #12]
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d201      	bcs.n	8007c56 <create_chain+0x60>
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	e063      	b.n	8007d1e <create_chain+0x128>
		scl = clst;
 8007c56:	683b      	ldr	r3, [r7, #0]
 8007c58:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007c5a:	69bb      	ldr	r3, [r7, #24]
 8007c5c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007c5e:	69fb      	ldr	r3, [r7, #28]
 8007c60:	3301      	adds	r3, #1
 8007c62:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007c64:	693b      	ldr	r3, [r7, #16]
 8007c66:	69db      	ldr	r3, [r3, #28]
 8007c68:	69fa      	ldr	r2, [r7, #28]
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d307      	bcc.n	8007c7e <create_chain+0x88>
				ncl = 2;
 8007c6e:	2302      	movs	r3, #2
 8007c70:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007c72:	69fa      	ldr	r2, [r7, #28]
 8007c74:	69bb      	ldr	r3, [r7, #24]
 8007c76:	429a      	cmp	r2, r3
 8007c78:	d901      	bls.n	8007c7e <create_chain+0x88>
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	e04f      	b.n	8007d1e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007c7e:	69f9      	ldr	r1, [r7, #28]
 8007c80:	6878      	ldr	r0, [r7, #4]
 8007c82:	f7ff fd6c 	bl	800775e <get_fat>
 8007c86:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d00e      	beq.n	8007cac <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d003      	beq.n	8007c9c <create_chain+0xa6>
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c9a:	d101      	bne.n	8007ca0 <create_chain+0xaa>
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	e03e      	b.n	8007d1e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007ca0:	69fa      	ldr	r2, [r7, #28]
 8007ca2:	69bb      	ldr	r3, [r7, #24]
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d1da      	bne.n	8007c5e <create_chain+0x68>
 8007ca8:	2300      	movs	r3, #0
 8007caa:	e038      	b.n	8007d1e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007cac:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007cae:	f04f 32ff 	mov.w	r2, #4294967295
 8007cb2:	69f9      	ldr	r1, [r7, #28]
 8007cb4:	6938      	ldr	r0, [r7, #16]
 8007cb6:	f7ff fe22 	bl	80078fe <put_fat>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007cbe:	7dfb      	ldrb	r3, [r7, #23]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d109      	bne.n	8007cd8 <create_chain+0xe2>
 8007cc4:	683b      	ldr	r3, [r7, #0]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d006      	beq.n	8007cd8 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007cca:	69fa      	ldr	r2, [r7, #28]
 8007ccc:	6839      	ldr	r1, [r7, #0]
 8007cce:	6938      	ldr	r0, [r7, #16]
 8007cd0:	f7ff fe15 	bl	80078fe <put_fat>
 8007cd4:	4603      	mov	r3, r0
 8007cd6:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007cd8:	7dfb      	ldrb	r3, [r7, #23]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d116      	bne.n	8007d0c <create_chain+0x116>
		fs->last_clst = ncl;
 8007cde:	693b      	ldr	r3, [r7, #16]
 8007ce0:	69fa      	ldr	r2, [r7, #28]
 8007ce2:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	699a      	ldr	r2, [r3, #24]
 8007ce8:	693b      	ldr	r3, [r7, #16]
 8007cea:	69db      	ldr	r3, [r3, #28]
 8007cec:	3b02      	subs	r3, #2
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d804      	bhi.n	8007cfc <create_chain+0x106>
 8007cf2:	693b      	ldr	r3, [r7, #16]
 8007cf4:	699b      	ldr	r3, [r3, #24]
 8007cf6:	1e5a      	subs	r2, r3, #1
 8007cf8:	693b      	ldr	r3, [r7, #16]
 8007cfa:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8007cfc:	693b      	ldr	r3, [r7, #16]
 8007cfe:	791b      	ldrb	r3, [r3, #4]
 8007d00:	f043 0301 	orr.w	r3, r3, #1
 8007d04:	b2da      	uxtb	r2, r3
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	711a      	strb	r2, [r3, #4]
 8007d0a:	e007      	b.n	8007d1c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007d0c:	7dfb      	ldrb	r3, [r7, #23]
 8007d0e:	2b01      	cmp	r3, #1
 8007d10:	d102      	bne.n	8007d18 <create_chain+0x122>
 8007d12:	f04f 33ff 	mov.w	r3, #4294967295
 8007d16:	e000      	b.n	8007d1a <create_chain+0x124>
 8007d18:	2301      	movs	r3, #1
 8007d1a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007d1c:	69fb      	ldr	r3, [r7, #28]
}
 8007d1e:	4618      	mov	r0, r3
 8007d20:	3720      	adds	r7, #32
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}

08007d26 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007d26:	b480      	push	{r7}
 8007d28:	b087      	sub	sp, #28
 8007d2a:	af00      	add	r7, sp, #0
 8007d2c:	6078      	str	r0, [r7, #4]
 8007d2e:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d3a:	3304      	adds	r3, #4
 8007d3c:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	899b      	ldrh	r3, [r3, #12]
 8007d42:	461a      	mov	r2, r3
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	8952      	ldrh	r2, [r2, #10]
 8007d4e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d52:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007d54:	693b      	ldr	r3, [r7, #16]
 8007d56:	1d1a      	adds	r2, r3, #4
 8007d58:	613a      	str	r2, [r7, #16]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007d5e:	68bb      	ldr	r3, [r7, #8]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d101      	bne.n	8007d68 <clmt_clust+0x42>
 8007d64:	2300      	movs	r3, #0
 8007d66:	e010      	b.n	8007d8a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8007d68:	697a      	ldr	r2, [r7, #20]
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	429a      	cmp	r2, r3
 8007d6e:	d307      	bcc.n	8007d80 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8007d70:	697a      	ldr	r2, [r7, #20]
 8007d72:	68bb      	ldr	r3, [r7, #8]
 8007d74:	1ad3      	subs	r3, r2, r3
 8007d76:	617b      	str	r3, [r7, #20]
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	3304      	adds	r3, #4
 8007d7c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007d7e:	e7e9      	b.n	8007d54 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8007d80:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007d82:	693b      	ldr	r3, [r7, #16]
 8007d84:	681a      	ldr	r2, [r3, #0]
 8007d86:	697b      	ldr	r3, [r7, #20]
 8007d88:	4413      	add	r3, r2
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	371c      	adds	r7, #28
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr

08007d96 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007d96:	b580      	push	{r7, lr}
 8007d98:	b086      	sub	sp, #24
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	6078      	str	r0, [r7, #4]
 8007d9e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007dac:	d204      	bcs.n	8007db8 <dir_sdi+0x22>
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	f003 031f 	and.w	r3, r3, #31
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d001      	beq.n	8007dbc <dir_sdi+0x26>
		return FR_INT_ERR;
 8007db8:	2302      	movs	r3, #2
 8007dba:	e071      	b.n	8007ea0 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	683a      	ldr	r2, [r7, #0]
 8007dc0:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d106      	bne.n	8007ddc <dir_sdi+0x46>
 8007dce:	693b      	ldr	r3, [r7, #16]
 8007dd0:	781b      	ldrb	r3, [r3, #0]
 8007dd2:	2b02      	cmp	r3, #2
 8007dd4:	d902      	bls.n	8007ddc <dir_sdi+0x46>
		clst = fs->dirbase;
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007dda:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007ddc:	697b      	ldr	r3, [r7, #20]
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d10c      	bne.n	8007dfc <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	095b      	lsrs	r3, r3, #5
 8007de6:	693a      	ldr	r2, [r7, #16]
 8007de8:	8912      	ldrh	r2, [r2, #8]
 8007dea:	4293      	cmp	r3, r2
 8007dec:	d301      	bcc.n	8007df2 <dir_sdi+0x5c>
 8007dee:	2302      	movs	r3, #2
 8007df0:	e056      	b.n	8007ea0 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8007df2:	693b      	ldr	r3, [r7, #16]
 8007df4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	61da      	str	r2, [r3, #28]
 8007dfa:	e02d      	b.n	8007e58 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	895b      	ldrh	r3, [r3, #10]
 8007e00:	461a      	mov	r2, r3
 8007e02:	693b      	ldr	r3, [r7, #16]
 8007e04:	899b      	ldrh	r3, [r3, #12]
 8007e06:	fb03 f302 	mul.w	r3, r3, r2
 8007e0a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007e0c:	e019      	b.n	8007e42 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	6979      	ldr	r1, [r7, #20]
 8007e12:	4618      	mov	r0, r3
 8007e14:	f7ff fca3 	bl	800775e <get_fat>
 8007e18:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e20:	d101      	bne.n	8007e26 <dir_sdi+0x90>
 8007e22:	2301      	movs	r3, #1
 8007e24:	e03c      	b.n	8007ea0 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007e26:	697b      	ldr	r3, [r7, #20]
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d904      	bls.n	8007e36 <dir_sdi+0xa0>
 8007e2c:	693b      	ldr	r3, [r7, #16]
 8007e2e:	69db      	ldr	r3, [r3, #28]
 8007e30:	697a      	ldr	r2, [r7, #20]
 8007e32:	429a      	cmp	r2, r3
 8007e34:	d301      	bcc.n	8007e3a <dir_sdi+0xa4>
 8007e36:	2302      	movs	r3, #2
 8007e38:	e032      	b.n	8007ea0 <dir_sdi+0x10a>
			ofs -= csz;
 8007e3a:	683a      	ldr	r2, [r7, #0]
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	1ad3      	subs	r3, r2, r3
 8007e40:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007e42:	683a      	ldr	r2, [r7, #0]
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	429a      	cmp	r2, r3
 8007e48:	d2e1      	bcs.n	8007e0e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8007e4a:	6979      	ldr	r1, [r7, #20]
 8007e4c:	6938      	ldr	r0, [r7, #16]
 8007e4e:	f7ff fc67 	bl	8007720 <clust2sect>
 8007e52:	4602      	mov	r2, r0
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	697a      	ldr	r2, [r7, #20]
 8007e5c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	69db      	ldr	r3, [r3, #28]
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d101      	bne.n	8007e6a <dir_sdi+0xd4>
 8007e66:	2302      	movs	r3, #2
 8007e68:	e01a      	b.n	8007ea0 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	69da      	ldr	r2, [r3, #28]
 8007e6e:	693b      	ldr	r3, [r7, #16]
 8007e70:	899b      	ldrh	r3, [r3, #12]
 8007e72:	4619      	mov	r1, r3
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	fbb3 f3f1 	udiv	r3, r3, r1
 8007e7a:	441a      	add	r2, r3
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007e80:	693b      	ldr	r3, [r7, #16]
 8007e82:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	899b      	ldrh	r3, [r3, #12]
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007e92:	fb02 f200 	mul.w	r2, r2, r0
 8007e96:	1a9b      	subs	r3, r3, r2
 8007e98:	18ca      	adds	r2, r1, r3
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007e9e:	2300      	movs	r3, #0
}
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	3718      	adds	r7, #24
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	bd80      	pop	{r7, pc}

08007ea8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b086      	sub	sp, #24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
 8007eb0:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	695b      	ldr	r3, [r3, #20]
 8007ebc:	3320      	adds	r3, #32
 8007ebe:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	69db      	ldr	r3, [r3, #28]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d003      	beq.n	8007ed0 <dir_next+0x28>
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007ece:	d301      	bcc.n	8007ed4 <dir_next+0x2c>
 8007ed0:	2304      	movs	r3, #4
 8007ed2:	e0bb      	b.n	800804c <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	899b      	ldrh	r3, [r3, #12]
 8007ed8:	461a      	mov	r2, r3
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	fbb3 f1f2 	udiv	r1, r3, r2
 8007ee0:	fb02 f201 	mul.w	r2, r2, r1
 8007ee4:	1a9b      	subs	r3, r3, r2
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	f040 809d 	bne.w	8008026 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	69db      	ldr	r3, [r3, #28]
 8007ef0:	1c5a      	adds	r2, r3, #1
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	699b      	ldr	r3, [r3, #24]
 8007efa:	2b00      	cmp	r3, #0
 8007efc:	d10b      	bne.n	8007f16 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	095b      	lsrs	r3, r3, #5
 8007f02:	68fa      	ldr	r2, [r7, #12]
 8007f04:	8912      	ldrh	r2, [r2, #8]
 8007f06:	4293      	cmp	r3, r2
 8007f08:	f0c0 808d 	bcc.w	8008026 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2200      	movs	r2, #0
 8007f10:	61da      	str	r2, [r3, #28]
 8007f12:	2304      	movs	r3, #4
 8007f14:	e09a      	b.n	800804c <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	899b      	ldrh	r3, [r3, #12]
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	68bb      	ldr	r3, [r7, #8]
 8007f1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f22:	68fa      	ldr	r2, [r7, #12]
 8007f24:	8952      	ldrh	r2, [r2, #10]
 8007f26:	3a01      	subs	r2, #1
 8007f28:	4013      	ands	r3, r2
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d17b      	bne.n	8008026 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007f2e:	687a      	ldr	r2, [r7, #4]
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	699b      	ldr	r3, [r3, #24]
 8007f34:	4619      	mov	r1, r3
 8007f36:	4610      	mov	r0, r2
 8007f38:	f7ff fc11 	bl	800775e <get_fat>
 8007f3c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	2b01      	cmp	r3, #1
 8007f42:	d801      	bhi.n	8007f48 <dir_next+0xa0>
 8007f44:	2302      	movs	r3, #2
 8007f46:	e081      	b.n	800804c <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f4e:	d101      	bne.n	8007f54 <dir_next+0xac>
 8007f50:	2301      	movs	r3, #1
 8007f52:	e07b      	b.n	800804c <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	69db      	ldr	r3, [r3, #28]
 8007f58:	697a      	ldr	r2, [r7, #20]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d359      	bcc.n	8008012 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007f5e:	683b      	ldr	r3, [r7, #0]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d104      	bne.n	8007f6e <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2200      	movs	r2, #0
 8007f68:	61da      	str	r2, [r3, #28]
 8007f6a:	2304      	movs	r3, #4
 8007f6c:	e06e      	b.n	800804c <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007f6e:	687a      	ldr	r2, [r7, #4]
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	699b      	ldr	r3, [r3, #24]
 8007f74:	4619      	mov	r1, r3
 8007f76:	4610      	mov	r0, r2
 8007f78:	f7ff fe3d 	bl	8007bf6 <create_chain>
 8007f7c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007f7e:	697b      	ldr	r3, [r7, #20]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d101      	bne.n	8007f88 <dir_next+0xe0>
 8007f84:	2307      	movs	r3, #7
 8007f86:	e061      	b.n	800804c <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007f88:	697b      	ldr	r3, [r7, #20]
 8007f8a:	2b01      	cmp	r3, #1
 8007f8c:	d101      	bne.n	8007f92 <dir_next+0xea>
 8007f8e:	2302      	movs	r3, #2
 8007f90:	e05c      	b.n	800804c <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007f92:	697b      	ldr	r3, [r7, #20]
 8007f94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f98:	d101      	bne.n	8007f9e <dir_next+0xf6>
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	e056      	b.n	800804c <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007f9e:	68f8      	ldr	r0, [r7, #12]
 8007fa0:	f7ff fadc 	bl	800755c <sync_window>
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d001      	beq.n	8007fae <dir_next+0x106>
 8007faa:	2301      	movs	r3, #1
 8007fac:	e04e      	b.n	800804c <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	f103 0038 	add.w	r0, r3, #56	; 0x38
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	899b      	ldrh	r3, [r3, #12]
 8007fb8:	461a      	mov	r2, r3
 8007fba:	2100      	movs	r1, #0
 8007fbc:	f7ff f905 	bl	80071ca <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007fc0:	2300      	movs	r3, #0
 8007fc2:	613b      	str	r3, [r7, #16]
 8007fc4:	6979      	ldr	r1, [r7, #20]
 8007fc6:	68f8      	ldr	r0, [r7, #12]
 8007fc8:	f7ff fbaa 	bl	8007720 <clust2sect>
 8007fcc:	4602      	mov	r2, r0
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	635a      	str	r2, [r3, #52]	; 0x34
 8007fd2:	e012      	b.n	8007ffa <dir_next+0x152>
						fs->wflag = 1;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2201      	movs	r2, #1
 8007fd8:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007fda:	68f8      	ldr	r0, [r7, #12]
 8007fdc:	f7ff fabe 	bl	800755c <sync_window>
 8007fe0:	4603      	mov	r3, r0
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d001      	beq.n	8007fea <dir_next+0x142>
 8007fe6:	2301      	movs	r3, #1
 8007fe8:	e030      	b.n	800804c <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007fea:	693b      	ldr	r3, [r7, #16]
 8007fec:	3301      	adds	r3, #1
 8007fee:	613b      	str	r3, [r7, #16]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ff4:	1c5a      	adds	r2, r3, #1
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	635a      	str	r2, [r3, #52]	; 0x34
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	895b      	ldrh	r3, [r3, #10]
 8007ffe:	461a      	mov	r2, r3
 8008000:	693b      	ldr	r3, [r7, #16]
 8008002:	4293      	cmp	r3, r2
 8008004:	d3e6      	bcc.n	8007fd4 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800800a:	693b      	ldr	r3, [r7, #16]
 800800c:	1ad2      	subs	r2, r2, r3
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	635a      	str	r2, [r3, #52]	; 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	697a      	ldr	r2, [r7, #20]
 8008016:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8008018:	6979      	ldr	r1, [r7, #20]
 800801a:	68f8      	ldr	r0, [r7, #12]
 800801c:	f7ff fb80 	bl	8007720 <clust2sect>
 8008020:	4602      	mov	r2, r0
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	68ba      	ldr	r2, [r7, #8]
 800802a:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	899b      	ldrh	r3, [r3, #12]
 8008036:	461a      	mov	r2, r3
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	fbb3 f0f2 	udiv	r0, r3, r2
 800803e:	fb02 f200 	mul.w	r2, r2, r0
 8008042:	1a9b      	subs	r3, r3, r2
 8008044:	18ca      	adds	r2, r1, r3
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800804a:	2300      	movs	r3, #0
}
 800804c:	4618      	mov	r0, r3
 800804e:	3718      	adds	r7, #24
 8008050:	46bd      	mov	sp, r7
 8008052:	bd80      	pop	{r7, pc}

08008054 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b086      	sub	sp, #24
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
 800805c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8008064:	2100      	movs	r1, #0
 8008066:	6878      	ldr	r0, [r7, #4]
 8008068:	f7ff fe95 	bl	8007d96 <dir_sdi>
 800806c:	4603      	mov	r3, r0
 800806e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8008070:	7dfb      	ldrb	r3, [r7, #23]
 8008072:	2b00      	cmp	r3, #0
 8008074:	d12b      	bne.n	80080ce <dir_alloc+0x7a>
		n = 0;
 8008076:	2300      	movs	r3, #0
 8008078:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	69db      	ldr	r3, [r3, #28]
 800807e:	4619      	mov	r1, r3
 8008080:	68f8      	ldr	r0, [r7, #12]
 8008082:	f7ff faaf 	bl	80075e4 <move_window>
 8008086:	4603      	mov	r3, r0
 8008088:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800808a:	7dfb      	ldrb	r3, [r7, #23]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d11d      	bne.n	80080cc <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	6a1b      	ldr	r3, [r3, #32]
 8008094:	781b      	ldrb	r3, [r3, #0]
 8008096:	2be5      	cmp	r3, #229	; 0xe5
 8008098:	d004      	beq.n	80080a4 <dir_alloc+0x50>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	6a1b      	ldr	r3, [r3, #32]
 800809e:	781b      	ldrb	r3, [r3, #0]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d107      	bne.n	80080b4 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 80080a4:	693b      	ldr	r3, [r7, #16]
 80080a6:	3301      	adds	r3, #1
 80080a8:	613b      	str	r3, [r7, #16]
 80080aa:	693a      	ldr	r2, [r7, #16]
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	429a      	cmp	r2, r3
 80080b0:	d102      	bne.n	80080b8 <dir_alloc+0x64>
 80080b2:	e00c      	b.n	80080ce <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 80080b4:	2300      	movs	r3, #0
 80080b6:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 80080b8:	2101      	movs	r1, #1
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f7ff fef4 	bl	8007ea8 <dir_next>
 80080c0:	4603      	mov	r3, r0
 80080c2:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 80080c4:	7dfb      	ldrb	r3, [r7, #23]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d0d7      	beq.n	800807a <dir_alloc+0x26>
 80080ca:	e000      	b.n	80080ce <dir_alloc+0x7a>
			if (res != FR_OK) break;
 80080cc:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 80080ce:	7dfb      	ldrb	r3, [r7, #23]
 80080d0:	2b04      	cmp	r3, #4
 80080d2:	d101      	bne.n	80080d8 <dir_alloc+0x84>
 80080d4:	2307      	movs	r3, #7
 80080d6:	75fb      	strb	r3, [r7, #23]
	return res;
 80080d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80080da:	4618      	mov	r0, r3
 80080dc:	3718      	adds	r7, #24
 80080de:	46bd      	mov	sp, r7
 80080e0:	bd80      	pop	{r7, pc}

080080e2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 80080e2:	b580      	push	{r7, lr}
 80080e4:	b084      	sub	sp, #16
 80080e6:	af00      	add	r7, sp, #0
 80080e8:	6078      	str	r0, [r7, #4]
 80080ea:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	331a      	adds	r3, #26
 80080f0:	4618      	mov	r0, r3
 80080f2:	f7fe ffc7 	bl	8007084 <ld_word>
 80080f6:	4603      	mov	r3, r0
 80080f8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	781b      	ldrb	r3, [r3, #0]
 80080fe:	2b03      	cmp	r3, #3
 8008100:	d109      	bne.n	8008116 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008102:	683b      	ldr	r3, [r7, #0]
 8008104:	3314      	adds	r3, #20
 8008106:	4618      	mov	r0, r3
 8008108:	f7fe ffbc 	bl	8007084 <ld_word>
 800810c:	4603      	mov	r3, r0
 800810e:	041b      	lsls	r3, r3, #16
 8008110:	68fa      	ldr	r2, [r7, #12]
 8008112:	4313      	orrs	r3, r2
 8008114:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8008116:	68fb      	ldr	r3, [r7, #12]
}
 8008118:	4618      	mov	r0, r3
 800811a:	3710      	adds	r7, #16
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}

08008120 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b084      	sub	sp, #16
 8008124:	af00      	add	r7, sp, #0
 8008126:	60f8      	str	r0, [r7, #12]
 8008128:	60b9      	str	r1, [r7, #8]
 800812a:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800812c:	68bb      	ldr	r3, [r7, #8]
 800812e:	331a      	adds	r3, #26
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	b292      	uxth	r2, r2
 8008134:	4611      	mov	r1, r2
 8008136:	4618      	mov	r0, r3
 8008138:	f7fe ffdf 	bl	80070fa <st_word>
	if (fs->fs_type == FS_FAT32) {
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	781b      	ldrb	r3, [r3, #0]
 8008140:	2b03      	cmp	r3, #3
 8008142:	d109      	bne.n	8008158 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008144:	68bb      	ldr	r3, [r7, #8]
 8008146:	f103 0214 	add.w	r2, r3, #20
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	0c1b      	lsrs	r3, r3, #16
 800814e:	b29b      	uxth	r3, r3
 8008150:	4619      	mov	r1, r3
 8008152:	4610      	mov	r0, r2
 8008154:	f7fe ffd1 	bl	80070fa <st_word>
	}
}
 8008158:	bf00      	nop
 800815a:	3710      	adds	r7, #16
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 8008160:	b590      	push	{r4, r7, lr}
 8008162:	b087      	sub	sp, #28
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
 8008168:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	331a      	adds	r3, #26
 800816e:	4618      	mov	r0, r3
 8008170:	f7fe ff88 	bl	8007084 <ld_word>
 8008174:	4603      	mov	r3, r0
 8008176:	2b00      	cmp	r3, #0
 8008178:	d001      	beq.n	800817e <cmp_lfn+0x1e>
 800817a:	2300      	movs	r3, #0
 800817c:	e059      	b.n	8008232 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	781b      	ldrb	r3, [r3, #0]
 8008182:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008186:	1e5a      	subs	r2, r3, #1
 8008188:	4613      	mov	r3, r2
 800818a:	005b      	lsls	r3, r3, #1
 800818c:	4413      	add	r3, r2
 800818e:	009b      	lsls	r3, r3, #2
 8008190:	4413      	add	r3, r2
 8008192:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008194:	2301      	movs	r3, #1
 8008196:	81fb      	strh	r3, [r7, #14]
 8008198:	2300      	movs	r3, #0
 800819a:	613b      	str	r3, [r7, #16]
 800819c:	e033      	b.n	8008206 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 800819e:	4a27      	ldr	r2, [pc, #156]	; (800823c <cmp_lfn+0xdc>)
 80081a0:	693b      	ldr	r3, [r7, #16]
 80081a2:	4413      	add	r3, r2
 80081a4:	781b      	ldrb	r3, [r3, #0]
 80081a6:	461a      	mov	r2, r3
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	4413      	add	r3, r2
 80081ac:	4618      	mov	r0, r3
 80081ae:	f7fe ff69 	bl	8007084 <ld_word>
 80081b2:	4603      	mov	r3, r0
 80081b4:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 80081b6:	89fb      	ldrh	r3, [r7, #14]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d01a      	beq.n	80081f2 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 80081bc:	697b      	ldr	r3, [r7, #20]
 80081be:	2bfe      	cmp	r3, #254	; 0xfe
 80081c0:	d812      	bhi.n	80081e8 <cmp_lfn+0x88>
 80081c2:	89bb      	ldrh	r3, [r7, #12]
 80081c4:	4618      	mov	r0, r3
 80081c6:	f7fe fe35 	bl	8006e34 <ff_wtoupper>
 80081ca:	4603      	mov	r3, r0
 80081cc:	461c      	mov	r4, r3
 80081ce:	697b      	ldr	r3, [r7, #20]
 80081d0:	1c5a      	adds	r2, r3, #1
 80081d2:	617a      	str	r2, [r7, #20]
 80081d4:	005b      	lsls	r3, r3, #1
 80081d6:	687a      	ldr	r2, [r7, #4]
 80081d8:	4413      	add	r3, r2
 80081da:	881b      	ldrh	r3, [r3, #0]
 80081dc:	4618      	mov	r0, r3
 80081de:	f7fe fe29 	bl	8006e34 <ff_wtoupper>
 80081e2:	4603      	mov	r3, r0
 80081e4:	429c      	cmp	r4, r3
 80081e6:	d001      	beq.n	80081ec <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 80081e8:	2300      	movs	r3, #0
 80081ea:	e022      	b.n	8008232 <cmp_lfn+0xd2>
			}
			wc = uc;
 80081ec:	89bb      	ldrh	r3, [r7, #12]
 80081ee:	81fb      	strh	r3, [r7, #14]
 80081f0:	e006      	b.n	8008200 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 80081f2:	89bb      	ldrh	r3, [r7, #12]
 80081f4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d001      	beq.n	8008200 <cmp_lfn+0xa0>
 80081fc:	2300      	movs	r3, #0
 80081fe:	e018      	b.n	8008232 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8008200:	693b      	ldr	r3, [r7, #16]
 8008202:	3301      	adds	r3, #1
 8008204:	613b      	str	r3, [r7, #16]
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	2b0c      	cmp	r3, #12
 800820a:	d9c8      	bls.n	800819e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	781b      	ldrb	r3, [r3, #0]
 8008210:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008214:	2b00      	cmp	r3, #0
 8008216:	d00b      	beq.n	8008230 <cmp_lfn+0xd0>
 8008218:	89fb      	ldrh	r3, [r7, #14]
 800821a:	2b00      	cmp	r3, #0
 800821c:	d008      	beq.n	8008230 <cmp_lfn+0xd0>
 800821e:	697b      	ldr	r3, [r7, #20]
 8008220:	005b      	lsls	r3, r3, #1
 8008222:	687a      	ldr	r2, [r7, #4]
 8008224:	4413      	add	r3, r2
 8008226:	881b      	ldrh	r3, [r3, #0]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d001      	beq.n	8008230 <cmp_lfn+0xd0>
 800822c:	2300      	movs	r3, #0
 800822e:	e000      	b.n	8008232 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8008230:	2301      	movs	r3, #1
}
 8008232:	4618      	mov	r0, r3
 8008234:	371c      	adds	r7, #28
 8008236:	46bd      	mov	sp, r7
 8008238:	bd90      	pop	{r4, r7, pc}
 800823a:	bf00      	nop
 800823c:	0800afdc 	.word	0x0800afdc

08008240 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b088      	sub	sp, #32
 8008244:	af00      	add	r7, sp, #0
 8008246:	60f8      	str	r0, [r7, #12]
 8008248:	60b9      	str	r1, [r7, #8]
 800824a:	4611      	mov	r1, r2
 800824c:	461a      	mov	r2, r3
 800824e:	460b      	mov	r3, r1
 8008250:	71fb      	strb	r3, [r7, #7]
 8008252:	4613      	mov	r3, r2
 8008254:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8008256:	68bb      	ldr	r3, [r7, #8]
 8008258:	330d      	adds	r3, #13
 800825a:	79ba      	ldrb	r2, [r7, #6]
 800825c:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	330b      	adds	r3, #11
 8008262:	220f      	movs	r2, #15
 8008264:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	330c      	adds	r3, #12
 800826a:	2200      	movs	r2, #0
 800826c:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 800826e:	68bb      	ldr	r3, [r7, #8]
 8008270:	331a      	adds	r3, #26
 8008272:	2100      	movs	r1, #0
 8008274:	4618      	mov	r0, r3
 8008276:	f7fe ff40 	bl	80070fa <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 800827a:	79fb      	ldrb	r3, [r7, #7]
 800827c:	1e5a      	subs	r2, r3, #1
 800827e:	4613      	mov	r3, r2
 8008280:	005b      	lsls	r3, r3, #1
 8008282:	4413      	add	r3, r2
 8008284:	009b      	lsls	r3, r3, #2
 8008286:	4413      	add	r3, r2
 8008288:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 800828a:	2300      	movs	r3, #0
 800828c:	82fb      	strh	r3, [r7, #22]
 800828e:	2300      	movs	r3, #0
 8008290:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8008292:	8afb      	ldrh	r3, [r7, #22]
 8008294:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008298:	4293      	cmp	r3, r2
 800829a:	d007      	beq.n	80082ac <put_lfn+0x6c>
 800829c:	69fb      	ldr	r3, [r7, #28]
 800829e:	1c5a      	adds	r2, r3, #1
 80082a0:	61fa      	str	r2, [r7, #28]
 80082a2:	005b      	lsls	r3, r3, #1
 80082a4:	68fa      	ldr	r2, [r7, #12]
 80082a6:	4413      	add	r3, r2
 80082a8:	881b      	ldrh	r3, [r3, #0]
 80082aa:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 80082ac:	4a17      	ldr	r2, [pc, #92]	; (800830c <put_lfn+0xcc>)
 80082ae:	69bb      	ldr	r3, [r7, #24]
 80082b0:	4413      	add	r3, r2
 80082b2:	781b      	ldrb	r3, [r3, #0]
 80082b4:	461a      	mov	r2, r3
 80082b6:	68bb      	ldr	r3, [r7, #8]
 80082b8:	4413      	add	r3, r2
 80082ba:	8afa      	ldrh	r2, [r7, #22]
 80082bc:	4611      	mov	r1, r2
 80082be:	4618      	mov	r0, r3
 80082c0:	f7fe ff1b 	bl	80070fa <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 80082c4:	8afb      	ldrh	r3, [r7, #22]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d102      	bne.n	80082d0 <put_lfn+0x90>
 80082ca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80082ce:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 80082d0:	69bb      	ldr	r3, [r7, #24]
 80082d2:	3301      	adds	r3, #1
 80082d4:	61bb      	str	r3, [r7, #24]
 80082d6:	69bb      	ldr	r3, [r7, #24]
 80082d8:	2b0c      	cmp	r3, #12
 80082da:	d9da      	bls.n	8008292 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 80082dc:	8afb      	ldrh	r3, [r7, #22]
 80082de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d006      	beq.n	80082f4 <put_lfn+0xb4>
 80082e6:	69fb      	ldr	r3, [r7, #28]
 80082e8:	005b      	lsls	r3, r3, #1
 80082ea:	68fa      	ldr	r2, [r7, #12]
 80082ec:	4413      	add	r3, r2
 80082ee:	881b      	ldrh	r3, [r3, #0]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d103      	bne.n	80082fc <put_lfn+0xbc>
 80082f4:	79fb      	ldrb	r3, [r7, #7]
 80082f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082fa:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 80082fc:	68bb      	ldr	r3, [r7, #8]
 80082fe:	79fa      	ldrb	r2, [r7, #7]
 8008300:	701a      	strb	r2, [r3, #0]
}
 8008302:	bf00      	nop
 8008304:	3720      	adds	r7, #32
 8008306:	46bd      	mov	sp, r7
 8008308:	bd80      	pop	{r7, pc}
 800830a:	bf00      	nop
 800830c:	0800afdc 	.word	0x0800afdc

08008310 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b08c      	sub	sp, #48	; 0x30
 8008314:	af00      	add	r7, sp, #0
 8008316:	60f8      	str	r0, [r7, #12]
 8008318:	60b9      	str	r1, [r7, #8]
 800831a:	607a      	str	r2, [r7, #4]
 800831c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 800831e:	220b      	movs	r2, #11
 8008320:	68b9      	ldr	r1, [r7, #8]
 8008322:	68f8      	ldr	r0, [r7, #12]
 8008324:	f7fe ff30 	bl	8007188 <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 8008328:	683b      	ldr	r3, [r7, #0]
 800832a:	2b05      	cmp	r3, #5
 800832c:	d92b      	bls.n	8008386 <gen_numname+0x76>
		sr = seq;
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 8008332:	e022      	b.n	800837a <gen_numname+0x6a>
			wc = *lfn++;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	1c9a      	adds	r2, r3, #2
 8008338:	607a      	str	r2, [r7, #4]
 800833a:	881b      	ldrh	r3, [r3, #0]
 800833c:	847b      	strh	r3, [r7, #34]	; 0x22
			for (i = 0; i < 16; i++) {
 800833e:	2300      	movs	r3, #0
 8008340:	62bb      	str	r3, [r7, #40]	; 0x28
 8008342:	e017      	b.n	8008374 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 8008344:	69fb      	ldr	r3, [r7, #28]
 8008346:	005a      	lsls	r2, r3, #1
 8008348:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800834a:	f003 0301 	and.w	r3, r3, #1
 800834e:	4413      	add	r3, r2
 8008350:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 8008352:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008354:	085b      	lsrs	r3, r3, #1
 8008356:	847b      	strh	r3, [r7, #34]	; 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800835e:	2b00      	cmp	r3, #0
 8008360:	d005      	beq.n	800836e <gen_numname+0x5e>
 8008362:	69fb      	ldr	r3, [r7, #28]
 8008364:	f483 3388 	eor.w	r3, r3, #69632	; 0x11000
 8008368:	f083 0321 	eor.w	r3, r3, #33	; 0x21
 800836c:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800836e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008370:	3301      	adds	r3, #1
 8008372:	62bb      	str	r3, [r7, #40]	; 0x28
 8008374:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008376:	2b0f      	cmp	r3, #15
 8008378:	d9e4      	bls.n	8008344 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	881b      	ldrh	r3, [r3, #0]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d1d8      	bne.n	8008334 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8008382:	69fb      	ldr	r3, [r7, #28]
 8008384:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8008386:	2307      	movs	r3, #7
 8008388:	62bb      	str	r3, [r7, #40]	; 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	b2db      	uxtb	r3, r3
 800838e:	f003 030f 	and.w	r3, r3, #15
 8008392:	b2db      	uxtb	r3, r3
 8008394:	3330      	adds	r3, #48	; 0x30
 8008396:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (c > '9') c += 7;
 800839a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800839e:	2b39      	cmp	r3, #57	; 0x39
 80083a0:	d904      	bls.n	80083ac <gen_numname+0x9c>
 80083a2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80083a6:	3307      	adds	r3, #7
 80083a8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		ns[i--] = c;
 80083ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083ae:	1e5a      	subs	r2, r3, #1
 80083b0:	62ba      	str	r2, [r7, #40]	; 0x28
 80083b2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80083b6:	4413      	add	r3, r2
 80083b8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 80083bc:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	091b      	lsrs	r3, r3, #4
 80083c4:	603b      	str	r3, [r7, #0]
	} while (seq);
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d1de      	bne.n	800838a <gen_numname+0x7a>
	ns[i] = '~';
 80083cc:	f107 0214 	add.w	r2, r7, #20
 80083d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083d2:	4413      	add	r3, r2
 80083d4:	227e      	movs	r2, #126	; 0x7e
 80083d6:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 80083d8:	2300      	movs	r3, #0
 80083da:	627b      	str	r3, [r7, #36]	; 0x24
 80083dc:	e002      	b.n	80083e4 <gen_numname+0xd4>
 80083de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e0:	3301      	adds	r3, #1
 80083e2:	627b      	str	r3, [r7, #36]	; 0x24
 80083e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80083e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083e8:	429a      	cmp	r2, r3
 80083ea:	d205      	bcs.n	80083f8 <gen_numname+0xe8>
 80083ec:	68fa      	ldr	r2, [r7, #12]
 80083ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f0:	4413      	add	r3, r2
 80083f2:	781b      	ldrb	r3, [r3, #0]
 80083f4:	2b20      	cmp	r3, #32
 80083f6:	d1f2      	bne.n	80083de <gen_numname+0xce>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 80083f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80083fa:	2b07      	cmp	r3, #7
 80083fc:	d808      	bhi.n	8008410 <gen_numname+0x100>
 80083fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008400:	1c5a      	adds	r2, r3, #1
 8008402:	62ba      	str	r2, [r7, #40]	; 0x28
 8008404:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8008408:	4413      	add	r3, r2
 800840a:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800840e:	e000      	b.n	8008412 <gen_numname+0x102>
 8008410:	2120      	movs	r1, #32
 8008412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008414:	1c5a      	adds	r2, r3, #1
 8008416:	627a      	str	r2, [r7, #36]	; 0x24
 8008418:	68fa      	ldr	r2, [r7, #12]
 800841a:	4413      	add	r3, r2
 800841c:	460a      	mov	r2, r1
 800841e:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 8008420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008422:	2b07      	cmp	r3, #7
 8008424:	d9e8      	bls.n	80083f8 <gen_numname+0xe8>
}
 8008426:	bf00      	nop
 8008428:	3730      	adds	r7, #48	; 0x30
 800842a:	46bd      	mov	sp, r7
 800842c:	bd80      	pop	{r7, pc}

0800842e <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800842e:	b480      	push	{r7}
 8008430:	b085      	sub	sp, #20
 8008432:	af00      	add	r7, sp, #0
 8008434:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 8008436:	2300      	movs	r3, #0
 8008438:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800843a:	230b      	movs	r3, #11
 800843c:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800843e:	7bfb      	ldrb	r3, [r7, #15]
 8008440:	b2da      	uxtb	r2, r3
 8008442:	0852      	lsrs	r2, r2, #1
 8008444:	01db      	lsls	r3, r3, #7
 8008446:	4313      	orrs	r3, r2
 8008448:	b2da      	uxtb	r2, r3
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	1c59      	adds	r1, r3, #1
 800844e:	6079      	str	r1, [r7, #4]
 8008450:	781b      	ldrb	r3, [r3, #0]
 8008452:	4413      	add	r3, r2
 8008454:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 8008456:	68bb      	ldr	r3, [r7, #8]
 8008458:	3b01      	subs	r3, #1
 800845a:	60bb      	str	r3, [r7, #8]
 800845c:	68bb      	ldr	r3, [r7, #8]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d1ed      	bne.n	800843e <sum_sfn+0x10>
	return sum;
 8008462:	7bfb      	ldrb	r3, [r7, #15]
}
 8008464:	4618      	mov	r0, r3
 8008466:	3714      	adds	r7, #20
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr

08008470 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b086      	sub	sp, #24
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800847e:	2100      	movs	r1, #0
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f7ff fc88 	bl	8007d96 <dir_sdi>
 8008486:	4603      	mov	r3, r0
 8008488:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800848a:	7dfb      	ldrb	r3, [r7, #23]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d001      	beq.n	8008494 <dir_find+0x24>
 8008490:	7dfb      	ldrb	r3, [r7, #23]
 8008492:	e0a9      	b.n	80085e8 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8008494:	23ff      	movs	r3, #255	; 0xff
 8008496:	753b      	strb	r3, [r7, #20]
 8008498:	7d3b      	ldrb	r3, [r7, #20]
 800849a:	757b      	strb	r3, [r7, #21]
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f04f 32ff 	mov.w	r2, #4294967295
 80084a2:	631a      	str	r2, [r3, #48]	; 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	69db      	ldr	r3, [r3, #28]
 80084a8:	4619      	mov	r1, r3
 80084aa:	6938      	ldr	r0, [r7, #16]
 80084ac:	f7ff f89a 	bl	80075e4 <move_window>
 80084b0:	4603      	mov	r3, r0
 80084b2:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80084b4:	7dfb      	ldrb	r3, [r7, #23]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	f040 8090 	bne.w	80085dc <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	6a1b      	ldr	r3, [r3, #32]
 80084c0:	781b      	ldrb	r3, [r3, #0]
 80084c2:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80084c4:	7dbb      	ldrb	r3, [r7, #22]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d102      	bne.n	80084d0 <dir_find+0x60>
 80084ca:	2304      	movs	r3, #4
 80084cc:	75fb      	strb	r3, [r7, #23]
 80084ce:	e08a      	b.n	80085e6 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6a1b      	ldr	r3, [r3, #32]
 80084d4:	330b      	adds	r3, #11
 80084d6:	781b      	ldrb	r3, [r3, #0]
 80084d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80084dc:	73fb      	strb	r3, [r7, #15]
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	7bfa      	ldrb	r2, [r7, #15]
 80084e2:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 80084e4:	7dbb      	ldrb	r3, [r7, #22]
 80084e6:	2be5      	cmp	r3, #229	; 0xe5
 80084e8:	d007      	beq.n	80084fa <dir_find+0x8a>
 80084ea:	7bfb      	ldrb	r3, [r7, #15]
 80084ec:	f003 0308 	and.w	r3, r3, #8
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d009      	beq.n	8008508 <dir_find+0x98>
 80084f4:	7bfb      	ldrb	r3, [r7, #15]
 80084f6:	2b0f      	cmp	r3, #15
 80084f8:	d006      	beq.n	8008508 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80084fa:	23ff      	movs	r3, #255	; 0xff
 80084fc:	757b      	strb	r3, [r7, #21]
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	f04f 32ff 	mov.w	r2, #4294967295
 8008504:	631a      	str	r2, [r3, #48]	; 0x30
 8008506:	e05e      	b.n	80085c6 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8008508:	7bfb      	ldrb	r3, [r7, #15]
 800850a:	2b0f      	cmp	r3, #15
 800850c:	d136      	bne.n	800857c <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008518:	2b00      	cmp	r3, #0
 800851a:	d154      	bne.n	80085c6 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 800851c:	7dbb      	ldrb	r3, [r7, #22]
 800851e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008522:	2b00      	cmp	r3, #0
 8008524:	d00d      	beq.n	8008542 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6a1b      	ldr	r3, [r3, #32]
 800852a:	7b5b      	ldrb	r3, [r3, #13]
 800852c:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 800852e:	7dbb      	ldrb	r3, [r7, #22]
 8008530:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008534:	75bb      	strb	r3, [r7, #22]
 8008536:	7dbb      	ldrb	r3, [r7, #22]
 8008538:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	695a      	ldr	r2, [r3, #20]
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	631a      	str	r2, [r3, #48]	; 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 8008542:	7dba      	ldrb	r2, [r7, #22]
 8008544:	7d7b      	ldrb	r3, [r7, #21]
 8008546:	429a      	cmp	r2, r3
 8008548:	d115      	bne.n	8008576 <dir_find+0x106>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6a1b      	ldr	r3, [r3, #32]
 800854e:	330d      	adds	r3, #13
 8008550:	781b      	ldrb	r3, [r3, #0]
 8008552:	7d3a      	ldrb	r2, [r7, #20]
 8008554:	429a      	cmp	r2, r3
 8008556:	d10e      	bne.n	8008576 <dir_find+0x106>
 8008558:	693b      	ldr	r3, [r7, #16]
 800855a:	691a      	ldr	r2, [r3, #16]
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6a1b      	ldr	r3, [r3, #32]
 8008560:	4619      	mov	r1, r3
 8008562:	4610      	mov	r0, r2
 8008564:	f7ff fdfc 	bl	8008160 <cmp_lfn>
 8008568:	4603      	mov	r3, r0
 800856a:	2b00      	cmp	r3, #0
 800856c:	d003      	beq.n	8008576 <dir_find+0x106>
 800856e:	7d7b      	ldrb	r3, [r7, #21]
 8008570:	3b01      	subs	r3, #1
 8008572:	b2db      	uxtb	r3, r3
 8008574:	e000      	b.n	8008578 <dir_find+0x108>
 8008576:	23ff      	movs	r3, #255	; 0xff
 8008578:	757b      	strb	r3, [r7, #21]
 800857a:	e024      	b.n	80085c6 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800857c:	7d7b      	ldrb	r3, [r7, #21]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d109      	bne.n	8008596 <dir_find+0x126>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6a1b      	ldr	r3, [r3, #32]
 8008586:	4618      	mov	r0, r3
 8008588:	f7ff ff51 	bl	800842e <sum_sfn>
 800858c:	4603      	mov	r3, r0
 800858e:	461a      	mov	r2, r3
 8008590:	7d3b      	ldrb	r3, [r7, #20]
 8008592:	4293      	cmp	r3, r2
 8008594:	d024      	beq.n	80085e0 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800859c:	f003 0301 	and.w	r3, r3, #1
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d10a      	bne.n	80085ba <dir_find+0x14a>
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6a18      	ldr	r0, [r3, #32]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	3324      	adds	r3, #36	; 0x24
 80085ac:	220b      	movs	r2, #11
 80085ae:	4619      	mov	r1, r3
 80085b0:	f7fe fe25 	bl	80071fe <mem_cmp>
 80085b4:	4603      	mov	r3, r0
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d014      	beq.n	80085e4 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 80085ba:	23ff      	movs	r3, #255	; 0xff
 80085bc:	757b      	strb	r3, [r7, #21]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	f04f 32ff 	mov.w	r2, #4294967295
 80085c4:	631a      	str	r2, [r3, #48]	; 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 80085c6:	2100      	movs	r1, #0
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f7ff fc6d 	bl	8007ea8 <dir_next>
 80085ce:	4603      	mov	r3, r0
 80085d0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 80085d2:	7dfb      	ldrb	r3, [r7, #23]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	f43f af65 	beq.w	80084a4 <dir_find+0x34>
 80085da:	e004      	b.n	80085e6 <dir_find+0x176>
		if (res != FR_OK) break;
 80085dc:	bf00      	nop
 80085de:	e002      	b.n	80085e6 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80085e0:	bf00      	nop
 80085e2:	e000      	b.n	80085e6 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 80085e4:	bf00      	nop

	return res;
 80085e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3718      	adds	r7, #24
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b08c      	sub	sp, #48	; 0x30
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008604:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008608:	2b00      	cmp	r3, #0
 800860a:	d001      	beq.n	8008610 <dir_register+0x20>
 800860c:	2306      	movs	r3, #6
 800860e:	e0e0      	b.n	80087d2 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8008610:	2300      	movs	r3, #0
 8008612:	627b      	str	r3, [r7, #36]	; 0x24
 8008614:	e002      	b.n	800861c <dir_register+0x2c>
 8008616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008618:	3301      	adds	r3, #1
 800861a:	627b      	str	r3, [r7, #36]	; 0x24
 800861c:	69fb      	ldr	r3, [r7, #28]
 800861e:	691a      	ldr	r2, [r3, #16]
 8008620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008622:	005b      	lsls	r3, r3, #1
 8008624:	4413      	add	r3, r2
 8008626:	881b      	ldrh	r3, [r3, #0]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d1f4      	bne.n	8008616 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	f103 0124 	add.w	r1, r3, #36	; 0x24
 8008632:	f107 030c 	add.w	r3, r7, #12
 8008636:	220c      	movs	r2, #12
 8008638:	4618      	mov	r0, r3
 800863a:	f7fe fda5 	bl	8007188 <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800863e:	7dfb      	ldrb	r3, [r7, #23]
 8008640:	f003 0301 	and.w	r3, r3, #1
 8008644:	2b00      	cmp	r3, #0
 8008646:	d032      	beq.n	80086ae <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2240      	movs	r2, #64	; 0x40
 800864c:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		for (n = 1; n < 100; n++) {
 8008650:	2301      	movs	r3, #1
 8008652:	62bb      	str	r3, [r7, #40]	; 0x28
 8008654:	e016      	b.n	8008684 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	f103 0024 	add.w	r0, r3, #36	; 0x24
 800865c:	69fb      	ldr	r3, [r7, #28]
 800865e:	691a      	ldr	r2, [r3, #16]
 8008660:	f107 010c 	add.w	r1, r7, #12
 8008664:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008666:	f7ff fe53 	bl	8008310 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800866a:	6878      	ldr	r0, [r7, #4]
 800866c:	f7ff ff00 	bl	8008470 <dir_find>
 8008670:	4603      	mov	r3, r0
 8008672:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			if (res != FR_OK) break;
 8008676:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800867a:	2b00      	cmp	r3, #0
 800867c:	d106      	bne.n	800868c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 800867e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008680:	3301      	adds	r3, #1
 8008682:	62bb      	str	r3, [r7, #40]	; 0x28
 8008684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008686:	2b63      	cmp	r3, #99	; 0x63
 8008688:	d9e5      	bls.n	8008656 <dir_register+0x66>
 800868a:	e000      	b.n	800868e <dir_register+0x9e>
			if (res != FR_OK) break;
 800868c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800868e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008690:	2b64      	cmp	r3, #100	; 0x64
 8008692:	d101      	bne.n	8008698 <dir_register+0xa8>
 8008694:	2307      	movs	r3, #7
 8008696:	e09c      	b.n	80087d2 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8008698:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800869c:	2b04      	cmp	r3, #4
 800869e:	d002      	beq.n	80086a6 <dir_register+0xb6>
 80086a0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80086a4:	e095      	b.n	80087d2 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 80086a6:	7dfa      	ldrb	r2, [r7, #23]
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 80086ae:	7dfb      	ldrb	r3, [r7, #23]
 80086b0:	f003 0302 	and.w	r3, r3, #2
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d007      	beq.n	80086c8 <dir_register+0xd8>
 80086b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086ba:	330c      	adds	r3, #12
 80086bc:	4a47      	ldr	r2, [pc, #284]	; (80087dc <dir_register+0x1ec>)
 80086be:	fba2 2303 	umull	r2, r3, r2, r3
 80086c2:	089b      	lsrs	r3, r3, #2
 80086c4:	3301      	adds	r3, #1
 80086c6:	e000      	b.n	80086ca <dir_register+0xda>
 80086c8:	2301      	movs	r3, #1
 80086ca:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 80086cc:	6a39      	ldr	r1, [r7, #32]
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f7ff fcc0 	bl	8008054 <dir_alloc>
 80086d4:	4603      	mov	r3, r0
 80086d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 80086da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d148      	bne.n	8008774 <dir_register+0x184>
 80086e2:	6a3b      	ldr	r3, [r7, #32]
 80086e4:	3b01      	subs	r3, #1
 80086e6:	623b      	str	r3, [r7, #32]
 80086e8:	6a3b      	ldr	r3, [r7, #32]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d042      	beq.n	8008774 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	695a      	ldr	r2, [r3, #20]
 80086f2:	6a3b      	ldr	r3, [r7, #32]
 80086f4:	015b      	lsls	r3, r3, #5
 80086f6:	1ad3      	subs	r3, r2, r3
 80086f8:	4619      	mov	r1, r3
 80086fa:	6878      	ldr	r0, [r7, #4]
 80086fc:	f7ff fb4b 	bl	8007d96 <dir_sdi>
 8008700:	4603      	mov	r3, r0
 8008702:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 8008706:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800870a:	2b00      	cmp	r3, #0
 800870c:	d132      	bne.n	8008774 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	3324      	adds	r3, #36	; 0x24
 8008712:	4618      	mov	r0, r3
 8008714:	f7ff fe8b 	bl	800842e <sum_sfn>
 8008718:	4603      	mov	r3, r0
 800871a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	69db      	ldr	r3, [r3, #28]
 8008720:	4619      	mov	r1, r3
 8008722:	69f8      	ldr	r0, [r7, #28]
 8008724:	f7fe ff5e 	bl	80075e4 <move_window>
 8008728:	4603      	mov	r3, r0
 800872a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				if (res != FR_OK) break;
 800872e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008732:	2b00      	cmp	r3, #0
 8008734:	d11d      	bne.n	8008772 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 8008736:	69fb      	ldr	r3, [r7, #28]
 8008738:	6918      	ldr	r0, [r3, #16]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6a19      	ldr	r1, [r3, #32]
 800873e:	6a3b      	ldr	r3, [r7, #32]
 8008740:	b2da      	uxtb	r2, r3
 8008742:	7efb      	ldrb	r3, [r7, #27]
 8008744:	f7ff fd7c 	bl	8008240 <put_lfn>
				fs->wflag = 1;
 8008748:	69fb      	ldr	r3, [r7, #28]
 800874a:	2201      	movs	r2, #1
 800874c:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 800874e:	2100      	movs	r1, #0
 8008750:	6878      	ldr	r0, [r7, #4]
 8008752:	f7ff fba9 	bl	8007ea8 <dir_next>
 8008756:	4603      	mov	r3, r0
 8008758:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			} while (res == FR_OK && --nent);
 800875c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008760:	2b00      	cmp	r3, #0
 8008762:	d107      	bne.n	8008774 <dir_register+0x184>
 8008764:	6a3b      	ldr	r3, [r7, #32]
 8008766:	3b01      	subs	r3, #1
 8008768:	623b      	str	r3, [r7, #32]
 800876a:	6a3b      	ldr	r3, [r7, #32]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d1d5      	bne.n	800871c <dir_register+0x12c>
 8008770:	e000      	b.n	8008774 <dir_register+0x184>
				if (res != FR_OK) break;
 8008772:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 8008774:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008778:	2b00      	cmp	r3, #0
 800877a:	d128      	bne.n	80087ce <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	69db      	ldr	r3, [r3, #28]
 8008780:	4619      	mov	r1, r3
 8008782:	69f8      	ldr	r0, [r7, #28]
 8008784:	f7fe ff2e 	bl	80075e4 <move_window>
 8008788:	4603      	mov	r3, r0
 800878a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (res == FR_OK) {
 800878e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008792:	2b00      	cmp	r3, #0
 8008794:	d11b      	bne.n	80087ce <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6a1b      	ldr	r3, [r3, #32]
 800879a:	2220      	movs	r2, #32
 800879c:	2100      	movs	r1, #0
 800879e:	4618      	mov	r0, r3
 80087a0:	f7fe fd13 	bl	80071ca <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6a18      	ldr	r0, [r3, #32]
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	3324      	adds	r3, #36	; 0x24
 80087ac:	220b      	movs	r2, #11
 80087ae:	4619      	mov	r1, r3
 80087b0:	f7fe fcea 	bl	8007188 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	f893 202f 	ldrb.w	r2, [r3, #47]	; 0x2f
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6a1b      	ldr	r3, [r3, #32]
 80087be:	330c      	adds	r3, #12
 80087c0:	f002 0218 	and.w	r2, r2, #24
 80087c4:	b2d2      	uxtb	r2, r2
 80087c6:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 80087c8:	69fb      	ldr	r3, [r7, #28]
 80087ca:	2201      	movs	r2, #1
 80087cc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80087ce:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	3730      	adds	r7, #48	; 0x30
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}
 80087da:	bf00      	nop
 80087dc:	4ec4ec4f 	.word	0x4ec4ec4f

080087e0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b08a      	sub	sp, #40	; 0x28
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 80087ea:	683b      	ldr	r3, [r7, #0]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	613b      	str	r3, [r7, #16]
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	691b      	ldr	r3, [r3, #16]
 80087f6:	60fb      	str	r3, [r7, #12]
 80087f8:	2300      	movs	r3, #0
 80087fa:	617b      	str	r3, [r7, #20]
 80087fc:	697b      	ldr	r3, [r7, #20]
 80087fe:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8008800:	69bb      	ldr	r3, [r7, #24]
 8008802:	1c5a      	adds	r2, r3, #1
 8008804:	61ba      	str	r2, [r7, #24]
 8008806:	693a      	ldr	r2, [r7, #16]
 8008808:	4413      	add	r3, r2
 800880a:	781b      	ldrb	r3, [r3, #0]
 800880c:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 800880e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008810:	2b1f      	cmp	r3, #31
 8008812:	d940      	bls.n	8008896 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8008814:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008816:	2b2f      	cmp	r3, #47	; 0x2f
 8008818:	d006      	beq.n	8008828 <create_name+0x48>
 800881a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800881c:	2b5c      	cmp	r3, #92	; 0x5c
 800881e:	d110      	bne.n	8008842 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008820:	e002      	b.n	8008828 <create_name+0x48>
 8008822:	69bb      	ldr	r3, [r7, #24]
 8008824:	3301      	adds	r3, #1
 8008826:	61bb      	str	r3, [r7, #24]
 8008828:	693a      	ldr	r2, [r7, #16]
 800882a:	69bb      	ldr	r3, [r7, #24]
 800882c:	4413      	add	r3, r2
 800882e:	781b      	ldrb	r3, [r3, #0]
 8008830:	2b2f      	cmp	r3, #47	; 0x2f
 8008832:	d0f6      	beq.n	8008822 <create_name+0x42>
 8008834:	693a      	ldr	r2, [r7, #16]
 8008836:	69bb      	ldr	r3, [r7, #24]
 8008838:	4413      	add	r3, r2
 800883a:	781b      	ldrb	r3, [r3, #0]
 800883c:	2b5c      	cmp	r3, #92	; 0x5c
 800883e:	d0f0      	beq.n	8008822 <create_name+0x42>
			break;
 8008840:	e02a      	b.n	8008898 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	2bfe      	cmp	r3, #254	; 0xfe
 8008846:	d901      	bls.n	800884c <create_name+0x6c>
 8008848:	2306      	movs	r3, #6
 800884a:	e177      	b.n	8008b3c <create_name+0x35c>
#if !_LFN_UNICODE
		w &= 0xFF;
 800884c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800884e:	b2db      	uxtb	r3, r3
 8008850:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 8008852:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008854:	2101      	movs	r1, #1
 8008856:	4618      	mov	r0, r3
 8008858:	f7fe fab0 	bl	8006dbc <ff_convert>
 800885c:	4603      	mov	r3, r0
 800885e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 8008860:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008862:	2b00      	cmp	r3, #0
 8008864:	d101      	bne.n	800886a <create_name+0x8a>
 8008866:	2306      	movs	r3, #6
 8008868:	e168      	b.n	8008b3c <create_name+0x35c>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800886a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800886c:	2b7f      	cmp	r3, #127	; 0x7f
 800886e:	d809      	bhi.n	8008884 <create_name+0xa4>
 8008870:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008872:	4619      	mov	r1, r3
 8008874:	48b3      	ldr	r0, [pc, #716]	; (8008b44 <create_name+0x364>)
 8008876:	f7fe fce9 	bl	800724c <chk_chr>
 800887a:	4603      	mov	r3, r0
 800887c:	2b00      	cmp	r3, #0
 800887e:	d001      	beq.n	8008884 <create_name+0xa4>
 8008880:	2306      	movs	r3, #6
 8008882:	e15b      	b.n	8008b3c <create_name+0x35c>
		lfn[di++] = w;					/* Store the Unicode character */
 8008884:	697b      	ldr	r3, [r7, #20]
 8008886:	1c5a      	adds	r2, r3, #1
 8008888:	617a      	str	r2, [r7, #20]
 800888a:	005b      	lsls	r3, r3, #1
 800888c:	68fa      	ldr	r2, [r7, #12]
 800888e:	4413      	add	r3, r2
 8008890:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008892:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8008894:	e7b4      	b.n	8008800 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8008896:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8008898:	693a      	ldr	r2, [r7, #16]
 800889a:	69bb      	ldr	r3, [r7, #24]
 800889c:	441a      	add	r2, r3
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80088a2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80088a4:	2b1f      	cmp	r3, #31
 80088a6:	d801      	bhi.n	80088ac <create_name+0xcc>
 80088a8:	2304      	movs	r3, #4
 80088aa:	e000      	b.n	80088ae <create_name+0xce>
 80088ac:	2300      	movs	r3, #0
 80088ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80088b2:	e011      	b.n	80088d8 <create_name+0xf8>
		w = lfn[di - 1];
 80088b4:	697b      	ldr	r3, [r7, #20]
 80088b6:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80088ba:	3b01      	subs	r3, #1
 80088bc:	005b      	lsls	r3, r3, #1
 80088be:	68fa      	ldr	r2, [r7, #12]
 80088c0:	4413      	add	r3, r2
 80088c2:	881b      	ldrh	r3, [r3, #0]
 80088c4:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (w != ' ' && w != '.') break;
 80088c6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80088c8:	2b20      	cmp	r3, #32
 80088ca:	d002      	beq.n	80088d2 <create_name+0xf2>
 80088cc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80088ce:	2b2e      	cmp	r3, #46	; 0x2e
 80088d0:	d106      	bne.n	80088e0 <create_name+0x100>
		di--;
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	3b01      	subs	r3, #1
 80088d6:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	2b00      	cmp	r3, #0
 80088dc:	d1ea      	bne.n	80088b4 <create_name+0xd4>
 80088de:	e000      	b.n	80088e2 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 80088e0:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 80088e2:	697b      	ldr	r3, [r7, #20]
 80088e4:	005b      	lsls	r3, r3, #1
 80088e6:	68fa      	ldr	r2, [r7, #12]
 80088e8:	4413      	add	r3, r2
 80088ea:	2200      	movs	r2, #0
 80088ec:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 80088ee:	697b      	ldr	r3, [r7, #20]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d101      	bne.n	80088f8 <create_name+0x118>
 80088f4:	2306      	movs	r3, #6
 80088f6:	e121      	b.n	8008b3c <create_name+0x35c>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	3324      	adds	r3, #36	; 0x24
 80088fc:	220b      	movs	r2, #11
 80088fe:	2120      	movs	r1, #32
 8008900:	4618      	mov	r0, r3
 8008902:	f7fe fc62 	bl	80071ca <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8008906:	2300      	movs	r3, #0
 8008908:	61bb      	str	r3, [r7, #24]
 800890a:	e002      	b.n	8008912 <create_name+0x132>
 800890c:	69bb      	ldr	r3, [r7, #24]
 800890e:	3301      	adds	r3, #1
 8008910:	61bb      	str	r3, [r7, #24]
 8008912:	69bb      	ldr	r3, [r7, #24]
 8008914:	005b      	lsls	r3, r3, #1
 8008916:	68fa      	ldr	r2, [r7, #12]
 8008918:	4413      	add	r3, r2
 800891a:	881b      	ldrh	r3, [r3, #0]
 800891c:	2b20      	cmp	r3, #32
 800891e:	d0f5      	beq.n	800890c <create_name+0x12c>
 8008920:	69bb      	ldr	r3, [r7, #24]
 8008922:	005b      	lsls	r3, r3, #1
 8008924:	68fa      	ldr	r2, [r7, #12]
 8008926:	4413      	add	r3, r2
 8008928:	881b      	ldrh	r3, [r3, #0]
 800892a:	2b2e      	cmp	r3, #46	; 0x2e
 800892c:	d0ee      	beq.n	800890c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 800892e:	69bb      	ldr	r3, [r7, #24]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d009      	beq.n	8008948 <create_name+0x168>
 8008934:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008938:	f043 0303 	orr.w	r3, r3, #3
 800893c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 8008940:	e002      	b.n	8008948 <create_name+0x168>
 8008942:	697b      	ldr	r3, [r7, #20]
 8008944:	3b01      	subs	r3, #1
 8008946:	617b      	str	r3, [r7, #20]
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d009      	beq.n	8008962 <create_name+0x182>
 800894e:	697b      	ldr	r3, [r7, #20]
 8008950:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8008954:	3b01      	subs	r3, #1
 8008956:	005b      	lsls	r3, r3, #1
 8008958:	68fa      	ldr	r2, [r7, #12]
 800895a:	4413      	add	r3, r2
 800895c:	881b      	ldrh	r3, [r3, #0]
 800895e:	2b2e      	cmp	r3, #46	; 0x2e
 8008960:	d1ef      	bne.n	8008942 <create_name+0x162>

	i = b = 0; ni = 8;
 8008962:	2300      	movs	r3, #0
 8008964:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008968:	2300      	movs	r3, #0
 800896a:	623b      	str	r3, [r7, #32]
 800896c:	2308      	movs	r3, #8
 800896e:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 8008970:	69bb      	ldr	r3, [r7, #24]
 8008972:	1c5a      	adds	r2, r3, #1
 8008974:	61ba      	str	r2, [r7, #24]
 8008976:	005b      	lsls	r3, r3, #1
 8008978:	68fa      	ldr	r2, [r7, #12]
 800897a:	4413      	add	r3, r2
 800897c:	881b      	ldrh	r3, [r3, #0]
 800897e:	84bb      	strh	r3, [r7, #36]	; 0x24
		if (!w) break;					/* Break on end of the LFN */
 8008980:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008982:	2b00      	cmp	r3, #0
 8008984:	f000 8090 	beq.w	8008aa8 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8008988:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800898a:	2b20      	cmp	r3, #32
 800898c:	d006      	beq.n	800899c <create_name+0x1bc>
 800898e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008990:	2b2e      	cmp	r3, #46	; 0x2e
 8008992:	d10a      	bne.n	80089aa <create_name+0x1ca>
 8008994:	69ba      	ldr	r2, [r7, #24]
 8008996:	697b      	ldr	r3, [r7, #20]
 8008998:	429a      	cmp	r2, r3
 800899a:	d006      	beq.n	80089aa <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 800899c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80089a0:	f043 0303 	orr.w	r3, r3, #3
 80089a4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80089a8:	e07d      	b.n	8008aa6 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 80089aa:	6a3a      	ldr	r2, [r7, #32]
 80089ac:	69fb      	ldr	r3, [r7, #28]
 80089ae:	429a      	cmp	r2, r3
 80089b0:	d203      	bcs.n	80089ba <create_name+0x1da>
 80089b2:	69ba      	ldr	r2, [r7, #24]
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	429a      	cmp	r2, r3
 80089b8:	d123      	bne.n	8008a02 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 80089ba:	69fb      	ldr	r3, [r7, #28]
 80089bc:	2b0b      	cmp	r3, #11
 80089be:	d106      	bne.n	80089ce <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 80089c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80089c4:	f043 0303 	orr.w	r3, r3, #3
 80089c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80089cc:	e06f      	b.n	8008aae <create_name+0x2ce>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 80089ce:	69ba      	ldr	r2, [r7, #24]
 80089d0:	697b      	ldr	r3, [r7, #20]
 80089d2:	429a      	cmp	r2, r3
 80089d4:	d005      	beq.n	80089e2 <create_name+0x202>
 80089d6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80089da:	f043 0303 	orr.w	r3, r3, #3
 80089de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (si > di) break;			/* No extension */
 80089e2:	69ba      	ldr	r2, [r7, #24]
 80089e4:	697b      	ldr	r3, [r7, #20]
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d860      	bhi.n	8008aac <create_name+0x2cc>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 80089ea:	697b      	ldr	r3, [r7, #20]
 80089ec:	61bb      	str	r3, [r7, #24]
 80089ee:	2308      	movs	r3, #8
 80089f0:	623b      	str	r3, [r7, #32]
 80089f2:	230b      	movs	r3, #11
 80089f4:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 80089f6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80089fa:	009b      	lsls	r3, r3, #2
 80089fc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008a00:	e051      	b.n	8008aa6 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8008a02:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a04:	2b7f      	cmp	r3, #127	; 0x7f
 8008a06:	d914      	bls.n	8008a32 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8008a08:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a0a:	2100      	movs	r1, #0
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	f7fe f9d5 	bl	8006dbc <ff_convert>
 8008a12:	4603      	mov	r3, r0
 8008a14:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8008a16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d004      	beq.n	8008a26 <create_name+0x246>
 8008a1c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a1e:	3b80      	subs	r3, #128	; 0x80
 8008a20:	4a49      	ldr	r2, [pc, #292]	; (8008b48 <create_name+0x368>)
 8008a22:	5cd3      	ldrb	r3, [r2, r3]
 8008a24:	84bb      	strh	r3, [r7, #36]	; 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 8008a26:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008a2a:	f043 0302 	orr.w	r3, r3, #2
 8008a2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 8008a32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	d007      	beq.n	8008a48 <create_name+0x268>
 8008a38:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a3a:	4619      	mov	r1, r3
 8008a3c:	4843      	ldr	r0, [pc, #268]	; (8008b4c <create_name+0x36c>)
 8008a3e:	f7fe fc05 	bl	800724c <chk_chr>
 8008a42:	4603      	mov	r3, r0
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d008      	beq.n	8008a5a <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 8008a48:	235f      	movs	r3, #95	; 0x5f
 8008a4a:	84bb      	strh	r3, [r7, #36]	; 0x24
 8008a4c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008a50:	f043 0303 	orr.w	r3, r3, #3
 8008a54:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008a58:	e01b      	b.n	8008a92 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 8008a5a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a5c:	2b40      	cmp	r3, #64	; 0x40
 8008a5e:	d909      	bls.n	8008a74 <create_name+0x294>
 8008a60:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a62:	2b5a      	cmp	r3, #90	; 0x5a
 8008a64:	d806      	bhi.n	8008a74 <create_name+0x294>
					b |= 2;
 8008a66:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008a6a:	f043 0302 	orr.w	r3, r3, #2
 8008a6e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008a72:	e00e      	b.n	8008a92 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 8008a74:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a76:	2b60      	cmp	r3, #96	; 0x60
 8008a78:	d90b      	bls.n	8008a92 <create_name+0x2b2>
 8008a7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a7c:	2b7a      	cmp	r3, #122	; 0x7a
 8008a7e:	d808      	bhi.n	8008a92 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8008a80:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008a84:	f043 0301 	orr.w	r3, r3, #1
 8008a88:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8008a8c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008a8e:	3b20      	subs	r3, #32
 8008a90:	84bb      	strh	r3, [r7, #36]	; 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8008a92:	6a3b      	ldr	r3, [r7, #32]
 8008a94:	1c5a      	adds	r2, r3, #1
 8008a96:	623a      	str	r2, [r7, #32]
 8008a98:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008a9a:	b2d1      	uxtb	r1, r2
 8008a9c:	687a      	ldr	r2, [r7, #4]
 8008a9e:	4413      	add	r3, r2
 8008aa0:	460a      	mov	r2, r1
 8008aa2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		w = lfn[si++];					/* Get an LFN character */
 8008aa6:	e763      	b.n	8008970 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8008aa8:	bf00      	nop
 8008aaa:	e000      	b.n	8008aae <create_name+0x2ce>
			if (si > di) break;			/* No extension */
 8008aac:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008ab4:	2be5      	cmp	r3, #229	; 0xe5
 8008ab6:	d103      	bne.n	8008ac0 <create_name+0x2e0>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2205      	movs	r2, #5
 8008abc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	if (ni == 8) b <<= 2;
 8008ac0:	69fb      	ldr	r3, [r7, #28]
 8008ac2:	2b08      	cmp	r3, #8
 8008ac4:	d104      	bne.n	8008ad0 <create_name+0x2f0>
 8008ac6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008aca:	009b      	lsls	r3, r3, #2
 8008acc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8008ad0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008ad4:	f003 030c 	and.w	r3, r3, #12
 8008ad8:	2b0c      	cmp	r3, #12
 8008ada:	d005      	beq.n	8008ae8 <create_name+0x308>
 8008adc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008ae0:	f003 0303 	and.w	r3, r3, #3
 8008ae4:	2b03      	cmp	r3, #3
 8008ae6:	d105      	bne.n	8008af4 <create_name+0x314>
 8008ae8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008aec:	f043 0302 	orr.w	r3, r3, #2
 8008af0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8008af4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008af8:	f003 0302 	and.w	r3, r3, #2
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d117      	bne.n	8008b30 <create_name+0x350>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8008b00:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008b04:	f003 0303 	and.w	r3, r3, #3
 8008b08:	2b01      	cmp	r3, #1
 8008b0a:	d105      	bne.n	8008b18 <create_name+0x338>
 8008b0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008b10:	f043 0310 	orr.w	r3, r3, #16
 8008b14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8008b18:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8008b1c:	f003 030c 	and.w	r3, r3, #12
 8008b20:	2b04      	cmp	r3, #4
 8008b22:	d105      	bne.n	8008b30 <create_name+0x350>
 8008b24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008b28:	f043 0308 	orr.w	r3, r3, #8
 8008b2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8008b36:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

	return FR_OK;
 8008b3a:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3728      	adds	r7, #40	; 0x28
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}
 8008b44:	0800ab30 	.word	0x0800ab30
 8008b48:	0800af5c 	.word	0x0800af5c
 8008b4c:	0800ab3c 	.word	0x0800ab3c

08008b50 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b086      	sub	sp, #24
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
 8008b58:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8008b5e:	693b      	ldr	r3, [r7, #16]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008b64:	e002      	b.n	8008b6c <follow_path+0x1c>
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	3301      	adds	r3, #1
 8008b6a:	603b      	str	r3, [r7, #0]
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	781b      	ldrb	r3, [r3, #0]
 8008b70:	2b2f      	cmp	r3, #47	; 0x2f
 8008b72:	d0f8      	beq.n	8008b66 <follow_path+0x16>
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	781b      	ldrb	r3, [r3, #0]
 8008b78:	2b5c      	cmp	r3, #92	; 0x5c
 8008b7a:	d0f4      	beq.n	8008b66 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8008b7c:	693b      	ldr	r3, [r7, #16]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	781b      	ldrb	r3, [r3, #0]
 8008b86:	2b1f      	cmp	r3, #31
 8008b88:	d80a      	bhi.n	8008ba0 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	2280      	movs	r2, #128	; 0x80
 8008b8e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8008b92:	2100      	movs	r1, #0
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f7ff f8fe 	bl	8007d96 <dir_sdi>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	75fb      	strb	r3, [r7, #23]
 8008b9e:	e048      	b.n	8008c32 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008ba0:	463b      	mov	r3, r7
 8008ba2:	4619      	mov	r1, r3
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f7ff fe1b 	bl	80087e0 <create_name>
 8008baa:	4603      	mov	r3, r0
 8008bac:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8008bae:	7dfb      	ldrb	r3, [r7, #23]
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d139      	bne.n	8008c28 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f7ff fc5b 	bl	8008470 <dir_find>
 8008bba:	4603      	mov	r3, r0
 8008bbc:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008bc4:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008bc6:	7dfb      	ldrb	r3, [r7, #23]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d00a      	beq.n	8008be2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8008bcc:	7dfb      	ldrb	r3, [r7, #23]
 8008bce:	2b04      	cmp	r3, #4
 8008bd0:	d12c      	bne.n	8008c2c <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008bd2:	7afb      	ldrb	r3, [r7, #11]
 8008bd4:	f003 0304 	and.w	r3, r3, #4
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d127      	bne.n	8008c2c <follow_path+0xdc>
 8008bdc:	2305      	movs	r3, #5
 8008bde:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008be0:	e024      	b.n	8008c2c <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008be2:	7afb      	ldrb	r3, [r7, #11]
 8008be4:	f003 0304 	and.w	r3, r3, #4
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d121      	bne.n	8008c30 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8008bec:	693b      	ldr	r3, [r7, #16]
 8008bee:	799b      	ldrb	r3, [r3, #6]
 8008bf0:	f003 0310 	and.w	r3, r3, #16
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d102      	bne.n	8008bfe <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008bf8:	2305      	movs	r3, #5
 8008bfa:	75fb      	strb	r3, [r7, #23]
 8008bfc:	e019      	b.n	8008c32 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	695b      	ldr	r3, [r3, #20]
 8008c08:	68fa      	ldr	r2, [r7, #12]
 8008c0a:	8992      	ldrh	r2, [r2, #12]
 8008c0c:	fbb3 f0f2 	udiv	r0, r3, r2
 8008c10:	fb02 f200 	mul.w	r2, r2, r0
 8008c14:	1a9b      	subs	r3, r3, r2
 8008c16:	440b      	add	r3, r1
 8008c18:	4619      	mov	r1, r3
 8008c1a:	68f8      	ldr	r0, [r7, #12]
 8008c1c:	f7ff fa61 	bl	80080e2 <ld_clust>
 8008c20:	4602      	mov	r2, r0
 8008c22:	693b      	ldr	r3, [r7, #16]
 8008c24:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008c26:	e7bb      	b.n	8008ba0 <follow_path+0x50>
			if (res != FR_OK) break;
 8008c28:	bf00      	nop
 8008c2a:	e002      	b.n	8008c32 <follow_path+0xe2>
				break;
 8008c2c:	bf00      	nop
 8008c2e:	e000      	b.n	8008c32 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008c30:	bf00      	nop
			}
		}
	}

	return res;
 8008c32:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	3718      	adds	r7, #24
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	bd80      	pop	{r7, pc}

08008c3c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	b087      	sub	sp, #28
 8008c40:	af00      	add	r7, sp, #0
 8008c42:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8008c44:	f04f 33ff 	mov.w	r3, #4294967295
 8008c48:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d031      	beq.n	8008cb6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	617b      	str	r3, [r7, #20]
 8008c58:	e002      	b.n	8008c60 <get_ldnumber+0x24>
 8008c5a:	697b      	ldr	r3, [r7, #20]
 8008c5c:	3301      	adds	r3, #1
 8008c5e:	617b      	str	r3, [r7, #20]
 8008c60:	697b      	ldr	r3, [r7, #20]
 8008c62:	781b      	ldrb	r3, [r3, #0]
 8008c64:	2b1f      	cmp	r3, #31
 8008c66:	d903      	bls.n	8008c70 <get_ldnumber+0x34>
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	781b      	ldrb	r3, [r3, #0]
 8008c6c:	2b3a      	cmp	r3, #58	; 0x3a
 8008c6e:	d1f4      	bne.n	8008c5a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008c70:	697b      	ldr	r3, [r7, #20]
 8008c72:	781b      	ldrb	r3, [r3, #0]
 8008c74:	2b3a      	cmp	r3, #58	; 0x3a
 8008c76:	d11c      	bne.n	8008cb2 <get_ldnumber+0x76>
			tp = *path;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	1c5a      	adds	r2, r3, #1
 8008c82:	60fa      	str	r2, [r7, #12]
 8008c84:	781b      	ldrb	r3, [r3, #0]
 8008c86:	3b30      	subs	r3, #48	; 0x30
 8008c88:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008c8a:	68bb      	ldr	r3, [r7, #8]
 8008c8c:	2b09      	cmp	r3, #9
 8008c8e:	d80e      	bhi.n	8008cae <get_ldnumber+0x72>
 8008c90:	68fa      	ldr	r2, [r7, #12]
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	429a      	cmp	r2, r3
 8008c96:	d10a      	bne.n	8008cae <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008c98:	68bb      	ldr	r3, [r7, #8]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d107      	bne.n	8008cae <get_ldnumber+0x72>
					vol = (int)i;
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008ca2:	697b      	ldr	r3, [r7, #20]
 8008ca4:	3301      	adds	r3, #1
 8008ca6:	617b      	str	r3, [r7, #20]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	697a      	ldr	r2, [r7, #20]
 8008cac:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008cae:	693b      	ldr	r3, [r7, #16]
 8008cb0:	e002      	b.n	8008cb8 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008cb2:	2300      	movs	r3, #0
 8008cb4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8008cb6:	693b      	ldr	r3, [r7, #16]
}
 8008cb8:	4618      	mov	r0, r3
 8008cba:	371c      	adds	r7, #28
 8008cbc:	46bd      	mov	sp, r7
 8008cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cc2:	4770      	bx	lr

08008cc4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b082      	sub	sp, #8
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	6078      	str	r0, [r7, #4]
 8008ccc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	70da      	strb	r2, [r3, #3]
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8008cda:	635a      	str	r2, [r3, #52]	; 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008cdc:	6839      	ldr	r1, [r7, #0]
 8008cde:	6878      	ldr	r0, [r7, #4]
 8008ce0:	f7fe fc80 	bl	80075e4 <move_window>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d001      	beq.n	8008cee <check_fs+0x2a>
 8008cea:	2304      	movs	r3, #4
 8008cec:	e038      	b.n	8008d60 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	3338      	adds	r3, #56	; 0x38
 8008cf2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	f7fe f9c4 	bl	8007084 <ld_word>
 8008cfc:	4603      	mov	r3, r0
 8008cfe:	461a      	mov	r2, r3
 8008d00:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008d04:	429a      	cmp	r2, r3
 8008d06:	d001      	beq.n	8008d0c <check_fs+0x48>
 8008d08:	2303      	movs	r3, #3
 8008d0a:	e029      	b.n	8008d60 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008d12:	2be9      	cmp	r3, #233	; 0xe9
 8008d14:	d009      	beq.n	8008d2a <check_fs+0x66>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8008d1c:	2beb      	cmp	r3, #235	; 0xeb
 8008d1e:	d11e      	bne.n	8008d5e <check_fs+0x9a>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8008d26:	2b90      	cmp	r3, #144	; 0x90
 8008d28:	d119      	bne.n	8008d5e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	3338      	adds	r3, #56	; 0x38
 8008d2e:	3336      	adds	r3, #54	; 0x36
 8008d30:	4618      	mov	r0, r3
 8008d32:	f7fe f9bf 	bl	80070b4 <ld_dword>
 8008d36:	4603      	mov	r3, r0
 8008d38:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8008d3c:	4a0a      	ldr	r2, [pc, #40]	; (8008d68 <check_fs+0xa4>)
 8008d3e:	4293      	cmp	r3, r2
 8008d40:	d101      	bne.n	8008d46 <check_fs+0x82>
 8008d42:	2300      	movs	r3, #0
 8008d44:	e00c      	b.n	8008d60 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	3338      	adds	r3, #56	; 0x38
 8008d4a:	3352      	adds	r3, #82	; 0x52
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	f7fe f9b1 	bl	80070b4 <ld_dword>
 8008d52:	4602      	mov	r2, r0
 8008d54:	4b05      	ldr	r3, [pc, #20]	; (8008d6c <check_fs+0xa8>)
 8008d56:	429a      	cmp	r2, r3
 8008d58:	d101      	bne.n	8008d5e <check_fs+0x9a>
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	e000      	b.n	8008d60 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8008d5e:	2302      	movs	r3, #2
}
 8008d60:	4618      	mov	r0, r3
 8008d62:	3708      	adds	r7, #8
 8008d64:	46bd      	mov	sp, r7
 8008d66:	bd80      	pop	{r7, pc}
 8008d68:	00544146 	.word	0x00544146
 8008d6c:	33544146 	.word	0x33544146

08008d70 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b096      	sub	sp, #88	; 0x58
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	60f8      	str	r0, [r7, #12]
 8008d78:	60b9      	str	r1, [r7, #8]
 8008d7a:	4613      	mov	r3, r2
 8008d7c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008d7e:	68bb      	ldr	r3, [r7, #8]
 8008d80:	2200      	movs	r2, #0
 8008d82:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8008d84:	68f8      	ldr	r0, [r7, #12]
 8008d86:	f7ff ff59 	bl	8008c3c <get_ldnumber>
 8008d8a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008d8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	da01      	bge.n	8008d96 <find_volume+0x26>
 8008d92:	230b      	movs	r3, #11
 8008d94:	e268      	b.n	8009268 <find_volume+0x4f8>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008d96:	4ab0      	ldr	r2, [pc, #704]	; (8009058 <find_volume+0x2e8>)
 8008d98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008d9e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d101      	bne.n	8008daa <find_volume+0x3a>
 8008da6:	230c      	movs	r3, #12
 8008da8:	e25e      	b.n	8009268 <find_volume+0x4f8>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008dae:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008db0:	79fb      	ldrb	r3, [r7, #7]
 8008db2:	f023 0301 	bic.w	r3, r3, #1
 8008db6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008db8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dba:	781b      	ldrb	r3, [r3, #0]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d01a      	beq.n	8008df6 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008dc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008dc2:	785b      	ldrb	r3, [r3, #1]
 8008dc4:	4618      	mov	r0, r3
 8008dc6:	f7fe f8bf 	bl	8006f48 <disk_status>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008dd0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008dd4:	f003 0301 	and.w	r3, r3, #1
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d10c      	bne.n	8008df6 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008ddc:	79fb      	ldrb	r3, [r7, #7]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d007      	beq.n	8008df2 <find_volume+0x82>
 8008de2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008de6:	f003 0304 	and.w	r3, r3, #4
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d001      	beq.n	8008df2 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008dee:	230a      	movs	r3, #10
 8008df0:	e23a      	b.n	8009268 <find_volume+0x4f8>
			}
			return FR_OK;				/* The file system object is valid */
 8008df2:	2300      	movs	r3, #0
 8008df4:	e238      	b.n	8009268 <find_volume+0x4f8>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8008df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008df8:	2200      	movs	r2, #0
 8008dfa:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008dfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008dfe:	b2da      	uxtb	r2, r3
 8008e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e02:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e06:	785b      	ldrb	r3, [r3, #1]
 8008e08:	4618      	mov	r0, r3
 8008e0a:	f7fe f8b7 	bl	8006f7c <disk_initialize>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008e14:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e18:	f003 0301 	and.w	r3, r3, #1
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d001      	beq.n	8008e24 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008e20:	2303      	movs	r3, #3
 8008e22:	e221      	b.n	8009268 <find_volume+0x4f8>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008e24:	79fb      	ldrb	r3, [r7, #7]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d007      	beq.n	8008e3a <find_volume+0xca>
 8008e2a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8008e2e:	f003 0304 	and.w	r3, r3, #4
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d001      	beq.n	8008e3a <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8008e36:	230a      	movs	r3, #10
 8008e38:	e216      	b.n	8009268 <find_volume+0x4f8>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8008e3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e3c:	7858      	ldrb	r0, [r3, #1]
 8008e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e40:	330c      	adds	r3, #12
 8008e42:	461a      	mov	r2, r3
 8008e44:	2102      	movs	r1, #2
 8008e46:	f7fe f8ff 	bl	8007048 <disk_ioctl>
 8008e4a:	4603      	mov	r3, r0
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d001      	beq.n	8008e54 <find_volume+0xe4>
 8008e50:	2301      	movs	r3, #1
 8008e52:	e209      	b.n	8009268 <find_volume+0x4f8>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8008e54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e56:	899b      	ldrh	r3, [r3, #12]
 8008e58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008e5c:	d80d      	bhi.n	8008e7a <find_volume+0x10a>
 8008e5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e60:	899b      	ldrh	r3, [r3, #12]
 8008e62:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e66:	d308      	bcc.n	8008e7a <find_volume+0x10a>
 8008e68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e6a:	899b      	ldrh	r3, [r3, #12]
 8008e6c:	461a      	mov	r2, r3
 8008e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008e70:	899b      	ldrh	r3, [r3, #12]
 8008e72:	3b01      	subs	r3, #1
 8008e74:	4013      	ands	r3, r2
 8008e76:	2b00      	cmp	r3, #0
 8008e78:	d001      	beq.n	8008e7e <find_volume+0x10e>
 8008e7a:	2301      	movs	r3, #1
 8008e7c:	e1f4      	b.n	8009268 <find_volume+0x4f8>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8008e7e:	2300      	movs	r3, #0
 8008e80:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008e82:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008e84:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008e86:	f7ff ff1d 	bl	8008cc4 <check_fs>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008e90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008e94:	2b02      	cmp	r3, #2
 8008e96:	d14b      	bne.n	8008f30 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008e98:	2300      	movs	r3, #0
 8008e9a:	643b      	str	r3, [r7, #64]	; 0x40
 8008e9c:	e01f      	b.n	8008ede <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ea0:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8008ea4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ea6:	011b      	lsls	r3, r3, #4
 8008ea8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008eac:	4413      	add	r3, r2
 8008eae:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008eb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008eb2:	3304      	adds	r3, #4
 8008eb4:	781b      	ldrb	r3, [r3, #0]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d006      	beq.n	8008ec8 <find_volume+0x158>
 8008eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ebc:	3308      	adds	r3, #8
 8008ebe:	4618      	mov	r0, r3
 8008ec0:	f7fe f8f8 	bl	80070b4 <ld_dword>
 8008ec4:	4602      	mov	r2, r0
 8008ec6:	e000      	b.n	8008eca <find_volume+0x15a>
 8008ec8:	2200      	movs	r2, #0
 8008eca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ecc:	009b      	lsls	r3, r3, #2
 8008ece:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008ed2:	440b      	add	r3, r1
 8008ed4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008ed8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008eda:	3301      	adds	r3, #1
 8008edc:	643b      	str	r3, [r7, #64]	; 0x40
 8008ede:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ee0:	2b03      	cmp	r3, #3
 8008ee2:	d9dc      	bls.n	8008e9e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8008ee8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d002      	beq.n	8008ef4 <find_volume+0x184>
 8008eee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ef0:	3b01      	subs	r3, #1
 8008ef2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008ef4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008ef6:	009b      	lsls	r3, r3, #2
 8008ef8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008efc:	4413      	add	r3, r2
 8008efe:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008f02:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008f04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d005      	beq.n	8008f16 <find_volume+0x1a6>
 8008f0a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008f0c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008f0e:	f7ff fed9 	bl	8008cc4 <check_fs>
 8008f12:	4603      	mov	r3, r0
 8008f14:	e000      	b.n	8008f18 <find_volume+0x1a8>
 8008f16:	2303      	movs	r3, #3
 8008f18:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008f1c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008f20:	2b01      	cmp	r3, #1
 8008f22:	d905      	bls.n	8008f30 <find_volume+0x1c0>
 8008f24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f26:	3301      	adds	r3, #1
 8008f28:	643b      	str	r3, [r7, #64]	; 0x40
 8008f2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f2c:	2b03      	cmp	r3, #3
 8008f2e:	d9e1      	bls.n	8008ef4 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008f30:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008f34:	2b04      	cmp	r3, #4
 8008f36:	d101      	bne.n	8008f3c <find_volume+0x1cc>
 8008f38:	2301      	movs	r3, #1
 8008f3a:	e195      	b.n	8009268 <find_volume+0x4f8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008f3c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008f40:	2b01      	cmp	r3, #1
 8008f42:	d901      	bls.n	8008f48 <find_volume+0x1d8>
 8008f44:	230d      	movs	r3, #13
 8008f46:	e18f      	b.n	8009268 <find_volume+0x4f8>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f4a:	3338      	adds	r3, #56	; 0x38
 8008f4c:	330b      	adds	r3, #11
 8008f4e:	4618      	mov	r0, r3
 8008f50:	f7fe f898 	bl	8007084 <ld_word>
 8008f54:	4603      	mov	r3, r0
 8008f56:	461a      	mov	r2, r3
 8008f58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f5a:	899b      	ldrh	r3, [r3, #12]
 8008f5c:	429a      	cmp	r2, r3
 8008f5e:	d001      	beq.n	8008f64 <find_volume+0x1f4>
 8008f60:	230d      	movs	r3, #13
 8008f62:	e181      	b.n	8009268 <find_volume+0x4f8>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008f64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f66:	3338      	adds	r3, #56	; 0x38
 8008f68:	3316      	adds	r3, #22
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	f7fe f88a 	bl	8007084 <ld_word>
 8008f70:	4603      	mov	r3, r0
 8008f72:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008f74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d106      	bne.n	8008f88 <find_volume+0x218>
 8008f7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f7c:	3338      	adds	r3, #56	; 0x38
 8008f7e:	3324      	adds	r3, #36	; 0x24
 8008f80:	4618      	mov	r0, r3
 8008f82:	f7fe f897 	bl	80070b4 <ld_dword>
 8008f86:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8008f88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f8a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008f8c:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008f8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f90:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 8008f94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f96:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f9a:	789b      	ldrb	r3, [r3, #2]
 8008f9c:	2b01      	cmp	r3, #1
 8008f9e:	d005      	beq.n	8008fac <find_volume+0x23c>
 8008fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fa2:	789b      	ldrb	r3, [r3, #2]
 8008fa4:	2b02      	cmp	r3, #2
 8008fa6:	d001      	beq.n	8008fac <find_volume+0x23c>
 8008fa8:	230d      	movs	r3, #13
 8008faa:	e15d      	b.n	8009268 <find_volume+0x4f8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008fac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fae:	789b      	ldrb	r3, [r3, #2]
 8008fb0:	461a      	mov	r2, r3
 8008fb2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fb4:	fb02 f303 	mul.w	r3, r2, r3
 8008fb8:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008fba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fbc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008fc0:	b29a      	uxth	r2, r3
 8008fc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fc4:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008fc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fc8:	895b      	ldrh	r3, [r3, #10]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d008      	beq.n	8008fe0 <find_volume+0x270>
 8008fce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fd0:	895b      	ldrh	r3, [r3, #10]
 8008fd2:	461a      	mov	r2, r3
 8008fd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fd6:	895b      	ldrh	r3, [r3, #10]
 8008fd8:	3b01      	subs	r3, #1
 8008fda:	4013      	ands	r3, r2
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d001      	beq.n	8008fe4 <find_volume+0x274>
 8008fe0:	230d      	movs	r3, #13
 8008fe2:	e141      	b.n	8009268 <find_volume+0x4f8>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008fe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008fe6:	3338      	adds	r3, #56	; 0x38
 8008fe8:	3311      	adds	r3, #17
 8008fea:	4618      	mov	r0, r3
 8008fec:	f7fe f84a 	bl	8007084 <ld_word>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ff6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008ff8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ffa:	891b      	ldrh	r3, [r3, #8]
 8008ffc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008ffe:	8992      	ldrh	r2, [r2, #12]
 8009000:	0952      	lsrs	r2, r2, #5
 8009002:	b292      	uxth	r2, r2
 8009004:	fbb3 f1f2 	udiv	r1, r3, r2
 8009008:	fb02 f201 	mul.w	r2, r2, r1
 800900c:	1a9b      	subs	r3, r3, r2
 800900e:	b29b      	uxth	r3, r3
 8009010:	2b00      	cmp	r3, #0
 8009012:	d001      	beq.n	8009018 <find_volume+0x2a8>
 8009014:	230d      	movs	r3, #13
 8009016:	e127      	b.n	8009268 <find_volume+0x4f8>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8009018:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800901a:	3338      	adds	r3, #56	; 0x38
 800901c:	3313      	adds	r3, #19
 800901e:	4618      	mov	r0, r3
 8009020:	f7fe f830 	bl	8007084 <ld_word>
 8009024:	4603      	mov	r3, r0
 8009026:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8009028:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800902a:	2b00      	cmp	r3, #0
 800902c:	d106      	bne.n	800903c <find_volume+0x2cc>
 800902e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009030:	3338      	adds	r3, #56	; 0x38
 8009032:	3320      	adds	r3, #32
 8009034:	4618      	mov	r0, r3
 8009036:	f7fe f83d 	bl	80070b4 <ld_dword>
 800903a:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800903c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800903e:	3338      	adds	r3, #56	; 0x38
 8009040:	330e      	adds	r3, #14
 8009042:	4618      	mov	r0, r3
 8009044:	f7fe f81e 	bl	8007084 <ld_word>
 8009048:	4603      	mov	r3, r0
 800904a:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800904c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800904e:	2b00      	cmp	r3, #0
 8009050:	d104      	bne.n	800905c <find_volume+0x2ec>
 8009052:	230d      	movs	r3, #13
 8009054:	e108      	b.n	8009268 <find_volume+0x4f8>
 8009056:	bf00      	nop
 8009058:	200000f4 	.word	0x200000f4

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800905c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800905e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009060:	4413      	add	r3, r2
 8009062:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009064:	8911      	ldrh	r1, [r2, #8]
 8009066:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009068:	8992      	ldrh	r2, [r2, #12]
 800906a:	0952      	lsrs	r2, r2, #5
 800906c:	b292      	uxth	r2, r2
 800906e:	fbb1 f2f2 	udiv	r2, r1, r2
 8009072:	b292      	uxth	r2, r2
 8009074:	4413      	add	r3, r2
 8009076:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8009078:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800907a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800907c:	429a      	cmp	r2, r3
 800907e:	d201      	bcs.n	8009084 <find_volume+0x314>
 8009080:	230d      	movs	r3, #13
 8009082:	e0f1      	b.n	8009268 <find_volume+0x4f8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8009084:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009088:	1ad3      	subs	r3, r2, r3
 800908a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800908c:	8952      	ldrh	r2, [r2, #10]
 800908e:	fbb3 f3f2 	udiv	r3, r3, r2
 8009092:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009094:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009096:	2b00      	cmp	r3, #0
 8009098:	d101      	bne.n	800909e <find_volume+0x32e>
 800909a:	230d      	movs	r3, #13
 800909c:	e0e4      	b.n	8009268 <find_volume+0x4f8>
		fmt = FS_FAT32;
 800909e:	2303      	movs	r3, #3
 80090a0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80090a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090a6:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d802      	bhi.n	80090b4 <find_volume+0x344>
 80090ae:	2302      	movs	r3, #2
 80090b0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80090b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090b6:	f640 72f5 	movw	r2, #4085	; 0xff5
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d802      	bhi.n	80090c4 <find_volume+0x354>
 80090be:	2301      	movs	r3, #1
 80090c0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80090c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c6:	1c9a      	adds	r2, r3, #2
 80090c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ca:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 80090cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090ce:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80090d0:	625a      	str	r2, [r3, #36]	; 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 80090d2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80090d4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80090d6:	441a      	add	r2, r3
 80090d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090da:	629a      	str	r2, [r3, #40]	; 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 80090dc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80090de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090e0:	441a      	add	r2, r3
 80090e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090e4:	631a      	str	r2, [r3, #48]	; 0x30
		if (fmt == FS_FAT32) {
 80090e6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80090ea:	2b03      	cmp	r3, #3
 80090ec:	d11e      	bne.n	800912c <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 80090ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090f0:	3338      	adds	r3, #56	; 0x38
 80090f2:	332a      	adds	r3, #42	; 0x2a
 80090f4:	4618      	mov	r0, r3
 80090f6:	f7fd ffc5 	bl	8007084 <ld_word>
 80090fa:	4603      	mov	r3, r0
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d001      	beq.n	8009104 <find_volume+0x394>
 8009100:	230d      	movs	r3, #13
 8009102:	e0b1      	b.n	8009268 <find_volume+0x4f8>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8009104:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009106:	891b      	ldrh	r3, [r3, #8]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d001      	beq.n	8009110 <find_volume+0x3a0>
 800910c:	230d      	movs	r3, #13
 800910e:	e0ab      	b.n	8009268 <find_volume+0x4f8>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8009110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009112:	3338      	adds	r3, #56	; 0x38
 8009114:	332c      	adds	r3, #44	; 0x2c
 8009116:	4618      	mov	r0, r3
 8009118:	f7fd ffcc 	bl	80070b4 <ld_dword>
 800911c:	4602      	mov	r2, r0
 800911e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009120:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8009122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009124:	69db      	ldr	r3, [r3, #28]
 8009126:	009b      	lsls	r3, r3, #2
 8009128:	647b      	str	r3, [r7, #68]	; 0x44
 800912a:	e01f      	b.n	800916c <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800912c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800912e:	891b      	ldrh	r3, [r3, #8]
 8009130:	2b00      	cmp	r3, #0
 8009132:	d101      	bne.n	8009138 <find_volume+0x3c8>
 8009134:	230d      	movs	r3, #13
 8009136:	e097      	b.n	8009268 <find_volume+0x4f8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8009138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800913a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800913c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800913e:	441a      	add	r2, r3
 8009140:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009142:	62da      	str	r2, [r3, #44]	; 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8009144:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8009148:	2b02      	cmp	r3, #2
 800914a:	d103      	bne.n	8009154 <find_volume+0x3e4>
 800914c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800914e:	69db      	ldr	r3, [r3, #28]
 8009150:	005b      	lsls	r3, r3, #1
 8009152:	e00a      	b.n	800916a <find_volume+0x3fa>
 8009154:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009156:	69da      	ldr	r2, [r3, #28]
 8009158:	4613      	mov	r3, r2
 800915a:	005b      	lsls	r3, r3, #1
 800915c:	4413      	add	r3, r2
 800915e:	085a      	lsrs	r2, r3, #1
 8009160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009162:	69db      	ldr	r3, [r3, #28]
 8009164:	f003 0301 	and.w	r3, r3, #1
 8009168:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800916a:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800916c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800916e:	6a1a      	ldr	r2, [r3, #32]
 8009170:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009172:	899b      	ldrh	r3, [r3, #12]
 8009174:	4619      	mov	r1, r3
 8009176:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009178:	440b      	add	r3, r1
 800917a:	3b01      	subs	r3, #1
 800917c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800917e:	8989      	ldrh	r1, [r1, #12]
 8009180:	fbb3 f3f1 	udiv	r3, r3, r1
 8009184:	429a      	cmp	r2, r3
 8009186:	d201      	bcs.n	800918c <find_volume+0x41c>
 8009188:	230d      	movs	r3, #13
 800918a:	e06d      	b.n	8009268 <find_volume+0x4f8>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800918c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800918e:	f04f 32ff 	mov.w	r2, #4294967295
 8009192:	619a      	str	r2, [r3, #24]
 8009194:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009196:	699a      	ldr	r2, [r3, #24]
 8009198:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800919a:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 800919c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800919e:	2280      	movs	r2, #128	; 0x80
 80091a0:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80091a2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80091a6:	2b03      	cmp	r3, #3
 80091a8:	d149      	bne.n	800923e <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80091aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091ac:	3338      	adds	r3, #56	; 0x38
 80091ae:	3330      	adds	r3, #48	; 0x30
 80091b0:	4618      	mov	r0, r3
 80091b2:	f7fd ff67 	bl	8007084 <ld_word>
 80091b6:	4603      	mov	r3, r0
 80091b8:	2b01      	cmp	r3, #1
 80091ba:	d140      	bne.n	800923e <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 80091bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091be:	3301      	adds	r3, #1
 80091c0:	4619      	mov	r1, r3
 80091c2:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80091c4:	f7fe fa0e 	bl	80075e4 <move_window>
 80091c8:	4603      	mov	r3, r0
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d137      	bne.n	800923e <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 80091ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091d0:	2200      	movs	r2, #0
 80091d2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80091d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091d6:	3338      	adds	r3, #56	; 0x38
 80091d8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80091dc:	4618      	mov	r0, r3
 80091de:	f7fd ff51 	bl	8007084 <ld_word>
 80091e2:	4603      	mov	r3, r0
 80091e4:	461a      	mov	r2, r3
 80091e6:	f64a 2355 	movw	r3, #43605	; 0xaa55
 80091ea:	429a      	cmp	r2, r3
 80091ec:	d127      	bne.n	800923e <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80091ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091f0:	3338      	adds	r3, #56	; 0x38
 80091f2:	4618      	mov	r0, r3
 80091f4:	f7fd ff5e 	bl	80070b4 <ld_dword>
 80091f8:	4602      	mov	r2, r0
 80091fa:	4b1d      	ldr	r3, [pc, #116]	; (8009270 <find_volume+0x500>)
 80091fc:	429a      	cmp	r2, r3
 80091fe:	d11e      	bne.n	800923e <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8009200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009202:	3338      	adds	r3, #56	; 0x38
 8009204:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8009208:	4618      	mov	r0, r3
 800920a:	f7fd ff53 	bl	80070b4 <ld_dword>
 800920e:	4602      	mov	r2, r0
 8009210:	4b18      	ldr	r3, [pc, #96]	; (8009274 <find_volume+0x504>)
 8009212:	429a      	cmp	r2, r3
 8009214:	d113      	bne.n	800923e <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8009216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009218:	3338      	adds	r3, #56	; 0x38
 800921a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800921e:	4618      	mov	r0, r3
 8009220:	f7fd ff48 	bl	80070b4 <ld_dword>
 8009224:	4602      	mov	r2, r0
 8009226:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009228:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800922a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800922c:	3338      	adds	r3, #56	; 0x38
 800922e:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8009232:	4618      	mov	r0, r3
 8009234:	f7fd ff3e 	bl	80070b4 <ld_dword>
 8009238:	4602      	mov	r2, r0
 800923a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800923c:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800923e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009240:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8009244:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8009246:	4b0c      	ldr	r3, [pc, #48]	; (8009278 <find_volume+0x508>)
 8009248:	881b      	ldrh	r3, [r3, #0]
 800924a:	3301      	adds	r3, #1
 800924c:	b29a      	uxth	r2, r3
 800924e:	4b0a      	ldr	r3, [pc, #40]	; (8009278 <find_volume+0x508>)
 8009250:	801a      	strh	r2, [r3, #0]
 8009252:	4b09      	ldr	r3, [pc, #36]	; (8009278 <find_volume+0x508>)
 8009254:	881a      	ldrh	r2, [r3, #0]
 8009256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009258:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 800925a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800925c:	4a07      	ldr	r2, [pc, #28]	; (800927c <find_volume+0x50c>)
 800925e:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8009260:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8009262:	f7fe f957 	bl	8007514 <clear_lock>
#endif
	return FR_OK;
 8009266:	2300      	movs	r3, #0
}
 8009268:	4618      	mov	r0, r3
 800926a:	3758      	adds	r7, #88	; 0x58
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}
 8009270:	41615252 	.word	0x41615252
 8009274:	61417272 	.word	0x61417272
 8009278:	200000f8 	.word	0x200000f8
 800927c:	2000011c 	.word	0x2000011c

08009280 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b084      	sub	sp, #16
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800928a:	2309      	movs	r3, #9
 800928c:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d01c      	beq.n	80092ce <validate+0x4e>
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d018      	beq.n	80092ce <validate+0x4e>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	781b      	ldrb	r3, [r3, #0]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d013      	beq.n	80092ce <validate+0x4e>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	889a      	ldrh	r2, [r3, #4]
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	88db      	ldrh	r3, [r3, #6]
 80092b0:	429a      	cmp	r2, r3
 80092b2:	d10c      	bne.n	80092ce <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	785b      	ldrb	r3, [r3, #1]
 80092ba:	4618      	mov	r0, r3
 80092bc:	f7fd fe44 	bl	8006f48 <disk_status>
 80092c0:	4603      	mov	r3, r0
 80092c2:	f003 0301 	and.w	r3, r3, #1
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d101      	bne.n	80092ce <validate+0x4e>
			res = FR_OK;
 80092ca:	2300      	movs	r3, #0
 80092cc:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80092ce:	7bfb      	ldrb	r3, [r7, #15]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d102      	bne.n	80092da <validate+0x5a>
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	e000      	b.n	80092dc <validate+0x5c>
 80092da:	2300      	movs	r3, #0
 80092dc:	683a      	ldr	r2, [r7, #0]
 80092de:	6013      	str	r3, [r2, #0]
	return res;
 80092e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	3710      	adds	r7, #16
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}
	...

080092ec <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b088      	sub	sp, #32
 80092f0:	af00      	add	r7, sp, #0
 80092f2:	60f8      	str	r0, [r7, #12]
 80092f4:	60b9      	str	r1, [r7, #8]
 80092f6:	4613      	mov	r3, r2
 80092f8:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80092fa:	68bb      	ldr	r3, [r7, #8]
 80092fc:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80092fe:	f107 0310 	add.w	r3, r7, #16
 8009302:	4618      	mov	r0, r3
 8009304:	f7ff fc9a 	bl	8008c3c <get_ldnumber>
 8009308:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800930a:	69fb      	ldr	r3, [r7, #28]
 800930c:	2b00      	cmp	r3, #0
 800930e:	da01      	bge.n	8009314 <f_mount+0x28>
 8009310:	230b      	movs	r3, #11
 8009312:	e02b      	b.n	800936c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8009314:	4a17      	ldr	r2, [pc, #92]	; (8009374 <f_mount+0x88>)
 8009316:	69fb      	ldr	r3, [r7, #28]
 8009318:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800931c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800931e:	69bb      	ldr	r3, [r7, #24]
 8009320:	2b00      	cmp	r3, #0
 8009322:	d005      	beq.n	8009330 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009324:	69b8      	ldr	r0, [r7, #24]
 8009326:	f7fe f8f5 	bl	8007514 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800932a:	69bb      	ldr	r3, [r7, #24]
 800932c:	2200      	movs	r2, #0
 800932e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d002      	beq.n	800933c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	2200      	movs	r2, #0
 800933a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800933c:	68fa      	ldr	r2, [r7, #12]
 800933e:	490d      	ldr	r1, [pc, #52]	; (8009374 <f_mount+0x88>)
 8009340:	69fb      	ldr	r3, [r7, #28]
 8009342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d002      	beq.n	8009352 <f_mount+0x66>
 800934c:	79fb      	ldrb	r3, [r7, #7]
 800934e:	2b01      	cmp	r3, #1
 8009350:	d001      	beq.n	8009356 <f_mount+0x6a>
 8009352:	2300      	movs	r3, #0
 8009354:	e00a      	b.n	800936c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8009356:	f107 010c 	add.w	r1, r7, #12
 800935a:	f107 0308 	add.w	r3, r7, #8
 800935e:	2200      	movs	r2, #0
 8009360:	4618      	mov	r0, r3
 8009362:	f7ff fd05 	bl	8008d70 <find_volume>
 8009366:	4603      	mov	r3, r0
 8009368:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800936a:	7dfb      	ldrb	r3, [r7, #23]
}
 800936c:	4618      	mov	r0, r3
 800936e:	3720      	adds	r7, #32
 8009370:	46bd      	mov	sp, r7
 8009372:	bd80      	pop	{r7, pc}
 8009374:	200000f4 	.word	0x200000f4

08009378 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009378:	b580      	push	{r7, lr}
 800937a:	b09a      	sub	sp, #104	; 0x68
 800937c:	af00      	add	r7, sp, #0
 800937e:	60f8      	str	r0, [r7, #12]
 8009380:	60b9      	str	r1, [r7, #8]
 8009382:	4613      	mov	r3, r2
 8009384:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d101      	bne.n	8009390 <f_open+0x18>
 800938c:	2309      	movs	r3, #9
 800938e:	e1bb      	b.n	8009708 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009390:	79fb      	ldrb	r3, [r7, #7]
 8009392:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009396:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8009398:	79fa      	ldrb	r2, [r7, #7]
 800939a:	f107 0114 	add.w	r1, r7, #20
 800939e:	f107 0308 	add.w	r3, r7, #8
 80093a2:	4618      	mov	r0, r3
 80093a4:	f7ff fce4 	bl	8008d70 <find_volume>
 80093a8:	4603      	mov	r3, r0
 80093aa:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	if (res == FR_OK) {
 80093ae:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	f040 819f 	bne.w	80096f6 <f_open+0x37e>
		dj.obj.fs = fs;
 80093b8:	697b      	ldr	r3, [r7, #20]
 80093ba:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 80093bc:	68ba      	ldr	r2, [r7, #8]
 80093be:	f107 0318 	add.w	r3, r7, #24
 80093c2:	4611      	mov	r1, r2
 80093c4:	4618      	mov	r0, r3
 80093c6:	f7ff fbc3 	bl	8008b50 <follow_path>
 80093ca:	4603      	mov	r3, r0
 80093cc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80093d0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d11a      	bne.n	800940e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80093d8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80093dc:	b25b      	sxtb	r3, r3
 80093de:	2b00      	cmp	r3, #0
 80093e0:	da03      	bge.n	80093ea <f_open+0x72>
				res = FR_INVALID_NAME;
 80093e2:	2306      	movs	r3, #6
 80093e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80093e8:	e011      	b.n	800940e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80093ea:	79fb      	ldrb	r3, [r7, #7]
 80093ec:	f023 0301 	bic.w	r3, r3, #1
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	bf14      	ite	ne
 80093f4:	2301      	movne	r3, #1
 80093f6:	2300      	moveq	r3, #0
 80093f8:	b2db      	uxtb	r3, r3
 80093fa:	461a      	mov	r2, r3
 80093fc:	f107 0318 	add.w	r3, r7, #24
 8009400:	4611      	mov	r1, r2
 8009402:	4618      	mov	r0, r3
 8009404:	f7fd ff3e 	bl	8007284 <chk_lock>
 8009408:	4603      	mov	r3, r0
 800940a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800940e:	79fb      	ldrb	r3, [r7, #7]
 8009410:	f003 031c 	and.w	r3, r3, #28
 8009414:	2b00      	cmp	r3, #0
 8009416:	d07f      	beq.n	8009518 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8009418:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800941c:	2b00      	cmp	r3, #0
 800941e:	d017      	beq.n	8009450 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8009420:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009424:	2b04      	cmp	r3, #4
 8009426:	d10e      	bne.n	8009446 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009428:	f7fd ff88 	bl	800733c <enq_lock>
 800942c:	4603      	mov	r3, r0
 800942e:	2b00      	cmp	r3, #0
 8009430:	d006      	beq.n	8009440 <f_open+0xc8>
 8009432:	f107 0318 	add.w	r3, r7, #24
 8009436:	4618      	mov	r0, r3
 8009438:	f7ff f8da 	bl	80085f0 <dir_register>
 800943c:	4603      	mov	r3, r0
 800943e:	e000      	b.n	8009442 <f_open+0xca>
 8009440:	2312      	movs	r3, #18
 8009442:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8009446:	79fb      	ldrb	r3, [r7, #7]
 8009448:	f043 0308 	orr.w	r3, r3, #8
 800944c:	71fb      	strb	r3, [r7, #7]
 800944e:	e010      	b.n	8009472 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009450:	7fbb      	ldrb	r3, [r7, #30]
 8009452:	f003 0311 	and.w	r3, r3, #17
 8009456:	2b00      	cmp	r3, #0
 8009458:	d003      	beq.n	8009462 <f_open+0xea>
					res = FR_DENIED;
 800945a:	2307      	movs	r3, #7
 800945c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009460:	e007      	b.n	8009472 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009462:	79fb      	ldrb	r3, [r7, #7]
 8009464:	f003 0304 	and.w	r3, r3, #4
 8009468:	2b00      	cmp	r3, #0
 800946a:	d002      	beq.n	8009472 <f_open+0xfa>
 800946c:	2308      	movs	r3, #8
 800946e:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8009472:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009476:	2b00      	cmp	r3, #0
 8009478:	d168      	bne.n	800954c <f_open+0x1d4>
 800947a:	79fb      	ldrb	r3, [r7, #7]
 800947c:	f003 0308 	and.w	r3, r3, #8
 8009480:	2b00      	cmp	r3, #0
 8009482:	d063      	beq.n	800954c <f_open+0x1d4>
				dw = GET_FATTIME();
 8009484:	f7fd fb14 	bl	8006ab0 <get_fattime>
 8009488:	65b8      	str	r0, [r7, #88]	; 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800948a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800948c:	330e      	adds	r3, #14
 800948e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009490:	4618      	mov	r0, r3
 8009492:	f7fd fe4d 	bl	8007130 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8009496:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009498:	3316      	adds	r3, #22
 800949a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800949c:	4618      	mov	r0, r3
 800949e:	f7fd fe47 	bl	8007130 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 80094a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094a4:	330b      	adds	r3, #11
 80094a6:	2220      	movs	r2, #32
 80094a8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80094ae:	4611      	mov	r1, r2
 80094b0:	4618      	mov	r0, r3
 80094b2:	f7fe fe16 	bl	80080e2 <ld_clust>
 80094b6:	6578      	str	r0, [r7, #84]	; 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 80094b8:	697b      	ldr	r3, [r7, #20]
 80094ba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80094bc:	2200      	movs	r2, #0
 80094be:	4618      	mov	r0, r3
 80094c0:	f7fe fe2e 	bl	8008120 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 80094c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094c6:	331c      	adds	r3, #28
 80094c8:	2100      	movs	r1, #0
 80094ca:	4618      	mov	r0, r3
 80094cc:	f7fd fe30 	bl	8007130 <st_dword>
					fs->wflag = 1;
 80094d0:	697b      	ldr	r3, [r7, #20]
 80094d2:	2201      	movs	r2, #1
 80094d4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80094d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d037      	beq.n	800954c <f_open+0x1d4>
						dw = fs->winsect;
 80094dc:	697b      	ldr	r3, [r7, #20]
 80094de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094e0:	65bb      	str	r3, [r7, #88]	; 0x58
						res = remove_chain(&dj.obj, cl, 0);
 80094e2:	f107 0318 	add.w	r3, r7, #24
 80094e6:	2200      	movs	r2, #0
 80094e8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80094ea:	4618      	mov	r0, r3
 80094ec:	f7fe fb1e 	bl	8007b2c <remove_chain>
 80094f0:	4603      	mov	r3, r0
 80094f2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
						if (res == FR_OK) {
 80094f6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d126      	bne.n	800954c <f_open+0x1d4>
							res = move_window(fs, dw);
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009502:	4618      	mov	r0, r3
 8009504:	f7fe f86e 	bl	80075e4 <move_window>
 8009508:	4603      	mov	r3, r0
 800950a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009512:	3a01      	subs	r2, #1
 8009514:	615a      	str	r2, [r3, #20]
 8009516:	e019      	b.n	800954c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8009518:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800951c:	2b00      	cmp	r3, #0
 800951e:	d115      	bne.n	800954c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8009520:	7fbb      	ldrb	r3, [r7, #30]
 8009522:	f003 0310 	and.w	r3, r3, #16
 8009526:	2b00      	cmp	r3, #0
 8009528:	d003      	beq.n	8009532 <f_open+0x1ba>
					res = FR_NO_FILE;
 800952a:	2304      	movs	r3, #4
 800952c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8009530:	e00c      	b.n	800954c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009532:	79fb      	ldrb	r3, [r7, #7]
 8009534:	f003 0302 	and.w	r3, r3, #2
 8009538:	2b00      	cmp	r3, #0
 800953a:	d007      	beq.n	800954c <f_open+0x1d4>
 800953c:	7fbb      	ldrb	r3, [r7, #30]
 800953e:	f003 0301 	and.w	r3, r3, #1
 8009542:	2b00      	cmp	r3, #0
 8009544:	d002      	beq.n	800954c <f_open+0x1d4>
						res = FR_DENIED;
 8009546:	2307      	movs	r3, #7
 8009548:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800954c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009550:	2b00      	cmp	r3, #0
 8009552:	d128      	bne.n	80095a6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8009554:	79fb      	ldrb	r3, [r7, #7]
 8009556:	f003 0308 	and.w	r3, r3, #8
 800955a:	2b00      	cmp	r3, #0
 800955c:	d003      	beq.n	8009566 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800955e:	79fb      	ldrb	r3, [r7, #7]
 8009560:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009564:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8009566:	697b      	ldr	r3, [r7, #20]
 8009568:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800956e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8009574:	79fb      	ldrb	r3, [r7, #7]
 8009576:	f023 0301 	bic.w	r3, r3, #1
 800957a:	2b00      	cmp	r3, #0
 800957c:	bf14      	ite	ne
 800957e:	2301      	movne	r3, #1
 8009580:	2300      	moveq	r3, #0
 8009582:	b2db      	uxtb	r3, r3
 8009584:	461a      	mov	r2, r3
 8009586:	f107 0318 	add.w	r3, r7, #24
 800958a:	4611      	mov	r1, r2
 800958c:	4618      	mov	r0, r3
 800958e:	f7fd fef7 	bl	8007380 <inc_lock>
 8009592:	4602      	mov	r2, r0
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	691b      	ldr	r3, [r3, #16]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d102      	bne.n	80095a6 <f_open+0x22e>
 80095a0:	2302      	movs	r3, #2
 80095a2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 80095a6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	f040 80a3 	bne.w	80096f6 <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80095b4:	4611      	mov	r1, r2
 80095b6:	4618      	mov	r0, r3
 80095b8:	f7fe fd93 	bl	80080e2 <ld_clust>
 80095bc:	4602      	mov	r2, r0
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80095c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80095c4:	331c      	adds	r3, #28
 80095c6:	4618      	mov	r0, r3
 80095c8:	f7fd fd74 	bl	80070b4 <ld_dword>
 80095cc:	4602      	mov	r2, r0
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	2200      	movs	r2, #0
 80095d6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80095d8:	697a      	ldr	r2, [r7, #20]
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	88da      	ldrh	r2, [r3, #6]
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	79fa      	ldrb	r2, [r7, #7]
 80095ea:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	2200      	movs	r2, #0
 80095f0:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	2200      	movs	r2, #0
 80095f6:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	2200      	movs	r2, #0
 80095fc:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	3330      	adds	r3, #48	; 0x30
 8009602:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009606:	2100      	movs	r1, #0
 8009608:	4618      	mov	r0, r3
 800960a:	f7fd fdde 	bl	80071ca <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800960e:	79fb      	ldrb	r3, [r7, #7]
 8009610:	f003 0320 	and.w	r3, r3, #32
 8009614:	2b00      	cmp	r3, #0
 8009616:	d06e      	beq.n	80096f6 <f_open+0x37e>
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	68db      	ldr	r3, [r3, #12]
 800961c:	2b00      	cmp	r3, #0
 800961e:	d06a      	beq.n	80096f6 <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	68da      	ldr	r2, [r3, #12]
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009628:	697b      	ldr	r3, [r7, #20]
 800962a:	895b      	ldrh	r3, [r3, #10]
 800962c:	461a      	mov	r2, r3
 800962e:	697b      	ldr	r3, [r7, #20]
 8009630:	899b      	ldrh	r3, [r3, #12]
 8009632:	fb03 f302 	mul.w	r3, r3, r2
 8009636:	653b      	str	r3, [r7, #80]	; 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	689b      	ldr	r3, [r3, #8]
 800963c:	663b      	str	r3, [r7, #96]	; 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800963e:	68fb      	ldr	r3, [r7, #12]
 8009640:	68db      	ldr	r3, [r3, #12]
 8009642:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009644:	e016      	b.n	8009674 <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800964a:	4618      	mov	r0, r3
 800964c:	f7fe f887 	bl	800775e <get_fat>
 8009650:	6638      	str	r0, [r7, #96]	; 0x60
					if (clst <= 1) res = FR_INT_ERR;
 8009652:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009654:	2b01      	cmp	r3, #1
 8009656:	d802      	bhi.n	800965e <f_open+0x2e6>
 8009658:	2302      	movs	r3, #2
 800965a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800965e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009660:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009664:	d102      	bne.n	800966c <f_open+0x2f4>
 8009666:	2301      	movs	r3, #1
 8009668:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800966c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800966e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009670:	1ad3      	subs	r3, r2, r3
 8009672:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009674:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8009678:	2b00      	cmp	r3, #0
 800967a:	d103      	bne.n	8009684 <f_open+0x30c>
 800967c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800967e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009680:	429a      	cmp	r2, r3
 8009682:	d8e0      	bhi.n	8009646 <f_open+0x2ce>
				}
				fp->clust = clst;
 8009684:	68fb      	ldr	r3, [r7, #12]
 8009686:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009688:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800968a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800968e:	2b00      	cmp	r3, #0
 8009690:	d131      	bne.n	80096f6 <f_open+0x37e>
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	899b      	ldrh	r3, [r3, #12]
 8009696:	461a      	mov	r2, r3
 8009698:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800969a:	fbb3 f1f2 	udiv	r1, r3, r2
 800969e:	fb02 f201 	mul.w	r2, r2, r1
 80096a2:	1a9b      	subs	r3, r3, r2
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d026      	beq.n	80096f6 <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80096ac:	4618      	mov	r0, r3
 80096ae:	f7fe f837 	bl	8007720 <clust2sect>
 80096b2:	64f8      	str	r0, [r7, #76]	; 0x4c
 80096b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d103      	bne.n	80096c2 <f_open+0x34a>
						res = FR_INT_ERR;
 80096ba:	2302      	movs	r3, #2
 80096bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80096c0:	e019      	b.n	80096f6 <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	899b      	ldrh	r3, [r3, #12]
 80096c6:	461a      	mov	r2, r3
 80096c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80096ca:	fbb3 f2f2 	udiv	r2, r3, r2
 80096ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80096d0:	441a      	add	r2, r3
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	7858      	ldrb	r0, [r3, #1]
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80096e0:	68fb      	ldr	r3, [r7, #12]
 80096e2:	6a1a      	ldr	r2, [r3, #32]
 80096e4:	2301      	movs	r3, #1
 80096e6:	f7fd fc6f 	bl	8006fc8 <disk_read>
 80096ea:	4603      	mov	r3, r0
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d002      	beq.n	80096f6 <f_open+0x37e>
 80096f0:	2301      	movs	r3, #1
 80096f2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80096f6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d002      	beq.n	8009704 <f_open+0x38c>
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2200      	movs	r2, #0
 8009702:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8009704:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8009708:	4618      	mov	r0, r3
 800970a:	3768      	adds	r7, #104	; 0x68
 800970c:	46bd      	mov	sp, r7
 800970e:	bd80      	pop	{r7, pc}

08009710 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8009710:	b580      	push	{r7, lr}
 8009712:	b08c      	sub	sp, #48	; 0x30
 8009714:	af00      	add	r7, sp, #0
 8009716:	60f8      	str	r0, [r7, #12]
 8009718:	60b9      	str	r1, [r7, #8]
 800971a:	607a      	str	r2, [r7, #4]
 800971c:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800971e:	68bb      	ldr	r3, [r7, #8]
 8009720:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	2200      	movs	r2, #0
 8009726:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	f107 0210 	add.w	r2, r7, #16
 800972e:	4611      	mov	r1, r2
 8009730:	4618      	mov	r0, r3
 8009732:	f7ff fda5 	bl	8009280 <validate>
 8009736:	4603      	mov	r3, r0
 8009738:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800973c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009740:	2b00      	cmp	r3, #0
 8009742:	d107      	bne.n	8009754 <f_write+0x44>
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	7d5b      	ldrb	r3, [r3, #21]
 8009748:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800974c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009750:	2b00      	cmp	r3, #0
 8009752:	d002      	beq.n	800975a <f_write+0x4a>
 8009754:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009758:	e16a      	b.n	8009a30 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	7d1b      	ldrb	r3, [r3, #20]
 800975e:	f003 0302 	and.w	r3, r3, #2
 8009762:	2b00      	cmp	r3, #0
 8009764:	d101      	bne.n	800976a <f_write+0x5a>
 8009766:	2307      	movs	r3, #7
 8009768:	e162      	b.n	8009a30 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	699a      	ldr	r2, [r3, #24]
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	441a      	add	r2, r3
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	699b      	ldr	r3, [r3, #24]
 8009776:	429a      	cmp	r2, r3
 8009778:	f080 814c 	bcs.w	8009a14 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	699b      	ldr	r3, [r3, #24]
 8009780:	43db      	mvns	r3, r3
 8009782:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8009784:	e146      	b.n	8009a14 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	699b      	ldr	r3, [r3, #24]
 800978a:	693a      	ldr	r2, [r7, #16]
 800978c:	8992      	ldrh	r2, [r2, #12]
 800978e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009792:	fb02 f201 	mul.w	r2, r2, r1
 8009796:	1a9b      	subs	r3, r3, r2
 8009798:	2b00      	cmp	r3, #0
 800979a:	f040 80f1 	bne.w	8009980 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	699b      	ldr	r3, [r3, #24]
 80097a2:	693a      	ldr	r2, [r7, #16]
 80097a4:	8992      	ldrh	r2, [r2, #12]
 80097a6:	fbb3 f3f2 	udiv	r3, r3, r2
 80097aa:	693a      	ldr	r2, [r7, #16]
 80097ac:	8952      	ldrh	r2, [r2, #10]
 80097ae:	3a01      	subs	r2, #1
 80097b0:	4013      	ands	r3, r2
 80097b2:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80097b4:	69bb      	ldr	r3, [r7, #24]
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d143      	bne.n	8009842 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	699b      	ldr	r3, [r3, #24]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d10c      	bne.n	80097dc <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	689b      	ldr	r3, [r3, #8]
 80097c6:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80097c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d11a      	bne.n	8009804 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2100      	movs	r1, #0
 80097d2:	4618      	mov	r0, r3
 80097d4:	f7fe fa0f 	bl	8007bf6 <create_chain>
 80097d8:	62b8      	str	r0, [r7, #40]	; 0x28
 80097da:	e013      	b.n	8009804 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d007      	beq.n	80097f4 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	699b      	ldr	r3, [r3, #24]
 80097e8:	4619      	mov	r1, r3
 80097ea:	68f8      	ldr	r0, [r7, #12]
 80097ec:	f7fe fa9b 	bl	8007d26 <clmt_clust>
 80097f0:	62b8      	str	r0, [r7, #40]	; 0x28
 80097f2:	e007      	b.n	8009804 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80097f4:	68fa      	ldr	r2, [r7, #12]
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	69db      	ldr	r3, [r3, #28]
 80097fa:	4619      	mov	r1, r3
 80097fc:	4610      	mov	r0, r2
 80097fe:	f7fe f9fa 	bl	8007bf6 <create_chain>
 8009802:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009804:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009806:	2b00      	cmp	r3, #0
 8009808:	f000 8109 	beq.w	8009a1e <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800980c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800980e:	2b01      	cmp	r3, #1
 8009810:	d104      	bne.n	800981c <f_write+0x10c>
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	2202      	movs	r2, #2
 8009816:	755a      	strb	r2, [r3, #21]
 8009818:	2302      	movs	r3, #2
 800981a:	e109      	b.n	8009a30 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800981c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800981e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009822:	d104      	bne.n	800982e <f_write+0x11e>
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	2201      	movs	r2, #1
 8009828:	755a      	strb	r2, [r3, #21]
 800982a:	2301      	movs	r3, #1
 800982c:	e100      	b.n	8009a30 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009832:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	689b      	ldr	r3, [r3, #8]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d102      	bne.n	8009842 <f_write+0x132>
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009840:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	7d1b      	ldrb	r3, [r3, #20]
 8009846:	b25b      	sxtb	r3, r3
 8009848:	2b00      	cmp	r3, #0
 800984a:	da18      	bge.n	800987e <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800984c:	693b      	ldr	r3, [r7, #16]
 800984e:	7858      	ldrb	r0, [r3, #1]
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	6a1a      	ldr	r2, [r3, #32]
 800985a:	2301      	movs	r3, #1
 800985c:	f7fd fbd4 	bl	8007008 <disk_write>
 8009860:	4603      	mov	r3, r0
 8009862:	2b00      	cmp	r3, #0
 8009864:	d004      	beq.n	8009870 <f_write+0x160>
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	2201      	movs	r2, #1
 800986a:	755a      	strb	r2, [r3, #21]
 800986c:	2301      	movs	r3, #1
 800986e:	e0df      	b.n	8009a30 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	7d1b      	ldrb	r3, [r3, #20]
 8009874:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009878:	b2da      	uxtb	r2, r3
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800987e:	693a      	ldr	r2, [r7, #16]
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	69db      	ldr	r3, [r3, #28]
 8009884:	4619      	mov	r1, r3
 8009886:	4610      	mov	r0, r2
 8009888:	f7fd ff4a 	bl	8007720 <clust2sect>
 800988c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d104      	bne.n	800989e <f_write+0x18e>
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	2202      	movs	r2, #2
 8009898:	755a      	strb	r2, [r3, #21]
 800989a:	2302      	movs	r3, #2
 800989c:	e0c8      	b.n	8009a30 <f_write+0x320>
			sect += csect;
 800989e:	697a      	ldr	r2, [r7, #20]
 80098a0:	69bb      	ldr	r3, [r7, #24]
 80098a2:	4413      	add	r3, r2
 80098a4:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	899b      	ldrh	r3, [r3, #12]
 80098aa:	461a      	mov	r2, r3
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	fbb3 f3f2 	udiv	r3, r3, r2
 80098b2:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80098b4:	6a3b      	ldr	r3, [r7, #32]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d043      	beq.n	8009942 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80098ba:	69ba      	ldr	r2, [r7, #24]
 80098bc:	6a3b      	ldr	r3, [r7, #32]
 80098be:	4413      	add	r3, r2
 80098c0:	693a      	ldr	r2, [r7, #16]
 80098c2:	8952      	ldrh	r2, [r2, #10]
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d905      	bls.n	80098d4 <f_write+0x1c4>
					cc = fs->csize - csect;
 80098c8:	693b      	ldr	r3, [r7, #16]
 80098ca:	895b      	ldrh	r3, [r3, #10]
 80098cc:	461a      	mov	r2, r3
 80098ce:	69bb      	ldr	r3, [r7, #24]
 80098d0:	1ad3      	subs	r3, r2, r3
 80098d2:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80098d4:	693b      	ldr	r3, [r7, #16]
 80098d6:	7858      	ldrb	r0, [r3, #1]
 80098d8:	6a3b      	ldr	r3, [r7, #32]
 80098da:	697a      	ldr	r2, [r7, #20]
 80098dc:	69f9      	ldr	r1, [r7, #28]
 80098de:	f7fd fb93 	bl	8007008 <disk_write>
 80098e2:	4603      	mov	r3, r0
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d004      	beq.n	80098f2 <f_write+0x1e2>
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	2201      	movs	r2, #1
 80098ec:	755a      	strb	r2, [r3, #21]
 80098ee:	2301      	movs	r3, #1
 80098f0:	e09e      	b.n	8009a30 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	6a1a      	ldr	r2, [r3, #32]
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	1ad3      	subs	r3, r2, r3
 80098fa:	6a3a      	ldr	r2, [r7, #32]
 80098fc:	429a      	cmp	r2, r3
 80098fe:	d918      	bls.n	8009932 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	6a1a      	ldr	r2, [r3, #32]
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	1ad3      	subs	r3, r2, r3
 800990e:	693a      	ldr	r2, [r7, #16]
 8009910:	8992      	ldrh	r2, [r2, #12]
 8009912:	fb02 f303 	mul.w	r3, r2, r3
 8009916:	69fa      	ldr	r2, [r7, #28]
 8009918:	18d1      	adds	r1, r2, r3
 800991a:	693b      	ldr	r3, [r7, #16]
 800991c:	899b      	ldrh	r3, [r3, #12]
 800991e:	461a      	mov	r2, r3
 8009920:	f7fd fc32 	bl	8007188 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	7d1b      	ldrb	r3, [r3, #20]
 8009928:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800992c:	b2da      	uxtb	r2, r3
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009932:	693b      	ldr	r3, [r7, #16]
 8009934:	899b      	ldrh	r3, [r3, #12]
 8009936:	461a      	mov	r2, r3
 8009938:	6a3b      	ldr	r3, [r7, #32]
 800993a:	fb02 f303 	mul.w	r3, r2, r3
 800993e:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8009940:	e04b      	b.n	80099da <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	6a1b      	ldr	r3, [r3, #32]
 8009946:	697a      	ldr	r2, [r7, #20]
 8009948:	429a      	cmp	r2, r3
 800994a:	d016      	beq.n	800997a <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	699a      	ldr	r2, [r3, #24]
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009954:	429a      	cmp	r2, r3
 8009956:	d210      	bcs.n	800997a <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009958:	693b      	ldr	r3, [r7, #16]
 800995a:	7858      	ldrb	r0, [r3, #1]
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009962:	2301      	movs	r3, #1
 8009964:	697a      	ldr	r2, [r7, #20]
 8009966:	f7fd fb2f 	bl	8006fc8 <disk_read>
 800996a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800996c:	2b00      	cmp	r3, #0
 800996e:	d004      	beq.n	800997a <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	2201      	movs	r2, #1
 8009974:	755a      	strb	r2, [r3, #21]
 8009976:	2301      	movs	r3, #1
 8009978:	e05a      	b.n	8009a30 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	697a      	ldr	r2, [r7, #20]
 800997e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009980:	693b      	ldr	r3, [r7, #16]
 8009982:	899b      	ldrh	r3, [r3, #12]
 8009984:	4618      	mov	r0, r3
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	699b      	ldr	r3, [r3, #24]
 800998a:	693a      	ldr	r2, [r7, #16]
 800998c:	8992      	ldrh	r2, [r2, #12]
 800998e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009992:	fb02 f201 	mul.w	r2, r2, r1
 8009996:	1a9b      	subs	r3, r3, r2
 8009998:	1ac3      	subs	r3, r0, r3
 800999a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800999c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	429a      	cmp	r2, r3
 80099a2:	d901      	bls.n	80099a8 <f_write+0x298>
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80099ae:	68fb      	ldr	r3, [r7, #12]
 80099b0:	699b      	ldr	r3, [r3, #24]
 80099b2:	693a      	ldr	r2, [r7, #16]
 80099b4:	8992      	ldrh	r2, [r2, #12]
 80099b6:	fbb3 f0f2 	udiv	r0, r3, r2
 80099ba:	fb02 f200 	mul.w	r2, r2, r0
 80099be:	1a9b      	subs	r3, r3, r2
 80099c0:	440b      	add	r3, r1
 80099c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099c4:	69f9      	ldr	r1, [r7, #28]
 80099c6:	4618      	mov	r0, r3
 80099c8:	f7fd fbde 	bl	8007188 <mem_cpy>
		fp->flag |= FA_DIRTY;
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	7d1b      	ldrb	r3, [r3, #20]
 80099d0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80099d4:	b2da      	uxtb	r2, r3
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80099da:	69fa      	ldr	r2, [r7, #28]
 80099dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099de:	4413      	add	r3, r2
 80099e0:	61fb      	str	r3, [r7, #28]
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	699a      	ldr	r2, [r3, #24]
 80099e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099e8:	441a      	add	r2, r3
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	619a      	str	r2, [r3, #24]
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	68da      	ldr	r2, [r3, #12]
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	699b      	ldr	r3, [r3, #24]
 80099f6:	429a      	cmp	r2, r3
 80099f8:	bf38      	it	cc
 80099fa:	461a      	movcc	r2, r3
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	60da      	str	r2, [r3, #12]
 8009a00:	683b      	ldr	r3, [r7, #0]
 8009a02:	681a      	ldr	r2, [r3, #0]
 8009a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a06:	441a      	add	r2, r3
 8009a08:	683b      	ldr	r3, [r7, #0]
 8009a0a:	601a      	str	r2, [r3, #0]
 8009a0c:	687a      	ldr	r2, [r7, #4]
 8009a0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a10:	1ad3      	subs	r3, r2, r3
 8009a12:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	f47f aeb5 	bne.w	8009786 <f_write+0x76>
 8009a1c:	e000      	b.n	8009a20 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8009a1e:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	7d1b      	ldrb	r3, [r3, #20]
 8009a24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009a28:	b2da      	uxtb	r2, r3
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8009a2e:	2300      	movs	r3, #0
}
 8009a30:	4618      	mov	r0, r3
 8009a32:	3730      	adds	r7, #48	; 0x30
 8009a34:	46bd      	mov	sp, r7
 8009a36:	bd80      	pop	{r7, pc}

08009a38 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b086      	sub	sp, #24
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	f107 0208 	add.w	r2, r7, #8
 8009a46:	4611      	mov	r1, r2
 8009a48:	4618      	mov	r0, r3
 8009a4a:	f7ff fc19 	bl	8009280 <validate>
 8009a4e:	4603      	mov	r3, r0
 8009a50:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009a52:	7dfb      	ldrb	r3, [r7, #23]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d168      	bne.n	8009b2a <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	7d1b      	ldrb	r3, [r3, #20]
 8009a5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d062      	beq.n	8009b2a <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	7d1b      	ldrb	r3, [r3, #20]
 8009a68:	b25b      	sxtb	r3, r3
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	da15      	bge.n	8009a9a <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009a6e:	68bb      	ldr	r3, [r7, #8]
 8009a70:	7858      	ldrb	r0, [r3, #1]
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6a1a      	ldr	r2, [r3, #32]
 8009a7c:	2301      	movs	r3, #1
 8009a7e:	f7fd fac3 	bl	8007008 <disk_write>
 8009a82:	4603      	mov	r3, r0
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d001      	beq.n	8009a8c <f_sync+0x54>
 8009a88:	2301      	movs	r3, #1
 8009a8a:	e04f      	b.n	8009b2c <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	7d1b      	ldrb	r3, [r3, #20]
 8009a90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a94:	b2da      	uxtb	r2, r3
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009a9a:	f7fd f809 	bl	8006ab0 <get_fattime>
 8009a9e:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009aa0:	68ba      	ldr	r2, [r7, #8]
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	4610      	mov	r0, r2
 8009aaa:	f7fd fd9b 	bl	80075e4 <move_window>
 8009aae:	4603      	mov	r3, r0
 8009ab0:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009ab2:	7dfb      	ldrb	r3, [r7, #23]
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d138      	bne.n	8009b2a <f_sync+0xf2>
					dir = fp->dir_ptr;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009abc:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	330b      	adds	r3, #11
 8009ac2:	781a      	ldrb	r2, [r3, #0]
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	330b      	adds	r3, #11
 8009ac8:	f042 0220 	orr.w	r2, r2, #32
 8009acc:	b2d2      	uxtb	r2, r2
 8009ace:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6818      	ldr	r0, [r3, #0]
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	461a      	mov	r2, r3
 8009ada:	68f9      	ldr	r1, [r7, #12]
 8009adc:	f7fe fb20 	bl	8008120 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	f103 021c 	add.w	r2, r3, #28
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	68db      	ldr	r3, [r3, #12]
 8009aea:	4619      	mov	r1, r3
 8009aec:	4610      	mov	r0, r2
 8009aee:	f7fd fb1f 	bl	8007130 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	3316      	adds	r3, #22
 8009af6:	6939      	ldr	r1, [r7, #16]
 8009af8:	4618      	mov	r0, r3
 8009afa:	f7fd fb19 	bl	8007130 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	3312      	adds	r3, #18
 8009b02:	2100      	movs	r1, #0
 8009b04:	4618      	mov	r0, r3
 8009b06:	f7fd faf8 	bl	80070fa <st_word>
					fs->wflag = 1;
 8009b0a:	68bb      	ldr	r3, [r7, #8]
 8009b0c:	2201      	movs	r2, #1
 8009b0e:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	4618      	mov	r0, r3
 8009b14:	f7fd fd94 	bl	8007640 <sync_fs>
 8009b18:	4603      	mov	r3, r0
 8009b1a:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	7d1b      	ldrb	r3, [r3, #20]
 8009b20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b24:	b2da      	uxtb	r2, r3
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8009b2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	3718      	adds	r7, #24
 8009b30:	46bd      	mov	sp, r7
 8009b32:	bd80      	pop	{r7, pc}

08009b34 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009b34:	b580      	push	{r7, lr}
 8009b36:	b084      	sub	sp, #16
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009b3c:	6878      	ldr	r0, [r7, #4]
 8009b3e:	f7ff ff7b 	bl	8009a38 <f_sync>
 8009b42:	4603      	mov	r3, r0
 8009b44:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8009b46:	7bfb      	ldrb	r3, [r7, #15]
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d118      	bne.n	8009b7e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	f107 0208 	add.w	r2, r7, #8
 8009b52:	4611      	mov	r1, r2
 8009b54:	4618      	mov	r0, r3
 8009b56:	f7ff fb93 	bl	8009280 <validate>
 8009b5a:	4603      	mov	r3, r0
 8009b5c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009b5e:	7bfb      	ldrb	r3, [r7, #15]
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	d10c      	bne.n	8009b7e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	691b      	ldr	r3, [r3, #16]
 8009b68:	4618      	mov	r0, r3
 8009b6a:	f7fd fc97 	bl	800749c <dec_lock>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009b72:	7bfb      	ldrb	r3, [r7, #15]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d102      	bne.n	8009b7e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009b7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b80:	4618      	mov	r0, r3
 8009b82:	3710      	adds	r7, #16
 8009b84:	46bd      	mov	sp, r7
 8009b86:	bd80      	pop	{r7, pc}

08009b88 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009b88:	b480      	push	{r7}
 8009b8a:	b087      	sub	sp, #28
 8009b8c:	af00      	add	r7, sp, #0
 8009b8e:	60f8      	str	r0, [r7, #12]
 8009b90:	60b9      	str	r1, [r7, #8]
 8009b92:	4613      	mov	r3, r2
 8009b94:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8009b96:	2301      	movs	r3, #1
 8009b98:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009b9e:	4b1f      	ldr	r3, [pc, #124]	; (8009c1c <FATFS_LinkDriverEx+0x94>)
 8009ba0:	7a5b      	ldrb	r3, [r3, #9]
 8009ba2:	b2db      	uxtb	r3, r3
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d131      	bne.n	8009c0c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009ba8:	4b1c      	ldr	r3, [pc, #112]	; (8009c1c <FATFS_LinkDriverEx+0x94>)
 8009baa:	7a5b      	ldrb	r3, [r3, #9]
 8009bac:	b2db      	uxtb	r3, r3
 8009bae:	461a      	mov	r2, r3
 8009bb0:	4b1a      	ldr	r3, [pc, #104]	; (8009c1c <FATFS_LinkDriverEx+0x94>)
 8009bb2:	2100      	movs	r1, #0
 8009bb4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8009bb6:	4b19      	ldr	r3, [pc, #100]	; (8009c1c <FATFS_LinkDriverEx+0x94>)
 8009bb8:	7a5b      	ldrb	r3, [r3, #9]
 8009bba:	b2db      	uxtb	r3, r3
 8009bbc:	4a17      	ldr	r2, [pc, #92]	; (8009c1c <FATFS_LinkDriverEx+0x94>)
 8009bbe:	009b      	lsls	r3, r3, #2
 8009bc0:	4413      	add	r3, r2
 8009bc2:	68fa      	ldr	r2, [r7, #12]
 8009bc4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8009bc6:	4b15      	ldr	r3, [pc, #84]	; (8009c1c <FATFS_LinkDriverEx+0x94>)
 8009bc8:	7a5b      	ldrb	r3, [r3, #9]
 8009bca:	b2db      	uxtb	r3, r3
 8009bcc:	461a      	mov	r2, r3
 8009bce:	4b13      	ldr	r3, [pc, #76]	; (8009c1c <FATFS_LinkDriverEx+0x94>)
 8009bd0:	4413      	add	r3, r2
 8009bd2:	79fa      	ldrb	r2, [r7, #7]
 8009bd4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8009bd6:	4b11      	ldr	r3, [pc, #68]	; (8009c1c <FATFS_LinkDriverEx+0x94>)
 8009bd8:	7a5b      	ldrb	r3, [r3, #9]
 8009bda:	b2db      	uxtb	r3, r3
 8009bdc:	1c5a      	adds	r2, r3, #1
 8009bde:	b2d1      	uxtb	r1, r2
 8009be0:	4a0e      	ldr	r2, [pc, #56]	; (8009c1c <FATFS_LinkDriverEx+0x94>)
 8009be2:	7251      	strb	r1, [r2, #9]
 8009be4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8009be6:	7dbb      	ldrb	r3, [r7, #22]
 8009be8:	3330      	adds	r3, #48	; 0x30
 8009bea:	b2da      	uxtb	r2, r3
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8009bf0:	68bb      	ldr	r3, [r7, #8]
 8009bf2:	3301      	adds	r3, #1
 8009bf4:	223a      	movs	r2, #58	; 0x3a
 8009bf6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8009bf8:	68bb      	ldr	r3, [r7, #8]
 8009bfa:	3302      	adds	r3, #2
 8009bfc:	222f      	movs	r2, #47	; 0x2f
 8009bfe:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8009c00:	68bb      	ldr	r3, [r7, #8]
 8009c02:	3303      	adds	r3, #3
 8009c04:	2200      	movs	r2, #0
 8009c06:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8009c08:	2300      	movs	r3, #0
 8009c0a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8009c0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c0e:	4618      	mov	r0, r3
 8009c10:	371c      	adds	r7, #28
 8009c12:	46bd      	mov	sp, r7
 8009c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c18:	4770      	bx	lr
 8009c1a:	bf00      	nop
 8009c1c:	2000031c 	.word	0x2000031c

08009c20 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009c20:	b580      	push	{r7, lr}
 8009c22:	b082      	sub	sp, #8
 8009c24:	af00      	add	r7, sp, #0
 8009c26:	6078      	str	r0, [r7, #4]
 8009c28:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009c2a:	2200      	movs	r2, #0
 8009c2c:	6839      	ldr	r1, [r7, #0]
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f7ff ffaa 	bl	8009b88 <FATFS_LinkDriverEx>
 8009c34:	4603      	mov	r3, r0
}
 8009c36:	4618      	mov	r0, r3
 8009c38:	3708      	adds	r7, #8
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}
	...

08009c40 <__errno>:
 8009c40:	4b01      	ldr	r3, [pc, #4]	; (8009c48 <__errno+0x8>)
 8009c42:	6818      	ldr	r0, [r3, #0]
 8009c44:	4770      	bx	lr
 8009c46:	bf00      	nop
 8009c48:	20000024 	.word	0x20000024

08009c4c <__libc_init_array>:
 8009c4c:	b570      	push	{r4, r5, r6, lr}
 8009c4e:	4e0d      	ldr	r6, [pc, #52]	; (8009c84 <__libc_init_array+0x38>)
 8009c50:	4c0d      	ldr	r4, [pc, #52]	; (8009c88 <__libc_init_array+0x3c>)
 8009c52:	1ba4      	subs	r4, r4, r6
 8009c54:	10a4      	asrs	r4, r4, #2
 8009c56:	2500      	movs	r5, #0
 8009c58:	42a5      	cmp	r5, r4
 8009c5a:	d109      	bne.n	8009c70 <__libc_init_array+0x24>
 8009c5c:	4e0b      	ldr	r6, [pc, #44]	; (8009c8c <__libc_init_array+0x40>)
 8009c5e:	4c0c      	ldr	r4, [pc, #48]	; (8009c90 <__libc_init_array+0x44>)
 8009c60:	f000 ff04 	bl	800aa6c <_init>
 8009c64:	1ba4      	subs	r4, r4, r6
 8009c66:	10a4      	asrs	r4, r4, #2
 8009c68:	2500      	movs	r5, #0
 8009c6a:	42a5      	cmp	r5, r4
 8009c6c:	d105      	bne.n	8009c7a <__libc_init_array+0x2e>
 8009c6e:	bd70      	pop	{r4, r5, r6, pc}
 8009c70:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009c74:	4798      	blx	r3
 8009c76:	3501      	adds	r5, #1
 8009c78:	e7ee      	b.n	8009c58 <__libc_init_array+0xc>
 8009c7a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009c7e:	4798      	blx	r3
 8009c80:	3501      	adds	r5, #1
 8009c82:	e7f2      	b.n	8009c6a <__libc_init_array+0x1e>
 8009c84:	0800b08c 	.word	0x0800b08c
 8009c88:	0800b08c 	.word	0x0800b08c
 8009c8c:	0800b08c 	.word	0x0800b08c
 8009c90:	0800b090 	.word	0x0800b090

08009c94 <memset>:
 8009c94:	4402      	add	r2, r0
 8009c96:	4603      	mov	r3, r0
 8009c98:	4293      	cmp	r3, r2
 8009c9a:	d100      	bne.n	8009c9e <memset+0xa>
 8009c9c:	4770      	bx	lr
 8009c9e:	f803 1b01 	strb.w	r1, [r3], #1
 8009ca2:	e7f9      	b.n	8009c98 <memset+0x4>

08009ca4 <_free_r>:
 8009ca4:	b538      	push	{r3, r4, r5, lr}
 8009ca6:	4605      	mov	r5, r0
 8009ca8:	2900      	cmp	r1, #0
 8009caa:	d045      	beq.n	8009d38 <_free_r+0x94>
 8009cac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009cb0:	1f0c      	subs	r4, r1, #4
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	bfb8      	it	lt
 8009cb6:	18e4      	addlt	r4, r4, r3
 8009cb8:	f000 fb62 	bl	800a380 <__malloc_lock>
 8009cbc:	4a1f      	ldr	r2, [pc, #124]	; (8009d3c <_free_r+0x98>)
 8009cbe:	6813      	ldr	r3, [r2, #0]
 8009cc0:	4610      	mov	r0, r2
 8009cc2:	b933      	cbnz	r3, 8009cd2 <_free_r+0x2e>
 8009cc4:	6063      	str	r3, [r4, #4]
 8009cc6:	6014      	str	r4, [r2, #0]
 8009cc8:	4628      	mov	r0, r5
 8009cca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009cce:	f000 bb58 	b.w	800a382 <__malloc_unlock>
 8009cd2:	42a3      	cmp	r3, r4
 8009cd4:	d90c      	bls.n	8009cf0 <_free_r+0x4c>
 8009cd6:	6821      	ldr	r1, [r4, #0]
 8009cd8:	1862      	adds	r2, r4, r1
 8009cda:	4293      	cmp	r3, r2
 8009cdc:	bf04      	itt	eq
 8009cde:	681a      	ldreq	r2, [r3, #0]
 8009ce0:	685b      	ldreq	r3, [r3, #4]
 8009ce2:	6063      	str	r3, [r4, #4]
 8009ce4:	bf04      	itt	eq
 8009ce6:	1852      	addeq	r2, r2, r1
 8009ce8:	6022      	streq	r2, [r4, #0]
 8009cea:	6004      	str	r4, [r0, #0]
 8009cec:	e7ec      	b.n	8009cc8 <_free_r+0x24>
 8009cee:	4613      	mov	r3, r2
 8009cf0:	685a      	ldr	r2, [r3, #4]
 8009cf2:	b10a      	cbz	r2, 8009cf8 <_free_r+0x54>
 8009cf4:	42a2      	cmp	r2, r4
 8009cf6:	d9fa      	bls.n	8009cee <_free_r+0x4a>
 8009cf8:	6819      	ldr	r1, [r3, #0]
 8009cfa:	1858      	adds	r0, r3, r1
 8009cfc:	42a0      	cmp	r0, r4
 8009cfe:	d10b      	bne.n	8009d18 <_free_r+0x74>
 8009d00:	6820      	ldr	r0, [r4, #0]
 8009d02:	4401      	add	r1, r0
 8009d04:	1858      	adds	r0, r3, r1
 8009d06:	4282      	cmp	r2, r0
 8009d08:	6019      	str	r1, [r3, #0]
 8009d0a:	d1dd      	bne.n	8009cc8 <_free_r+0x24>
 8009d0c:	6810      	ldr	r0, [r2, #0]
 8009d0e:	6852      	ldr	r2, [r2, #4]
 8009d10:	605a      	str	r2, [r3, #4]
 8009d12:	4401      	add	r1, r0
 8009d14:	6019      	str	r1, [r3, #0]
 8009d16:	e7d7      	b.n	8009cc8 <_free_r+0x24>
 8009d18:	d902      	bls.n	8009d20 <_free_r+0x7c>
 8009d1a:	230c      	movs	r3, #12
 8009d1c:	602b      	str	r3, [r5, #0]
 8009d1e:	e7d3      	b.n	8009cc8 <_free_r+0x24>
 8009d20:	6820      	ldr	r0, [r4, #0]
 8009d22:	1821      	adds	r1, r4, r0
 8009d24:	428a      	cmp	r2, r1
 8009d26:	bf04      	itt	eq
 8009d28:	6811      	ldreq	r1, [r2, #0]
 8009d2a:	6852      	ldreq	r2, [r2, #4]
 8009d2c:	6062      	str	r2, [r4, #4]
 8009d2e:	bf04      	itt	eq
 8009d30:	1809      	addeq	r1, r1, r0
 8009d32:	6021      	streq	r1, [r4, #0]
 8009d34:	605c      	str	r4, [r3, #4]
 8009d36:	e7c7      	b.n	8009cc8 <_free_r+0x24>
 8009d38:	bd38      	pop	{r3, r4, r5, pc}
 8009d3a:	bf00      	nop
 8009d3c:	20000328 	.word	0x20000328

08009d40 <_malloc_r>:
 8009d40:	b570      	push	{r4, r5, r6, lr}
 8009d42:	1ccd      	adds	r5, r1, #3
 8009d44:	f025 0503 	bic.w	r5, r5, #3
 8009d48:	3508      	adds	r5, #8
 8009d4a:	2d0c      	cmp	r5, #12
 8009d4c:	bf38      	it	cc
 8009d4e:	250c      	movcc	r5, #12
 8009d50:	2d00      	cmp	r5, #0
 8009d52:	4606      	mov	r6, r0
 8009d54:	db01      	blt.n	8009d5a <_malloc_r+0x1a>
 8009d56:	42a9      	cmp	r1, r5
 8009d58:	d903      	bls.n	8009d62 <_malloc_r+0x22>
 8009d5a:	230c      	movs	r3, #12
 8009d5c:	6033      	str	r3, [r6, #0]
 8009d5e:	2000      	movs	r0, #0
 8009d60:	bd70      	pop	{r4, r5, r6, pc}
 8009d62:	f000 fb0d 	bl	800a380 <__malloc_lock>
 8009d66:	4a21      	ldr	r2, [pc, #132]	; (8009dec <_malloc_r+0xac>)
 8009d68:	6814      	ldr	r4, [r2, #0]
 8009d6a:	4621      	mov	r1, r4
 8009d6c:	b991      	cbnz	r1, 8009d94 <_malloc_r+0x54>
 8009d6e:	4c20      	ldr	r4, [pc, #128]	; (8009df0 <_malloc_r+0xb0>)
 8009d70:	6823      	ldr	r3, [r4, #0]
 8009d72:	b91b      	cbnz	r3, 8009d7c <_malloc_r+0x3c>
 8009d74:	4630      	mov	r0, r6
 8009d76:	f000 f855 	bl	8009e24 <_sbrk_r>
 8009d7a:	6020      	str	r0, [r4, #0]
 8009d7c:	4629      	mov	r1, r5
 8009d7e:	4630      	mov	r0, r6
 8009d80:	f000 f850 	bl	8009e24 <_sbrk_r>
 8009d84:	1c43      	adds	r3, r0, #1
 8009d86:	d124      	bne.n	8009dd2 <_malloc_r+0x92>
 8009d88:	230c      	movs	r3, #12
 8009d8a:	6033      	str	r3, [r6, #0]
 8009d8c:	4630      	mov	r0, r6
 8009d8e:	f000 faf8 	bl	800a382 <__malloc_unlock>
 8009d92:	e7e4      	b.n	8009d5e <_malloc_r+0x1e>
 8009d94:	680b      	ldr	r3, [r1, #0]
 8009d96:	1b5b      	subs	r3, r3, r5
 8009d98:	d418      	bmi.n	8009dcc <_malloc_r+0x8c>
 8009d9a:	2b0b      	cmp	r3, #11
 8009d9c:	d90f      	bls.n	8009dbe <_malloc_r+0x7e>
 8009d9e:	600b      	str	r3, [r1, #0]
 8009da0:	50cd      	str	r5, [r1, r3]
 8009da2:	18cc      	adds	r4, r1, r3
 8009da4:	4630      	mov	r0, r6
 8009da6:	f000 faec 	bl	800a382 <__malloc_unlock>
 8009daa:	f104 000b 	add.w	r0, r4, #11
 8009dae:	1d23      	adds	r3, r4, #4
 8009db0:	f020 0007 	bic.w	r0, r0, #7
 8009db4:	1ac3      	subs	r3, r0, r3
 8009db6:	d0d3      	beq.n	8009d60 <_malloc_r+0x20>
 8009db8:	425a      	negs	r2, r3
 8009dba:	50e2      	str	r2, [r4, r3]
 8009dbc:	e7d0      	b.n	8009d60 <_malloc_r+0x20>
 8009dbe:	428c      	cmp	r4, r1
 8009dc0:	684b      	ldr	r3, [r1, #4]
 8009dc2:	bf16      	itet	ne
 8009dc4:	6063      	strne	r3, [r4, #4]
 8009dc6:	6013      	streq	r3, [r2, #0]
 8009dc8:	460c      	movne	r4, r1
 8009dca:	e7eb      	b.n	8009da4 <_malloc_r+0x64>
 8009dcc:	460c      	mov	r4, r1
 8009dce:	6849      	ldr	r1, [r1, #4]
 8009dd0:	e7cc      	b.n	8009d6c <_malloc_r+0x2c>
 8009dd2:	1cc4      	adds	r4, r0, #3
 8009dd4:	f024 0403 	bic.w	r4, r4, #3
 8009dd8:	42a0      	cmp	r0, r4
 8009dda:	d005      	beq.n	8009de8 <_malloc_r+0xa8>
 8009ddc:	1a21      	subs	r1, r4, r0
 8009dde:	4630      	mov	r0, r6
 8009de0:	f000 f820 	bl	8009e24 <_sbrk_r>
 8009de4:	3001      	adds	r0, #1
 8009de6:	d0cf      	beq.n	8009d88 <_malloc_r+0x48>
 8009de8:	6025      	str	r5, [r4, #0]
 8009dea:	e7db      	b.n	8009da4 <_malloc_r+0x64>
 8009dec:	20000328 	.word	0x20000328
 8009df0:	2000032c 	.word	0x2000032c

08009df4 <iprintf>:
 8009df4:	b40f      	push	{r0, r1, r2, r3}
 8009df6:	4b0a      	ldr	r3, [pc, #40]	; (8009e20 <iprintf+0x2c>)
 8009df8:	b513      	push	{r0, r1, r4, lr}
 8009dfa:	681c      	ldr	r4, [r3, #0]
 8009dfc:	b124      	cbz	r4, 8009e08 <iprintf+0x14>
 8009dfe:	69a3      	ldr	r3, [r4, #24]
 8009e00:	b913      	cbnz	r3, 8009e08 <iprintf+0x14>
 8009e02:	4620      	mov	r0, r4
 8009e04:	f000 f9ce 	bl	800a1a4 <__sinit>
 8009e08:	ab05      	add	r3, sp, #20
 8009e0a:	9a04      	ldr	r2, [sp, #16]
 8009e0c:	68a1      	ldr	r1, [r4, #8]
 8009e0e:	9301      	str	r3, [sp, #4]
 8009e10:	4620      	mov	r0, r4
 8009e12:	f000 fae1 	bl	800a3d8 <_vfiprintf_r>
 8009e16:	b002      	add	sp, #8
 8009e18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009e1c:	b004      	add	sp, #16
 8009e1e:	4770      	bx	lr
 8009e20:	20000024 	.word	0x20000024

08009e24 <_sbrk_r>:
 8009e24:	b538      	push	{r3, r4, r5, lr}
 8009e26:	4c06      	ldr	r4, [pc, #24]	; (8009e40 <_sbrk_r+0x1c>)
 8009e28:	2300      	movs	r3, #0
 8009e2a:	4605      	mov	r5, r0
 8009e2c:	4608      	mov	r0, r1
 8009e2e:	6023      	str	r3, [r4, #0]
 8009e30:	f7f7 ffe6 	bl	8001e00 <_sbrk>
 8009e34:	1c43      	adds	r3, r0, #1
 8009e36:	d102      	bne.n	8009e3e <_sbrk_r+0x1a>
 8009e38:	6823      	ldr	r3, [r4, #0]
 8009e3a:	b103      	cbz	r3, 8009e3e <_sbrk_r+0x1a>
 8009e3c:	602b      	str	r3, [r5, #0]
 8009e3e:	bd38      	pop	{r3, r4, r5, pc}
 8009e40:	200077a4 	.word	0x200077a4

08009e44 <__swbuf_r>:
 8009e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009e46:	460e      	mov	r6, r1
 8009e48:	4614      	mov	r4, r2
 8009e4a:	4605      	mov	r5, r0
 8009e4c:	b118      	cbz	r0, 8009e56 <__swbuf_r+0x12>
 8009e4e:	6983      	ldr	r3, [r0, #24]
 8009e50:	b90b      	cbnz	r3, 8009e56 <__swbuf_r+0x12>
 8009e52:	f000 f9a7 	bl	800a1a4 <__sinit>
 8009e56:	4b21      	ldr	r3, [pc, #132]	; (8009edc <__swbuf_r+0x98>)
 8009e58:	429c      	cmp	r4, r3
 8009e5a:	d12a      	bne.n	8009eb2 <__swbuf_r+0x6e>
 8009e5c:	686c      	ldr	r4, [r5, #4]
 8009e5e:	69a3      	ldr	r3, [r4, #24]
 8009e60:	60a3      	str	r3, [r4, #8]
 8009e62:	89a3      	ldrh	r3, [r4, #12]
 8009e64:	071a      	lsls	r2, r3, #28
 8009e66:	d52e      	bpl.n	8009ec6 <__swbuf_r+0x82>
 8009e68:	6923      	ldr	r3, [r4, #16]
 8009e6a:	b363      	cbz	r3, 8009ec6 <__swbuf_r+0x82>
 8009e6c:	6923      	ldr	r3, [r4, #16]
 8009e6e:	6820      	ldr	r0, [r4, #0]
 8009e70:	1ac0      	subs	r0, r0, r3
 8009e72:	6963      	ldr	r3, [r4, #20]
 8009e74:	b2f6      	uxtb	r6, r6
 8009e76:	4283      	cmp	r3, r0
 8009e78:	4637      	mov	r7, r6
 8009e7a:	dc04      	bgt.n	8009e86 <__swbuf_r+0x42>
 8009e7c:	4621      	mov	r1, r4
 8009e7e:	4628      	mov	r0, r5
 8009e80:	f000 f926 	bl	800a0d0 <_fflush_r>
 8009e84:	bb28      	cbnz	r0, 8009ed2 <__swbuf_r+0x8e>
 8009e86:	68a3      	ldr	r3, [r4, #8]
 8009e88:	3b01      	subs	r3, #1
 8009e8a:	60a3      	str	r3, [r4, #8]
 8009e8c:	6823      	ldr	r3, [r4, #0]
 8009e8e:	1c5a      	adds	r2, r3, #1
 8009e90:	6022      	str	r2, [r4, #0]
 8009e92:	701e      	strb	r6, [r3, #0]
 8009e94:	6963      	ldr	r3, [r4, #20]
 8009e96:	3001      	adds	r0, #1
 8009e98:	4283      	cmp	r3, r0
 8009e9a:	d004      	beq.n	8009ea6 <__swbuf_r+0x62>
 8009e9c:	89a3      	ldrh	r3, [r4, #12]
 8009e9e:	07db      	lsls	r3, r3, #31
 8009ea0:	d519      	bpl.n	8009ed6 <__swbuf_r+0x92>
 8009ea2:	2e0a      	cmp	r6, #10
 8009ea4:	d117      	bne.n	8009ed6 <__swbuf_r+0x92>
 8009ea6:	4621      	mov	r1, r4
 8009ea8:	4628      	mov	r0, r5
 8009eaa:	f000 f911 	bl	800a0d0 <_fflush_r>
 8009eae:	b190      	cbz	r0, 8009ed6 <__swbuf_r+0x92>
 8009eb0:	e00f      	b.n	8009ed2 <__swbuf_r+0x8e>
 8009eb2:	4b0b      	ldr	r3, [pc, #44]	; (8009ee0 <__swbuf_r+0x9c>)
 8009eb4:	429c      	cmp	r4, r3
 8009eb6:	d101      	bne.n	8009ebc <__swbuf_r+0x78>
 8009eb8:	68ac      	ldr	r4, [r5, #8]
 8009eba:	e7d0      	b.n	8009e5e <__swbuf_r+0x1a>
 8009ebc:	4b09      	ldr	r3, [pc, #36]	; (8009ee4 <__swbuf_r+0xa0>)
 8009ebe:	429c      	cmp	r4, r3
 8009ec0:	bf08      	it	eq
 8009ec2:	68ec      	ldreq	r4, [r5, #12]
 8009ec4:	e7cb      	b.n	8009e5e <__swbuf_r+0x1a>
 8009ec6:	4621      	mov	r1, r4
 8009ec8:	4628      	mov	r0, r5
 8009eca:	f000 f80d 	bl	8009ee8 <__swsetup_r>
 8009ece:	2800      	cmp	r0, #0
 8009ed0:	d0cc      	beq.n	8009e6c <__swbuf_r+0x28>
 8009ed2:	f04f 37ff 	mov.w	r7, #4294967295
 8009ed6:	4638      	mov	r0, r7
 8009ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009eda:	bf00      	nop
 8009edc:	0800b010 	.word	0x0800b010
 8009ee0:	0800b030 	.word	0x0800b030
 8009ee4:	0800aff0 	.word	0x0800aff0

08009ee8 <__swsetup_r>:
 8009ee8:	4b32      	ldr	r3, [pc, #200]	; (8009fb4 <__swsetup_r+0xcc>)
 8009eea:	b570      	push	{r4, r5, r6, lr}
 8009eec:	681d      	ldr	r5, [r3, #0]
 8009eee:	4606      	mov	r6, r0
 8009ef0:	460c      	mov	r4, r1
 8009ef2:	b125      	cbz	r5, 8009efe <__swsetup_r+0x16>
 8009ef4:	69ab      	ldr	r3, [r5, #24]
 8009ef6:	b913      	cbnz	r3, 8009efe <__swsetup_r+0x16>
 8009ef8:	4628      	mov	r0, r5
 8009efa:	f000 f953 	bl	800a1a4 <__sinit>
 8009efe:	4b2e      	ldr	r3, [pc, #184]	; (8009fb8 <__swsetup_r+0xd0>)
 8009f00:	429c      	cmp	r4, r3
 8009f02:	d10f      	bne.n	8009f24 <__swsetup_r+0x3c>
 8009f04:	686c      	ldr	r4, [r5, #4]
 8009f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f0a:	b29a      	uxth	r2, r3
 8009f0c:	0715      	lsls	r5, r2, #28
 8009f0e:	d42c      	bmi.n	8009f6a <__swsetup_r+0x82>
 8009f10:	06d0      	lsls	r0, r2, #27
 8009f12:	d411      	bmi.n	8009f38 <__swsetup_r+0x50>
 8009f14:	2209      	movs	r2, #9
 8009f16:	6032      	str	r2, [r6, #0]
 8009f18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009f1c:	81a3      	strh	r3, [r4, #12]
 8009f1e:	f04f 30ff 	mov.w	r0, #4294967295
 8009f22:	e03e      	b.n	8009fa2 <__swsetup_r+0xba>
 8009f24:	4b25      	ldr	r3, [pc, #148]	; (8009fbc <__swsetup_r+0xd4>)
 8009f26:	429c      	cmp	r4, r3
 8009f28:	d101      	bne.n	8009f2e <__swsetup_r+0x46>
 8009f2a:	68ac      	ldr	r4, [r5, #8]
 8009f2c:	e7eb      	b.n	8009f06 <__swsetup_r+0x1e>
 8009f2e:	4b24      	ldr	r3, [pc, #144]	; (8009fc0 <__swsetup_r+0xd8>)
 8009f30:	429c      	cmp	r4, r3
 8009f32:	bf08      	it	eq
 8009f34:	68ec      	ldreq	r4, [r5, #12]
 8009f36:	e7e6      	b.n	8009f06 <__swsetup_r+0x1e>
 8009f38:	0751      	lsls	r1, r2, #29
 8009f3a:	d512      	bpl.n	8009f62 <__swsetup_r+0x7a>
 8009f3c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009f3e:	b141      	cbz	r1, 8009f52 <__swsetup_r+0x6a>
 8009f40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009f44:	4299      	cmp	r1, r3
 8009f46:	d002      	beq.n	8009f4e <__swsetup_r+0x66>
 8009f48:	4630      	mov	r0, r6
 8009f4a:	f7ff feab 	bl	8009ca4 <_free_r>
 8009f4e:	2300      	movs	r3, #0
 8009f50:	6363      	str	r3, [r4, #52]	; 0x34
 8009f52:	89a3      	ldrh	r3, [r4, #12]
 8009f54:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009f58:	81a3      	strh	r3, [r4, #12]
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	6063      	str	r3, [r4, #4]
 8009f5e:	6923      	ldr	r3, [r4, #16]
 8009f60:	6023      	str	r3, [r4, #0]
 8009f62:	89a3      	ldrh	r3, [r4, #12]
 8009f64:	f043 0308 	orr.w	r3, r3, #8
 8009f68:	81a3      	strh	r3, [r4, #12]
 8009f6a:	6923      	ldr	r3, [r4, #16]
 8009f6c:	b94b      	cbnz	r3, 8009f82 <__swsetup_r+0x9a>
 8009f6e:	89a3      	ldrh	r3, [r4, #12]
 8009f70:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009f74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f78:	d003      	beq.n	8009f82 <__swsetup_r+0x9a>
 8009f7a:	4621      	mov	r1, r4
 8009f7c:	4630      	mov	r0, r6
 8009f7e:	f000 f9bf 	bl	800a300 <__smakebuf_r>
 8009f82:	89a2      	ldrh	r2, [r4, #12]
 8009f84:	f012 0301 	ands.w	r3, r2, #1
 8009f88:	d00c      	beq.n	8009fa4 <__swsetup_r+0xbc>
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	60a3      	str	r3, [r4, #8]
 8009f8e:	6963      	ldr	r3, [r4, #20]
 8009f90:	425b      	negs	r3, r3
 8009f92:	61a3      	str	r3, [r4, #24]
 8009f94:	6923      	ldr	r3, [r4, #16]
 8009f96:	b953      	cbnz	r3, 8009fae <__swsetup_r+0xc6>
 8009f98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f9c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009fa0:	d1ba      	bne.n	8009f18 <__swsetup_r+0x30>
 8009fa2:	bd70      	pop	{r4, r5, r6, pc}
 8009fa4:	0792      	lsls	r2, r2, #30
 8009fa6:	bf58      	it	pl
 8009fa8:	6963      	ldrpl	r3, [r4, #20]
 8009faa:	60a3      	str	r3, [r4, #8]
 8009fac:	e7f2      	b.n	8009f94 <__swsetup_r+0xac>
 8009fae:	2000      	movs	r0, #0
 8009fb0:	e7f7      	b.n	8009fa2 <__swsetup_r+0xba>
 8009fb2:	bf00      	nop
 8009fb4:	20000024 	.word	0x20000024
 8009fb8:	0800b010 	.word	0x0800b010
 8009fbc:	0800b030 	.word	0x0800b030
 8009fc0:	0800aff0 	.word	0x0800aff0

08009fc4 <__sflush_r>:
 8009fc4:	898a      	ldrh	r2, [r1, #12]
 8009fc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fca:	4605      	mov	r5, r0
 8009fcc:	0710      	lsls	r0, r2, #28
 8009fce:	460c      	mov	r4, r1
 8009fd0:	d458      	bmi.n	800a084 <__sflush_r+0xc0>
 8009fd2:	684b      	ldr	r3, [r1, #4]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	dc05      	bgt.n	8009fe4 <__sflush_r+0x20>
 8009fd8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	dc02      	bgt.n	8009fe4 <__sflush_r+0x20>
 8009fde:	2000      	movs	r0, #0
 8009fe0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fe4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009fe6:	2e00      	cmp	r6, #0
 8009fe8:	d0f9      	beq.n	8009fde <__sflush_r+0x1a>
 8009fea:	2300      	movs	r3, #0
 8009fec:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009ff0:	682f      	ldr	r7, [r5, #0]
 8009ff2:	6a21      	ldr	r1, [r4, #32]
 8009ff4:	602b      	str	r3, [r5, #0]
 8009ff6:	d032      	beq.n	800a05e <__sflush_r+0x9a>
 8009ff8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009ffa:	89a3      	ldrh	r3, [r4, #12]
 8009ffc:	075a      	lsls	r2, r3, #29
 8009ffe:	d505      	bpl.n	800a00c <__sflush_r+0x48>
 800a000:	6863      	ldr	r3, [r4, #4]
 800a002:	1ac0      	subs	r0, r0, r3
 800a004:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a006:	b10b      	cbz	r3, 800a00c <__sflush_r+0x48>
 800a008:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a00a:	1ac0      	subs	r0, r0, r3
 800a00c:	2300      	movs	r3, #0
 800a00e:	4602      	mov	r2, r0
 800a010:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a012:	6a21      	ldr	r1, [r4, #32]
 800a014:	4628      	mov	r0, r5
 800a016:	47b0      	blx	r6
 800a018:	1c43      	adds	r3, r0, #1
 800a01a:	89a3      	ldrh	r3, [r4, #12]
 800a01c:	d106      	bne.n	800a02c <__sflush_r+0x68>
 800a01e:	6829      	ldr	r1, [r5, #0]
 800a020:	291d      	cmp	r1, #29
 800a022:	d848      	bhi.n	800a0b6 <__sflush_r+0xf2>
 800a024:	4a29      	ldr	r2, [pc, #164]	; (800a0cc <__sflush_r+0x108>)
 800a026:	40ca      	lsrs	r2, r1
 800a028:	07d6      	lsls	r6, r2, #31
 800a02a:	d544      	bpl.n	800a0b6 <__sflush_r+0xf2>
 800a02c:	2200      	movs	r2, #0
 800a02e:	6062      	str	r2, [r4, #4]
 800a030:	04d9      	lsls	r1, r3, #19
 800a032:	6922      	ldr	r2, [r4, #16]
 800a034:	6022      	str	r2, [r4, #0]
 800a036:	d504      	bpl.n	800a042 <__sflush_r+0x7e>
 800a038:	1c42      	adds	r2, r0, #1
 800a03a:	d101      	bne.n	800a040 <__sflush_r+0x7c>
 800a03c:	682b      	ldr	r3, [r5, #0]
 800a03e:	b903      	cbnz	r3, 800a042 <__sflush_r+0x7e>
 800a040:	6560      	str	r0, [r4, #84]	; 0x54
 800a042:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a044:	602f      	str	r7, [r5, #0]
 800a046:	2900      	cmp	r1, #0
 800a048:	d0c9      	beq.n	8009fde <__sflush_r+0x1a>
 800a04a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a04e:	4299      	cmp	r1, r3
 800a050:	d002      	beq.n	800a058 <__sflush_r+0x94>
 800a052:	4628      	mov	r0, r5
 800a054:	f7ff fe26 	bl	8009ca4 <_free_r>
 800a058:	2000      	movs	r0, #0
 800a05a:	6360      	str	r0, [r4, #52]	; 0x34
 800a05c:	e7c0      	b.n	8009fe0 <__sflush_r+0x1c>
 800a05e:	2301      	movs	r3, #1
 800a060:	4628      	mov	r0, r5
 800a062:	47b0      	blx	r6
 800a064:	1c41      	adds	r1, r0, #1
 800a066:	d1c8      	bne.n	8009ffa <__sflush_r+0x36>
 800a068:	682b      	ldr	r3, [r5, #0]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d0c5      	beq.n	8009ffa <__sflush_r+0x36>
 800a06e:	2b1d      	cmp	r3, #29
 800a070:	d001      	beq.n	800a076 <__sflush_r+0xb2>
 800a072:	2b16      	cmp	r3, #22
 800a074:	d101      	bne.n	800a07a <__sflush_r+0xb6>
 800a076:	602f      	str	r7, [r5, #0]
 800a078:	e7b1      	b.n	8009fde <__sflush_r+0x1a>
 800a07a:	89a3      	ldrh	r3, [r4, #12]
 800a07c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a080:	81a3      	strh	r3, [r4, #12]
 800a082:	e7ad      	b.n	8009fe0 <__sflush_r+0x1c>
 800a084:	690f      	ldr	r7, [r1, #16]
 800a086:	2f00      	cmp	r7, #0
 800a088:	d0a9      	beq.n	8009fde <__sflush_r+0x1a>
 800a08a:	0793      	lsls	r3, r2, #30
 800a08c:	680e      	ldr	r6, [r1, #0]
 800a08e:	bf08      	it	eq
 800a090:	694b      	ldreq	r3, [r1, #20]
 800a092:	600f      	str	r7, [r1, #0]
 800a094:	bf18      	it	ne
 800a096:	2300      	movne	r3, #0
 800a098:	eba6 0807 	sub.w	r8, r6, r7
 800a09c:	608b      	str	r3, [r1, #8]
 800a09e:	f1b8 0f00 	cmp.w	r8, #0
 800a0a2:	dd9c      	ble.n	8009fde <__sflush_r+0x1a>
 800a0a4:	4643      	mov	r3, r8
 800a0a6:	463a      	mov	r2, r7
 800a0a8:	6a21      	ldr	r1, [r4, #32]
 800a0aa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a0ac:	4628      	mov	r0, r5
 800a0ae:	47b0      	blx	r6
 800a0b0:	2800      	cmp	r0, #0
 800a0b2:	dc06      	bgt.n	800a0c2 <__sflush_r+0xfe>
 800a0b4:	89a3      	ldrh	r3, [r4, #12]
 800a0b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0ba:	81a3      	strh	r3, [r4, #12]
 800a0bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a0c0:	e78e      	b.n	8009fe0 <__sflush_r+0x1c>
 800a0c2:	4407      	add	r7, r0
 800a0c4:	eba8 0800 	sub.w	r8, r8, r0
 800a0c8:	e7e9      	b.n	800a09e <__sflush_r+0xda>
 800a0ca:	bf00      	nop
 800a0cc:	20400001 	.word	0x20400001

0800a0d0 <_fflush_r>:
 800a0d0:	b538      	push	{r3, r4, r5, lr}
 800a0d2:	690b      	ldr	r3, [r1, #16]
 800a0d4:	4605      	mov	r5, r0
 800a0d6:	460c      	mov	r4, r1
 800a0d8:	b1db      	cbz	r3, 800a112 <_fflush_r+0x42>
 800a0da:	b118      	cbz	r0, 800a0e4 <_fflush_r+0x14>
 800a0dc:	6983      	ldr	r3, [r0, #24]
 800a0de:	b90b      	cbnz	r3, 800a0e4 <_fflush_r+0x14>
 800a0e0:	f000 f860 	bl	800a1a4 <__sinit>
 800a0e4:	4b0c      	ldr	r3, [pc, #48]	; (800a118 <_fflush_r+0x48>)
 800a0e6:	429c      	cmp	r4, r3
 800a0e8:	d109      	bne.n	800a0fe <_fflush_r+0x2e>
 800a0ea:	686c      	ldr	r4, [r5, #4]
 800a0ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0f0:	b17b      	cbz	r3, 800a112 <_fflush_r+0x42>
 800a0f2:	4621      	mov	r1, r4
 800a0f4:	4628      	mov	r0, r5
 800a0f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a0fa:	f7ff bf63 	b.w	8009fc4 <__sflush_r>
 800a0fe:	4b07      	ldr	r3, [pc, #28]	; (800a11c <_fflush_r+0x4c>)
 800a100:	429c      	cmp	r4, r3
 800a102:	d101      	bne.n	800a108 <_fflush_r+0x38>
 800a104:	68ac      	ldr	r4, [r5, #8]
 800a106:	e7f1      	b.n	800a0ec <_fflush_r+0x1c>
 800a108:	4b05      	ldr	r3, [pc, #20]	; (800a120 <_fflush_r+0x50>)
 800a10a:	429c      	cmp	r4, r3
 800a10c:	bf08      	it	eq
 800a10e:	68ec      	ldreq	r4, [r5, #12]
 800a110:	e7ec      	b.n	800a0ec <_fflush_r+0x1c>
 800a112:	2000      	movs	r0, #0
 800a114:	bd38      	pop	{r3, r4, r5, pc}
 800a116:	bf00      	nop
 800a118:	0800b010 	.word	0x0800b010
 800a11c:	0800b030 	.word	0x0800b030
 800a120:	0800aff0 	.word	0x0800aff0

0800a124 <std>:
 800a124:	2300      	movs	r3, #0
 800a126:	b510      	push	{r4, lr}
 800a128:	4604      	mov	r4, r0
 800a12a:	e9c0 3300 	strd	r3, r3, [r0]
 800a12e:	6083      	str	r3, [r0, #8]
 800a130:	8181      	strh	r1, [r0, #12]
 800a132:	6643      	str	r3, [r0, #100]	; 0x64
 800a134:	81c2      	strh	r2, [r0, #14]
 800a136:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a13a:	6183      	str	r3, [r0, #24]
 800a13c:	4619      	mov	r1, r3
 800a13e:	2208      	movs	r2, #8
 800a140:	305c      	adds	r0, #92	; 0x5c
 800a142:	f7ff fda7 	bl	8009c94 <memset>
 800a146:	4b05      	ldr	r3, [pc, #20]	; (800a15c <std+0x38>)
 800a148:	6263      	str	r3, [r4, #36]	; 0x24
 800a14a:	4b05      	ldr	r3, [pc, #20]	; (800a160 <std+0x3c>)
 800a14c:	62a3      	str	r3, [r4, #40]	; 0x28
 800a14e:	4b05      	ldr	r3, [pc, #20]	; (800a164 <std+0x40>)
 800a150:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a152:	4b05      	ldr	r3, [pc, #20]	; (800a168 <std+0x44>)
 800a154:	6224      	str	r4, [r4, #32]
 800a156:	6323      	str	r3, [r4, #48]	; 0x30
 800a158:	bd10      	pop	{r4, pc}
 800a15a:	bf00      	nop
 800a15c:	0800a915 	.word	0x0800a915
 800a160:	0800a937 	.word	0x0800a937
 800a164:	0800a96f 	.word	0x0800a96f
 800a168:	0800a993 	.word	0x0800a993

0800a16c <_cleanup_r>:
 800a16c:	4901      	ldr	r1, [pc, #4]	; (800a174 <_cleanup_r+0x8>)
 800a16e:	f000 b885 	b.w	800a27c <_fwalk_reent>
 800a172:	bf00      	nop
 800a174:	0800a0d1 	.word	0x0800a0d1

0800a178 <__sfmoreglue>:
 800a178:	b570      	push	{r4, r5, r6, lr}
 800a17a:	1e4a      	subs	r2, r1, #1
 800a17c:	2568      	movs	r5, #104	; 0x68
 800a17e:	4355      	muls	r5, r2
 800a180:	460e      	mov	r6, r1
 800a182:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a186:	f7ff fddb 	bl	8009d40 <_malloc_r>
 800a18a:	4604      	mov	r4, r0
 800a18c:	b140      	cbz	r0, 800a1a0 <__sfmoreglue+0x28>
 800a18e:	2100      	movs	r1, #0
 800a190:	e9c0 1600 	strd	r1, r6, [r0]
 800a194:	300c      	adds	r0, #12
 800a196:	60a0      	str	r0, [r4, #8]
 800a198:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a19c:	f7ff fd7a 	bl	8009c94 <memset>
 800a1a0:	4620      	mov	r0, r4
 800a1a2:	bd70      	pop	{r4, r5, r6, pc}

0800a1a4 <__sinit>:
 800a1a4:	6983      	ldr	r3, [r0, #24]
 800a1a6:	b510      	push	{r4, lr}
 800a1a8:	4604      	mov	r4, r0
 800a1aa:	bb33      	cbnz	r3, 800a1fa <__sinit+0x56>
 800a1ac:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800a1b0:	6503      	str	r3, [r0, #80]	; 0x50
 800a1b2:	4b12      	ldr	r3, [pc, #72]	; (800a1fc <__sinit+0x58>)
 800a1b4:	4a12      	ldr	r2, [pc, #72]	; (800a200 <__sinit+0x5c>)
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	6282      	str	r2, [r0, #40]	; 0x28
 800a1ba:	4298      	cmp	r0, r3
 800a1bc:	bf04      	itt	eq
 800a1be:	2301      	moveq	r3, #1
 800a1c0:	6183      	streq	r3, [r0, #24]
 800a1c2:	f000 f81f 	bl	800a204 <__sfp>
 800a1c6:	6060      	str	r0, [r4, #4]
 800a1c8:	4620      	mov	r0, r4
 800a1ca:	f000 f81b 	bl	800a204 <__sfp>
 800a1ce:	60a0      	str	r0, [r4, #8]
 800a1d0:	4620      	mov	r0, r4
 800a1d2:	f000 f817 	bl	800a204 <__sfp>
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	60e0      	str	r0, [r4, #12]
 800a1da:	2104      	movs	r1, #4
 800a1dc:	6860      	ldr	r0, [r4, #4]
 800a1de:	f7ff ffa1 	bl	800a124 <std>
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	2109      	movs	r1, #9
 800a1e6:	68a0      	ldr	r0, [r4, #8]
 800a1e8:	f7ff ff9c 	bl	800a124 <std>
 800a1ec:	2202      	movs	r2, #2
 800a1ee:	2112      	movs	r1, #18
 800a1f0:	68e0      	ldr	r0, [r4, #12]
 800a1f2:	f7ff ff97 	bl	800a124 <std>
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	61a3      	str	r3, [r4, #24]
 800a1fa:	bd10      	pop	{r4, pc}
 800a1fc:	0800afec 	.word	0x0800afec
 800a200:	0800a16d 	.word	0x0800a16d

0800a204 <__sfp>:
 800a204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a206:	4b1b      	ldr	r3, [pc, #108]	; (800a274 <__sfp+0x70>)
 800a208:	681e      	ldr	r6, [r3, #0]
 800a20a:	69b3      	ldr	r3, [r6, #24]
 800a20c:	4607      	mov	r7, r0
 800a20e:	b913      	cbnz	r3, 800a216 <__sfp+0x12>
 800a210:	4630      	mov	r0, r6
 800a212:	f7ff ffc7 	bl	800a1a4 <__sinit>
 800a216:	3648      	adds	r6, #72	; 0x48
 800a218:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a21c:	3b01      	subs	r3, #1
 800a21e:	d503      	bpl.n	800a228 <__sfp+0x24>
 800a220:	6833      	ldr	r3, [r6, #0]
 800a222:	b133      	cbz	r3, 800a232 <__sfp+0x2e>
 800a224:	6836      	ldr	r6, [r6, #0]
 800a226:	e7f7      	b.n	800a218 <__sfp+0x14>
 800a228:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a22c:	b16d      	cbz	r5, 800a24a <__sfp+0x46>
 800a22e:	3468      	adds	r4, #104	; 0x68
 800a230:	e7f4      	b.n	800a21c <__sfp+0x18>
 800a232:	2104      	movs	r1, #4
 800a234:	4638      	mov	r0, r7
 800a236:	f7ff ff9f 	bl	800a178 <__sfmoreglue>
 800a23a:	6030      	str	r0, [r6, #0]
 800a23c:	2800      	cmp	r0, #0
 800a23e:	d1f1      	bne.n	800a224 <__sfp+0x20>
 800a240:	230c      	movs	r3, #12
 800a242:	603b      	str	r3, [r7, #0]
 800a244:	4604      	mov	r4, r0
 800a246:	4620      	mov	r0, r4
 800a248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a24a:	4b0b      	ldr	r3, [pc, #44]	; (800a278 <__sfp+0x74>)
 800a24c:	6665      	str	r5, [r4, #100]	; 0x64
 800a24e:	e9c4 5500 	strd	r5, r5, [r4]
 800a252:	60a5      	str	r5, [r4, #8]
 800a254:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800a258:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800a25c:	2208      	movs	r2, #8
 800a25e:	4629      	mov	r1, r5
 800a260:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a264:	f7ff fd16 	bl	8009c94 <memset>
 800a268:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a26c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a270:	e7e9      	b.n	800a246 <__sfp+0x42>
 800a272:	bf00      	nop
 800a274:	0800afec 	.word	0x0800afec
 800a278:	ffff0001 	.word	0xffff0001

0800a27c <_fwalk_reent>:
 800a27c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a280:	4680      	mov	r8, r0
 800a282:	4689      	mov	r9, r1
 800a284:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a288:	2600      	movs	r6, #0
 800a28a:	b914      	cbnz	r4, 800a292 <_fwalk_reent+0x16>
 800a28c:	4630      	mov	r0, r6
 800a28e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a292:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800a296:	3f01      	subs	r7, #1
 800a298:	d501      	bpl.n	800a29e <_fwalk_reent+0x22>
 800a29a:	6824      	ldr	r4, [r4, #0]
 800a29c:	e7f5      	b.n	800a28a <_fwalk_reent+0xe>
 800a29e:	89ab      	ldrh	r3, [r5, #12]
 800a2a0:	2b01      	cmp	r3, #1
 800a2a2:	d907      	bls.n	800a2b4 <_fwalk_reent+0x38>
 800a2a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a2a8:	3301      	adds	r3, #1
 800a2aa:	d003      	beq.n	800a2b4 <_fwalk_reent+0x38>
 800a2ac:	4629      	mov	r1, r5
 800a2ae:	4640      	mov	r0, r8
 800a2b0:	47c8      	blx	r9
 800a2b2:	4306      	orrs	r6, r0
 800a2b4:	3568      	adds	r5, #104	; 0x68
 800a2b6:	e7ee      	b.n	800a296 <_fwalk_reent+0x1a>

0800a2b8 <__swhatbuf_r>:
 800a2b8:	b570      	push	{r4, r5, r6, lr}
 800a2ba:	460e      	mov	r6, r1
 800a2bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a2c0:	2900      	cmp	r1, #0
 800a2c2:	b096      	sub	sp, #88	; 0x58
 800a2c4:	4614      	mov	r4, r2
 800a2c6:	461d      	mov	r5, r3
 800a2c8:	da07      	bge.n	800a2da <__swhatbuf_r+0x22>
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	602b      	str	r3, [r5, #0]
 800a2ce:	89b3      	ldrh	r3, [r6, #12]
 800a2d0:	061a      	lsls	r2, r3, #24
 800a2d2:	d410      	bmi.n	800a2f6 <__swhatbuf_r+0x3e>
 800a2d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a2d8:	e00e      	b.n	800a2f8 <__swhatbuf_r+0x40>
 800a2da:	466a      	mov	r2, sp
 800a2dc:	f000 fb80 	bl	800a9e0 <_fstat_r>
 800a2e0:	2800      	cmp	r0, #0
 800a2e2:	dbf2      	blt.n	800a2ca <__swhatbuf_r+0x12>
 800a2e4:	9a01      	ldr	r2, [sp, #4]
 800a2e6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a2ea:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a2ee:	425a      	negs	r2, r3
 800a2f0:	415a      	adcs	r2, r3
 800a2f2:	602a      	str	r2, [r5, #0]
 800a2f4:	e7ee      	b.n	800a2d4 <__swhatbuf_r+0x1c>
 800a2f6:	2340      	movs	r3, #64	; 0x40
 800a2f8:	2000      	movs	r0, #0
 800a2fa:	6023      	str	r3, [r4, #0]
 800a2fc:	b016      	add	sp, #88	; 0x58
 800a2fe:	bd70      	pop	{r4, r5, r6, pc}

0800a300 <__smakebuf_r>:
 800a300:	898b      	ldrh	r3, [r1, #12]
 800a302:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a304:	079d      	lsls	r5, r3, #30
 800a306:	4606      	mov	r6, r0
 800a308:	460c      	mov	r4, r1
 800a30a:	d507      	bpl.n	800a31c <__smakebuf_r+0x1c>
 800a30c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a310:	6023      	str	r3, [r4, #0]
 800a312:	6123      	str	r3, [r4, #16]
 800a314:	2301      	movs	r3, #1
 800a316:	6163      	str	r3, [r4, #20]
 800a318:	b002      	add	sp, #8
 800a31a:	bd70      	pop	{r4, r5, r6, pc}
 800a31c:	ab01      	add	r3, sp, #4
 800a31e:	466a      	mov	r2, sp
 800a320:	f7ff ffca 	bl	800a2b8 <__swhatbuf_r>
 800a324:	9900      	ldr	r1, [sp, #0]
 800a326:	4605      	mov	r5, r0
 800a328:	4630      	mov	r0, r6
 800a32a:	f7ff fd09 	bl	8009d40 <_malloc_r>
 800a32e:	b948      	cbnz	r0, 800a344 <__smakebuf_r+0x44>
 800a330:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a334:	059a      	lsls	r2, r3, #22
 800a336:	d4ef      	bmi.n	800a318 <__smakebuf_r+0x18>
 800a338:	f023 0303 	bic.w	r3, r3, #3
 800a33c:	f043 0302 	orr.w	r3, r3, #2
 800a340:	81a3      	strh	r3, [r4, #12]
 800a342:	e7e3      	b.n	800a30c <__smakebuf_r+0xc>
 800a344:	4b0d      	ldr	r3, [pc, #52]	; (800a37c <__smakebuf_r+0x7c>)
 800a346:	62b3      	str	r3, [r6, #40]	; 0x28
 800a348:	89a3      	ldrh	r3, [r4, #12]
 800a34a:	6020      	str	r0, [r4, #0]
 800a34c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a350:	81a3      	strh	r3, [r4, #12]
 800a352:	9b00      	ldr	r3, [sp, #0]
 800a354:	6163      	str	r3, [r4, #20]
 800a356:	9b01      	ldr	r3, [sp, #4]
 800a358:	6120      	str	r0, [r4, #16]
 800a35a:	b15b      	cbz	r3, 800a374 <__smakebuf_r+0x74>
 800a35c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a360:	4630      	mov	r0, r6
 800a362:	f000 fb4f 	bl	800aa04 <_isatty_r>
 800a366:	b128      	cbz	r0, 800a374 <__smakebuf_r+0x74>
 800a368:	89a3      	ldrh	r3, [r4, #12]
 800a36a:	f023 0303 	bic.w	r3, r3, #3
 800a36e:	f043 0301 	orr.w	r3, r3, #1
 800a372:	81a3      	strh	r3, [r4, #12]
 800a374:	89a3      	ldrh	r3, [r4, #12]
 800a376:	431d      	orrs	r5, r3
 800a378:	81a5      	strh	r5, [r4, #12]
 800a37a:	e7cd      	b.n	800a318 <__smakebuf_r+0x18>
 800a37c:	0800a16d 	.word	0x0800a16d

0800a380 <__malloc_lock>:
 800a380:	4770      	bx	lr

0800a382 <__malloc_unlock>:
 800a382:	4770      	bx	lr

0800a384 <__sfputc_r>:
 800a384:	6893      	ldr	r3, [r2, #8]
 800a386:	3b01      	subs	r3, #1
 800a388:	2b00      	cmp	r3, #0
 800a38a:	b410      	push	{r4}
 800a38c:	6093      	str	r3, [r2, #8]
 800a38e:	da08      	bge.n	800a3a2 <__sfputc_r+0x1e>
 800a390:	6994      	ldr	r4, [r2, #24]
 800a392:	42a3      	cmp	r3, r4
 800a394:	db01      	blt.n	800a39a <__sfputc_r+0x16>
 800a396:	290a      	cmp	r1, #10
 800a398:	d103      	bne.n	800a3a2 <__sfputc_r+0x1e>
 800a39a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a39e:	f7ff bd51 	b.w	8009e44 <__swbuf_r>
 800a3a2:	6813      	ldr	r3, [r2, #0]
 800a3a4:	1c58      	adds	r0, r3, #1
 800a3a6:	6010      	str	r0, [r2, #0]
 800a3a8:	7019      	strb	r1, [r3, #0]
 800a3aa:	4608      	mov	r0, r1
 800a3ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a3b0:	4770      	bx	lr

0800a3b2 <__sfputs_r>:
 800a3b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3b4:	4606      	mov	r6, r0
 800a3b6:	460f      	mov	r7, r1
 800a3b8:	4614      	mov	r4, r2
 800a3ba:	18d5      	adds	r5, r2, r3
 800a3bc:	42ac      	cmp	r4, r5
 800a3be:	d101      	bne.n	800a3c4 <__sfputs_r+0x12>
 800a3c0:	2000      	movs	r0, #0
 800a3c2:	e007      	b.n	800a3d4 <__sfputs_r+0x22>
 800a3c4:	463a      	mov	r2, r7
 800a3c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3ca:	4630      	mov	r0, r6
 800a3cc:	f7ff ffda 	bl	800a384 <__sfputc_r>
 800a3d0:	1c43      	adds	r3, r0, #1
 800a3d2:	d1f3      	bne.n	800a3bc <__sfputs_r+0xa>
 800a3d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a3d8 <_vfiprintf_r>:
 800a3d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3dc:	460c      	mov	r4, r1
 800a3de:	b09d      	sub	sp, #116	; 0x74
 800a3e0:	4617      	mov	r7, r2
 800a3e2:	461d      	mov	r5, r3
 800a3e4:	4606      	mov	r6, r0
 800a3e6:	b118      	cbz	r0, 800a3f0 <_vfiprintf_r+0x18>
 800a3e8:	6983      	ldr	r3, [r0, #24]
 800a3ea:	b90b      	cbnz	r3, 800a3f0 <_vfiprintf_r+0x18>
 800a3ec:	f7ff feda 	bl	800a1a4 <__sinit>
 800a3f0:	4b7c      	ldr	r3, [pc, #496]	; (800a5e4 <_vfiprintf_r+0x20c>)
 800a3f2:	429c      	cmp	r4, r3
 800a3f4:	d158      	bne.n	800a4a8 <_vfiprintf_r+0xd0>
 800a3f6:	6874      	ldr	r4, [r6, #4]
 800a3f8:	89a3      	ldrh	r3, [r4, #12]
 800a3fa:	0718      	lsls	r0, r3, #28
 800a3fc:	d55e      	bpl.n	800a4bc <_vfiprintf_r+0xe4>
 800a3fe:	6923      	ldr	r3, [r4, #16]
 800a400:	2b00      	cmp	r3, #0
 800a402:	d05b      	beq.n	800a4bc <_vfiprintf_r+0xe4>
 800a404:	2300      	movs	r3, #0
 800a406:	9309      	str	r3, [sp, #36]	; 0x24
 800a408:	2320      	movs	r3, #32
 800a40a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a40e:	2330      	movs	r3, #48	; 0x30
 800a410:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a414:	9503      	str	r5, [sp, #12]
 800a416:	f04f 0b01 	mov.w	fp, #1
 800a41a:	46b8      	mov	r8, r7
 800a41c:	4645      	mov	r5, r8
 800a41e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a422:	b10b      	cbz	r3, 800a428 <_vfiprintf_r+0x50>
 800a424:	2b25      	cmp	r3, #37	; 0x25
 800a426:	d154      	bne.n	800a4d2 <_vfiprintf_r+0xfa>
 800a428:	ebb8 0a07 	subs.w	sl, r8, r7
 800a42c:	d00b      	beq.n	800a446 <_vfiprintf_r+0x6e>
 800a42e:	4653      	mov	r3, sl
 800a430:	463a      	mov	r2, r7
 800a432:	4621      	mov	r1, r4
 800a434:	4630      	mov	r0, r6
 800a436:	f7ff ffbc 	bl	800a3b2 <__sfputs_r>
 800a43a:	3001      	adds	r0, #1
 800a43c:	f000 80c2 	beq.w	800a5c4 <_vfiprintf_r+0x1ec>
 800a440:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a442:	4453      	add	r3, sl
 800a444:	9309      	str	r3, [sp, #36]	; 0x24
 800a446:	f898 3000 	ldrb.w	r3, [r8]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	f000 80ba 	beq.w	800a5c4 <_vfiprintf_r+0x1ec>
 800a450:	2300      	movs	r3, #0
 800a452:	f04f 32ff 	mov.w	r2, #4294967295
 800a456:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a45a:	9304      	str	r3, [sp, #16]
 800a45c:	9307      	str	r3, [sp, #28]
 800a45e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a462:	931a      	str	r3, [sp, #104]	; 0x68
 800a464:	46a8      	mov	r8, r5
 800a466:	2205      	movs	r2, #5
 800a468:	f818 1b01 	ldrb.w	r1, [r8], #1
 800a46c:	485e      	ldr	r0, [pc, #376]	; (800a5e8 <_vfiprintf_r+0x210>)
 800a46e:	f7f5 fed7 	bl	8000220 <memchr>
 800a472:	9b04      	ldr	r3, [sp, #16]
 800a474:	bb78      	cbnz	r0, 800a4d6 <_vfiprintf_r+0xfe>
 800a476:	06d9      	lsls	r1, r3, #27
 800a478:	bf44      	itt	mi
 800a47a:	2220      	movmi	r2, #32
 800a47c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a480:	071a      	lsls	r2, r3, #28
 800a482:	bf44      	itt	mi
 800a484:	222b      	movmi	r2, #43	; 0x2b
 800a486:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800a48a:	782a      	ldrb	r2, [r5, #0]
 800a48c:	2a2a      	cmp	r2, #42	; 0x2a
 800a48e:	d02a      	beq.n	800a4e6 <_vfiprintf_r+0x10e>
 800a490:	9a07      	ldr	r2, [sp, #28]
 800a492:	46a8      	mov	r8, r5
 800a494:	2000      	movs	r0, #0
 800a496:	250a      	movs	r5, #10
 800a498:	4641      	mov	r1, r8
 800a49a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a49e:	3b30      	subs	r3, #48	; 0x30
 800a4a0:	2b09      	cmp	r3, #9
 800a4a2:	d969      	bls.n	800a578 <_vfiprintf_r+0x1a0>
 800a4a4:	b360      	cbz	r0, 800a500 <_vfiprintf_r+0x128>
 800a4a6:	e024      	b.n	800a4f2 <_vfiprintf_r+0x11a>
 800a4a8:	4b50      	ldr	r3, [pc, #320]	; (800a5ec <_vfiprintf_r+0x214>)
 800a4aa:	429c      	cmp	r4, r3
 800a4ac:	d101      	bne.n	800a4b2 <_vfiprintf_r+0xda>
 800a4ae:	68b4      	ldr	r4, [r6, #8]
 800a4b0:	e7a2      	b.n	800a3f8 <_vfiprintf_r+0x20>
 800a4b2:	4b4f      	ldr	r3, [pc, #316]	; (800a5f0 <_vfiprintf_r+0x218>)
 800a4b4:	429c      	cmp	r4, r3
 800a4b6:	bf08      	it	eq
 800a4b8:	68f4      	ldreq	r4, [r6, #12]
 800a4ba:	e79d      	b.n	800a3f8 <_vfiprintf_r+0x20>
 800a4bc:	4621      	mov	r1, r4
 800a4be:	4630      	mov	r0, r6
 800a4c0:	f7ff fd12 	bl	8009ee8 <__swsetup_r>
 800a4c4:	2800      	cmp	r0, #0
 800a4c6:	d09d      	beq.n	800a404 <_vfiprintf_r+0x2c>
 800a4c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a4cc:	b01d      	add	sp, #116	; 0x74
 800a4ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4d2:	46a8      	mov	r8, r5
 800a4d4:	e7a2      	b.n	800a41c <_vfiprintf_r+0x44>
 800a4d6:	4a44      	ldr	r2, [pc, #272]	; (800a5e8 <_vfiprintf_r+0x210>)
 800a4d8:	1a80      	subs	r0, r0, r2
 800a4da:	fa0b f000 	lsl.w	r0, fp, r0
 800a4de:	4318      	orrs	r0, r3
 800a4e0:	9004      	str	r0, [sp, #16]
 800a4e2:	4645      	mov	r5, r8
 800a4e4:	e7be      	b.n	800a464 <_vfiprintf_r+0x8c>
 800a4e6:	9a03      	ldr	r2, [sp, #12]
 800a4e8:	1d11      	adds	r1, r2, #4
 800a4ea:	6812      	ldr	r2, [r2, #0]
 800a4ec:	9103      	str	r1, [sp, #12]
 800a4ee:	2a00      	cmp	r2, #0
 800a4f0:	db01      	blt.n	800a4f6 <_vfiprintf_r+0x11e>
 800a4f2:	9207      	str	r2, [sp, #28]
 800a4f4:	e004      	b.n	800a500 <_vfiprintf_r+0x128>
 800a4f6:	4252      	negs	r2, r2
 800a4f8:	f043 0302 	orr.w	r3, r3, #2
 800a4fc:	9207      	str	r2, [sp, #28]
 800a4fe:	9304      	str	r3, [sp, #16]
 800a500:	f898 3000 	ldrb.w	r3, [r8]
 800a504:	2b2e      	cmp	r3, #46	; 0x2e
 800a506:	d10e      	bne.n	800a526 <_vfiprintf_r+0x14e>
 800a508:	f898 3001 	ldrb.w	r3, [r8, #1]
 800a50c:	2b2a      	cmp	r3, #42	; 0x2a
 800a50e:	d138      	bne.n	800a582 <_vfiprintf_r+0x1aa>
 800a510:	9b03      	ldr	r3, [sp, #12]
 800a512:	1d1a      	adds	r2, r3, #4
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	9203      	str	r2, [sp, #12]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	bfb8      	it	lt
 800a51c:	f04f 33ff 	movlt.w	r3, #4294967295
 800a520:	f108 0802 	add.w	r8, r8, #2
 800a524:	9305      	str	r3, [sp, #20]
 800a526:	4d33      	ldr	r5, [pc, #204]	; (800a5f4 <_vfiprintf_r+0x21c>)
 800a528:	f898 1000 	ldrb.w	r1, [r8]
 800a52c:	2203      	movs	r2, #3
 800a52e:	4628      	mov	r0, r5
 800a530:	f7f5 fe76 	bl	8000220 <memchr>
 800a534:	b140      	cbz	r0, 800a548 <_vfiprintf_r+0x170>
 800a536:	2340      	movs	r3, #64	; 0x40
 800a538:	1b40      	subs	r0, r0, r5
 800a53a:	fa03 f000 	lsl.w	r0, r3, r0
 800a53e:	9b04      	ldr	r3, [sp, #16]
 800a540:	4303      	orrs	r3, r0
 800a542:	f108 0801 	add.w	r8, r8, #1
 800a546:	9304      	str	r3, [sp, #16]
 800a548:	f898 1000 	ldrb.w	r1, [r8]
 800a54c:	482a      	ldr	r0, [pc, #168]	; (800a5f8 <_vfiprintf_r+0x220>)
 800a54e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a552:	2206      	movs	r2, #6
 800a554:	f108 0701 	add.w	r7, r8, #1
 800a558:	f7f5 fe62 	bl	8000220 <memchr>
 800a55c:	2800      	cmp	r0, #0
 800a55e:	d037      	beq.n	800a5d0 <_vfiprintf_r+0x1f8>
 800a560:	4b26      	ldr	r3, [pc, #152]	; (800a5fc <_vfiprintf_r+0x224>)
 800a562:	bb1b      	cbnz	r3, 800a5ac <_vfiprintf_r+0x1d4>
 800a564:	9b03      	ldr	r3, [sp, #12]
 800a566:	3307      	adds	r3, #7
 800a568:	f023 0307 	bic.w	r3, r3, #7
 800a56c:	3308      	adds	r3, #8
 800a56e:	9303      	str	r3, [sp, #12]
 800a570:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a572:	444b      	add	r3, r9
 800a574:	9309      	str	r3, [sp, #36]	; 0x24
 800a576:	e750      	b.n	800a41a <_vfiprintf_r+0x42>
 800a578:	fb05 3202 	mla	r2, r5, r2, r3
 800a57c:	2001      	movs	r0, #1
 800a57e:	4688      	mov	r8, r1
 800a580:	e78a      	b.n	800a498 <_vfiprintf_r+0xc0>
 800a582:	2300      	movs	r3, #0
 800a584:	f108 0801 	add.w	r8, r8, #1
 800a588:	9305      	str	r3, [sp, #20]
 800a58a:	4619      	mov	r1, r3
 800a58c:	250a      	movs	r5, #10
 800a58e:	4640      	mov	r0, r8
 800a590:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a594:	3a30      	subs	r2, #48	; 0x30
 800a596:	2a09      	cmp	r2, #9
 800a598:	d903      	bls.n	800a5a2 <_vfiprintf_r+0x1ca>
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d0c3      	beq.n	800a526 <_vfiprintf_r+0x14e>
 800a59e:	9105      	str	r1, [sp, #20]
 800a5a0:	e7c1      	b.n	800a526 <_vfiprintf_r+0x14e>
 800a5a2:	fb05 2101 	mla	r1, r5, r1, r2
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	4680      	mov	r8, r0
 800a5aa:	e7f0      	b.n	800a58e <_vfiprintf_r+0x1b6>
 800a5ac:	ab03      	add	r3, sp, #12
 800a5ae:	9300      	str	r3, [sp, #0]
 800a5b0:	4622      	mov	r2, r4
 800a5b2:	4b13      	ldr	r3, [pc, #76]	; (800a600 <_vfiprintf_r+0x228>)
 800a5b4:	a904      	add	r1, sp, #16
 800a5b6:	4630      	mov	r0, r6
 800a5b8:	f3af 8000 	nop.w
 800a5bc:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a5c0:	4681      	mov	r9, r0
 800a5c2:	d1d5      	bne.n	800a570 <_vfiprintf_r+0x198>
 800a5c4:	89a3      	ldrh	r3, [r4, #12]
 800a5c6:	065b      	lsls	r3, r3, #25
 800a5c8:	f53f af7e 	bmi.w	800a4c8 <_vfiprintf_r+0xf0>
 800a5cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a5ce:	e77d      	b.n	800a4cc <_vfiprintf_r+0xf4>
 800a5d0:	ab03      	add	r3, sp, #12
 800a5d2:	9300      	str	r3, [sp, #0]
 800a5d4:	4622      	mov	r2, r4
 800a5d6:	4b0a      	ldr	r3, [pc, #40]	; (800a600 <_vfiprintf_r+0x228>)
 800a5d8:	a904      	add	r1, sp, #16
 800a5da:	4630      	mov	r0, r6
 800a5dc:	f000 f888 	bl	800a6f0 <_printf_i>
 800a5e0:	e7ec      	b.n	800a5bc <_vfiprintf_r+0x1e4>
 800a5e2:	bf00      	nop
 800a5e4:	0800b010 	.word	0x0800b010
 800a5e8:	0800b050 	.word	0x0800b050
 800a5ec:	0800b030 	.word	0x0800b030
 800a5f0:	0800aff0 	.word	0x0800aff0
 800a5f4:	0800b056 	.word	0x0800b056
 800a5f8:	0800b05a 	.word	0x0800b05a
 800a5fc:	00000000 	.word	0x00000000
 800a600:	0800a3b3 	.word	0x0800a3b3

0800a604 <_printf_common>:
 800a604:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a608:	4691      	mov	r9, r2
 800a60a:	461f      	mov	r7, r3
 800a60c:	688a      	ldr	r2, [r1, #8]
 800a60e:	690b      	ldr	r3, [r1, #16]
 800a610:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a614:	4293      	cmp	r3, r2
 800a616:	bfb8      	it	lt
 800a618:	4613      	movlt	r3, r2
 800a61a:	f8c9 3000 	str.w	r3, [r9]
 800a61e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a622:	4606      	mov	r6, r0
 800a624:	460c      	mov	r4, r1
 800a626:	b112      	cbz	r2, 800a62e <_printf_common+0x2a>
 800a628:	3301      	adds	r3, #1
 800a62a:	f8c9 3000 	str.w	r3, [r9]
 800a62e:	6823      	ldr	r3, [r4, #0]
 800a630:	0699      	lsls	r1, r3, #26
 800a632:	bf42      	ittt	mi
 800a634:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a638:	3302      	addmi	r3, #2
 800a63a:	f8c9 3000 	strmi.w	r3, [r9]
 800a63e:	6825      	ldr	r5, [r4, #0]
 800a640:	f015 0506 	ands.w	r5, r5, #6
 800a644:	d107      	bne.n	800a656 <_printf_common+0x52>
 800a646:	f104 0a19 	add.w	sl, r4, #25
 800a64a:	68e3      	ldr	r3, [r4, #12]
 800a64c:	f8d9 2000 	ldr.w	r2, [r9]
 800a650:	1a9b      	subs	r3, r3, r2
 800a652:	42ab      	cmp	r3, r5
 800a654:	dc28      	bgt.n	800a6a8 <_printf_common+0xa4>
 800a656:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a65a:	6822      	ldr	r2, [r4, #0]
 800a65c:	3300      	adds	r3, #0
 800a65e:	bf18      	it	ne
 800a660:	2301      	movne	r3, #1
 800a662:	0692      	lsls	r2, r2, #26
 800a664:	d42d      	bmi.n	800a6c2 <_printf_common+0xbe>
 800a666:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a66a:	4639      	mov	r1, r7
 800a66c:	4630      	mov	r0, r6
 800a66e:	47c0      	blx	r8
 800a670:	3001      	adds	r0, #1
 800a672:	d020      	beq.n	800a6b6 <_printf_common+0xb2>
 800a674:	6823      	ldr	r3, [r4, #0]
 800a676:	68e5      	ldr	r5, [r4, #12]
 800a678:	f8d9 2000 	ldr.w	r2, [r9]
 800a67c:	f003 0306 	and.w	r3, r3, #6
 800a680:	2b04      	cmp	r3, #4
 800a682:	bf08      	it	eq
 800a684:	1aad      	subeq	r5, r5, r2
 800a686:	68a3      	ldr	r3, [r4, #8]
 800a688:	6922      	ldr	r2, [r4, #16]
 800a68a:	bf0c      	ite	eq
 800a68c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a690:	2500      	movne	r5, #0
 800a692:	4293      	cmp	r3, r2
 800a694:	bfc4      	itt	gt
 800a696:	1a9b      	subgt	r3, r3, r2
 800a698:	18ed      	addgt	r5, r5, r3
 800a69a:	f04f 0900 	mov.w	r9, #0
 800a69e:	341a      	adds	r4, #26
 800a6a0:	454d      	cmp	r5, r9
 800a6a2:	d11a      	bne.n	800a6da <_printf_common+0xd6>
 800a6a4:	2000      	movs	r0, #0
 800a6a6:	e008      	b.n	800a6ba <_printf_common+0xb6>
 800a6a8:	2301      	movs	r3, #1
 800a6aa:	4652      	mov	r2, sl
 800a6ac:	4639      	mov	r1, r7
 800a6ae:	4630      	mov	r0, r6
 800a6b0:	47c0      	blx	r8
 800a6b2:	3001      	adds	r0, #1
 800a6b4:	d103      	bne.n	800a6be <_printf_common+0xba>
 800a6b6:	f04f 30ff 	mov.w	r0, #4294967295
 800a6ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a6be:	3501      	adds	r5, #1
 800a6c0:	e7c3      	b.n	800a64a <_printf_common+0x46>
 800a6c2:	18e1      	adds	r1, r4, r3
 800a6c4:	1c5a      	adds	r2, r3, #1
 800a6c6:	2030      	movs	r0, #48	; 0x30
 800a6c8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a6cc:	4422      	add	r2, r4
 800a6ce:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a6d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a6d6:	3302      	adds	r3, #2
 800a6d8:	e7c5      	b.n	800a666 <_printf_common+0x62>
 800a6da:	2301      	movs	r3, #1
 800a6dc:	4622      	mov	r2, r4
 800a6de:	4639      	mov	r1, r7
 800a6e0:	4630      	mov	r0, r6
 800a6e2:	47c0      	blx	r8
 800a6e4:	3001      	adds	r0, #1
 800a6e6:	d0e6      	beq.n	800a6b6 <_printf_common+0xb2>
 800a6e8:	f109 0901 	add.w	r9, r9, #1
 800a6ec:	e7d8      	b.n	800a6a0 <_printf_common+0x9c>
	...

0800a6f0 <_printf_i>:
 800a6f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a6f4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a6f8:	460c      	mov	r4, r1
 800a6fa:	7e09      	ldrb	r1, [r1, #24]
 800a6fc:	b085      	sub	sp, #20
 800a6fe:	296e      	cmp	r1, #110	; 0x6e
 800a700:	4617      	mov	r7, r2
 800a702:	4606      	mov	r6, r0
 800a704:	4698      	mov	r8, r3
 800a706:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a708:	f000 80b3 	beq.w	800a872 <_printf_i+0x182>
 800a70c:	d822      	bhi.n	800a754 <_printf_i+0x64>
 800a70e:	2963      	cmp	r1, #99	; 0x63
 800a710:	d036      	beq.n	800a780 <_printf_i+0x90>
 800a712:	d80a      	bhi.n	800a72a <_printf_i+0x3a>
 800a714:	2900      	cmp	r1, #0
 800a716:	f000 80b9 	beq.w	800a88c <_printf_i+0x19c>
 800a71a:	2958      	cmp	r1, #88	; 0x58
 800a71c:	f000 8083 	beq.w	800a826 <_printf_i+0x136>
 800a720:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a724:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a728:	e032      	b.n	800a790 <_printf_i+0xa0>
 800a72a:	2964      	cmp	r1, #100	; 0x64
 800a72c:	d001      	beq.n	800a732 <_printf_i+0x42>
 800a72e:	2969      	cmp	r1, #105	; 0x69
 800a730:	d1f6      	bne.n	800a720 <_printf_i+0x30>
 800a732:	6820      	ldr	r0, [r4, #0]
 800a734:	6813      	ldr	r3, [r2, #0]
 800a736:	0605      	lsls	r5, r0, #24
 800a738:	f103 0104 	add.w	r1, r3, #4
 800a73c:	d52a      	bpl.n	800a794 <_printf_i+0xa4>
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	6011      	str	r1, [r2, #0]
 800a742:	2b00      	cmp	r3, #0
 800a744:	da03      	bge.n	800a74e <_printf_i+0x5e>
 800a746:	222d      	movs	r2, #45	; 0x2d
 800a748:	425b      	negs	r3, r3
 800a74a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a74e:	486f      	ldr	r0, [pc, #444]	; (800a90c <_printf_i+0x21c>)
 800a750:	220a      	movs	r2, #10
 800a752:	e039      	b.n	800a7c8 <_printf_i+0xd8>
 800a754:	2973      	cmp	r1, #115	; 0x73
 800a756:	f000 809d 	beq.w	800a894 <_printf_i+0x1a4>
 800a75a:	d808      	bhi.n	800a76e <_printf_i+0x7e>
 800a75c:	296f      	cmp	r1, #111	; 0x6f
 800a75e:	d020      	beq.n	800a7a2 <_printf_i+0xb2>
 800a760:	2970      	cmp	r1, #112	; 0x70
 800a762:	d1dd      	bne.n	800a720 <_printf_i+0x30>
 800a764:	6823      	ldr	r3, [r4, #0]
 800a766:	f043 0320 	orr.w	r3, r3, #32
 800a76a:	6023      	str	r3, [r4, #0]
 800a76c:	e003      	b.n	800a776 <_printf_i+0x86>
 800a76e:	2975      	cmp	r1, #117	; 0x75
 800a770:	d017      	beq.n	800a7a2 <_printf_i+0xb2>
 800a772:	2978      	cmp	r1, #120	; 0x78
 800a774:	d1d4      	bne.n	800a720 <_printf_i+0x30>
 800a776:	2378      	movs	r3, #120	; 0x78
 800a778:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a77c:	4864      	ldr	r0, [pc, #400]	; (800a910 <_printf_i+0x220>)
 800a77e:	e055      	b.n	800a82c <_printf_i+0x13c>
 800a780:	6813      	ldr	r3, [r2, #0]
 800a782:	1d19      	adds	r1, r3, #4
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	6011      	str	r1, [r2, #0]
 800a788:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a78c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a790:	2301      	movs	r3, #1
 800a792:	e08c      	b.n	800a8ae <_printf_i+0x1be>
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	6011      	str	r1, [r2, #0]
 800a798:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a79c:	bf18      	it	ne
 800a79e:	b21b      	sxthne	r3, r3
 800a7a0:	e7cf      	b.n	800a742 <_printf_i+0x52>
 800a7a2:	6813      	ldr	r3, [r2, #0]
 800a7a4:	6825      	ldr	r5, [r4, #0]
 800a7a6:	1d18      	adds	r0, r3, #4
 800a7a8:	6010      	str	r0, [r2, #0]
 800a7aa:	0628      	lsls	r0, r5, #24
 800a7ac:	d501      	bpl.n	800a7b2 <_printf_i+0xc2>
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	e002      	b.n	800a7b8 <_printf_i+0xc8>
 800a7b2:	0668      	lsls	r0, r5, #25
 800a7b4:	d5fb      	bpl.n	800a7ae <_printf_i+0xbe>
 800a7b6:	881b      	ldrh	r3, [r3, #0]
 800a7b8:	4854      	ldr	r0, [pc, #336]	; (800a90c <_printf_i+0x21c>)
 800a7ba:	296f      	cmp	r1, #111	; 0x6f
 800a7bc:	bf14      	ite	ne
 800a7be:	220a      	movne	r2, #10
 800a7c0:	2208      	moveq	r2, #8
 800a7c2:	2100      	movs	r1, #0
 800a7c4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a7c8:	6865      	ldr	r5, [r4, #4]
 800a7ca:	60a5      	str	r5, [r4, #8]
 800a7cc:	2d00      	cmp	r5, #0
 800a7ce:	f2c0 8095 	blt.w	800a8fc <_printf_i+0x20c>
 800a7d2:	6821      	ldr	r1, [r4, #0]
 800a7d4:	f021 0104 	bic.w	r1, r1, #4
 800a7d8:	6021      	str	r1, [r4, #0]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d13d      	bne.n	800a85a <_printf_i+0x16a>
 800a7de:	2d00      	cmp	r5, #0
 800a7e0:	f040 808e 	bne.w	800a900 <_printf_i+0x210>
 800a7e4:	4665      	mov	r5, ip
 800a7e6:	2a08      	cmp	r2, #8
 800a7e8:	d10b      	bne.n	800a802 <_printf_i+0x112>
 800a7ea:	6823      	ldr	r3, [r4, #0]
 800a7ec:	07db      	lsls	r3, r3, #31
 800a7ee:	d508      	bpl.n	800a802 <_printf_i+0x112>
 800a7f0:	6923      	ldr	r3, [r4, #16]
 800a7f2:	6862      	ldr	r2, [r4, #4]
 800a7f4:	429a      	cmp	r2, r3
 800a7f6:	bfde      	ittt	le
 800a7f8:	2330      	movle	r3, #48	; 0x30
 800a7fa:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a7fe:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a802:	ebac 0305 	sub.w	r3, ip, r5
 800a806:	6123      	str	r3, [r4, #16]
 800a808:	f8cd 8000 	str.w	r8, [sp]
 800a80c:	463b      	mov	r3, r7
 800a80e:	aa03      	add	r2, sp, #12
 800a810:	4621      	mov	r1, r4
 800a812:	4630      	mov	r0, r6
 800a814:	f7ff fef6 	bl	800a604 <_printf_common>
 800a818:	3001      	adds	r0, #1
 800a81a:	d14d      	bne.n	800a8b8 <_printf_i+0x1c8>
 800a81c:	f04f 30ff 	mov.w	r0, #4294967295
 800a820:	b005      	add	sp, #20
 800a822:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a826:	4839      	ldr	r0, [pc, #228]	; (800a90c <_printf_i+0x21c>)
 800a828:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a82c:	6813      	ldr	r3, [r2, #0]
 800a82e:	6821      	ldr	r1, [r4, #0]
 800a830:	1d1d      	adds	r5, r3, #4
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	6015      	str	r5, [r2, #0]
 800a836:	060a      	lsls	r2, r1, #24
 800a838:	d50b      	bpl.n	800a852 <_printf_i+0x162>
 800a83a:	07ca      	lsls	r2, r1, #31
 800a83c:	bf44      	itt	mi
 800a83e:	f041 0120 	orrmi.w	r1, r1, #32
 800a842:	6021      	strmi	r1, [r4, #0]
 800a844:	b91b      	cbnz	r3, 800a84e <_printf_i+0x15e>
 800a846:	6822      	ldr	r2, [r4, #0]
 800a848:	f022 0220 	bic.w	r2, r2, #32
 800a84c:	6022      	str	r2, [r4, #0]
 800a84e:	2210      	movs	r2, #16
 800a850:	e7b7      	b.n	800a7c2 <_printf_i+0xd2>
 800a852:	064d      	lsls	r5, r1, #25
 800a854:	bf48      	it	mi
 800a856:	b29b      	uxthmi	r3, r3
 800a858:	e7ef      	b.n	800a83a <_printf_i+0x14a>
 800a85a:	4665      	mov	r5, ip
 800a85c:	fbb3 f1f2 	udiv	r1, r3, r2
 800a860:	fb02 3311 	mls	r3, r2, r1, r3
 800a864:	5cc3      	ldrb	r3, [r0, r3]
 800a866:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a86a:	460b      	mov	r3, r1
 800a86c:	2900      	cmp	r1, #0
 800a86e:	d1f5      	bne.n	800a85c <_printf_i+0x16c>
 800a870:	e7b9      	b.n	800a7e6 <_printf_i+0xf6>
 800a872:	6813      	ldr	r3, [r2, #0]
 800a874:	6825      	ldr	r5, [r4, #0]
 800a876:	6961      	ldr	r1, [r4, #20]
 800a878:	1d18      	adds	r0, r3, #4
 800a87a:	6010      	str	r0, [r2, #0]
 800a87c:	0628      	lsls	r0, r5, #24
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	d501      	bpl.n	800a886 <_printf_i+0x196>
 800a882:	6019      	str	r1, [r3, #0]
 800a884:	e002      	b.n	800a88c <_printf_i+0x19c>
 800a886:	066a      	lsls	r2, r5, #25
 800a888:	d5fb      	bpl.n	800a882 <_printf_i+0x192>
 800a88a:	8019      	strh	r1, [r3, #0]
 800a88c:	2300      	movs	r3, #0
 800a88e:	6123      	str	r3, [r4, #16]
 800a890:	4665      	mov	r5, ip
 800a892:	e7b9      	b.n	800a808 <_printf_i+0x118>
 800a894:	6813      	ldr	r3, [r2, #0]
 800a896:	1d19      	adds	r1, r3, #4
 800a898:	6011      	str	r1, [r2, #0]
 800a89a:	681d      	ldr	r5, [r3, #0]
 800a89c:	6862      	ldr	r2, [r4, #4]
 800a89e:	2100      	movs	r1, #0
 800a8a0:	4628      	mov	r0, r5
 800a8a2:	f7f5 fcbd 	bl	8000220 <memchr>
 800a8a6:	b108      	cbz	r0, 800a8ac <_printf_i+0x1bc>
 800a8a8:	1b40      	subs	r0, r0, r5
 800a8aa:	6060      	str	r0, [r4, #4]
 800a8ac:	6863      	ldr	r3, [r4, #4]
 800a8ae:	6123      	str	r3, [r4, #16]
 800a8b0:	2300      	movs	r3, #0
 800a8b2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a8b6:	e7a7      	b.n	800a808 <_printf_i+0x118>
 800a8b8:	6923      	ldr	r3, [r4, #16]
 800a8ba:	462a      	mov	r2, r5
 800a8bc:	4639      	mov	r1, r7
 800a8be:	4630      	mov	r0, r6
 800a8c0:	47c0      	blx	r8
 800a8c2:	3001      	adds	r0, #1
 800a8c4:	d0aa      	beq.n	800a81c <_printf_i+0x12c>
 800a8c6:	6823      	ldr	r3, [r4, #0]
 800a8c8:	079b      	lsls	r3, r3, #30
 800a8ca:	d413      	bmi.n	800a8f4 <_printf_i+0x204>
 800a8cc:	68e0      	ldr	r0, [r4, #12]
 800a8ce:	9b03      	ldr	r3, [sp, #12]
 800a8d0:	4298      	cmp	r0, r3
 800a8d2:	bfb8      	it	lt
 800a8d4:	4618      	movlt	r0, r3
 800a8d6:	e7a3      	b.n	800a820 <_printf_i+0x130>
 800a8d8:	2301      	movs	r3, #1
 800a8da:	464a      	mov	r2, r9
 800a8dc:	4639      	mov	r1, r7
 800a8de:	4630      	mov	r0, r6
 800a8e0:	47c0      	blx	r8
 800a8e2:	3001      	adds	r0, #1
 800a8e4:	d09a      	beq.n	800a81c <_printf_i+0x12c>
 800a8e6:	3501      	adds	r5, #1
 800a8e8:	68e3      	ldr	r3, [r4, #12]
 800a8ea:	9a03      	ldr	r2, [sp, #12]
 800a8ec:	1a9b      	subs	r3, r3, r2
 800a8ee:	42ab      	cmp	r3, r5
 800a8f0:	dcf2      	bgt.n	800a8d8 <_printf_i+0x1e8>
 800a8f2:	e7eb      	b.n	800a8cc <_printf_i+0x1dc>
 800a8f4:	2500      	movs	r5, #0
 800a8f6:	f104 0919 	add.w	r9, r4, #25
 800a8fa:	e7f5      	b.n	800a8e8 <_printf_i+0x1f8>
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d1ac      	bne.n	800a85a <_printf_i+0x16a>
 800a900:	7803      	ldrb	r3, [r0, #0]
 800a902:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a906:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a90a:	e76c      	b.n	800a7e6 <_printf_i+0xf6>
 800a90c:	0800b061 	.word	0x0800b061
 800a910:	0800b072 	.word	0x0800b072

0800a914 <__sread>:
 800a914:	b510      	push	{r4, lr}
 800a916:	460c      	mov	r4, r1
 800a918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a91c:	f000 f894 	bl	800aa48 <_read_r>
 800a920:	2800      	cmp	r0, #0
 800a922:	bfab      	itete	ge
 800a924:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a926:	89a3      	ldrhlt	r3, [r4, #12]
 800a928:	181b      	addge	r3, r3, r0
 800a92a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a92e:	bfac      	ite	ge
 800a930:	6563      	strge	r3, [r4, #84]	; 0x54
 800a932:	81a3      	strhlt	r3, [r4, #12]
 800a934:	bd10      	pop	{r4, pc}

0800a936 <__swrite>:
 800a936:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a93a:	461f      	mov	r7, r3
 800a93c:	898b      	ldrh	r3, [r1, #12]
 800a93e:	05db      	lsls	r3, r3, #23
 800a940:	4605      	mov	r5, r0
 800a942:	460c      	mov	r4, r1
 800a944:	4616      	mov	r6, r2
 800a946:	d505      	bpl.n	800a954 <__swrite+0x1e>
 800a948:	2302      	movs	r3, #2
 800a94a:	2200      	movs	r2, #0
 800a94c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a950:	f000 f868 	bl	800aa24 <_lseek_r>
 800a954:	89a3      	ldrh	r3, [r4, #12]
 800a956:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a95a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a95e:	81a3      	strh	r3, [r4, #12]
 800a960:	4632      	mov	r2, r6
 800a962:	463b      	mov	r3, r7
 800a964:	4628      	mov	r0, r5
 800a966:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a96a:	f000 b817 	b.w	800a99c <_write_r>

0800a96e <__sseek>:
 800a96e:	b510      	push	{r4, lr}
 800a970:	460c      	mov	r4, r1
 800a972:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a976:	f000 f855 	bl	800aa24 <_lseek_r>
 800a97a:	1c43      	adds	r3, r0, #1
 800a97c:	89a3      	ldrh	r3, [r4, #12]
 800a97e:	bf15      	itete	ne
 800a980:	6560      	strne	r0, [r4, #84]	; 0x54
 800a982:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a986:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a98a:	81a3      	strheq	r3, [r4, #12]
 800a98c:	bf18      	it	ne
 800a98e:	81a3      	strhne	r3, [r4, #12]
 800a990:	bd10      	pop	{r4, pc}

0800a992 <__sclose>:
 800a992:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a996:	f000 b813 	b.w	800a9c0 <_close_r>
	...

0800a99c <_write_r>:
 800a99c:	b538      	push	{r3, r4, r5, lr}
 800a99e:	4c07      	ldr	r4, [pc, #28]	; (800a9bc <_write_r+0x20>)
 800a9a0:	4605      	mov	r5, r0
 800a9a2:	4608      	mov	r0, r1
 800a9a4:	4611      	mov	r1, r2
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	6022      	str	r2, [r4, #0]
 800a9aa:	461a      	mov	r2, r3
 800a9ac:	f7f7 f9d8 	bl	8001d60 <_write>
 800a9b0:	1c43      	adds	r3, r0, #1
 800a9b2:	d102      	bne.n	800a9ba <_write_r+0x1e>
 800a9b4:	6823      	ldr	r3, [r4, #0]
 800a9b6:	b103      	cbz	r3, 800a9ba <_write_r+0x1e>
 800a9b8:	602b      	str	r3, [r5, #0]
 800a9ba:	bd38      	pop	{r3, r4, r5, pc}
 800a9bc:	200077a4 	.word	0x200077a4

0800a9c0 <_close_r>:
 800a9c0:	b538      	push	{r3, r4, r5, lr}
 800a9c2:	4c06      	ldr	r4, [pc, #24]	; (800a9dc <_close_r+0x1c>)
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	4605      	mov	r5, r0
 800a9c8:	4608      	mov	r0, r1
 800a9ca:	6023      	str	r3, [r4, #0]
 800a9cc:	f7f7 f9e4 	bl	8001d98 <_close>
 800a9d0:	1c43      	adds	r3, r0, #1
 800a9d2:	d102      	bne.n	800a9da <_close_r+0x1a>
 800a9d4:	6823      	ldr	r3, [r4, #0]
 800a9d6:	b103      	cbz	r3, 800a9da <_close_r+0x1a>
 800a9d8:	602b      	str	r3, [r5, #0]
 800a9da:	bd38      	pop	{r3, r4, r5, pc}
 800a9dc:	200077a4 	.word	0x200077a4

0800a9e0 <_fstat_r>:
 800a9e0:	b538      	push	{r3, r4, r5, lr}
 800a9e2:	4c07      	ldr	r4, [pc, #28]	; (800aa00 <_fstat_r+0x20>)
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	4605      	mov	r5, r0
 800a9e8:	4608      	mov	r0, r1
 800a9ea:	4611      	mov	r1, r2
 800a9ec:	6023      	str	r3, [r4, #0]
 800a9ee:	f7f7 f9df 	bl	8001db0 <_fstat>
 800a9f2:	1c43      	adds	r3, r0, #1
 800a9f4:	d102      	bne.n	800a9fc <_fstat_r+0x1c>
 800a9f6:	6823      	ldr	r3, [r4, #0]
 800a9f8:	b103      	cbz	r3, 800a9fc <_fstat_r+0x1c>
 800a9fa:	602b      	str	r3, [r5, #0]
 800a9fc:	bd38      	pop	{r3, r4, r5, pc}
 800a9fe:	bf00      	nop
 800aa00:	200077a4 	.word	0x200077a4

0800aa04 <_isatty_r>:
 800aa04:	b538      	push	{r3, r4, r5, lr}
 800aa06:	4c06      	ldr	r4, [pc, #24]	; (800aa20 <_isatty_r+0x1c>)
 800aa08:	2300      	movs	r3, #0
 800aa0a:	4605      	mov	r5, r0
 800aa0c:	4608      	mov	r0, r1
 800aa0e:	6023      	str	r3, [r4, #0]
 800aa10:	f7f7 f9de 	bl	8001dd0 <_isatty>
 800aa14:	1c43      	adds	r3, r0, #1
 800aa16:	d102      	bne.n	800aa1e <_isatty_r+0x1a>
 800aa18:	6823      	ldr	r3, [r4, #0]
 800aa1a:	b103      	cbz	r3, 800aa1e <_isatty_r+0x1a>
 800aa1c:	602b      	str	r3, [r5, #0]
 800aa1e:	bd38      	pop	{r3, r4, r5, pc}
 800aa20:	200077a4 	.word	0x200077a4

0800aa24 <_lseek_r>:
 800aa24:	b538      	push	{r3, r4, r5, lr}
 800aa26:	4c07      	ldr	r4, [pc, #28]	; (800aa44 <_lseek_r+0x20>)
 800aa28:	4605      	mov	r5, r0
 800aa2a:	4608      	mov	r0, r1
 800aa2c:	4611      	mov	r1, r2
 800aa2e:	2200      	movs	r2, #0
 800aa30:	6022      	str	r2, [r4, #0]
 800aa32:	461a      	mov	r2, r3
 800aa34:	f7f7 f9d7 	bl	8001de6 <_lseek>
 800aa38:	1c43      	adds	r3, r0, #1
 800aa3a:	d102      	bne.n	800aa42 <_lseek_r+0x1e>
 800aa3c:	6823      	ldr	r3, [r4, #0]
 800aa3e:	b103      	cbz	r3, 800aa42 <_lseek_r+0x1e>
 800aa40:	602b      	str	r3, [r5, #0]
 800aa42:	bd38      	pop	{r3, r4, r5, pc}
 800aa44:	200077a4 	.word	0x200077a4

0800aa48 <_read_r>:
 800aa48:	b538      	push	{r3, r4, r5, lr}
 800aa4a:	4c07      	ldr	r4, [pc, #28]	; (800aa68 <_read_r+0x20>)
 800aa4c:	4605      	mov	r5, r0
 800aa4e:	4608      	mov	r0, r1
 800aa50:	4611      	mov	r1, r2
 800aa52:	2200      	movs	r2, #0
 800aa54:	6022      	str	r2, [r4, #0]
 800aa56:	461a      	mov	r2, r3
 800aa58:	f7f7 f965 	bl	8001d26 <_read>
 800aa5c:	1c43      	adds	r3, r0, #1
 800aa5e:	d102      	bne.n	800aa66 <_read_r+0x1e>
 800aa60:	6823      	ldr	r3, [r4, #0]
 800aa62:	b103      	cbz	r3, 800aa66 <_read_r+0x1e>
 800aa64:	602b      	str	r3, [r5, #0]
 800aa66:	bd38      	pop	{r3, r4, r5, pc}
 800aa68:	200077a4 	.word	0x200077a4

0800aa6c <_init>:
 800aa6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa6e:	bf00      	nop
 800aa70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa72:	bc08      	pop	{r3}
 800aa74:	469e      	mov	lr, r3
 800aa76:	4770      	bx	lr

0800aa78 <_fini>:
 800aa78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa7a:	bf00      	nop
 800aa7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa7e:	bc08      	pop	{r3}
 800aa80:	469e      	mov	lr, r3
 800aa82:	4770      	bx	lr
