$date
	Tue Oct 15 22:50:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder_2x4_tb $end
$var wire 4 ! d [3:0] $end
$var reg 2 " a [1:0] $end
$scope module UUT $end
$var wire 2 # a [1:0] $end
$var wire 4 $ w [3:0] $end
$var wire 4 % d [3:0] $end
$scope module U0 $end
$var wire 1 & a $end
$var wire 2 ' d [1:0] $end
$upscope $end
$scope module U1 $end
$var wire 1 ( a $end
$var wire 2 ) d [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 )
0(
b1 '
0&
b1000 %
b101 $
b0 #
b0 "
b1000 !
$end
#20
b100 !
b100 %
b1001 $
b10 '
1&
b1 "
b1 #
#40
b10 !
b10 %
b1 '
0&
b110 $
b10 )
1(
b10 "
b10 #
#60
b1 !
b1 %
b1010 $
b10 '
1&
b11 "
b11 #
#80
