// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module svm_classifier_getTanh (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        theta_in_V,
        ap_return
);

parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv8_20 = 8'b100000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv16_A00 = 16'b101000000000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv21_7F737 = 21'b1111111011100110111;
parameter    ap_const_lv21_8C9 = 21'b100011001001;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv21_7FBEA = 21'b1111111101111101010;
parameter    ap_const_lv21_416 = 21'b10000010110;
parameter    ap_const_lv21_7FDFE = 21'b1111111110111111110;
parameter    ap_const_lv21_202 = 21'b1000000010;
parameter    ap_const_lv13_1657 = 13'b1011001010111;
parameter    ap_const_lv13_9A8 = 13'b100110101000;
parameter    ap_const_lv11_595 = 11'b10110010101;
parameter    ap_const_lv11_26A = 11'b1001101010;
parameter    ap_const_lv11_596 = 11'b10110010110;
parameter    ap_const_lv13_1351 = 13'b1001101010001;
parameter    ap_const_lv13_1B2B = 13'b1101100101011;
parameter    ap_const_lv13_4D4 = 13'b10011010100;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv14_0 = 14'b00000000000000;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv21_7FF00 = 21'b1111111111100000000;
parameter    ap_const_lv21_100 = 21'b100000000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv8_0 = 8'b00000000;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] theta_in_V;
output  [7:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_18;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1;
reg    ap_reg_ppiten_pp0_it2;
reg    ap_reg_ppiten_pp0_it3;
reg    ap_reg_ppiten_pp0_it4;
reg    ap_reg_ppiten_pp0_it5;
reg    ap_reg_ppiten_pp0_it6;
reg    ap_reg_ppiten_pp0_it7;
reg    ap_reg_ppiten_pp0_it8;
reg    ap_reg_ppiten_pp0_it9;
reg    ap_reg_ppiten_pp0_it10;
reg    ap_reg_ppiten_pp0_it11;
reg    ap_reg_ppiten_pp0_it12;
reg    ap_reg_ppiten_pp0_it13;
reg    ap_reg_ppiten_pp0_it14;
reg    ap_reg_ppiten_pp0_it15;
reg    ap_reg_ppiten_pp0_it16;
reg    ap_reg_ppiten_pp0_it17;
reg    ap_reg_ppiten_pp0_it18;
reg    ap_reg_ppiten_pp0_it19;
reg    ap_reg_ppiten_pp0_it20;
reg    ap_reg_ppiten_pp0_it21;
wire   [2:0] sinh_lut_V_address0;
reg    sinh_lut_V_ce0;
wire   [8:0] sinh_lut_V_q0;
wire   [2:0] cosh_lut_V_address0;
reg    cosh_lut_V_ce0;
wire   [8:0] cosh_lut_V_q0;
wire   [0:0] neg_fu_187_p3;
reg   [0:0] neg_reg_1077;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter1;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter2;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter3;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter4;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter5;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter6;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter7;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter8;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter9;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter10;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter11;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter12;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter13;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter14;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter15;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter16;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter17;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter18;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter19;
reg   [0:0] ap_reg_ppstg_neg_reg_1077_pp0_iter20;
wire   [15:0] p_Val2_s_54_fu_201_p3;
reg   [15:0] p_Val2_s_54_reg_1082;
wire   [0:0] tmp_s_fu_209_p2;
reg   [0:0] tmp_s_reg_1087;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter1;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter2;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter3;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter4;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter5;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter6;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter7;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter8;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter9;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter10;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter11;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter12;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter13;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter14;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter15;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter16;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter17;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter18;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter19;
reg   [0:0] ap_reg_ppstg_tmp_s_reg_1087_pp0_iter20;
wire   [6:0] p_1_fu_257_p3;
reg   [6:0] p_1_reg_1091;
reg   [6:0] ap_reg_ppstg_p_1_reg_1091_pp0_iter1;
reg   [6:0] ap_reg_ppstg_p_1_reg_1091_pp0_iter2;
wire   [0:0] tmp_408_fu_277_p3;
reg   [0:0] tmp_408_reg_1097;
wire   [0:0] tmp_409_fu_311_p3;
reg   [0:0] tmp_409_reg_1104;
wire   [0:0] tmp_410_fu_355_p3;
reg   [0:0] tmp_410_reg_1110;
wire   [20:0] p_Val2_116_2_fu_393_p2;
reg   [20:0] p_Val2_116_2_reg_1116;
reg   [0:0] tmp_416_reg_1121;
reg   [0:0] ap_reg_ppstg_tmp_416_reg_1121_pp0_iter2;
wire   [12:0] p_Val2_111_2_fu_499_p2;
reg   [12:0] p_Val2_111_2_reg_1128;
wire   [13:0] p_Val2_114_2_fu_550_p2;
reg   [13:0] p_Val2_114_2_reg_1134;
wire   [13:0] mf_3_fu_556_p2;
reg   [13:0] mf_3_reg_1140;
wire   [13:0] mf15_3_fu_566_p2;
reg   [13:0] mf15_3_reg_1145;
wire   [0:0] tmp_422_fu_606_p3;
reg   [0:0] tmp_422_reg_1150;
reg   [0:0] tmp_427_reg_1156;
reg   [0:0] ap_reg_ppstg_tmp_427_reg_1156_pp0_iter3;
wire   [14:0] p_Val2_111_4_fu_779_p2;
reg   [14:0] p_Val2_111_4_reg_1162;
wire   [14:0] p_Val2_114_4_fu_822_p2;
reg   [14:0] p_Val2_114_4_reg_1168;
wire   [14:0] mf_5_fu_828_p2;
reg   [14:0] mf_5_reg_1174;
wire   [14:0] mf15_5_fu_834_p2;
reg   [14:0] mf15_5_reg_1179;
reg   [15:0] sincos_V_reg_1194;
reg   [15:0] sinsin_V_reg_1199;
reg   [15:0] cossin_V_reg_1204;
reg   [15:0] coscos_V_reg_1209;
wire   [7:0] pro_V_fu_1059_p1;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it21;
reg   [7:0] p_Val2_11_phi_fu_180_p4;
wire   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it1;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it2;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it3;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it4;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it5;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it6;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it7;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it8;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it9;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it10;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it11;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it12;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it13;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it14;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it15;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it16;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it17;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it18;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it19;
reg   [7:0] ap_reg_phiprechg_p_Val2_11_reg_176pp0_it20;
wire  signed [63:0] tmp_23_fu_840_p1;
wire   [15:0] p_Val2_s_fu_195_p2;
wire   [8:0] tmp_407_fu_233_p1;
wire   [6:0] ret_V_fu_215_p4;
wire   [0:0] tmp_20_fu_237_p2;
wire   [6:0] ret_V_1_fu_243_p2;
wire   [0:0] tmp_406_fu_225_p3;
wire   [6:0] p_s_fu_249_p3;
wire   [15:0] tmp_22_fu_265_p3;
wire   [15:0] theta_in_V_assign_fu_272_p2;
wire   [18:0] tmp_140_fu_285_p3;
wire  signed [20:0] tmp_140_cast_fu_293_p1;
wire   [20:0] tmp_450_cast_cast_fu_297_p3;
wire   [20:0] p_Val2_46_fu_305_p2;
wire   [15:0] tmp_269_fu_319_p4;
wire   [18:0] tmp_140_1_fu_329_p3;
wire  signed [20:0] tmp_140_1_cast_fu_337_p1;
wire   [20:0] tmp_1418_1_cast_cast_fu_341_p3;
wire   [20:0] p_Val2_116_1_fu_349_p2;
wire   [15:0] tmp_277_fu_363_p4;
wire   [18:0] tmp_140_2_fu_373_p3;
wire  signed [20:0] tmp_140_2_cast_fu_381_p1;
wire   [20:0] tmp_1418_2_cast_cast_fu_385_p3;
wire   [10:0] mf_1_fu_421_p3;
wire   [10:0] OP2_V_18_1_fu_414_p3;
wire   [10:0] tmp_127_1_fu_428_p3;
wire  signed [12:0] tmp_127_1_cast_fu_435_p1;
wire   [12:0] tmp_385_fu_407_p3;
wire   [12:0] tmp_1356_1_cast_cast_fu_445_p3;
wire   [12:0] p_Val2_114_1_fu_452_p2;
wire   [12:0] mf_2_fu_462_p2;
wire   [9:0] tmp_411_fu_468_p4;
wire   [9:0] tmp_412_fu_478_p4;
wire   [9:0] tmp_413_fu_488_p3;
wire   [12:0] p_Val2_111_1_fu_439_p2;
wire  signed [12:0] tmp_1304_2_cast_fu_495_p1;
wire   [13:0] OP2_V_19_2_cast_fu_505_p1;
wire   [9:0] tmp_273_fu_515_p4;
wire   [13:0] mf15_2_fu_509_p2;
wire   [10:0] tmp_414_fu_529_p4;
wire   [10:0] tmp_274_fu_525_p1;
wire   [10:0] tmp_415_fu_539_p3;
wire  signed [13:0] p_Val2_114_1_cast_cast_fu_458_p1;
wire  signed [13:0] tmp_1356_2_cast_fu_546_p1;
wire   [13:0] OP2_V_19_3_cast_cast_fu_562_p1;
wire   [15:0] tmp_286_fu_572_p4;
wire   [18:0] tmp_140_3_fu_581_p3;
wire  signed [20:0] tmp_140_3_cast_fu_589_p1;
wire   [20:0] tmp_1418_3_cast_cast_fu_593_p3;
wire   [20:0] p_Val2_116_3_fu_600_p2;
wire   [15:0] tmp_295_fu_614_p4;
wire   [18:0] tmp_140_4_fu_624_p3;
wire  signed [20:0] tmp_140_4_cast_fu_632_p1;
wire   [20:0] tmp_1418_4_cast_cast_fu_636_p3;
wire   [20:0] p_Val2_116_4_fu_644_p2;
wire   [9:0] tmp_418_fu_673_p4;
wire   [9:0] tmp_417_fu_664_p4;
wire   [9:0] p_v_fu_682_p3;
wire   [14:0] p_Val2_111_2_cast2_fu_658_p1;
wire  signed [14:0] tmp_1304_3_cast_fu_689_p1;
wire   [8:0] tmp_419_fu_699_p4;
wire   [9:0] tmp_420_fu_712_p4;
wire  signed [12:0] tmp_284_fu_721_p1;
wire   [12:0] tmp_283_fu_708_p1;
wire   [12:0] tmp_421_fu_725_p3;
wire  signed [14:0] p_Val2_114_2_cast1_fu_661_p1;
wire  signed [14:0] tmp_1356_3_cast_fu_732_p1;
wire   [14:0] p_Val2_114_3_fu_736_p2;
wire   [14:0] mf_4_fu_742_p2;
wire   [10:0] tmp_424_fu_758_p4;
wire   [10:0] tmp_423_fu_748_p4;
wire   [10:0] p_v9_fu_768_p3;
wire   [14:0] p_Val2_111_3_fu_693_p2;
wire  signed [14:0] tmp_1304_4_cast_fu_775_p1;
wire   [14:0] mf15_4_fu_785_p2;
wire   [10:0] tmp_426_fu_801_p4;
wire   [10:0] tmp_425_fu_791_p4;
wire   [10:0] p_v1_fu_811_p3;
wire  signed [14:0] tmp_1356_4_cast_fu_818_p1;
wire   [9:0] tmp_429_fu_854_p4;
wire   [9:0] tmp_428_fu_845_p4;
wire   [9:0] p_v2_fu_863_p3;
wire  signed [14:0] tmp_1304_5_cast_fu_870_p1;
wire   [9:0] tmp_431_fu_888_p4;
wire   [9:0] tmp_430_fu_879_p4;
wire   [9:0] p_v3_fu_897_p3;
wire  signed [14:0] tmp_1356_5_cast_fu_904_p1;
wire   [14:0] p_Val2_111_5_fu_874_p2;
wire   [9:0] tmp_25_fu_913_p4;
wire  signed [9:0] p_Val2_3_fu_931_p0;
wire  signed [18:0] OP2_V_cast_fu_927_p1;
wire   [8:0] p_Val2_3_fu_931_p1;
wire   [18:0] OP1_V_cast_fu_923_p1;
wire   [18:0] p_Val2_3_fu_931_p2;
wire   [14:0] p_Val2_114_5_fu_908_p2;
wire   [9:0] tmp_28_fu_947_p4;
wire  signed [9:0] p_Val2_4_fu_961_p0;
wire  signed [18:0] OP2_V_1_cast_fu_957_p1;
wire   [8:0] p_Val2_4_fu_961_p1;
wire   [18:0] p_Val2_4_fu_961_p2;
wire  signed [9:0] p_Val2_5_fu_981_p0;
wire   [8:0] p_Val2_5_fu_981_p1;
wire   [18:0] OP1_V_1_cast_fu_977_p1;
wire   [18:0] p_Val2_5_fu_981_p2;
wire  signed [9:0] p_Val2_6_fu_997_p0;
wire   [8:0] p_Val2_6_fu_997_p1;
wire   [18:0] p_Val2_6_fu_997_p2;
wire   [15:0] tmp_305_fu_1017_p2;
wire   [15:0] tmp_304_fu_1013_p2;
wire   [7:0] tmp_306_fu_1031_p4;
wire  signed [7:0] cosh_out_V_fu_1021_p4;
wire   [12:0] grp_fu_1053_p0;
wire   [12:0] grp_fu_1053_p2;
wire   [7:0] p_Val2_47_fu_1064_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_311;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_it2 = 1'b0;
#0 ap_reg_ppiten_pp0_it3 = 1'b0;
#0 ap_reg_ppiten_pp0_it4 = 1'b0;
#0 ap_reg_ppiten_pp0_it5 = 1'b0;
#0 ap_reg_ppiten_pp0_it6 = 1'b0;
#0 ap_reg_ppiten_pp0_it7 = 1'b0;
#0 ap_reg_ppiten_pp0_it8 = 1'b0;
#0 ap_reg_ppiten_pp0_it9 = 1'b0;
#0 ap_reg_ppiten_pp0_it10 = 1'b0;
#0 ap_reg_ppiten_pp0_it11 = 1'b0;
#0 ap_reg_ppiten_pp0_it12 = 1'b0;
#0 ap_reg_ppiten_pp0_it13 = 1'b0;
#0 ap_reg_ppiten_pp0_it14 = 1'b0;
#0 ap_reg_ppiten_pp0_it15 = 1'b0;
#0 ap_reg_ppiten_pp0_it16 = 1'b0;
#0 ap_reg_ppiten_pp0_it17 = 1'b0;
#0 ap_reg_ppiten_pp0_it18 = 1'b0;
#0 ap_reg_ppiten_pp0_it19 = 1'b0;
#0 ap_reg_ppiten_pp0_it20 = 1'b0;
#0 ap_reg_ppiten_pp0_it21 = 1'b0;
end

svm_classifier_getTanh_sinh_lut_V #(
    .DataWidth( 9 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
sinh_lut_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sinh_lut_V_address0),
    .ce0(sinh_lut_V_ce0),
    .q0(sinh_lut_V_q0)
);

svm_classifier_getTanh_cosh_lut_V #(
    .DataWidth( 9 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
cosh_lut_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cosh_lut_V_address0),
    .ce0(cosh_lut_V_ce0),
    .q0(cosh_lut_V_q0)
);

svm_classifier_mul_10s_9ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 19 ))
svm_classifier_mul_10s_9ns_19_1_U0(
    .din0(p_Val2_3_fu_931_p0),
    .din1(p_Val2_3_fu_931_p1),
    .dout(p_Val2_3_fu_931_p2)
);

svm_classifier_mul_10s_9ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 19 ))
svm_classifier_mul_10s_9ns_19_1_U1(
    .din0(p_Val2_4_fu_961_p0),
    .din1(p_Val2_4_fu_961_p1),
    .dout(p_Val2_4_fu_961_p2)
);

svm_classifier_mul_10s_9ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 19 ))
svm_classifier_mul_10s_9ns_19_1_U2(
    .din0(p_Val2_5_fu_981_p0),
    .din1(p_Val2_5_fu_981_p1),
    .dout(p_Val2_5_fu_981_p2)
);

svm_classifier_mul_10s_9ns_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 19 ))
svm_classifier_mul_10s_9ns_19_1_U3(
    .din0(p_Val2_6_fu_997_p0),
    .din1(p_Val2_6_fu_997_p1),
    .dout(p_Val2_6_fu_997_p2)
);

svm_classifier_sdiv_13ns_8s_13_17 #(
    .ID( 1 ),
    .NUM_STAGE( 17 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 13 ))
svm_classifier_sdiv_13ns_8s_13_17_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1053_p0),
    .din1(cosh_out_V_fu_1021_p4),
    .ce(1'b1),
    .dout(grp_fu_1053_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= 1'b0;
    end else begin
        if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_sig_311) begin
        if ((tmp_s_reg_1087 == 1'b0)) begin
            ap_reg_phiprechg_p_Val2_11_reg_176pp0_it2 <= ap_const_lv8_20;
        end else if ((1'b1 == 1'b1)) begin
            ap_reg_phiprechg_p_Val2_11_reg_176pp0_it2 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it9) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it10 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it10) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it11 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it10;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it11) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it12 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it11;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it12) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it13 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it12;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it13) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it14 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it13;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it14) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it15 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it14;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it15) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it16 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it15;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it16) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it17 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it16;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it17) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it18 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it17;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it18) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it19 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it19) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it20 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it19;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it20) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it21 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it20;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it2) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it3 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it4 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it4) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it5 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it5) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it6 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it6) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it7 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it6;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it7) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it8 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it8) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_phiprechg_p_Val2_11_reg_176pp0_it9 <= ap_reg_phiprechg_p_Val2_11_reg_176pp0_it8;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_reg_ppstg_neg_reg_1077_pp0_iter1 <= neg_reg_1077;
        ap_reg_ppstg_p_1_reg_1091_pp0_iter1 <= p_1_reg_1091;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter1 <= tmp_s_reg_1087;
        neg_reg_1077 <= theta_in_V[ap_const_lv32_F];
        p_Val2_s_54_reg_1082 <= p_Val2_s_54_fu_201_p3;
        tmp_s_reg_1087 <= tmp_s_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))) begin
        ap_reg_ppstg_neg_reg_1077_pp0_iter10 <= ap_reg_ppstg_neg_reg_1077_pp0_iter9;
        ap_reg_ppstg_neg_reg_1077_pp0_iter11 <= ap_reg_ppstg_neg_reg_1077_pp0_iter10;
        ap_reg_ppstg_neg_reg_1077_pp0_iter12 <= ap_reg_ppstg_neg_reg_1077_pp0_iter11;
        ap_reg_ppstg_neg_reg_1077_pp0_iter13 <= ap_reg_ppstg_neg_reg_1077_pp0_iter12;
        ap_reg_ppstg_neg_reg_1077_pp0_iter14 <= ap_reg_ppstg_neg_reg_1077_pp0_iter13;
        ap_reg_ppstg_neg_reg_1077_pp0_iter15 <= ap_reg_ppstg_neg_reg_1077_pp0_iter14;
        ap_reg_ppstg_neg_reg_1077_pp0_iter16 <= ap_reg_ppstg_neg_reg_1077_pp0_iter15;
        ap_reg_ppstg_neg_reg_1077_pp0_iter17 <= ap_reg_ppstg_neg_reg_1077_pp0_iter16;
        ap_reg_ppstg_neg_reg_1077_pp0_iter18 <= ap_reg_ppstg_neg_reg_1077_pp0_iter17;
        ap_reg_ppstg_neg_reg_1077_pp0_iter19 <= ap_reg_ppstg_neg_reg_1077_pp0_iter18;
        ap_reg_ppstg_neg_reg_1077_pp0_iter2 <= ap_reg_ppstg_neg_reg_1077_pp0_iter1;
        ap_reg_ppstg_neg_reg_1077_pp0_iter20 <= ap_reg_ppstg_neg_reg_1077_pp0_iter19;
        ap_reg_ppstg_neg_reg_1077_pp0_iter3 <= ap_reg_ppstg_neg_reg_1077_pp0_iter2;
        ap_reg_ppstg_neg_reg_1077_pp0_iter4 <= ap_reg_ppstg_neg_reg_1077_pp0_iter3;
        ap_reg_ppstg_neg_reg_1077_pp0_iter5 <= ap_reg_ppstg_neg_reg_1077_pp0_iter4;
        ap_reg_ppstg_neg_reg_1077_pp0_iter6 <= ap_reg_ppstg_neg_reg_1077_pp0_iter5;
        ap_reg_ppstg_neg_reg_1077_pp0_iter7 <= ap_reg_ppstg_neg_reg_1077_pp0_iter6;
        ap_reg_ppstg_neg_reg_1077_pp0_iter8 <= ap_reg_ppstg_neg_reg_1077_pp0_iter7;
        ap_reg_ppstg_neg_reg_1077_pp0_iter9 <= ap_reg_ppstg_neg_reg_1077_pp0_iter8;
        ap_reg_ppstg_p_1_reg_1091_pp0_iter2 <= ap_reg_ppstg_p_1_reg_1091_pp0_iter1;
        ap_reg_ppstg_tmp_416_reg_1121_pp0_iter2 <= tmp_416_reg_1121;
        ap_reg_ppstg_tmp_427_reg_1156_pp0_iter3 <= tmp_427_reg_1156;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter10 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter9;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter11 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter10;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter12 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter11;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter13 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter12;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter14 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter13;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter15 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter14;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter16 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter15;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter17 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter16;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter18 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter17;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter19 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter18;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter2 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter1;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter20 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter19;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter3 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter2;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter4 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter3;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter5 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter4;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter6 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter5;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter7 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter6;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter8 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter7;
        ap_reg_ppstg_tmp_s_reg_1087_pp0_iter9 <= ap_reg_ppstg_tmp_s_reg_1087_pp0_iter8;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)) & ~(ap_reg_ppstg_tmp_s_reg_1087_pp0_iter3 == 1'b0))) begin
        coscos_V_reg_1209 <= {{p_Val2_6_fu_997_p2[ap_const_lv32_11 : ap_const_lv32_2]}};
        cossin_V_reg_1204 <= {{p_Val2_5_fu_981_p2[ap_const_lv32_11 : ap_const_lv32_2]}};
        sincos_V_reg_1194 <= {{p_Val2_3_fu_931_p2[ap_const_lv32_11 : ap_const_lv32_2]}};
        sinsin_V_reg_1199 <= {{p_Val2_4_fu_961_p2[ap_const_lv32_11 : ap_const_lv32_2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)) & ~(ap_reg_ppstg_tmp_s_reg_1087_pp0_iter1 == 1'b0) & ~(1'b0 == tmp_416_reg_1121))) begin
        mf15_3_reg_1145 <= mf15_3_fu_566_p2;
        mf_3_reg_1140 <= mf_3_fu_556_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)) & ~(ap_reg_ppstg_tmp_s_reg_1087_pp0_iter2 == 1'b0) & ~(1'b0 == tmp_427_reg_1156))) begin
        mf15_5_reg_1179 <= mf15_5_fu_834_p2;
        mf_5_reg_1174 <= mf_5_fu_828_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)) & ~(tmp_s_fu_209_p2 == 1'b0))) begin
        p_1_reg_1091 <= p_1_fu_257_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)) & ~(ap_reg_ppstg_tmp_s_reg_1087_pp0_iter1 == 1'b0))) begin
        p_Val2_111_2_reg_1128 <= p_Val2_111_2_fu_499_p2;
        p_Val2_114_2_reg_1134 <= p_Val2_114_2_fu_550_p2;
        tmp_422_reg_1150 <= p_Val2_116_3_fu_600_p2[ap_const_lv32_12];
        tmp_427_reg_1156 <= p_Val2_116_4_fu_644_p2[ap_const_lv32_12];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)) & ~(ap_reg_ppstg_tmp_s_reg_1087_pp0_iter2 == 1'b0))) begin
        p_Val2_111_4_reg_1162 <= p_Val2_111_4_fu_779_p2;
        p_Val2_114_4_reg_1168 <= p_Val2_114_4_fu_822_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)) & ~(tmp_s_reg_1087 == 1'b0))) begin
        p_Val2_116_2_reg_1116[20 : 2] <= p_Val2_116_2_fu_393_p2[20 : 2];
        tmp_408_reg_1097 <= theta_in_V_assign_fu_272_p2[ap_const_lv32_F];
        tmp_409_reg_1104 <= p_Val2_46_fu_305_p2[ap_const_lv32_12];
        tmp_410_reg_1110 <= p_Val2_116_1_fu_349_p2[ap_const_lv32_12];
        tmp_416_reg_1121 <= p_Val2_116_2_fu_393_p2[ap_const_lv32_12];
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it21) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (1'b0 == ap_reg_ppiten_pp0_it0) & (1'b0 == ap_reg_ppiten_pp0_it1) & (1'b0 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppiten_pp0_it3) & (1'b0 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_reg_ppiten_pp0_it5) & (1'b0 == ap_reg_ppiten_pp0_it6) & (1'b0 == ap_reg_ppiten_pp0_it7) & (1'b0 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppiten_pp0_it9) & (1'b0 == ap_reg_ppiten_pp0_it10) & (1'b0 == ap_reg_ppiten_pp0_it11) & (1'b0 == ap_reg_ppiten_pp0_it12) & (1'b0 == ap_reg_ppiten_pp0_it13) & (1'b0 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppiten_pp0_it15) & (1'b0 == ap_reg_ppiten_pp0_it16) & (1'b0 == ap_reg_ppiten_pp0_it17) & (1'b0 == ap_reg_ppiten_pp0_it18) & (1'b0 == ap_reg_ppiten_pp0_it19) & (1'b0 == ap_reg_ppiten_pp0_it20) & (1'b0 == ap_reg_ppiten_pp0_it21))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (1'b1 == ap_reg_ppiten_pp0_it0) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_18) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b0 == ap_reg_ppiten_pp0_it0) & (1'b0 == ap_reg_ppiten_pp0_it1) & (1'b0 == ap_reg_ppiten_pp0_it2) & (1'b0 == ap_reg_ppiten_pp0_it3) & (1'b0 == ap_reg_ppiten_pp0_it4) & (1'b0 == ap_reg_ppiten_pp0_it5) & (1'b0 == ap_reg_ppiten_pp0_it6) & (1'b0 == ap_reg_ppiten_pp0_it7) & (1'b0 == ap_reg_ppiten_pp0_it8) & (1'b0 == ap_reg_ppiten_pp0_it9) & (1'b0 == ap_reg_ppiten_pp0_it10) & (1'b0 == ap_reg_ppiten_pp0_it11) & (1'b0 == ap_reg_ppiten_pp0_it12) & (1'b0 == ap_reg_ppiten_pp0_it13) & (1'b0 == ap_reg_ppiten_pp0_it14) & (1'b0 == ap_reg_ppiten_pp0_it15) & (1'b0 == ap_reg_ppiten_pp0_it16) & (1'b0 == ap_reg_ppiten_pp0_it17) & (1'b0 == ap_reg_ppiten_pp0_it18) & (1'b0 == ap_reg_ppiten_pp0_it19) & (1'b0 == ap_reg_ppiten_pp0_it20))) begin
        ap_sig_pprstidle_pp0 = 1'b1;
    end else begin
        ap_sig_pprstidle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        cosh_lut_V_ce0 = 1'b1;
    end else begin
        cosh_lut_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it21) & ~(ap_reg_ppstg_tmp_s_reg_1087_pp0_iter20 == 1'b0))) begin
        p_Val2_11_phi_fu_180_p4 = pro_V_fu_1059_p1;
    end else begin
        p_Val2_11_phi_fu_180_p4 = ap_reg_phiprechg_p_Val2_11_reg_176pp0_it21;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it3) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)))) begin
        sinh_lut_V_ce0 = 1'b1;
    end else begin
        sinh_lut_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP1_V_1_cast_fu_977_p1 = cosh_lut_V_q0;

assign OP1_V_cast_fu_923_p1 = sinh_lut_V_q0;

assign OP2_V_18_1_fu_414_p3 = ((tmp_408_reg_1097[0:0] === 1'b1) ? ap_const_lv11_595 : ap_const_lv11_26A);

assign OP2_V_19_2_cast_fu_505_p1 = p_Val2_111_1_fu_439_p2;

assign OP2_V_19_3_cast_cast_fu_562_p1 = p_Val2_111_2_fu_499_p2;

assign OP2_V_1_cast_fu_957_p1 = $signed(tmp_28_fu_947_p4);

assign OP2_V_cast_fu_927_p1 = $signed(tmp_25_fu_913_p4);

assign ap_reg_phiprechg_p_Val2_11_reg_176pp0_it1 = 'bx;

assign ap_reg_ppiten_pp0_it0 = ap_start;

assign ap_return = ((ap_reg_ppstg_neg_reg_1077_pp0_iter20[0:0] === 1'b1) ? p_Val2_47_fu_1064_p2 : p_Val2_11_phi_fu_180_p4);

always @ (*) begin
    ap_sig_18 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_311 = ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (1'b1 == ap_reg_ppiten_pp0_it1) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & (ap_start == 1'b0)));
end

assign cosh_lut_V_address0 = tmp_23_fu_840_p1;

assign cosh_out_V_fu_1021_p4 = {{tmp_305_fu_1017_p2[ap_const_lv32_E : ap_const_lv32_7]}};

assign grp_fu_1053_p0 = {{tmp_306_fu_1031_p4}, {ap_const_lv5_0}};

assign mf15_2_fu_509_p2 = (ap_const_lv14_0 - OP2_V_19_2_cast_fu_505_p1);

assign mf15_3_fu_566_p2 = (ap_const_lv14_0 - OP2_V_19_3_cast_cast_fu_562_p1);

assign mf15_4_fu_785_p2 = (ap_const_lv15_0 - p_Val2_111_3_fu_693_p2);

assign mf15_5_fu_834_p2 = (ap_const_lv15_0 - p_Val2_111_4_fu_779_p2);

assign mf_1_fu_421_p3 = ((tmp_408_reg_1097[0:0] === 1'b1) ? ap_const_lv11_26A : ap_const_lv11_596);

assign mf_2_fu_462_p2 = (ap_const_lv13_0 - p_Val2_114_1_fu_452_p2);

assign mf_3_fu_556_p2 = (ap_const_lv14_0 - p_Val2_114_2_fu_550_p2);

assign mf_4_fu_742_p2 = (ap_const_lv15_0 - p_Val2_114_3_fu_736_p2);

assign mf_5_fu_828_p2 = (ap_const_lv15_0 - p_Val2_114_4_fu_822_p2);

assign neg_fu_187_p3 = theta_in_V[ap_const_lv32_F];

assign p_1_fu_257_p3 = ((tmp_406_fu_225_p3[0:0] === 1'b1) ? p_s_fu_249_p3 : ret_V_fu_215_p4);

assign p_Val2_111_1_fu_439_p2 = ($signed(ap_const_lv13_1351) + $signed(tmp_127_1_cast_fu_435_p1));

assign p_Val2_111_2_cast2_fu_658_p1 = p_Val2_111_2_reg_1128;

assign p_Val2_111_2_fu_499_p2 = ($signed(p_Val2_111_1_fu_439_p2) + $signed(tmp_1304_2_cast_fu_495_p1));

assign p_Val2_111_3_fu_693_p2 = ($signed(p_Val2_111_2_cast2_fu_658_p1) + $signed(tmp_1304_3_cast_fu_689_p1));

assign p_Val2_111_4_fu_779_p2 = ($signed(p_Val2_111_3_fu_693_p2) + $signed(tmp_1304_4_cast_fu_775_p1));

assign p_Val2_111_5_fu_874_p2 = ($signed(p_Val2_111_4_reg_1162) + $signed(tmp_1304_5_cast_fu_870_p1));

assign p_Val2_114_1_cast_cast_fu_458_p1 = $signed(p_Val2_114_1_fu_452_p2);

assign p_Val2_114_1_fu_452_p2 = (tmp_385_fu_407_p3 + tmp_1356_1_cast_cast_fu_445_p3);

assign p_Val2_114_2_cast1_fu_661_p1 = $signed(p_Val2_114_2_reg_1134);

assign p_Val2_114_2_fu_550_p2 = ($signed(p_Val2_114_1_cast_cast_fu_458_p1) + $signed(tmp_1356_2_cast_fu_546_p1));

assign p_Val2_114_3_fu_736_p2 = ($signed(p_Val2_114_2_cast1_fu_661_p1) + $signed(tmp_1356_3_cast_fu_732_p1));

assign p_Val2_114_4_fu_822_p2 = ($signed(p_Val2_114_3_fu_736_p2) + $signed(tmp_1356_4_cast_fu_818_p1));

assign p_Val2_114_5_fu_908_p2 = ($signed(p_Val2_114_4_reg_1168) + $signed(tmp_1356_5_cast_fu_904_p1));

assign p_Val2_116_1_fu_349_p2 = ($signed(tmp_140_1_cast_fu_337_p1) - $signed(tmp_1418_1_cast_cast_fu_341_p3));

assign p_Val2_116_2_fu_393_p2 = ($signed(tmp_140_2_cast_fu_381_p1) - $signed(tmp_1418_2_cast_cast_fu_385_p3));

assign p_Val2_116_3_fu_600_p2 = ($signed(tmp_140_3_cast_fu_589_p1) - $signed(tmp_1418_3_cast_cast_fu_593_p3));

assign p_Val2_116_4_fu_644_p2 = ($signed(tmp_140_4_cast_fu_632_p1) - $signed(tmp_1418_4_cast_cast_fu_636_p3));

assign p_Val2_3_fu_931_p0 = OP2_V_cast_fu_927_p1;

assign p_Val2_3_fu_931_p1 = OP1_V_cast_fu_923_p1;

assign p_Val2_46_fu_305_p2 = ($signed(tmp_140_cast_fu_293_p1) - $signed(tmp_450_cast_cast_fu_297_p3));

assign p_Val2_47_fu_1064_p2 = (ap_const_lv8_0 - p_Val2_11_phi_fu_180_p4);

assign p_Val2_4_fu_961_p0 = OP2_V_1_cast_fu_957_p1;

assign p_Val2_4_fu_961_p1 = OP1_V_cast_fu_923_p1;

assign p_Val2_5_fu_981_p0 = OP2_V_1_cast_fu_957_p1;

assign p_Val2_5_fu_981_p1 = OP1_V_1_cast_fu_977_p1;

assign p_Val2_6_fu_997_p0 = OP2_V_cast_fu_927_p1;

assign p_Val2_6_fu_997_p1 = OP1_V_1_cast_fu_977_p1;

assign p_Val2_s_54_fu_201_p3 = ((neg_fu_187_p3[0:0] === 1'b1) ? p_Val2_s_fu_195_p2 : theta_in_V);

assign p_Val2_s_fu_195_p2 = (ap_const_lv16_0 - theta_in_V);

assign p_s_fu_249_p3 = ((tmp_20_fu_237_p2[0:0] === 1'b1) ? ret_V_fu_215_p4 : ret_V_1_fu_243_p2);

assign p_v1_fu_811_p3 = ((tmp_422_reg_1150[0:0] === 1'b1) ? tmp_426_fu_801_p4 : tmp_425_fu_791_p4);

assign p_v2_fu_863_p3 = ((ap_reg_ppstg_tmp_427_reg_1156_pp0_iter3[0:0] === 1'b1) ? tmp_429_fu_854_p4 : tmp_428_fu_845_p4);

assign p_v3_fu_897_p3 = ((ap_reg_ppstg_tmp_427_reg_1156_pp0_iter3[0:0] === 1'b1) ? tmp_431_fu_888_p4 : tmp_430_fu_879_p4);

assign p_v9_fu_768_p3 = ((tmp_422_reg_1150[0:0] === 1'b1) ? tmp_424_fu_758_p4 : tmp_423_fu_748_p4);

assign p_v_fu_682_p3 = ((ap_reg_ppstg_tmp_416_reg_1121_pp0_iter2[0:0] === 1'b1) ? tmp_418_fu_673_p4 : tmp_417_fu_664_p4);

assign pro_V_fu_1059_p1 = grp_fu_1053_p2[7:0];

assign ret_V_1_fu_243_p2 = (ap_const_lv7_1 + ret_V_fu_215_p4);

assign ret_V_fu_215_p4 = {{p_Val2_s_54_fu_201_p3[ap_const_lv32_F : ap_const_lv32_9]}};

assign sinh_lut_V_address0 = tmp_23_fu_840_p1;

assign theta_in_V_assign_fu_272_p2 = (p_Val2_s_54_reg_1082 - tmp_22_fu_265_p3);

assign tmp_127_1_cast_fu_435_p1 = $signed(tmp_127_1_fu_428_p3);

assign tmp_127_1_fu_428_p3 = ((tmp_409_reg_1104[0:0] === 1'b1) ? mf_1_fu_421_p3 : OP2_V_18_1_fu_414_p3);

assign tmp_1304_2_cast_fu_495_p1 = $signed(tmp_413_fu_488_p3);

assign tmp_1304_3_cast_fu_689_p1 = $signed(p_v_fu_682_p3);

assign tmp_1304_4_cast_fu_775_p1 = $signed(p_v9_fu_768_p3);

assign tmp_1304_5_cast_fu_870_p1 = $signed(p_v2_fu_863_p3);

assign tmp_1356_1_cast_cast_fu_445_p3 = ((tmp_409_reg_1104[0:0] === 1'b1) ? ap_const_lv13_1B2B : ap_const_lv13_4D4);

assign tmp_1356_2_cast_fu_546_p1 = $signed(tmp_415_fu_539_p3);

assign tmp_1356_3_cast_fu_732_p1 = $signed(tmp_421_fu_725_p3);

assign tmp_1356_4_cast_fu_818_p1 = $signed(p_v1_fu_811_p3);

assign tmp_1356_5_cast_fu_904_p1 = $signed(p_v3_fu_897_p3);

assign tmp_140_1_cast_fu_337_p1 = $signed(tmp_140_1_fu_329_p3);

assign tmp_140_1_fu_329_p3 = {{tmp_269_fu_319_p4}, {ap_const_lv3_0}};

assign tmp_140_2_cast_fu_381_p1 = $signed(tmp_140_2_fu_373_p3);

assign tmp_140_2_fu_373_p3 = {{tmp_277_fu_363_p4}, {ap_const_lv3_0}};

assign tmp_140_3_cast_fu_589_p1 = $signed(tmp_140_3_fu_581_p3);

assign tmp_140_3_fu_581_p3 = {{tmp_286_fu_572_p4}, {ap_const_lv3_0}};

assign tmp_140_4_cast_fu_632_p1 = $signed(tmp_140_4_fu_624_p3);

assign tmp_140_4_fu_624_p3 = {{tmp_295_fu_614_p4}, {ap_const_lv3_0}};

assign tmp_140_cast_fu_293_p1 = $signed(tmp_140_fu_285_p3);

assign tmp_140_fu_285_p3 = {{theta_in_V_assign_fu_272_p2}, {ap_const_lv3_0}};

assign tmp_1418_1_cast_cast_fu_341_p3 = ((tmp_409_fu_311_p3[0:0] === 1'b1) ? ap_const_lv21_7FBEA : ap_const_lv21_416);

assign tmp_1418_2_cast_cast_fu_385_p3 = ((tmp_410_fu_355_p3[0:0] === 1'b1) ? ap_const_lv21_7FDFE : ap_const_lv21_202);

assign tmp_1418_3_cast_cast_fu_593_p3 = ((tmp_416_reg_1121[0:0] === 1'b1) ? ap_const_lv21_7FF00 : ap_const_lv21_100);

assign tmp_1418_4_cast_cast_fu_636_p3 = ((tmp_422_fu_606_p3[0:0] === 1'b1) ? ap_const_lv21_7FF00 : ap_const_lv21_100);

assign tmp_20_fu_237_p2 = ((tmp_407_fu_233_p1 == ap_const_lv9_0) ? 1'b1 : 1'b0);

assign tmp_22_fu_265_p3 = {{p_1_reg_1091}, {ap_const_lv9_0}};

assign tmp_23_fu_840_p1 = $signed(ap_reg_ppstg_p_1_reg_1091_pp0_iter2);

assign tmp_25_fu_913_p4 = {{p_Val2_111_5_fu_874_p2[ap_const_lv32_D : ap_const_lv32_4]}};

assign tmp_269_fu_319_p4 = {{p_Val2_46_fu_305_p2[ap_const_lv32_12 : ap_const_lv32_3]}};

assign tmp_273_fu_515_p4 = {{p_Val2_111_1_fu_439_p2[ap_const_lv32_C : ap_const_lv32_3]}};

assign tmp_274_fu_525_p1 = tmp_273_fu_515_p4;

assign tmp_277_fu_363_p4 = {{p_Val2_116_1_fu_349_p2[ap_const_lv32_12 : ap_const_lv32_3]}};

assign tmp_283_fu_708_p1 = tmp_419_fu_699_p4;

assign tmp_284_fu_721_p1 = $signed(tmp_420_fu_712_p4);

assign tmp_286_fu_572_p4 = {{p_Val2_116_2_reg_1116[ap_const_lv32_12 : ap_const_lv32_3]}};

assign tmp_28_fu_947_p4 = {{p_Val2_114_5_fu_908_p2[ap_const_lv32_D : ap_const_lv32_4]}};

assign tmp_295_fu_614_p4 = {{p_Val2_116_3_fu_600_p2[ap_const_lv32_12 : ap_const_lv32_3]}};

assign tmp_304_fu_1013_p2 = (sincos_V_reg_1194 + cossin_V_reg_1204);

assign tmp_305_fu_1017_p2 = (sinsin_V_reg_1199 + coscos_V_reg_1209);

assign tmp_306_fu_1031_p4 = {{tmp_304_fu_1013_p2[ap_const_lv32_E : ap_const_lv32_7]}};

assign tmp_385_fu_407_p3 = ((tmp_408_reg_1097[0:0] === 1'b1) ? ap_const_lv13_1657 : ap_const_lv13_9A8);

assign tmp_406_fu_225_p3 = p_Val2_s_54_fu_201_p3[ap_const_lv32_F];

assign tmp_407_fu_233_p1 = p_Val2_s_54_fu_201_p3[8:0];

assign tmp_408_fu_277_p3 = theta_in_V_assign_fu_272_p2[ap_const_lv32_F];

assign tmp_409_fu_311_p3 = p_Val2_46_fu_305_p2[ap_const_lv32_12];

assign tmp_410_fu_355_p3 = p_Val2_116_1_fu_349_p2[ap_const_lv32_12];

assign tmp_411_fu_468_p4 = {{mf_2_fu_462_p2[ap_const_lv32_C : ap_const_lv32_3]}};

assign tmp_412_fu_478_p4 = {{p_Val2_114_1_fu_452_p2[ap_const_lv32_C : ap_const_lv32_3]}};

assign tmp_413_fu_488_p3 = ((tmp_410_reg_1110[0:0] === 1'b1) ? tmp_411_fu_468_p4 : tmp_412_fu_478_p4);

assign tmp_414_fu_529_p4 = {{mf15_2_fu_509_p2[ap_const_lv32_D : ap_const_lv32_3]}};

assign tmp_415_fu_539_p3 = ((tmp_410_reg_1110[0:0] === 1'b1) ? tmp_414_fu_529_p4 : tmp_274_fu_525_p1);

assign tmp_417_fu_664_p4 = {{p_Val2_114_2_reg_1134[ap_const_lv32_D : ap_const_lv32_4]}};

assign tmp_418_fu_673_p4 = {{mf_3_reg_1140[ap_const_lv32_D : ap_const_lv32_4]}};

assign tmp_419_fu_699_p4 = {{p_Val2_111_2_reg_1128[ap_const_lv32_C : ap_const_lv32_4]}};

assign tmp_420_fu_712_p4 = {{mf15_3_reg_1145[ap_const_lv32_D : ap_const_lv32_4]}};

assign tmp_421_fu_725_p3 = ((ap_reg_ppstg_tmp_416_reg_1121_pp0_iter2[0:0] === 1'b1) ? tmp_284_fu_721_p1 : tmp_283_fu_708_p1);

assign tmp_422_fu_606_p3 = p_Val2_116_3_fu_600_p2[ap_const_lv32_12];

assign tmp_423_fu_748_p4 = {{p_Val2_114_3_fu_736_p2[ap_const_lv32_E : ap_const_lv32_4]}};

assign tmp_424_fu_758_p4 = {{mf_4_fu_742_p2[ap_const_lv32_E : ap_const_lv32_4]}};

assign tmp_425_fu_791_p4 = {{p_Val2_111_3_fu_693_p2[ap_const_lv32_E : ap_const_lv32_4]}};

assign tmp_426_fu_801_p4 = {{mf15_4_fu_785_p2[ap_const_lv32_E : ap_const_lv32_4]}};

assign tmp_428_fu_845_p4 = {{p_Val2_114_4_reg_1168[ap_const_lv32_E : ap_const_lv32_5]}};

assign tmp_429_fu_854_p4 = {{mf_5_reg_1174[ap_const_lv32_E : ap_const_lv32_5]}};

assign tmp_430_fu_879_p4 = {{p_Val2_111_4_reg_1162[ap_const_lv32_E : ap_const_lv32_5]}};

assign tmp_431_fu_888_p4 = {{mf15_5_reg_1179[ap_const_lv32_E : ap_const_lv32_5]}};

assign tmp_450_cast_cast_fu_297_p3 = ((tmp_408_fu_277_p3[0:0] === 1'b1) ? ap_const_lv21_7F737 : ap_const_lv21_8C9);

assign tmp_s_fu_209_p2 = (($signed(p_Val2_s_54_fu_201_p3) < $signed(16'b101000000000)) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    p_Val2_116_2_reg_1116[1:0] <= 2'b10;
end

endmodule //svm_classifier_getTanh
