Oh no...

Cycle: 43
MARS instruction number: 44	Instruction: srlv $12,$12,$9
Expected:	Register Write to Reg: 0x0C Val: 0x00000001
Got     :	Register Write to Reg: 0x0C Val: 0x00000000
Incorrect write

Cycle: 44
MARS instruction number: 45	Instruction: srav $12,$12,$11
Expected:	Register Write to Reg: 0x0C Val: 0x00000000
Got     :	Register Write to Reg: 0x0C Val: 0x00000001
Incorrect write

Cycle: 47
MARS instruction number: na	Instruction: na
Expected:	Execution stopped
Got     :	Register Write to Reg: 0xXX Val: 0x00000000
Student execution improperly continued

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
mars.trace : output from MARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


