
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Users/nicha/Downloads/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Users/nicha/Downloads/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Users/nicha/Downloads/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/nicha/Downloads/digital_lab/Lab7_10/pa.fromHdl.tcl
# create_project -name Lab7_10 -dir "C:/Users/nicha/Downloads/digital_lab/Lab7_10/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "main_lab7_10.ucf" [current_fileset -constrset]
Adding file 'C:/Users/nicha/Downloads/digital_lab/Lab7_10/main_lab7_10.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {Mux4_1.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Decoder2to4.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter0_9.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter0_5_new.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter0_3.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Common.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {BCDto7Seg_new.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Div2.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Div10M.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Div100k.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Display.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ClockState.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ClockMM_SS.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {main_lab7_10.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top main_lab7_10 $srcset
# add_files [list {main_lab7_10.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Users/nicha/Downloads/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/nicha/Downloads/digital_lab/Lab7_10/main_lab7_10.vf" into library work
Loading clock regions from C:/Users/nicha/Downloads/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Users/nicha/Downloads/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Users/nicha/Downloads/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Users/nicha/Downloads/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Users/nicha/Downloads/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Users/nicha/Downloads/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Users/nicha/Downloads/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/nicha/Downloads/digital_lab/Lab7_10/main_lab7_10.ucf]
Finished Parsing UCF File [C:/Users/nicha/Downloads/digital_lab/Lab7_10/main_lab7_10.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 19b90216
open_rtl_design: Time (s): elapsed = 00:00:07 . Memory (MB): peak = 577.980 ; gain = 121.695
update_compile_order -fileset sim_1
startgroup
set_property package_pin P123 [get_ports OSC]
endgroup
set_property is_loc_fixed false [get_ports [list  OSC]]
startgroup
set_property package_pin P48 [get_ports ResetButton]
endgroup
set_property is_loc_fixed false [get_ports [list  ResetButton]]
set_property is_loc_fixed true [get_ports [list  OSC]]
set_property is_loc_fixed true [get_ports [list  ResetButton]]
startgroup
set_property package_pin P47 [get_ports StartStopButton]
endgroup
set_property is_loc_fixed false [get_ports [list  StartStopButton]]
set_property is_loc_fixed true [get_ports [list  StartStopButton]]
startgroup
set_property package_pin P26 [get_ports Dot]
endgroup
set_property is_loc_fixed false [get_ports [list  Dot]]
set_property is_loc_fixed true [get_ports [list  Dot]]
set_property is_loc_fixed false [get_ports [list  Dot]]
set_property is_loc_fixed true [get_ports [list  Dot]]
startgroup
set_property package_pin P30 [get_ports {XLXN_62[3]}]
endgroup
startgroup
set_property package_pin P33 [get_ports {XLXN_62[2]}]
endgroup
startgroup
set_property package_pin P43 [get_ports {XLXN_62[1]}]
endgroup
startgroup
set_property package_pin P44 [get_ports {XLXN_62[0]}]
endgroup
startgroup
set_property package_pin P41 [get_ports {XLXN_46[0]}]
endgroup
startgroup
set_property package_pin P40 [get_ports {XLXN_46[1]}]
endgroup
startgroup
set_property package_pin P35 [get_ports {XLXN_46[2]}]
endgroup
startgroup
set_property package_pin P34 [get_ports {XLXN_46[3]}]
endgroup
set_property package_pin "" [get_ports [list  {XLXN_46[4]}]]
startgroup
set_property package_pin P32 [get_ports {XLXN_46[4]}]
endgroup
startgroup
set_property package_pin P29 [get_ports {XLXN_46[5]}]
endgroup
startgroup
set_property package_pin P27 [get_ports {XLXN_46[6]}]
endgroup
set_property is_loc_fixed false [get_ports [list  {XLXN_46[6]}]]
set_property is_loc_fixed true [get_ports [list  {XLXN_46[6]}]]
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed Oct 19 23:50:00 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
