// Seed: 1154093368
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout uwire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_4 ? 1 : id_8 == id_14;
endmodule
module module_1 #(
    parameter id_14 = 32'd6,
    parameter id_27 = 32'd97,
    parameter id_28 = 32'd20
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8[-1-id_28 : ""],
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25[id_14 : id_27],
    id_26,
    _id_27,
    _id_28,
    id_29
);
  input wire id_29;
  output wire _id_28;
  input wire _id_27;
  inout wire id_26;
  inout logic [7:0] id_25;
  inout tri1 id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  inout wire id_20;
  input wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire _id_14;
  output wor id_13;
  input wire id_12;
  output wire id_11;
  module_0 modCall_1 (
      id_24,
      id_21,
      id_7,
      id_5,
      id_10,
      id_7,
      id_22,
      id_18,
      id_29,
      id_24,
      id_2,
      id_7,
      id_20,
      id_18,
      id_24,
      id_7
  );
  inout wire id_10;
  output wire id_9;
  inout logic [7:0] id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign (strong1, strong0) id_13 = -1;
  assign id_24 = id_7 == id_16;
  assign (strong1, pull0) id_23 = id_26;
endmodule
