INPUT@@/home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim/spyglass-1/lint/lint_abstract/spyglass_reports@@/home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim/spyglass-1/html_reports/data_files/@@jtag_idcode@@lint-lint_abstract@@
COPY@@/home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim/spyglass-1/lint/lint_abstract/spyglass_reports/moresimple.rpt@@data_files/jtag_idcode_lint-lint_abstract_moresimple.rpt@@
COPY@@/home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim/spyglass-1/lint/lint_abstract/spyglass_reports/no_msg_reporting_rules.rpt@@data_files/jtag_idcode_lint-lint_abstract_no_msg_reporting_rules.rpt@@
PROCESS@@abstract_view@@Audits@@area@@morelint@@openmore@@starc@@timing@@erc@@lowpower@@clock-reset@@const_intern1@@constraints@@dft@@dft_dsm@@power_est@@txv@@starc2005@@simulation@@starc2002@@miscellaneous@@latch@@lint@@SpyGlass
COPY@@/home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim/spyglass-1/lint/lint_abstract/spyglass.log@@data_files/jtag_idcode_lint-lint_abstract_spyglass.log@@
