

================================================================
== Vivado HLS Report for 'karastuba_mul'
================================================================
* Date:           Fri Jun  5 20:14:34 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.474 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2394|     2550| 7.182 us | 7.650 us |  2394|  2550|   none  |
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_karastuba_mul_templa_3_fu_168  |karastuba_mul_templa_3  |     2130|     2286| 6.390 us | 6.858 us |  2130|  2286|   none  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       64|       64|         1|          1|          1|    64|    yes   |
        |- Loop 2  |       64|       64|         2|          1|          1|    64|    yes   |
        |- Loop 3  |      129|      129|         3|          1|          1|   128|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|     117|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |      288|     27|   117532|  113933|    0|
|Memory           |        8|      -|        0|       0|    0|
|Multiplexer      |        -|      -|        -|     239|    -|
|Register         |        -|      -|      112|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |      296|     27|   117644|  114289|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     3456|    768|  1075200|  537600|    0|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        8|      3|       10|      21|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+-------+--------+--------+-----+
    |              Instance             |            Module            | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
    +-----------------------------------+------------------------------+---------+-------+--------+--------+-----+
    |karastuba_mul_AXILiteS_s_axi_U     |karastuba_mul_AXILiteS_s_axi  |        0|      0|      36|      40|    0|
    |grp_karastuba_mul_templa_3_fu_168  |karastuba_mul_templa_3        |      288|     27|  117496|  113893|    0|
    +-----------------------------------+------------------------------+---------+-------+--------+--------+-----+
    |Total                              |                              |      288|     27|  117532|  113933|    0|
    +-----------------------------------+------------------------------+---------+-------+--------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |res_digits_data_V_U  |karastuba_mul_resXh4  |        4|  0|   0|    0|   128|   64|     1|         8192|
    |lhs_digits_data_V_U  |karastuba_mul_temThq  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |rhs_digits_data_V_U  |karastuba_mul_temThq  |        2|  0|   0|    0|    64|   64|     1|         4096|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                      |        8|  0|   0|    0|   256|  192|     3|        16384|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln334_fu_198_p2               |     +    |      0|  0|  15|           8|           8|
    |i_24_fu_204_p2                    |     +    |      0|  0|  15|           8|           1|
    |i_25_fu_220_p2                    |     +    |      0|  0|  15|           8|           1|
    |i_fu_181_p2                       |     +    |      0|  0|  15|           7|           1|
    |ap_block_pp1_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_io               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp1_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln326_fu_175_p2              |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln331_fu_192_p2              |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln340_fu_214_p2              |   icmp   |      0|  0|  13|           8|           9|
    |ap_block_pp2_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 117|          66|          49|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  44|          9|    1|          9|
    |ap_enable_reg_pp1_iter1     |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2     |   9|          2|    1|          2|
    |hs_input_V_TDATA_blk_n      |   9|          2|    1|          2|
    |i1_0_reg_146                |   9|          2|    8|         16|
    |i2_0_reg_157                |   9|          2|    8|         16|
    |i_0_reg_135                 |   9|          2|    7|         14|
    |lhs_digits_data_V_address0  |  15|          3|    6|         18|
    |lhs_digits_data_V_ce0       |  15|          3|    1|          3|
    |res_digits_data_V_address0  |  15|          3|    7|         21|
    |res_digits_data_V_ce0       |  15|          3|    1|          3|
    |res_digits_data_V_ce1       |   9|          2|    1|          2|
    |res_digits_data_V_we0       |   9|          2|    1|          2|
    |res_digits_data_V_we1       |   9|          2|    1|          2|
    |res_output_V_TDATA_blk_n    |   9|          2|    1|          2|
    |rhs_digits_data_V_address0  |  15|          3|    6|         18|
    |rhs_digits_data_V_ce0       |  15|          3|    1|          3|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 239|         50|   54|        138|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |add_ln334_reg_243                               |   8|   0|    8|          0|
    |ap_CS_fsm                                       |   8|   0|    8|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                         |   1|   0|    1|          0|
    |grp_karastuba_mul_templa_3_fu_168_ap_start_reg  |   1|   0|    1|          0|
    |hs_input_V_read_1_reg_248                       |  64|   0|   64|          0|
    |i1_0_reg_146                                    |   8|   0|    8|          0|
    |i2_0_reg_157                                    |   8|   0|    8|          0|
    |i_0_reg_135                                     |   7|   0|    7|          0|
    |icmp_ln331_reg_239                              |   1|   0|    1|          0|
    |icmp_ln340_reg_258                              |   1|   0|    1|          0|
    |icmp_ln340_reg_258_pp2_iter1_reg                |   1|   0|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 112|   0|  112|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |    AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |    AXILiteS   |  return void |
|ap_clk                  |  in |    1| ap_ctrl_hs | karastuba_mul | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | karastuba_mul | return value |
|interrupt               | out |    1| ap_ctrl_hs | karastuba_mul | return value |
|hs_input_V_TDATA        |  in |   64|    axis    |   hs_input_V  |    pointer   |
|hs_input_V_TVALID       |  in |    1|    axis    |   hs_input_V  |    pointer   |
|hs_input_V_TREADY       | out |    1|    axis    |   hs_input_V  |    pointer   |
|res_output_V_TDATA      | out |   64|    axis    |  res_output_V |    pointer   |
|res_output_V_TVALID     | out |    1|    axis    |  res_output_V |    pointer   |
|res_output_V_TREADY     |  in |    1|    axis    |  res_output_V |    pointer   |
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 3, States = { 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 11 9 
9 --> 10 
10 --> 8 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %hs_input_V), !map !160"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %res_output_V), !map !166"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @karastuba_mul_str) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "%lhs_digits_data_V = alloca [64 x i64], align 8" [multest.cc:321]   --->   Operation 15 'alloca' 'lhs_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "%rhs_digits_data_V = alloca [64 x i64], align 8" [multest.cc:322]   --->   Operation 16 'alloca' 'rhs_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "%res_digits_data_V = alloca [128 x i64], align 8"   --->   Operation 17 'alloca' 'res_digits_data_V' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multest.cc:317]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %hs_input_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [multest.cc:318]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %res_output_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 1024, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [multest.cc:319]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.95ns)   --->   "br label %1" [multest.cc:326]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.82ns)   --->   "%icmp_ln326 = icmp eq i7 %i_0, -64" [multest.cc:326]   --->   Operation 23 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.10ns)   --->   "%i = add i7 %i_0, 1" [multest.cc:326]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln326, label %.preheader.preheader, label %hls_label_0" [multest.cc:326]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [multest.cc:327]   --->   Operation 27 'specregionbegin' 'tmp' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:328]   --->   Operation 28 'specpipeline' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i7 %i_0 to i64" [multest.cc:329]   --->   Operation 29 'zext' 'zext_ln329' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%hs_input_V_read = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %hs_input_V)" [multest.cc:329]   --->   Operation 30 'read' 'hs_input_V_read' <Predicate = (!icmp_ln326)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad = getelementptr [64 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln329" [multest.cc:329]   --->   Operation 31 'getelementptr' 'lhs_digits_data_V_ad' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "store i64 %hs_input_V_read, i64* %lhs_digits_data_V_ad, align 8" [multest.cc:329]   --->   Operation 32 'store' <Predicate = (!icmp_ln326)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [multest.cc:330]   --->   Operation 33 'specregionend' 'empty_55' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br label %1" [multest.cc:326]   --->   Operation 34 'br' <Predicate = (!icmp_ln326)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.95>
ST_3 : Operation 35 [1/1] (0.95ns)   --->   "br label %.preheader" [multest.cc:331]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.95>

State 4 <SV = 3> <Delay = 1.18>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%i1_0 = phi i8 [ %i_24, %hls_label_1 ], [ 64, %.preheader.preheader ]"   --->   Operation 36 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.82ns)   --->   "%icmp_ln331 = icmp eq i8 %i1_0, -128" [multest.cc:331]   --->   Operation 37 'icmp' 'icmp_ln331' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 38 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln331, label %2, label %hls_label_1" [multest.cc:331]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.18ns)   --->   "%add_ln334 = add i8 %i1_0, -64" [multest.cc:334]   --->   Operation 40 'add' 'add_ln334' <Predicate = (!icmp_ln331)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%hs_input_V_read_1 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %hs_input_V)" [multest.cc:334]   --->   Operation 41 'read' 'hs_input_V_read_1' <Predicate = (!icmp_ln331)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 42 [1/1] (1.18ns)   --->   "%i_24 = add i8 %i1_0, 1" [multest.cc:331]   --->   Operation 42 'add' 'i_24' <Predicate = (!icmp_ln331)> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [multest.cc:332]   --->   Operation 43 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:333]   --->   Operation 44 'specpipeline' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln334 = zext i8 %add_ln334 to i64" [multest.cc:334]   --->   Operation 45 'zext' 'zext_ln334' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad = getelementptr [64 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln334" [multest.cc:334]   --->   Operation 46 'getelementptr' 'rhs_digits_data_V_ad' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (1.76ns)   --->   "store i64 %hs_input_V_read_1, i64* %rhs_digits_data_V_ad, align 8" [multest.cc:334]   --->   Operation 47 'store' <Predicate = (!icmp_ln331)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_5)" [multest.cc:335]   --->   Operation 48 'specregionend' 'empty_57' <Predicate = (!icmp_ln331)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %.preheader" [multest.cc:331]   --->   Operation 49 'br' <Predicate = (!icmp_ln331)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 50 [2/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.3([64 x i64]* %lhs_digits_data_V, [64 x i64]* %rhs_digits_data_V, [128 x i64]* %res_digits_data_V)" [multest.cc:338]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 0.95>
ST_7 : Operation 51 [1/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.3([64 x i64]* %lhs_digits_data_V, [64 x i64]* %rhs_digits_data_V, [128 x i64]* %res_digits_data_V)" [multest.cc:338]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 52 [1/1] (0.95ns)   --->   "br label %3" [multest.cc:340]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.95>

State 8 <SV = 6> <Delay = 1.76>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%i2_0 = phi i8 [ 0, %2 ], [ %i_25, %hls_label_2 ]"   --->   Operation 53 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.82ns)   --->   "%icmp_ln340 = icmp eq i8 %i2_0, -128" [multest.cc:340]   --->   Operation 54 'icmp' 'icmp_ln340' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 55 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 55 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 56 [1/1] (1.18ns)   --->   "%i_25 = add i8 %i2_0, 1" [multest.cc:340]   --->   Operation 56 'add' 'i_25' <Predicate = true> <Delay = 1.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln340, label %4, label %hls_label_2" [multest.cc:340]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln343 = zext i8 %i2_0 to i64" [multest.cc:343]   --->   Operation 58 'zext' 'zext_ln343' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%res_digits_data_V_ad = getelementptr [128 x i64]* %res_digits_data_V, i64 0, i64 %zext_ln343" [multest.cc:343]   --->   Operation 59 'getelementptr' 'res_digits_data_V_ad' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_8 : Operation 60 [2/2] (1.76ns)   --->   "%res_digits_data_V_lo = load i64* %res_digits_data_V_ad, align 8" [multest.cc:343]   --->   Operation 60 'load' 'res_digits_data_V_lo' <Predicate = (!icmp_ln340)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>

State 9 <SV = 7> <Delay = 1.76>
ST_9 : Operation 61 [1/2] (1.76ns)   --->   "%res_digits_data_V_lo = load i64* %res_digits_data_V_ad, align 8" [multest.cc:343]   --->   Operation 61 'load' 'res_digits_data_V_lo' <Predicate = (!icmp_ln340)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_9 : Operation 62 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %res_output_V, i64 %res_digits_data_V_lo)" [multest.cc:343]   --->   Operation 62 'write' <Predicate = (!icmp_ln340)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 10 <SV = 8> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [multest.cc:341]   --->   Operation 63 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:342]   --->   Operation 64 'specpipeline' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_10 : Operation 65 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i64P(i64* %res_output_V, i64 %res_digits_data_V_lo)" [multest.cc:343]   --->   Operation 65 'write' <Predicate = (!icmp_ln340)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_6)" [multest.cc:344]   --->   Operation 66 'specregionend' 'empty_59' <Predicate = (!icmp_ln340)> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "br label %3" [multest.cc:340]   --->   Operation 67 'br' <Predicate = (!icmp_ln340)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [multest.cc:346]   --->   Operation 68 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hs_input_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000]
lhs_digits_data_V    (alloca           ) [ 001111110000]
rhs_digits_data_V    (alloca           ) [ 001111110000]
res_digits_data_V    (alloca           ) [ 001111111110]
specinterface_ln317  (specinterface    ) [ 000000000000]
specinterface_ln318  (specinterface    ) [ 000000000000]
specinterface_ln319  (specinterface    ) [ 000000000000]
br_ln326             (br               ) [ 011000000000]
i_0                  (phi              ) [ 001000000000]
icmp_ln326           (icmp             ) [ 001000000000]
empty                (speclooptripcount) [ 000000000000]
i                    (add              ) [ 011000000000]
br_ln326             (br               ) [ 000000000000]
tmp                  (specregionbegin  ) [ 000000000000]
specpipeline_ln328   (specpipeline     ) [ 000000000000]
zext_ln329           (zext             ) [ 000000000000]
hs_input_V_read      (read             ) [ 000000000000]
lhs_digits_data_V_ad (getelementptr    ) [ 000000000000]
store_ln329          (store            ) [ 000000000000]
empty_55             (specregionend    ) [ 000000000000]
br_ln326             (br               ) [ 011000000000]
br_ln331             (br               ) [ 000111000000]
i1_0                 (phi              ) [ 000010000000]
icmp_ln331           (icmp             ) [ 000011000000]
empty_56             (speclooptripcount) [ 000000000000]
br_ln331             (br               ) [ 000000000000]
add_ln334            (add              ) [ 000011000000]
hs_input_V_read_1    (read             ) [ 000011000000]
i_24                 (add              ) [ 000111000000]
tmp_5                (specregionbegin  ) [ 000000000000]
specpipeline_ln333   (specpipeline     ) [ 000000000000]
zext_ln334           (zext             ) [ 000000000000]
rhs_digits_data_V_ad (getelementptr    ) [ 000000000000]
store_ln334          (store            ) [ 000000000000]
empty_57             (specregionend    ) [ 000000000000]
br_ln331             (br               ) [ 000111000000]
call_ln338           (call             ) [ 000000000000]
br_ln340             (br               ) [ 000000011110]
i2_0                 (phi              ) [ 000000001000]
icmp_ln340           (icmp             ) [ 000000001110]
empty_58             (speclooptripcount) [ 000000000000]
i_25                 (add              ) [ 000000011110]
br_ln340             (br               ) [ 000000000000]
zext_ln343           (zext             ) [ 000000000000]
res_digits_data_V_ad (getelementptr    ) [ 000000001100]
res_digits_data_V_lo (load             ) [ 000000001010]
tmp_6                (specregionbegin  ) [ 000000000000]
specpipeline_ln342   (specpipeline     ) [ 000000000000]
write_ln343          (write            ) [ 000000000000]
empty_59             (specregionend    ) [ 000000000000]
br_ln340             (br               ) [ 000000011110]
ret_ln346            (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hs_input_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hs_input_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_output_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_output_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="karastuba_mul_templa.3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="lhs_digits_data_V_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lhs_digits_data_V/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="rhs_digits_data_V_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rhs_digits_data_V/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="res_digits_data_V_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="res_digits_data_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="hs_input_V_read/2 hs_input_V_read_1/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="64" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln343/9 "/>
</bind>
</comp>

<comp id="97" class="1004" name="lhs_digits_data_V_ad_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="7" slack="0"/>
<pin id="101" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lhs_digits_data_V_ad/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln329_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="6" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln329/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="rhs_digits_data_V_ad_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="8" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rhs_digits_data_V_ad/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln334_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="1"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln334/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="res_digits_data_V_ad_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_digits_data_V_ad/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="res_digits_data_V_lo/8 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_0_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="7" slack="1"/>
<pin id="137" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_0_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="7" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="i1_0_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="1"/>
<pin id="148" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i1_0 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="i1_0_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="8" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0/4 "/>
</bind>
</comp>

<comp id="157" class="1005" name="i2_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="1"/>
<pin id="159" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i2_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="i2_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="8" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2_0/8 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_karastuba_mul_templa_3_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="172" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln338/6 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln326_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="i_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="7" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln329_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln329/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="icmp_ln331_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln331/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln334_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="7" slack="0"/>
<pin id="201" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln334/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_24_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_24/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln334_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="1"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln334/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="icmp_ln340_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln340/8 "/>
</bind>
</comp>

<comp id="220" class="1004" name="i_25_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_25/8 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln343_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln343/8 "/>
</bind>
</comp>

<comp id="234" class="1005" name="i_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="239" class="1005" name="icmp_ln331_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln331 "/>
</bind>
</comp>

<comp id="243" class="1005" name="add_ln334_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="1"/>
<pin id="245" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln334 "/>
</bind>
</comp>

<comp id="248" class="1005" name="hs_input_V_read_1_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="hs_input_V_read_1 "/>
</bind>
</comp>

<comp id="253" class="1005" name="i_24_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln340_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln340 "/>
</bind>
</comp>

<comp id="262" class="1005" name="i_25_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="267" class="1005" name="res_digits_data_V_ad_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="1"/>
<pin id="269" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="res_digits_data_V_ad "/>
</bind>
</comp>

<comp id="272" class="1005" name="res_digits_data_V_lo_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="res_digits_data_V_lo "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="88"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="68" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="84" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="115"><net_src comp="48" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="110" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="48" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="128" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="52" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="160"><net_src comp="64" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="174"><net_src comp="62" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="179"><net_src comp="139" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="139" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="139" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="196"><net_src comp="150" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="150" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="150" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="58" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="210" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="218"><net_src comp="161" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="54" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="161" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="58" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="161" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="237"><net_src comp="181" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="242"><net_src comp="192" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="198" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="251"><net_src comp="84" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="256"><net_src comp="204" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="261"><net_src comp="214" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="220" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="270"><net_src comp="122" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="275"><net_src comp="128" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_output_V | {10 }
 - Input state : 
	Port: karastuba_mul : hs_input_V | {2 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln326 : 1
		i : 1
		br_ln326 : 2
		zext_ln329 : 1
		lhs_digits_data_V_ad : 2
		store_ln329 : 3
		empty_55 : 1
	State 3
	State 4
		icmp_ln331 : 1
		br_ln331 : 2
		add_ln334 : 1
		i_24 : 1
	State 5
		rhs_digits_data_V_ad : 1
		store_ln334 : 2
		empty_57 : 1
	State 6
	State 7
	State 8
		icmp_ln340 : 1
		i_25 : 1
		br_ln340 : 2
		zext_ln343 : 1
		res_digits_data_V_ad : 2
		res_digits_data_V_lo : 3
	State 9
		write_ln343 : 1
	State 10
		empty_59 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_karastuba_mul_templa_3_fu_168 |   288   |    27   | 773.502 |  100335 |  84415  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |              i_fu_181             |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |          add_ln334_fu_198         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_24_fu_204            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |            i_25_fu_220            |    0    |    0    |    0    |    0    |    15   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         icmp_ln326_fu_175         |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |         icmp_ln331_fu_192         |    0    |    0    |    0    |    0    |    11   |    0    |
|          |         icmp_ln340_fu_214         |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |           grp_read_fu_84          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |          grp_write_fu_90          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         zext_ln329_fu_187         |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |         zext_ln334_fu_210         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         zext_ln343_fu_226         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                   |   288   |    27   | 773.502 |  100335 |  84508  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-----------------+--------+--------+--------+--------+
|                 |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------------+--------+--------+--------+--------+
|lhs_digits_data_V|    2   |    0   |    0   |    0   |
|res_digits_data_V|    4   |    0   |    0   |    0   |
|rhs_digits_data_V|    2   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+
|      Total      |    8   |    0   |    0   |    0   |
+-----------------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln334_reg_243     |    8   |
|  hs_input_V_read_1_reg_248 |   64   |
|        i1_0_reg_146        |    8   |
|        i2_0_reg_157        |    8   |
|         i_0_reg_135        |    7   |
|        i_24_reg_253        |    8   |
|        i_25_reg_262        |    8   |
|          i_reg_234         |    7   |
|     icmp_ln331_reg_239     |    1   |
|     icmp_ln340_reg_258     |    1   |
|res_digits_data_V_ad_reg_267|    7   |
|res_digits_data_V_lo_reg_272|   64   |
+----------------------------+--------+
|            Total           |   191  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_90  |  p2  |   2  |  64  |   128  ||    9    |
| grp_access_fu_128 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   142  ||  1.904  ||    18   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   288  |   27   |   773  | 100335 |  84508 |    0   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   191  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   296  |   27   |   775  | 100526 |  84526 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
