# //  Questa Sim-64
# //  Version 10.5c_2 linux_x86_64 Oct 17 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# README.txt
# run_compil_tb.tcl
# script
# src
# src_tb
# transcript
# vsim.wlf
# wave.do
# work
cd script
ls
# run_axi4lite_slave_tb.tcl
# vsim.wlf
# wave_axi4lite_slave_tb.do
# work
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:04:48 on Jun 12,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Error: ../src/axi4lite_slave.vhd(240): near "=": (vcom-1576) expecting => or '|' or '!'.
# ** Error: ../src/axi4lite_slave.vhd(241): near "=": (vcom-1576) expecting => or '|' or '!'.
# ** Warning: ../src/axi4lite_slave.vhd(283): (vcom-1272) Length of expected is 128; length of actual is 65.
# ** Error: ../src/axi4lite_slave.vhd(376): VHDL Compiler exiting
# End time: 10:04:48 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 1
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_axi4lite_slave_tb.tcl line 27
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src/axi4lite_slave.vhd"
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:05:07 on Jun 12,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Warning: ../src/axi4lite_slave.vhd(283): (vcom-1272) Length of expected is 128; length of actual is 65.
# End time: 10:05:07 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:05:07 on Jun 12,2020
# vcom -reportprogress 300 -work work ../src_tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ../src_tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(141): (vcom-1484) Unknown formal identifier "vect_input_A_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(142): (vcom-1484) Unknown formal identifier "vect_input_B_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(143): (vcom-1484) Unknown formal identifier "vect_input_C_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(144): (vcom-1484) Unknown formal identifier "vect_input_D_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(146): (vcom-1484) Unknown formal identifier "output_reg_A_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(147): (vcom-1484) Unknown formal identifier "output_reg_B_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(148): (vcom-1484) Unknown formal identifier "output_reg_C_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(149): (vcom-1484) Unknown formal identifier "output_reg_D_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(305): VHDL Compiler exiting
# End time: 10:05:07 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_axi4lite_slave_tb.tcl line 30
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src_tb/axi4lite_slave_tb.vhd"
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:33:50 on Jun 12,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# ** Error: ../src/axi4lite_slave.vhd(292): Illegal target for signal assignment.
# ** Error: ../src/axi4lite_slave.vhd(292): (vcom-1136) Unknown identifier "en_i".
# ** Error: ../src/axi4lite_slave.vhd(386): VHDL Compiler exiting
# End time: 10:33:50 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_axi4lite_slave_tb.tcl line 27
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src/axi4lite_slave.vhd"
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:34:01 on Jun 12,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 10:34:01 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:34:01 on Jun 12,2020
# vcom -reportprogress 300 -work work ../src_tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ../src_tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(141): (vcom-1484) Unknown formal identifier "vect_input_A_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(142): (vcom-1484) Unknown formal identifier "vect_input_B_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(143): (vcom-1484) Unknown formal identifier "vect_input_C_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(144): (vcom-1484) Unknown formal identifier "vect_input_D_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(146): (vcom-1484) Unknown formal identifier "output_reg_A_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(147): (vcom-1484) Unknown formal identifier "output_reg_B_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(148): (vcom-1484) Unknown formal identifier "output_reg_C_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(149): (vcom-1484) Unknown formal identifier "output_reg_D_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(305): VHDL Compiler exiting
# End time: 10:34:01 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_axi4lite_slave_tb.tcl line 30
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src_tb/axi4lite_slave_tb.vhd"
do ./run_axi4lite_slave_tb.tcl
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Modifying /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/../modelsim.ini
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:39:50 on Jun 12,2020
# vcom -reportprogress 300 -work work ../src/axi4lite_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4lite_slave
# -- Compiling architecture rtl of axi4lite_slave
# End time: 10:39:50 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 10:39:50 on Jun 12,2020
# vcom -reportprogress 300 -work work ../src_tb/axi4lite_slave_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading entity axi4lite_slave
# -- Compiling entity axi4lite_slave_tb
# -- Compiling architecture Behavioral of axi4lite_slave_tb
# ** Warning: ../src_tb/axi4lite_slave_tb.vhd(67): (vcom-1236) Shared variables must be of a protected type.
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(141): (vcom-1484) Unknown formal identifier "vect_input_A_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(142): (vcom-1484) Unknown formal identifier "vect_input_B_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(143): (vcom-1484) Unknown formal identifier "vect_input_C_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(144): (vcom-1484) Unknown formal identifier "vect_input_D_i".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(146): (vcom-1484) Unknown formal identifier "output_reg_A_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(147): (vcom-1484) Unknown formal identifier "output_reg_B_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(148): (vcom-1484) Unknown formal identifier "output_reg_C_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(149): (vcom-1484) Unknown formal identifier "output_reg_D_o".
# ** Error: ../src_tb/axi4lite_slave_tb.vhd(305): VHDL Compiler exiting
# End time: 10:39:50 on Jun 12,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 1
# ** Error: /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
# Error in macro ././run_axi4lite_slave_tb.tcl line 30
# /opt/eda/mentor/questasim/10.5c/questasim/linux_x86_64/vcom failed.
#     while executing
# "vcom -reportprogress 300 -work work   ../src_tb/axi4lite_slave_tb.vhd"
