// Seed: 2439487462
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1,
    output tri0 id_2,
    output tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    input tri1 id_6,
    output tri0 id_7,
    output tri0 id_8,
    input tri id_9,
    input supply1 id_10,
    output uwire id_11,
    output tri0 id_12,
    output wor id_13,
    input tri1 id_14,
    input tri0 id_15
    , id_17
);
  wire id_18;
  module_0(
      id_18, id_17, id_18, id_18, id_18, id_17, id_18, id_18
  );
  wire id_19;
  and (id_7, id_18, id_14, id_1, id_17, id_15, id_4, id_0, id_9, id_6);
endmodule
