

================================================================
== Vitis HLS Report for 'mp_mul_89_90_Pipeline_VITIS_LOOP_144_2'
================================================================
* Date:           Tue May 20 14:38:01 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       18|  0.110 us|  0.180 us|    2|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_144_2  |        9|       16|        10|          1|          1|  1 ~ 8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1311|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     73|    -|
|Register         |        -|    -|    1188|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1188|   1480|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_494_p2     |         +|   0|  0|  32|          32|          32|
    |add_ln123_fu_424_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln130_61_fu_480_p2  |         +|   0|  0|  40|          33|          33|
    |add_ln130_62_fu_466_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln130_fu_470_p2     |         +|   0|  0|  40|          33|          33|
    |add_ln133_fu_544_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln144_fu_243_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln145_fu_294_p2     |         +|   0|  0|   7|           4|           4|
    |tempReg_fu_615_p2       |         +|   0|  0|  71|          64|          64|
    |temp_30_fu_500_p2       |         +|   0|  0|  41|          34|          34|
    |temp_fu_434_p2          |         +|   0|  0|  41|          34|          34|
    |u_fu_711_p2             |         +|   0|  0|  13|           4|           4|
    |v_116_fu_556_p2         |         +|   0|  0|  71|          64|          64|
    |v_fu_630_p2             |         +|   0|  0|  71|          64|          64|
    |sub_ln145_fu_290_p2     |         -|   0|  0|   7|           4|           4|
    |and_ln147_fu_683_p2     |       and|   0|  0|  64|          64|          64|
    |icmp_ln144_fu_237_p2    |      icmp|   0|  0|  13|           4|           4|
    |or_ln105_fu_574_p2      |        or|   0|  0|  64|          64|          64|
    |or_ln147_2_fu_693_p2    |        or|   0|  0|  64|          64|          64|
    |or_ln147_fu_653_p2      |        or|   0|  0|  64|          64|          64|
    |select_ln145_fu_304_p3  |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    |xor_ln105_6_fu_568_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_7_fu_580_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln105_fu_562_p2     |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_4_fu_649_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_6_fu_688_p2   |       xor|   0|  0|  64|          64|          64|
    |xor_ln147_7_fu_666_p2   |       xor|   0|  0|   2|           1|           2|
    |xor_ln147_fu_645_p2     |       xor|   0|  0|  64|          64|          64|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1311|        1150|        1212|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_17    |   9|          2|    4|          8|
    |j_fu_96                  |   9|          2|    4|          8|
    |t_out_o                  |  14|          3|    4|         12|
    |u_62_out_o               |  14|          3|   64|        192|
    |v_73_fu_92               |   9|          2|   64|        128|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  73|         16|  142|        352|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln105_reg_890                     |  32|   0|   32|          0|
    |add_ln133_reg_900                     |  32|   0|   64|         32|
    |add_ln133_reg_900_pp0_iter8_reg       |  32|   0|   64|         32|
    |ah_reg_803                            |  32|   0|   32|          0|
    |al_reg_793                            |  32|   0|   32|          0|
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg      |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg      |   1|   0|    1|          0|
    |bh_reg_808                            |  32|   0|   32|          0|
    |bl_reg_798                            |  32|   0|   32|          0|
    |i_cast_reg_757                        |   3|   0|    4|          1|
    |icmp_ln144_reg_769                    |   1|   0|    1|          0|
    |j_17_reg_762                          |   4|   0|    4|          0|
    |j_fu_96                               |   4|   0|    4|          0|
    |tempReg_reg_905                       |  64|   0|   64|          0|
    |tempReg_reg_905_pp0_iter8_reg         |  64|   0|   64|          0|
    |tmp_149_reg_858                       |  32|   0|   32|          0|
    |tmp_150_reg_879                       |   2|   0|    2|          0|
    |tmp_151_reg_863                       |  32|   0|   32|          0|
    |tmp_151_reg_863_pp0_iter5_reg         |  32|   0|   32|          0|
    |tmp_152_reg_869                       |  32|   0|   32|          0|
    |tmp_152_reg_869_pp0_iter5_reg         |  32|   0|   32|          0|
    |tmp_153_reg_874                       |  32|   0|   32|          0|
    |tmp_154_reg_895                       |   2|   0|    2|          0|
    |trunc_ln106_93_reg_842                |  32|   0|   32|          0|
    |trunc_ln106_94_reg_847                |  32|   0|   32|          0|
    |trunc_ln106_95_reg_852                |  32|   0|   32|          0|
    |trunc_ln106_95_reg_852_pp0_iter5_reg  |  32|   0|   32|          0|
    |trunc_ln106_reg_837                   |  32|   0|   32|          0|
    |trunc_ln125_reg_884                   |  32|   0|   32|          0|
    |trunc_ln125_reg_884_pp0_iter6_reg     |  32|   0|   32|          0|
    |trunc_ln144_reg_773                   |   1|   0|    1|          0|
    |u_62_out_load_reg_914                 |  64|   0|   64|          0|
    |v_73_fu_92                            |  64|   0|   64|          0|
    |v_reg_919                             |  64|   0|   64|          0|
    |icmp_ln144_reg_769                    |  64|  32|    1|          0|
    |tmp_153_reg_874                       |  64|  32|   32|          0|
    |trunc_ln106_reg_837                   |  64|  32|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1188|  96| 1126|         65|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_518_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_518_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_518_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_518_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_522_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_522_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_522_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_522_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_526_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_526_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_526_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_526_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_530_p_din0   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_530_p_din1   |  out|   32|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_530_p_dout0  |   in|   64|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|grp_fu_530_p_ce     |  out|    1|  ap_ctrl_hs|  mp_mul.89.90_Pipeline_VITIS_LOOP_144_2|  return value|
|v_017               |   in|   64|     ap_none|                                   v_017|        scalar|
|zext_ln143          |   in|    4|     ap_none|                              zext_ln143|        scalar|
|indvars_iv31        |   in|    4|     ap_none|                            indvars_iv31|        scalar|
|a_0_offset          |   in|    1|     ap_none|                              a_0_offset|        scalar|
|a_0_address0        |  out|    3|   ap_memory|                                     a_0|         array|
|a_0_ce0             |  out|    1|   ap_memory|                                     a_0|         array|
|a_0_q0              |   in|   64|   ap_memory|                                     a_0|         array|
|a_1_offset          |   in|    1|     ap_none|                              a_1_offset|        scalar|
|a_1_address0        |  out|    3|   ap_memory|                                     a_1|         array|
|a_1_ce0             |  out|    1|   ap_memory|                                     a_1|         array|
|a_1_q0              |   in|   64|   ap_memory|                                     a_1|         array|
|i                   |   in|    3|     ap_none|                                       i|        scalar|
|zext_ln145          |   in|    4|     ap_none|                              zext_ln145|        scalar|
|b_address0          |  out|    4|   ap_memory|                                       b|         array|
|b_ce0               |  out|    1|   ap_memory|                                       b|         array|
|b_q0                |   in|   64|   ap_memory|                                       b|         array|
|v_73_out            |  out|   64|      ap_vld|                                v_73_out|       pointer|
|v_73_out_ap_vld     |  out|    1|      ap_vld|                                v_73_out|       pointer|
|u_62_out_i          |   in|   64|     ap_ovld|                                u_62_out|       pointer|
|u_62_out_o          |  out|   64|     ap_ovld|                                u_62_out|       pointer|
|u_62_out_o_ap_vld   |  out|    1|     ap_ovld|                                u_62_out|       pointer|
|t_out_i             |   in|    4|     ap_ovld|                                   t_out|       pointer|
|t_out_o             |  out|    4|     ap_ovld|                                   t_out|       pointer|
|t_out_o_ap_vld      |  out|    1|     ap_ovld|                                   t_out|       pointer|
+--------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%v_73 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 'v_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln145_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln145"   --->   Operation 15 'read' 'zext_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i"   --->   Operation 16 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%a_1_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_1_offset"   --->   Operation 17 'read' 'a_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%a_0_offset_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %a_0_offset"   --->   Operation 18 'read' 'a_0_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvars_iv31_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %indvars_iv31"   --->   Operation 19 'read' 'indvars_iv31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln143_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln143"   --->   Operation 20 'read' 'zext_ln143_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%v_017_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v_017"   --->   Operation 21 'read' 'v_017_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_cast = zext i3 %i_read"   --->   Operation 22 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln143_cast = zext i4 %zext_ln143_read"   --->   Operation 23 'zext' 'zext_ln143_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 0, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 24 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_017_read, i64 %v_73" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln143_cast, i64 %u_62_out" [src/generic/fp_generic.c:140]   --->   Operation 26 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 0, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 27 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_17 = load i4 %j" [src/generic/fp_generic.c:144]   --->   Operation 29 'load' 'j_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%icmp_ln144 = icmp_eq  i4 %j_17, i4 %indvars_iv31_read" [src/generic/fp_generic.c:144]   --->   Operation 30 'icmp' 'icmp_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln144 = add i4 %j_17, i4 1" [src/generic/fp_generic.c:144]   --->   Operation 31 'add' 'add_ln144' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void %for.inc.split, void %for.inc22.exitStub" [src/generic/fp_generic.c:144]   --->   Operation 32 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln144, i4 %j" [src/generic/fp_generic.c:139]   --->   Operation 33 'store' 'store_ln139' <Predicate = (!icmp_ln144)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.57>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i4 %j_17" [src/generic/fp_generic.c:144]   --->   Operation 34 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %j_17, i32 1, i32 2" [src/generic/fp_generic.c:139]   --->   Operation 35 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_147 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %a_0_offset_read, i2 %lshr_ln" [src/generic/fp_generic.c:145]   --->   Operation 36 'bitconcatenate' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln145_3 = zext i3 %tmp_147" [src/generic/fp_generic.c:145]   --->   Operation 37 'zext' 'zext_ln145_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%a_0_addr = getelementptr i64 %a_0, i32 0, i32 %zext_ln145_3" [src/generic/fp_generic.c:145]   --->   Operation 38 'getelementptr' 'a_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_148 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %a_1_offset_read, i2 %lshr_ln" [src/generic/fp_generic.c:145]   --->   Operation 39 'bitconcatenate' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln145_4 = zext i3 %tmp_148" [src/generic/fp_generic.c:145]   --->   Operation 40 'zext' 'zext_ln145_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%a_1_addr = getelementptr i64 %a_1, i32 0, i32 %zext_ln145_4" [src/generic/fp_generic.c:145]   --->   Operation 41 'getelementptr' 'a_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [2/2] (2.32ns)   --->   "%a_0_load = load i3 %a_0_addr" [src/generic/fp_generic.c:145]   --->   Operation 42 'load' 'a_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%a_1_load = load i3 %a_1_addr" [src/generic/fp_generic.c:145]   --->   Operation 43 'load' 'a_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln145 = sub i4 %i_cast, i4 %j_17" [src/generic/fp_generic.c:145]   --->   Operation 44 'sub' 'sub_ln145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln145 = add i4 %zext_ln145_read, i4 %sub_ln145" [src/generic/fp_generic.c:145]   --->   Operation 45 'add' 'add_ln145' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln145_5 = zext i4 %add_ln145" [src/generic/fp_generic.c:145]   --->   Operation 46 'zext' 'zext_ln145_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln145_5" [src/generic/fp_generic.c:145]   --->   Operation 47 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 48 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.80>
ST_3 : Operation 49 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_0_load = load i3 %a_0_addr" [src/generic/fp_generic.c:145]   --->   Operation 49 'load' 'a_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 50 [1/2] ( I:2.32ns O:2.32ns )   --->   "%a_1_load = load i3 %a_1_addr" [src/generic/fp_generic.c:145]   --->   Operation 50 'load' 'a_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 8> <RAM>
ST_3 : Operation 51 [1/1] (1.48ns)   --->   "%select_ln145 = select i1 %trunc_ln144, i64 %a_1_load, i64 %a_0_load" [src/generic/fp_generic.c:145]   --->   Operation 51 'select' 'select_ln145' <Predicate = true> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%al = trunc i64 %select_ln145" [src/generic/fp_generic.c:145]   --->   Operation 52 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:145]   --->   Operation 53 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:145]   --->   Operation 54 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %select_ln145, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 55 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 56 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 57 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:145]   --->   Operation 58 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln105_61 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 59 'zext' 'zext_ln105_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:145]   --->   Operation 60 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_61, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 61 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 62 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_61, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 63 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 64 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 65 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_61, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:145]   --->   Operation 65 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 66 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:145]   --->   Operation 67 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln106_93 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 68 'trunc' 'trunc_ln106_93' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_61, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:145]   --->   Operation 69 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln106_94 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 70 'trunc' 'trunc_ln106_94' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:145]   --->   Operation 71 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln106_95 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 72 'trunc' 'trunc_ln106_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_149 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 73 'partselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_151 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 74 'partselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_152 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 75 'partselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_153 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 76 'partselect' 'tmp_153' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_149" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 77 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_94" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 78 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln123_53 = zext i32 %trunc_ln106_93" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 79 'zext' 'zext_ln123_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_53" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 80 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln123_54 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 81 'zext' 'zext_ln123_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_54, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:145]   --->   Operation 82 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_150 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 83 'partselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 84 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln106_60 = zext i2 %tmp_150" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 85 'zext' 'zext_ln106_60' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln106_61 = zext i32 %tmp_151" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 86 'zext' 'zext_ln106_61' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln106_62 = zext i32 %tmp_152" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:145]   --->   Operation 87 'zext' 'zext_ln106_62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_95" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 88 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130_62 = add i32 %trunc_ln106_95, i32 %tmp_151" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 89 'add' 'add_ln130_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 90 [1/1] (2.55ns)   --->   "%add_ln130 = add i33 %zext_ln130, i33 %zext_ln106_61" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 90 'add' 'add_ln130' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln130_53 = zext i33 %add_ln130" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 91 'zext' 'zext_ln130_53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (2.55ns)   --->   "%add_ln130_61 = add i33 %zext_ln106_62, i33 %zext_ln106_60" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 92 'add' 'add_ln130_61' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_61" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 93 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln130_54 = zext i33 %add_ln130_61" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 94 'zext' 'zext_ln130_54' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130_62" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:145]   --->   Operation 95 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 96 [1/1] (2.59ns)   --->   "%temp_30 = add i34 %zext_ln130_54, i34 %zext_ln130_53" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:145]   --->   Operation 96 'add' 'temp_30' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_154 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_30, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 97 'partselect' 'tmp_154' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%v_73_load = load i64 %v_73" [src/generic/fp_generic.c:146]   --->   Operation 98 'load' 'v_73_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:145]   --->   Operation 99 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_153, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 100 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%and_ln133_4 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_154, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 101 'bitconcatenate' 'and_ln133_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_4" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 102 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:145]   --->   Operation 103 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:146]   --->   Operation 104 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (3.52ns)   --->   "%v_116 = add i64 %or_ln, i64 %v_73_load" [src/generic/fp_generic.c:146]   --->   Operation 105 'add' 'v_116' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105 = xor i64 %v_116, i64 %shl_ln" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 106 'xor' 'xor_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_6 = xor i64 %shl_ln, i64 %v_73_load" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 107 'xor' 'xor_ln105_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105 = or i64 %xor_ln105, i64 %xor_ln105_6" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 108 'or' 'or_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_7 = xor i64 %or_ln105, i64 %v_116" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 109 'xor' 'xor_ln105_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_7, i32 63" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 110 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_65 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:146]   --->   Operation 111 'zext' 'zext_ln105_65' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:147]   --->   Operation 112 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_s, i32 %add_ln105" [src/generic/fp_generic.c:147]   --->   Operation 113 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln4, i64 %zext_ln105_65" [src/generic/fp_generic.c:147]   --->   Operation 114 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 115 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_116, i64 %v_73" [src/generic/fp_generic.c:140]   --->   Operation 115 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%u_62_out_load = load i64 %u_62_out" [src/generic/fp_generic.c:147]   --->   Operation 116 'load' 'u_62_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (3.52ns)   --->   "%v = add i64 %tempReg, i64 %u_62_out_load" [src/generic/fp_generic.c:147]   --->   Operation 117 'add' 'v' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v, i64 %u_62_out" [src/generic/fp_generic.c:140]   --->   Operation 118 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 138 [1/1] (0.00ns)   --->   "%v_73_load_1 = load i64 %v_73"   --->   Operation 138 'load' 'v_73_load_1' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_73_out, i64 %v_73_load_1"   --->   Operation 139 'write' 'write_ln0' <Predicate = (icmp_ln144)> <Delay = 0.00>
ST_9 : Operation 140 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 140 'ret' 'ret_ln0' <Predicate = (icmp_ln144)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.31>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%t_out_load = load i4 %t_out" [src/generic/fp_generic.c:148]   --->   Operation 119 'load' 't_out_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 120 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [src/generic/fp_generic.c:144]   --->   Operation 122 'specloopname' 'specloopname_ln144' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_6)   --->   "%xor_ln147 = xor i64 %v, i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 123 'xor' 'xor_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_6)   --->   "%xor_ln147_4 = xor i64 %tempReg, i64 %u_62_out_load" [src/generic/fp_generic.c:147]   --->   Operation 124 'xor' 'xor_ln147_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln147_6)   --->   "%or_ln147 = or i64 %xor_ln147, i64 %xor_ln147_4" [src/generic/fp_generic.c:147]   --->   Operation 125 'or' 'or_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:147]   --->   Operation 126 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_7 = xor i1 %bit_sel, i1 1" [src/generic/fp_generic.c:147]   --->   Operation 127 'xor' 'xor_ln147_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%trunc_ln147 = trunc i64 %tempReg" [src/generic/fp_generic.c:147]   --->   Operation 128 'trunc' 'trunc_ln147' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%xor_ln147_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln147_7, i63 %trunc_ln147" [src/generic/fp_generic.c:147]   --->   Operation 129 'bitconcatenate' 'xor_ln147_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%and_ln147 = and i64 %xor_ln147_5, i64 %add_ln133" [src/generic/fp_generic.c:147]   --->   Operation 130 'and' 'and_ln147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 131 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln147_6 = xor i64 %or_ln147, i64 %v" [src/generic/fp_generic.c:147]   --->   Operation 131 'xor' 'xor_ln147_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%or_ln147_2 = or i64 %xor_ln147_6, i64 %and_ln147" [src/generic/fp_generic.c:147]   --->   Operation 132 'or' 'or_ln147_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln147_2, i32 63" [src/generic/fp_generic.c:148]   --->   Operation 133 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node u)   --->   "%zext_ln148 = zext i1 %tmp" [src/generic/fp_generic.c:148]   --->   Operation 134 'zext' 'zext_ln148' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (1.73ns) (out node of the LUT)   --->   "%u = add i4 %zext_ln148, i4 %t_out_load" [src/generic/fp_generic.c:148]   --->   Operation 135 'add' 'u' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln140 = store i4 %u, i4 %t_out" [src/generic/fp_generic.c:140]   --->   Operation 136 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln144 = br void %for.inc" [src/generic/fp_generic.c:144]   --->   Operation 137 'br' 'br_ln144' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v_017]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln143]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ a_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln145]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_73_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_62_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
v_73                    (alloca           ) [ 01111111110]
j                       (alloca           ) [ 01000000000]
zext_ln145_read         (read             ) [ 01100000000]
i_read                  (read             ) [ 00000000000]
a_1_offset_read         (read             ) [ 01100000000]
a_0_offset_read         (read             ) [ 01100000000]
indvars_iv31_read       (read             ) [ 00000000000]
zext_ln143_read         (read             ) [ 00000000000]
v_017_read              (read             ) [ 00000000000]
i_cast                  (zext             ) [ 01100000000]
zext_ln143_cast         (zext             ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j_17                    (load             ) [ 01100000000]
icmp_ln144              (icmp             ) [ 01111111110]
add_ln144               (add              ) [ 00000000000]
br_ln144                (br               ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
trunc_ln144             (trunc            ) [ 01010000000]
lshr_ln                 (partselect       ) [ 00000000000]
tmp_147                 (bitconcatenate   ) [ 00000000000]
zext_ln145_3            (zext             ) [ 00000000000]
a_0_addr                (getelementptr    ) [ 01010000000]
tmp_148                 (bitconcatenate   ) [ 00000000000]
zext_ln145_4            (zext             ) [ 00000000000]
a_1_addr                (getelementptr    ) [ 01010000000]
sub_ln145               (sub              ) [ 00000000000]
add_ln145               (add              ) [ 00000000000]
zext_ln145_5            (zext             ) [ 00000000000]
b_addr                  (getelementptr    ) [ 01010000000]
a_0_load                (load             ) [ 00000000000]
a_1_load                (load             ) [ 00000000000]
select_ln145            (select           ) [ 00000000000]
al                      (trunc            ) [ 01001000000]
b_load                  (load             ) [ 00000000000]
bl                      (trunc            ) [ 01001000000]
ah                      (partselect       ) [ 01001000000]
bh                      (partselect       ) [ 01001000000]
zext_ln105              (zext             ) [ 01000100000]
zext_ln110              (zext             ) [ 01000100000]
zext_ln105_61           (zext             ) [ 01000100000]
zext_ln112              (zext             ) [ 01000100000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000011100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_93          (trunc            ) [ 01000010000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_94          (trunc            ) [ 01000010000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_95          (trunc            ) [ 01000011000]
tmp_149                 (partselect       ) [ 01000010000]
tmp_151                 (partselect       ) [ 01000011000]
tmp_152                 (partselect       ) [ 01000011000]
tmp_153                 (partselect       ) [ 01000011100]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_53           (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_54           (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_150                 (partselect       ) [ 01000001000]
trunc_ln125             (trunc            ) [ 01000001100]
zext_ln106_60           (zext             ) [ 00000000000]
zext_ln106_61           (zext             ) [ 00000000000]
zext_ln106_62           (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130_62            (add              ) [ 00000000000]
add_ln130               (add              ) [ 00000000000]
zext_ln130_53           (zext             ) [ 00000000000]
add_ln130_61            (add              ) [ 00000000000]
trunc_ln130             (trunc            ) [ 00000000000]
zext_ln130_54           (zext             ) [ 00000000000]
add_ln105               (add              ) [ 01000000100]
temp_30                 (add              ) [ 00000000000]
tmp_154                 (partselect       ) [ 01000000100]
v_73_load               (load             ) [ 00000000000]
shl_ln                  (bitconcatenate   ) [ 00000000000]
and_ln                  (bitconcatenate   ) [ 00000000000]
and_ln133_4             (bitconcatenate   ) [ 00000000000]
zext_ln133              (zext             ) [ 00000000000]
add_ln133               (add              ) [ 01000000011]
or_ln                   (bitconcatenate   ) [ 00000000000]
v_116                   (add              ) [ 00000000000]
xor_ln105               (xor              ) [ 00000000000]
xor_ln105_6             (xor              ) [ 00000000000]
or_ln105                (or               ) [ 00000000000]
xor_ln105_7             (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_65           (zext             ) [ 00000000000]
tmp_s                   (partselect       ) [ 00000000000]
or_ln4                  (bitconcatenate   ) [ 00000000000]
tempReg                 (add              ) [ 01000000011]
store_ln140             (store            ) [ 00000000000]
u_62_out_load           (load             ) [ 01000000001]
v                       (add              ) [ 01000000001]
store_ln140             (store            ) [ 00000000000]
t_out_load              (load             ) [ 00000000000]
specpipeline_ln139      (specpipeline     ) [ 00000000000]
speclooptripcount_ln139 (speclooptripcount) [ 00000000000]
specloopname_ln144      (specloopname     ) [ 00000000000]
xor_ln147               (xor              ) [ 00000000000]
xor_ln147_4             (xor              ) [ 00000000000]
or_ln147                (or               ) [ 00000000000]
bit_sel                 (bitselect        ) [ 00000000000]
xor_ln147_7             (xor              ) [ 00000000000]
trunc_ln147             (trunc            ) [ 00000000000]
xor_ln147_5             (bitconcatenate   ) [ 00000000000]
and_ln147               (and              ) [ 00000000000]
xor_ln147_6             (xor              ) [ 00000000000]
or_ln147_2              (or               ) [ 00000000000]
tmp                     (bitselect        ) [ 00000000000]
zext_ln148              (zext             ) [ 00000000000]
u                       (add              ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln144                (br               ) [ 00000000000]
v_73_load_1             (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v_017">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_017"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln143">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="indvars_iv31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_0_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="a_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="a_1_offset">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1_offset"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="a_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="zext_ln145">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="b">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="v_73_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_73_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="u_62_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_62_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="t_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i1.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="v_73_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_73/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln145_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="4" slack="0"/>
<pin id="103" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="3" slack="0"/>
<pin id="108" dir="0" index="1" bw="3" slack="0"/>
<pin id="109" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="a_1_offset_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_offset_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="a_0_offset_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_offset_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="indvars_iv31_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="4" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv31_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln143_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="4" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="0"/>
<pin id="133" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln143_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="v_017_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_017_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln0_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="0" index="2" bw="64" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="149" class="1004" name="a_0_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="64" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_0_addr/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="a_1_addr_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_1_addr/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_0_load/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_1_load/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="b_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="i_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln143_cast_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln143_cast/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln139_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="4" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln140_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="64" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln140_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln140_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="4" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="j_17_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_17/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln144_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="add_ln144_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln144/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln139_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln144_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln144/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="lshr_ln_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="2" slack="0"/>
<pin id="259" dir="0" index="1" bw="4" slack="1"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="0" index="3" bw="3" slack="0"/>
<pin id="262" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_147_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="1"/>
<pin id="269" dir="0" index="2" bw="2" slack="0"/>
<pin id="270" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_147/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln145_3_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="3" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_3/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_148_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="1"/>
<pin id="281" dir="0" index="2" bw="2" slack="0"/>
<pin id="282" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_148/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln145_4_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_4/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sub_ln145_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="3" slack="1"/>
<pin id="292" dir="0" index="1" bw="4" slack="1"/>
<pin id="293" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln145/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln145_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="1"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln145/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln145_5_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145_5/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln145_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="0" index="2" bw="64" slack="0"/>
<pin id="308" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln145/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="al_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="bl_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="ah_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="64" slack="0"/>
<pin id="322" dir="0" index="2" bw="7" slack="0"/>
<pin id="323" dir="0" index="3" bw="7" slack="0"/>
<pin id="324" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="bh_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="0"/>
<pin id="331" dir="0" index="1" bw="64" slack="0"/>
<pin id="332" dir="0" index="2" bw="7" slack="0"/>
<pin id="333" dir="0" index="3" bw="7" slack="0"/>
<pin id="334" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln105_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln110_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln105_61_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_61/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln112_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="359" class="1004" name="trunc_ln106_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="trunc_ln106_93_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_93/5 "/>
</bind>
</comp>

<comp id="367" class="1004" name="trunc_ln106_94_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="64" slack="0"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_94/5 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln106_95_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="64" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_95/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_149_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="0" index="1" bw="64" slack="0"/>
<pin id="378" dir="0" index="2" bw="7" slack="0"/>
<pin id="379" dir="0" index="3" bw="7" slack="0"/>
<pin id="380" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_149/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_151_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="0"/>
<pin id="387" dir="0" index="1" bw="64" slack="0"/>
<pin id="388" dir="0" index="2" bw="7" slack="0"/>
<pin id="389" dir="0" index="3" bw="7" slack="0"/>
<pin id="390" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_151/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_152_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="0" index="1" bw="64" slack="0"/>
<pin id="398" dir="0" index="2" bw="7" slack="0"/>
<pin id="399" dir="0" index="3" bw="7" slack="0"/>
<pin id="400" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_152/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_153_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="64" slack="0"/>
<pin id="408" dir="0" index="2" bw="7" slack="0"/>
<pin id="409" dir="0" index="3" bw="7" slack="0"/>
<pin id="410" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_153/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln106_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln123_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln123_53_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_53/6 "/>
</bind>
</comp>

<comp id="424" class="1004" name="add_ln123_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln123_54_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="33" slack="0"/>
<pin id="432" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_54/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="temp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="33" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_150_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="2" slack="0"/>
<pin id="442" dir="0" index="1" bw="34" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="0"/>
<pin id="444" dir="0" index="3" bw="7" slack="0"/>
<pin id="445" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_150/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="trunc_ln125_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="34" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln106_60_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="2" slack="1"/>
<pin id="456" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_60/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln106_61_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="2"/>
<pin id="459" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_61/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln106_62_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="2"/>
<pin id="462" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_62/7 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln130_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="2"/>
<pin id="465" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln130_62_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="2"/>
<pin id="468" dir="0" index="1" bw="32" slack="2"/>
<pin id="469" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_62/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln130_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="zext_ln130_53_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="33" slack="0"/>
<pin id="478" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_53/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="add_ln130_61_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="0" index="1" bw="2" slack="0"/>
<pin id="483" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_61/7 "/>
</bind>
</comp>

<comp id="486" class="1004" name="trunc_ln130_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="33" slack="0"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln130_54_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="33" slack="0"/>
<pin id="492" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_54/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="add_ln105_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="temp_30_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="33" slack="0"/>
<pin id="502" dir="0" index="1" bw="33" slack="0"/>
<pin id="503" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_30/7 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_154_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="2" slack="0"/>
<pin id="508" dir="0" index="1" bw="34" slack="0"/>
<pin id="509" dir="0" index="2" bw="7" slack="0"/>
<pin id="510" dir="0" index="3" bw="7" slack="0"/>
<pin id="511" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_154/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="v_73_load_load_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="7"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_73_load/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="shl_ln_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="2"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/8 "/>
</bind>
</comp>

<comp id="526" class="1004" name="and_ln_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="64" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="3"/>
<pin id="529" dir="0" index="2" bw="1" slack="0"/>
<pin id="530" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="and_ln133_4_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="34" slack="0"/>
<pin id="535" dir="0" index="1" bw="2" slack="1"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_4/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln133_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="34" slack="0"/>
<pin id="542" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln133_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="34" slack="0"/>
<pin id="546" dir="0" index="1" bw="64" slack="0"/>
<pin id="547" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="550" class="1004" name="or_ln_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="64" slack="0"/>
<pin id="552" dir="0" index="1" bw="32" slack="2"/>
<pin id="553" dir="0" index="2" bw="32" slack="3"/>
<pin id="554" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="v_116_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="0" index="1" bw="64" slack="0"/>
<pin id="559" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_116/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="xor_ln105_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="0"/>
<pin id="564" dir="0" index="1" bw="64" slack="0"/>
<pin id="565" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="xor_ln105_6_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="0"/>
<pin id="571" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_6/8 "/>
</bind>
</comp>

<comp id="574" class="1004" name="or_ln105_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="64" slack="0"/>
<pin id="576" dir="0" index="1" bw="64" slack="0"/>
<pin id="577" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="xor_ln105_7_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="64" slack="0"/>
<pin id="582" dir="0" index="1" bw="64" slack="0"/>
<pin id="583" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_7/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="carry_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="64" slack="0"/>
<pin id="589" dir="0" index="2" bw="7" slack="0"/>
<pin id="590" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln105_65_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_65/8 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_s_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="64" slack="0"/>
<pin id="601" dir="0" index="2" bw="7" slack="0"/>
<pin id="602" dir="0" index="3" bw="7" slack="0"/>
<pin id="603" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="608" class="1004" name="or_ln4_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="64" slack="0"/>
<pin id="610" dir="0" index="1" bw="32" slack="0"/>
<pin id="611" dir="0" index="2" bw="32" slack="1"/>
<pin id="612" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln4/8 "/>
</bind>
</comp>

<comp id="615" class="1004" name="tempReg_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln140_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="64" slack="0"/>
<pin id="623" dir="0" index="1" bw="64" slack="7"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="626" class="1004" name="u_62_out_load_load_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_62_out_load/9 "/>
</bind>
</comp>

<comp id="630" class="1004" name="v_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="1"/>
<pin id="632" dir="0" index="1" bw="64" slack="0"/>
<pin id="633" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v/9 "/>
</bind>
</comp>

<comp id="635" class="1004" name="store_ln140_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="0"/>
<pin id="637" dir="0" index="1" bw="64" slack="0"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="641" class="1004" name="t_out_load_load_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="0"/>
<pin id="643" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_out_load/10 "/>
</bind>
</comp>

<comp id="645" class="1004" name="xor_ln147_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="1"/>
<pin id="647" dir="0" index="1" bw="64" slack="2"/>
<pin id="648" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147/10 "/>
</bind>
</comp>

<comp id="649" class="1004" name="xor_ln147_4_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="64" slack="2"/>
<pin id="651" dir="0" index="1" bw="64" slack="1"/>
<pin id="652" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_4/10 "/>
</bind>
</comp>

<comp id="653" class="1004" name="or_ln147_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="64" slack="0"/>
<pin id="655" dir="0" index="1" bw="64" slack="0"/>
<pin id="656" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="bit_sel_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="1" slack="0"/>
<pin id="661" dir="0" index="1" bw="64" slack="2"/>
<pin id="662" dir="0" index="2" bw="7" slack="0"/>
<pin id="663" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/10 "/>
</bind>
</comp>

<comp id="666" class="1004" name="xor_ln147_7_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="0"/>
<pin id="668" dir="0" index="1" bw="1" slack="0"/>
<pin id="669" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_7/10 "/>
</bind>
</comp>

<comp id="672" class="1004" name="trunc_ln147_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="64" slack="2"/>
<pin id="674" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln147/10 "/>
</bind>
</comp>

<comp id="675" class="1004" name="xor_ln147_5_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="0" index="2" bw="63" slack="0"/>
<pin id="679" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln147_5/10 "/>
</bind>
</comp>

<comp id="683" class="1004" name="and_ln147_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="0"/>
<pin id="685" dir="0" index="1" bw="64" slack="2"/>
<pin id="686" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln147/10 "/>
</bind>
</comp>

<comp id="688" class="1004" name="xor_ln147_6_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="0"/>
<pin id="690" dir="0" index="1" bw="64" slack="1"/>
<pin id="691" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln147_6/10 "/>
</bind>
</comp>

<comp id="693" class="1004" name="or_ln147_2_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="0"/>
<pin id="695" dir="0" index="1" bw="64" slack="0"/>
<pin id="696" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln147_2/10 "/>
</bind>
</comp>

<comp id="699" class="1004" name="tmp_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="64" slack="0"/>
<pin id="702" dir="0" index="2" bw="7" slack="0"/>
<pin id="703" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln148_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/10 "/>
</bind>
</comp>

<comp id="711" class="1004" name="u_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="4" slack="0"/>
<pin id="714" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/10 "/>
</bind>
</comp>

<comp id="717" class="1004" name="store_ln140_store_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="0"/>
<pin id="719" dir="0" index="1" bw="4" slack="0"/>
<pin id="720" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="723" class="1004" name="v_73_load_1_load_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="64" slack="8"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_73_load_1/9 "/>
</bind>
</comp>

<comp id="727" class="1005" name="v_73_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="64" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_73 "/>
</bind>
</comp>

<comp id="735" class="1005" name="j_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="4" slack="0"/>
<pin id="737" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="742" class="1005" name="zext_ln145_read_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="4" slack="1"/>
<pin id="744" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln145_read "/>
</bind>
</comp>

<comp id="747" class="1005" name="a_1_offset_read_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="1"/>
<pin id="749" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="a_1_offset_read "/>
</bind>
</comp>

<comp id="752" class="1005" name="a_0_offset_read_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="1" slack="1"/>
<pin id="754" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="a_0_offset_read "/>
</bind>
</comp>

<comp id="757" class="1005" name="i_cast_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="4" slack="1"/>
<pin id="759" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_cast "/>
</bind>
</comp>

<comp id="762" class="1005" name="j_17_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="4" slack="1"/>
<pin id="764" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_17 "/>
</bind>
</comp>

<comp id="769" class="1005" name="icmp_ln144_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="8"/>
<pin id="771" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="773" class="1005" name="trunc_ln144_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="1"/>
<pin id="775" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln144 "/>
</bind>
</comp>

<comp id="778" class="1005" name="a_0_addr_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="3" slack="1"/>
<pin id="780" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_0_addr "/>
</bind>
</comp>

<comp id="783" class="1005" name="a_1_addr_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="1"/>
<pin id="785" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="a_1_addr "/>
</bind>
</comp>

<comp id="788" class="1005" name="b_addr_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="1"/>
<pin id="790" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="793" class="1005" name="al_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="798" class="1005" name="bl_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="803" class="1005" name="ah_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="1"/>
<pin id="805" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="808" class="1005" name="bh_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="32" slack="1"/>
<pin id="810" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="813" class="1005" name="zext_ln105_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="1"/>
<pin id="815" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="819" class="1005" name="zext_ln110_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="64" slack="1"/>
<pin id="821" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="825" class="1005" name="zext_ln105_61_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="64" slack="1"/>
<pin id="827" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_61 "/>
</bind>
</comp>

<comp id="831" class="1005" name="zext_ln112_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="64" slack="1"/>
<pin id="833" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="837" class="1005" name="trunc_ln106_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="3"/>
<pin id="839" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="842" class="1005" name="trunc_ln106_93_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="1"/>
<pin id="844" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_93 "/>
</bind>
</comp>

<comp id="847" class="1005" name="trunc_ln106_94_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="1"/>
<pin id="849" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_94 "/>
</bind>
</comp>

<comp id="852" class="1005" name="trunc_ln106_95_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="32" slack="2"/>
<pin id="854" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_95 "/>
</bind>
</comp>

<comp id="858" class="1005" name="tmp_149_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_149 "/>
</bind>
</comp>

<comp id="863" class="1005" name="tmp_151_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="2"/>
<pin id="865" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_151 "/>
</bind>
</comp>

<comp id="869" class="1005" name="tmp_152_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="2"/>
<pin id="871" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_152 "/>
</bind>
</comp>

<comp id="874" class="1005" name="tmp_153_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="3"/>
<pin id="876" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_153 "/>
</bind>
</comp>

<comp id="879" class="1005" name="tmp_150_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="2" slack="1"/>
<pin id="881" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_150 "/>
</bind>
</comp>

<comp id="884" class="1005" name="trunc_ln125_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="2"/>
<pin id="886" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="890" class="1005" name="add_ln105_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="32" slack="1"/>
<pin id="892" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="895" class="1005" name="tmp_154_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="2" slack="1"/>
<pin id="897" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_154 "/>
</bind>
</comp>

<comp id="900" class="1005" name="add_ln133_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="64" slack="2"/>
<pin id="902" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="905" class="1005" name="tempReg_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="64" slack="1"/>
<pin id="907" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="914" class="1005" name="u_62_out_load_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="64" slack="1"/>
<pin id="916" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_62_out_load "/>
</bind>
</comp>

<comp id="919" class="1005" name="v_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="64" slack="1"/>
<pin id="921" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="v "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="30" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="90" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="46" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="46" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="149" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="156" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="46" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="207"><net_src comp="106" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="130" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="36" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="136" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="208" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="24" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="241"><net_src comp="234" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="124" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="234" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="38" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="253"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="265"><net_src comp="42" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="257" pin="4"/><net_sink comp="266" pin=2"/></net>

<net id="276"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="257" pin="4"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="298"><net_src comp="290" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="294" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="309"><net_src comp="169" pin="3"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="163" pin="3"/><net_sink comp="304" pin=2"/></net>

<net id="314"><net_src comp="304" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="182" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="304" pin="3"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="50" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="328"><net_src comp="52" pin="0"/><net_sink comp="319" pin=3"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="182" pin="3"/><net_sink comp="329" pin=1"/></net>

<net id="337"><net_src comp="50" pin="0"/><net_sink comp="329" pin=2"/></net>

<net id="338"><net_src comp="52" pin="0"/><net_sink comp="329" pin=3"/></net>

<net id="342"><net_src comp="339" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="352"><net_src comp="349" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="362"><net_src comp="188" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="192" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="196" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="200" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="188" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="383"><net_src comp="50" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="384"><net_src comp="52" pin="0"/><net_sink comp="375" pin=3"/></net>

<net id="391"><net_src comp="48" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="196" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="401"><net_src comp="48" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="192" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="50" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="52" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="411"><net_src comp="48" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="200" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="50" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="428"><net_src comp="418" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="415" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="446"><net_src comp="54" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="434" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="50" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="449"><net_src comp="56" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="453"><net_src comp="434" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="474"><net_src comp="463" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="457" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="460" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="454" pin="1"/><net_sink comp="480" pin=1"/></net>

<net id="489"><net_src comp="480" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="480" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="486" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="466" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="490" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="476" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="54" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="500" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="50" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="56" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="524"><net_src comp="58" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="46" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="58" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="46" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="60" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="46" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="543"><net_src comp="533" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="540" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="526" pin="3"/><net_sink comp="544" pin=1"/></net>

<net id="555"><net_src comp="58" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="560"><net_src comp="550" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="516" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="567"><net_src comp="519" pin="3"/><net_sink comp="562" pin=1"/></net>

<net id="572"><net_src comp="519" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="516" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="562" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="568" pin="2"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="574" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="556" pin="2"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="62" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="580" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="52" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="604"><net_src comp="48" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="544" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="606"><net_src comp="50" pin="0"/><net_sink comp="598" pin=2"/></net>

<net id="607"><net_src comp="52" pin="0"/><net_sink comp="598" pin=3"/></net>

<net id="613"><net_src comp="58" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="598" pin="4"/><net_sink comp="608" pin=1"/></net>

<net id="619"><net_src comp="608" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="594" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="556" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="629"><net_src comp="22" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="22" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="644"><net_src comp="24" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="657"><net_src comp="645" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="649" pin="2"/><net_sink comp="653" pin=1"/></net>

<net id="664"><net_src comp="82" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="665"><net_src comp="84" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="670"><net_src comp="659" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="86" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="680"><net_src comp="88" pin="0"/><net_sink comp="675" pin=0"/></net>

<net id="681"><net_src comp="666" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="682"><net_src comp="672" pin="1"/><net_sink comp="675" pin=2"/></net>

<net id="687"><net_src comp="675" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="692"><net_src comp="653" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="688" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="683" pin="2"/><net_sink comp="693" pin=1"/></net>

<net id="704"><net_src comp="62" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="52" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="699" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="641" pin="1"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="24" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="726"><net_src comp="723" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="730"><net_src comp="92" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="733"><net_src comp="727" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="734"><net_src comp="727" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="738"><net_src comp="96" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="745"><net_src comp="100" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="750"><net_src comp="112" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="755"><net_src comp="118" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="760"><net_src comp="204" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="765"><net_src comp="234" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="767"><net_src comp="762" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="768"><net_src comp="762" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="772"><net_src comp="237" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="776"><net_src comp="254" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="781"><net_src comp="149" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="786"><net_src comp="156" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="791"><net_src comp="175" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="796"><net_src comp="311" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="801"><net_src comp="315" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="806"><net_src comp="319" pin="4"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="811"><net_src comp="329" pin="4"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="816"><net_src comp="339" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="822"><net_src comp="344" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="824"><net_src comp="819" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="828"><net_src comp="349" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="830"><net_src comp="825" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="834"><net_src comp="354" pin="1"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="836"><net_src comp="831" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="840"><net_src comp="359" pin="1"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="550" pin=2"/></net>

<net id="845"><net_src comp="363" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="850"><net_src comp="367" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="855"><net_src comp="371" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="861"><net_src comp="375" pin="4"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="866"><net_src comp="385" pin="4"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="868"><net_src comp="863" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="872"><net_src comp="395" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="877"><net_src comp="405" pin="4"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="882"><net_src comp="440" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="887"><net_src comp="450" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="893"><net_src comp="494" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="898"><net_src comp="506" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="903"><net_src comp="544" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="908"><net_src comp="615" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="910"><net_src comp="905" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="911"><net_src comp="905" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="912"><net_src comp="905" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="913"><net_src comp="905" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="917"><net_src comp="626" pin="1"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="649" pin=1"/></net>

<net id="922"><net_src comp="630" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="688" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_0 | {}
	Port: a_1 | {}
	Port: b | {}
	Port: v_73_out | {9 }
	Port: u_62_out | {1 9 }
	Port: t_out | {1 10 }
 - Input state : 
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_144_2 : v_017 | {1 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_144_2 : zext_ln143 | {1 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_144_2 : indvars_iv31 | {1 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_144_2 : a_0_offset | {1 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_144_2 : a_0 | {2 3 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_144_2 : a_1_offset | {1 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_144_2 : a_1 | {2 3 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_144_2 : i | {1 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_144_2 : zext_ln145 | {1 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_144_2 : b | {2 3 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_144_2 : u_62_out | {9 }
	Port: mp_mul.89.90_Pipeline_VITIS_LOOP_144_2 : t_out | {10 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		j_17 : 1
		icmp_ln144 : 2
		add_ln144 : 2
		br_ln144 : 3
		store_ln139 : 3
	State 2
		tmp_147 : 1
		zext_ln145_3 : 2
		a_0_addr : 3
		tmp_148 : 1
		zext_ln145_4 : 2
		a_1_addr : 3
		a_0_load : 4
		a_1_load : 4
		add_ln145 : 1
		zext_ln145_5 : 2
		b_addr : 3
		b_load : 4
	State 3
		select_ln145 : 1
		al : 2
		bl : 1
		ah : 2
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_93 : 1
		trunc_ln106_94 : 1
		trunc_ln106_95 : 1
		tmp_149 : 1
		tmp_151 : 1
		tmp_152 : 1
		tmp_153 : 1
	State 6
		add_ln123 : 1
		zext_ln123_54 : 2
		temp : 3
		tmp_150 : 4
		trunc_ln125 : 4
	State 7
		add_ln130 : 1
		zext_ln130_53 : 2
		add_ln130_61 : 1
		trunc_ln130 : 2
		zext_ln130_54 : 2
		add_ln105 : 3
		temp_30 : 3
		tmp_154 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_116 : 1
		xor_ln105 : 2
		xor_ln105_6 : 1
		or_ln105 : 2
		xor_ln105_7 : 2
		carry : 2
		zext_ln105_65 : 3
		tmp_s : 3
		or_ln4 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		v : 1
		store_ln140 : 2
		write_ln0 : 1
	State 10
		xor_ln147_7 : 1
		xor_ln147_5 : 1
		and_ln147 : 2
		or_ln147_2 : 2
		tmp : 2
		zext_ln148 : 3
		u : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |           grp_fu_188          |    4    |   165   |    50   |
|    mul   |           grp_fu_192          |    4    |   165   |    50   |
|          |           grp_fu_196          |    4    |   165   |    50   |
|          |           grp_fu_200          |    4    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln144_fu_243       |    0    |    0    |    13   |
|          |        add_ln145_fu_294       |    0    |    0    |    7    |
|          |        add_ln123_fu_424       |    0    |    0    |    39   |
|          |          temp_fu_434          |    0    |    0    |    40   |
|          |      add_ln130_62_fu_466      |    0    |    0    |    32   |
|          |        add_ln130_fu_470       |    0    |    0    |    39   |
|    add   |      add_ln130_61_fu_480      |    0    |    0    |    39   |
|          |        add_ln105_fu_494       |    0    |    0    |    32   |
|          |         temp_30_fu_500        |    0    |    0    |    40   |
|          |        add_ln133_fu_544       |    0    |    0    |    71   |
|          |          v_116_fu_556         |    0    |    0    |    71   |
|          |         tempReg_fu_615        |    0    |    0    |    71   |
|          |            v_fu_630           |    0    |    0    |    71   |
|          |            u_fu_711           |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|          |        xor_ln105_fu_562       |    0    |    0    |    64   |
|          |       xor_ln105_6_fu_568      |    0    |    0    |    64   |
|          |       xor_ln105_7_fu_580      |    0    |    0    |    64   |
|    xor   |        xor_ln147_fu_645       |    0    |    0    |    64   |
|          |       xor_ln147_4_fu_649      |    0    |    0    |    64   |
|          |       xor_ln147_7_fu_666      |    0    |    0    |    2    |
|          |       xor_ln147_6_fu_688      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|          |        or_ln105_fu_574        |    0    |    0    |    64   |
|    or    |        or_ln147_fu_653        |    0    |    0    |    64   |
|          |       or_ln147_2_fu_693       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|  select  |      select_ln145_fu_304      |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|    and   |        and_ln147_fu_683       |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln144_fu_237       |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|    sub   |        sub_ln145_fu_290       |    0    |    0    |    7    |
|----------|-------------------------------|---------|---------|---------|
|          |  zext_ln145_read_read_fu_100  |    0    |    0    |    0    |
|          |       i_read_read_fu_106      |    0    |    0    |    0    |
|          |  a_1_offset_read_read_fu_112  |    0    |    0    |    0    |
|   read   |  a_0_offset_read_read_fu_118  |    0    |    0    |    0    |
|          | indvars_iv31_read_read_fu_124 |    0    |    0    |    0    |
|          |  zext_ln143_read_read_fu_130  |    0    |    0    |    0    |
|          |     v_017_read_read_fu_136    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_142    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         i_cast_fu_204         |    0    |    0    |    0    |
|          |     zext_ln143_cast_fu_208    |    0    |    0    |    0    |
|          |      zext_ln145_3_fu_273      |    0    |    0    |    0    |
|          |      zext_ln145_4_fu_285      |    0    |    0    |    0    |
|          |      zext_ln145_5_fu_299      |    0    |    0    |    0    |
|          |       zext_ln105_fu_339       |    0    |    0    |    0    |
|          |       zext_ln110_fu_344       |    0    |    0    |    0    |
|          |      zext_ln105_61_fu_349     |    0    |    0    |    0    |
|          |       zext_ln112_fu_354       |    0    |    0    |    0    |
|          |       zext_ln106_fu_415       |    0    |    0    |    0    |
|   zext   |       zext_ln123_fu_418       |    0    |    0    |    0    |
|          |      zext_ln123_53_fu_421     |    0    |    0    |    0    |
|          |      zext_ln123_54_fu_430     |    0    |    0    |    0    |
|          |      zext_ln106_60_fu_454     |    0    |    0    |    0    |
|          |      zext_ln106_61_fu_457     |    0    |    0    |    0    |
|          |      zext_ln106_62_fu_460     |    0    |    0    |    0    |
|          |       zext_ln130_fu_463       |    0    |    0    |    0    |
|          |      zext_ln130_53_fu_476     |    0    |    0    |    0    |
|          |      zext_ln130_54_fu_490     |    0    |    0    |    0    |
|          |       zext_ln133_fu_540       |    0    |    0    |    0    |
|          |      zext_ln105_65_fu_594     |    0    |    0    |    0    |
|          |       zext_ln148_fu_707       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       trunc_ln144_fu_254      |    0    |    0    |    0    |
|          |           al_fu_311           |    0    |    0    |    0    |
|          |           bl_fu_315           |    0    |    0    |    0    |
|          |       trunc_ln106_fu_359      |    0    |    0    |    0    |
|   trunc  |     trunc_ln106_93_fu_363     |    0    |    0    |    0    |
|          |     trunc_ln106_94_fu_367     |    0    |    0    |    0    |
|          |     trunc_ln106_95_fu_371     |    0    |    0    |    0    |
|          |       trunc_ln125_fu_450      |    0    |    0    |    0    |
|          |       trunc_ln130_fu_486      |    0    |    0    |    0    |
|          |       trunc_ln147_fu_672      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         lshr_ln_fu_257        |    0    |    0    |    0    |
|          |           ah_fu_319           |    0    |    0    |    0    |
|          |           bh_fu_329           |    0    |    0    |    0    |
|          |         tmp_149_fu_375        |    0    |    0    |    0    |
|partselect|         tmp_151_fu_385        |    0    |    0    |    0    |
|          |         tmp_152_fu_395        |    0    |    0    |    0    |
|          |         tmp_153_fu_405        |    0    |    0    |    0    |
|          |         tmp_150_fu_440        |    0    |    0    |    0    |
|          |         tmp_154_fu_506        |    0    |    0    |    0    |
|          |          tmp_s_fu_598         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         tmp_147_fu_266        |    0    |    0    |    0    |
|          |         tmp_148_fu_278        |    0    |    0    |    0    |
|          |         shl_ln_fu_519         |    0    |    0    |    0    |
|bitconcatenate|         and_ln_fu_526         |    0    |    0    |    0    |
|          |       and_ln133_4_fu_533      |    0    |    0    |    0    |
|          |          or_ln_fu_550         |    0    |    0    |    0    |
|          |         or_ln4_fu_608         |    0    |    0    |    0    |
|          |       xor_ln147_5_fu_675      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          carry_fu_586         |    0    |    0    |    0    |
| bitselect|         bit_sel_fu_659        |    0    |    0    |    0    |
|          |           tmp_fu_699          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    16   |   660   |   1504  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    a_0_addr_reg_778   |    3   |
|a_0_offset_read_reg_752|    1   |
|    a_1_addr_reg_783   |    3   |
|a_1_offset_read_reg_747|    1   |
|   add_ln105_reg_890   |   32   |
|   add_ln133_reg_900   |   64   |
|       ah_reg_803      |   32   |
|       al_reg_793      |   32   |
|     b_addr_reg_788    |    4   |
|       bh_reg_808      |   32   |
|       bl_reg_798      |   32   |
|     i_cast_reg_757    |    4   |
|   icmp_ln144_reg_769  |    1   |
|      j_17_reg_762     |    4   |
|       j_reg_735       |    4   |
|    tempReg_reg_905    |   64   |
|    tmp_149_reg_858    |   32   |
|    tmp_150_reg_879    |    2   |
|    tmp_151_reg_863    |   32   |
|    tmp_152_reg_869    |   32   |
|    tmp_153_reg_874    |   32   |
|    tmp_154_reg_895    |    2   |
| trunc_ln106_93_reg_842|   32   |
| trunc_ln106_94_reg_847|   32   |
| trunc_ln106_95_reg_852|   32   |
|  trunc_ln106_reg_837  |   32   |
|  trunc_ln125_reg_884  |   32   |
|  trunc_ln144_reg_773  |    1   |
| u_62_out_load_reg_914 |   64   |
|      v_73_reg_727     |   64   |
|       v_reg_919       |   64   |
| zext_ln105_61_reg_825 |   64   |
|   zext_ln105_reg_813  |   64   |
|   zext_ln110_reg_819  |   64   |
|   zext_ln112_reg_831  |   64   |
|zext_ln145_read_reg_742|    4   |
+-----------------------+--------+
|         Total         |  1058  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_163 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_169 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_182 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_188    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_188    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_192    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_192    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_196    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_196    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_200    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_200    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   532  ||  17.468 ||    0    ||    99   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1504  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   17   |    0   |   99   |
|  Register |    -   |    -   |  1058  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   17   |  1718  |  1603  |
+-----------+--------+--------+--------+--------+
