<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\impl\gwsynthesis\wave_table_sound.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\hra\Documents\github\wave_table_sound\gowin\wave_table_sound\src\wave_table_sound.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.2.01Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV4LQ100C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Oct 25 07:03:56 2021
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2019 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>29176</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7047</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1956</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Fmax</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>DEFAULT_CLK</td>
<td>36.030(MHz)</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Setup</td>
<td>-6558.566</td>
<td>1956</td>
</tr>
<tr>
<td>DEFAULT_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-17.755</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins340181/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>27.155</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-17.515</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins340165/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.915</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-17.397</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins340176/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.797</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-17.258</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins340175/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.658</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-17.161</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins341143/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.561</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-17.128</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins340166/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.528</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-17.127</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins341144/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.527</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-16.970</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins340178/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.370</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-16.923</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins340177/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.323</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-16.851</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins340167/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.251</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-16.821</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340164/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>26.221</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-16.472</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins340163/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.872</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-16.468</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins340182/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.868</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-16.433</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins340180/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.833</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-16.365</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins340179/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.765</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-16.324</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins340170/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.724</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-16.155</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins340168/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.555</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-16.118</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins341147/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.518</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-16.118</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins341146/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.518</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-16.118</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins341145/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.518</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-16.118</td>
<td>u_wts_core/u_wts_register/ff_reg_ar_a1[4]_ins341909/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/ff_level[2]_ins340663/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.518</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-16.092</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins340169/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.492</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-16.041</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_state[1]_ins340823/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_level[8]_ins340825/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.441</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-15.952</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins340171/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.352</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-15.917</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_state[1]_ins340823/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_level[5]_ins340800/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>25.317</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.568</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[5]_ins340720/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins340719/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>2</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[1]_ins341004/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[2]_ins341003/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>3</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[11]_ins340994/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340993/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>4</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[13]_ins340992/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[14]_ins340991/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>5</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins340934/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[2]_ins340933/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>6</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[3]_ins340932/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[4]_ins340931/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>7</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins340858/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[8]_ins340857/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>8</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[12]_ins340853/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[13]_ins340852/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>9</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[15]_ins340850/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[16]_ins340849/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>10</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins340779/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins340797/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>11</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins340794/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[2]_ins340793/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>12</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[5]_ins340790/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[6]_ins340789/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>13</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[14]_ins340781/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[15]_ins340780/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>14</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[0]_ins340725/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins340724/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>15</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[7]_ins340718/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[8]_ins340717/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>16</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[9]_ins340716/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[10]_ins340715/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>17</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins340713/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[13]_ins340712/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>18</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[14]_ins340711/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins340710/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>19</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[16]_ins340639/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[17]_ins340657/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>20</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[6]_ins340649/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340648/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>21</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[12]_ins340643/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[13]_ins340642/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>22</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[2]_ins340583/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[3]_ins340582/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>23</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[9]_ins340576/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[10]_ins340575/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>24</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[10]_ins340575/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[11]_ins340574/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>25</td>
<td>0.571</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[12]_ins340573/Q</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[13]_ins340572/D</td>
<td>DEFAULT_CLK:[R]</td>
<td>DEFAULT_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>ff_nwr1_ins340133</td>
</tr>
<tr>
<td>2</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>ff_nwr2_ins340135</td>
</tr>
<tr>
<td>3</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins340140</td>
</tr>
<tr>
<td>4</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins340148</td>
</tr>
<tr>
<td>5</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340164</td>
</tr>
<tr>
<td>6</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins340197</td>
</tr>
<tr>
<td>7</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[16]_ins340219</td>
</tr>
<tr>
<td>8</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[6]_ins340347</td>
</tr>
<tr>
<td>9</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_adsr_envelope_generator/ff_counter[8]_ins340603</td>
</tr>
<tr>
<td>10</td>
<td>3.087</td>
<td>4.337</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>DEFAULT_CLK</td>
<td>u_wts_core/u_wts_register/sram_d[0]_ins341259</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins340181</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.658</td>
<td>4.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/I1</td>
</tr>
<tr>
<td>15.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/F</td>
</tr>
<tr>
<td>19.586</td>
<td>3.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/I1</td>
</tr>
<tr>
<td>20.618</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/F</td>
</tr>
<tr>
<td>22.408</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/I0</td>
</tr>
<tr>
<td>23.453</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/COUT</td>
</tr>
<tr>
<td>23.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/CIN</td>
</tr>
<tr>
<td>24.016</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/SUM</td>
</tr>
<tr>
<td>25.326</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n819_ins345955/I1</td>
</tr>
<tr>
<td>25.876</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n819_ins345955/COUT</td>
</tr>
<tr>
<td>25.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n818_ins345956/CIN</td>
</tr>
<tr>
<td>25.933</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n818_ins345956/COUT</td>
</tr>
<tr>
<td>25.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n817_ins345957/CIN</td>
</tr>
<tr>
<td>26.496</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n817_ins345957/SUM</td>
</tr>
<tr>
<td>28.601</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n841_ins348969/I0</td>
</tr>
<tr>
<td>29.227</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C6[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n841_ins348969/F</td>
</tr>
<tr>
<td>30.048</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins340181/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins340181/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins340181</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[5]_ins340181</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.916, 25.469%; route: 19.780, 72.843%; tC2Q: 0.458, 1.688%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.515</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins340165</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.185</td>
<td>3.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/I0</td>
</tr>
<tr>
<td>15.284</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/F</td>
</tr>
<tr>
<td>20.634</td>
<td>5.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/I2</td>
</tr>
<tr>
<td>21.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/F</td>
</tr>
<tr>
<td>23.119</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/I0</td>
</tr>
<tr>
<td>24.164</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/COUT</td>
</tr>
<tr>
<td>24.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/CIN</td>
</tr>
<tr>
<td>24.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/COUT</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345925/CIN</td>
</tr>
<tr>
<td>24.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345925/COUT</td>
</tr>
<tr>
<td>24.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345926/CIN</td>
</tr>
<tr>
<td>24.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345926/COUT</td>
</tr>
<tr>
<td>24.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345927/CIN</td>
</tr>
<tr>
<td>24.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345927/COUT</td>
</tr>
<tr>
<td>24.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[6]_ins345928/CIN</td>
</tr>
<tr>
<td>24.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[6]_ins345928/COUT</td>
</tr>
<tr>
<td>24.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[7]_ins345929/CIN</td>
</tr>
<tr>
<td>25.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[7]_ins345929/SUM</td>
</tr>
<tr>
<td>26.471</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n802_ins345938/I1</td>
</tr>
<tr>
<td>27.021</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n802_ins345938/COUT</td>
</tr>
<tr>
<td>27.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n801_ins345939/CIN</td>
</tr>
<tr>
<td>27.078</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n801_ins345939/COUT</td>
</tr>
<tr>
<td>27.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C8[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n800_ins345940/CIN</td>
</tr>
<tr>
<td>27.641</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n800_ins345940/SUM</td>
</tr>
<tr>
<td>28.776</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n825_ins348953/I0</td>
</tr>
<tr>
<td>29.808</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n825_ins348953/F</td>
</tr>
<tr>
<td>29.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins340165/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins340165/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins340165</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[9]_ins340165</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.674, 28.512%; route: 18.783, 69.786%; tC2Q: 0.458, 1.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.397</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.690</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins340176</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.658</td>
<td>4.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/I1</td>
</tr>
<tr>
<td>15.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/F</td>
</tr>
<tr>
<td>19.586</td>
<td>3.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/I1</td>
</tr>
<tr>
<td>20.618</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/F</td>
</tr>
<tr>
<td>22.408</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/I0</td>
</tr>
<tr>
<td>23.453</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/COUT</td>
</tr>
<tr>
<td>23.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/CIN</td>
</tr>
<tr>
<td>23.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/COUT</td>
</tr>
<tr>
<td>23.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345947/CIN</td>
</tr>
<tr>
<td>23.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345947/COUT</td>
</tr>
<tr>
<td>23.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345948/CIN</td>
</tr>
<tr>
<td>23.624</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345948/COUT</td>
</tr>
<tr>
<td>23.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[6]_ins345949/CIN</td>
</tr>
<tr>
<td>23.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[6]_ins345949/COUT</td>
</tr>
<tr>
<td>23.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[7]_ins345950/CIN</td>
</tr>
<tr>
<td>24.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[7]_ins345950/SUM</td>
</tr>
<tr>
<td>26.187</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n815_ins345959/I1</td>
</tr>
<tr>
<td>26.737</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n815_ins345959/COUT</td>
</tr>
<tr>
<td>26.737</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n814_ins345960/CIN</td>
</tr>
<tr>
<td>26.794</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n814_ins345960/COUT</td>
</tr>
<tr>
<td>26.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n813_ins345961/CIN</td>
</tr>
<tr>
<td>26.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n813_ins345961/COUT</td>
</tr>
<tr>
<td>26.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n812_ins345962/CIN</td>
</tr>
<tr>
<td>27.414</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n812_ins345962/SUM</td>
</tr>
<tr>
<td>28.868</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n836_ins348964/I0</td>
</tr>
<tr>
<td>29.690</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C3[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n836_ins348964/F</td>
</tr>
<tr>
<td>29.690</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C3[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins340176/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins340176/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins340176</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C3[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[10]_ins340176</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.397, 27.604%; route: 18.941, 70.686%; tC2Q: 0.458, 1.710%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.258</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins340175</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.658</td>
<td>4.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/I1</td>
</tr>
<tr>
<td>15.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/F</td>
</tr>
<tr>
<td>19.586</td>
<td>3.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/I1</td>
</tr>
<tr>
<td>20.618</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/F</td>
</tr>
<tr>
<td>22.408</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/I0</td>
</tr>
<tr>
<td>23.453</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/COUT</td>
</tr>
<tr>
<td>23.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/CIN</td>
</tr>
<tr>
<td>23.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/COUT</td>
</tr>
<tr>
<td>23.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345947/CIN</td>
</tr>
<tr>
<td>23.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345947/COUT</td>
</tr>
<tr>
<td>23.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345948/CIN</td>
</tr>
<tr>
<td>23.624</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345948/COUT</td>
</tr>
<tr>
<td>23.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[6]_ins345949/CIN</td>
</tr>
<tr>
<td>23.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[6]_ins345949/COUT</td>
</tr>
<tr>
<td>23.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[7]_ins345950/CIN</td>
</tr>
<tr>
<td>24.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[7]_ins345950/SUM</td>
</tr>
<tr>
<td>26.187</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n815_ins345959/I1</td>
</tr>
<tr>
<td>26.737</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n815_ins345959/COUT</td>
</tr>
<tr>
<td>26.737</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n814_ins345960/CIN</td>
</tr>
<tr>
<td>26.794</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n814_ins345960/COUT</td>
</tr>
<tr>
<td>26.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n813_ins345961/CIN</td>
</tr>
<tr>
<td>26.851</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n813_ins345961/COUT</td>
</tr>
<tr>
<td>26.851</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n812_ins345962/CIN</td>
</tr>
<tr>
<td>26.908</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n812_ins345962/COUT</td>
</tr>
<tr>
<td>26.908</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C9[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n811_ins345963/CIN</td>
</tr>
<tr>
<td>27.471</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n811_ins345963/SUM</td>
</tr>
<tr>
<td>28.925</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n835_ins348963/I0</td>
</tr>
<tr>
<td>29.551</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n835_ins348963/F</td>
</tr>
<tr>
<td>29.551</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins340175/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins340175/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins340175</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[11]_ins340175</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.258, 27.227%; route: 18.941, 71.054%; tC2Q: 0.458, 1.719%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins341143</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.008</td>
<td>3.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins350972/I1</td>
</tr>
<tr>
<td>14.830</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins350972/F</td>
</tr>
<tr>
<td>17.098</td>
<td>2.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins349720/I2</td>
</tr>
<tr>
<td>18.130</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins349720/F</td>
</tr>
<tr>
<td>20.232</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins345623/A_0</td>
</tr>
<tr>
<td>20.787</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins345623/DOUT3</td>
</tr>
<tr>
<td>22.075</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins351839/I3</td>
</tr>
<tr>
<td>22.701</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C2[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins351839/F</td>
</tr>
<tr>
<td>24.812</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins350821/I0</td>
</tr>
<tr>
<td>25.844</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins350821/F</td>
</tr>
<tr>
<td>25.855</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins350820/I3</td>
</tr>
<tr>
<td>26.881</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins350820/F</td>
</tr>
<tr>
<td>27.312</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins350819/I3</td>
</tr>
<tr>
<td>28.411</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R4C4[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins350819/F</td>
</tr>
<tr>
<td>28.422</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins349409/I0</td>
</tr>
<tr>
<td>29.454</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins349409/F</td>
</tr>
<tr>
<td>29.454</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins341143/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins341143/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins341143</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[7]_ins341143</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.672, 32.649%; route: 17.431, 65.625%; tC2Q: 0.458, 1.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins340166</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.185</td>
<td>3.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/I0</td>
</tr>
<tr>
<td>15.284</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/F</td>
</tr>
<tr>
<td>20.634</td>
<td>5.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/I2</td>
</tr>
<tr>
<td>21.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/F</td>
</tr>
<tr>
<td>23.119</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/I0</td>
</tr>
<tr>
<td>24.164</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/COUT</td>
</tr>
<tr>
<td>24.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/CIN</td>
</tr>
<tr>
<td>24.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/COUT</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345925/CIN</td>
</tr>
<tr>
<td>24.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345925/COUT</td>
</tr>
<tr>
<td>24.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345926/CIN</td>
</tr>
<tr>
<td>24.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345926/COUT</td>
</tr>
<tr>
<td>24.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345927/CIN</td>
</tr>
<tr>
<td>24.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345927/COUT</td>
</tr>
<tr>
<td>24.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[6]_ins345928/CIN</td>
</tr>
<tr>
<td>24.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[6]_ins345928/COUT</td>
</tr>
<tr>
<td>24.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[7]_ins345929/CIN</td>
</tr>
<tr>
<td>25.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[7]_ins345929/SUM</td>
</tr>
<tr>
<td>26.471</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n802_ins345938/I1</td>
</tr>
<tr>
<td>27.021</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n802_ins345938/COUT</td>
</tr>
<tr>
<td>27.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n801_ins345939/CIN</td>
</tr>
<tr>
<td>27.584</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n801_ins345939/SUM</td>
</tr>
<tr>
<td>28.388</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n826_ins348954/I0</td>
</tr>
<tr>
<td>29.420</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n826_ins348954/F</td>
</tr>
<tr>
<td>29.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins340166/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins340166/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins340166</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[8]_ins340166</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.617, 28.713%; route: 18.452, 69.559%; tC2Q: 0.458, 1.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-17.127</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins341144</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.008</td>
<td>3.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins350972/I1</td>
</tr>
<tr>
<td>14.830</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins350972/F</td>
</tr>
<tr>
<td>17.098</td>
<td>2.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins349720/I2</td>
</tr>
<tr>
<td>18.130</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins349720/F</td>
</tr>
<tr>
<td>20.232</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins345623/A_0</td>
</tr>
<tr>
<td>20.787</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins345623/DOUT3</td>
</tr>
<tr>
<td>22.075</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins351839/I3</td>
</tr>
<tr>
<td>22.701</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C2[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins351839/F</td>
</tr>
<tr>
<td>24.812</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins350821/I0</td>
</tr>
<tr>
<td>25.844</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins350821/F</td>
</tr>
<tr>
<td>25.855</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins350820/I3</td>
</tr>
<tr>
<td>26.881</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins350820/F</td>
</tr>
<tr>
<td>27.312</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins350819/I3</td>
</tr>
<tr>
<td>28.373</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C4[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[7]_ins350819/F</td>
</tr>
<tr>
<td>28.794</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[6]_ins349410/I1</td>
</tr>
<tr>
<td>29.420</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[6]_ins349410/F</td>
</tr>
<tr>
<td>29.420</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins341144/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins341144/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins341144</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[6]_ins341144</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.228, 31.017%; route: 17.841, 67.255%; tC2Q: 0.458, 1.728%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins340178</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.658</td>
<td>4.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/I1</td>
</tr>
<tr>
<td>15.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/F</td>
</tr>
<tr>
<td>19.586</td>
<td>3.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/I1</td>
</tr>
<tr>
<td>20.618</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/F</td>
</tr>
<tr>
<td>22.408</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/I0</td>
</tr>
<tr>
<td>23.453</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/COUT</td>
</tr>
<tr>
<td>23.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/CIN</td>
</tr>
<tr>
<td>23.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/COUT</td>
</tr>
<tr>
<td>23.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345947/CIN</td>
</tr>
<tr>
<td>23.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345947/COUT</td>
</tr>
<tr>
<td>23.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345948/CIN</td>
</tr>
<tr>
<td>23.624</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345948/COUT</td>
</tr>
<tr>
<td>23.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[6]_ins345949/CIN</td>
</tr>
<tr>
<td>23.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[6]_ins345949/COUT</td>
</tr>
<tr>
<td>23.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[7]_ins345950/CIN</td>
</tr>
<tr>
<td>24.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[7]_ins345950/SUM</td>
</tr>
<tr>
<td>26.187</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n815_ins345959/I1</td>
</tr>
<tr>
<td>26.737</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n815_ins345959/COUT</td>
</tr>
<tr>
<td>26.737</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n814_ins345960/CIN</td>
</tr>
<tr>
<td>27.300</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n814_ins345960/SUM</td>
</tr>
<tr>
<td>27.306</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n838_ins348966/I0</td>
</tr>
<tr>
<td>28.128</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n838_ins348966/F</td>
</tr>
<tr>
<td>29.263</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins340178/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins340178/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins340178</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[8]_ins340178</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.283, 27.619%; route: 18.629, 70.643%; tC2Q: 0.458, 1.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins340177</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.658</td>
<td>4.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/I1</td>
</tr>
<tr>
<td>15.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/F</td>
</tr>
<tr>
<td>19.586</td>
<td>3.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/I1</td>
</tr>
<tr>
<td>20.618</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/F</td>
</tr>
<tr>
<td>22.408</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/I0</td>
</tr>
<tr>
<td>23.453</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/COUT</td>
</tr>
<tr>
<td>23.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/CIN</td>
</tr>
<tr>
<td>23.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/COUT</td>
</tr>
<tr>
<td>23.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345947/CIN</td>
</tr>
<tr>
<td>23.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345947/COUT</td>
</tr>
<tr>
<td>23.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345948/CIN</td>
</tr>
<tr>
<td>23.624</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345948/COUT</td>
</tr>
<tr>
<td>23.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[6]_ins345949/CIN</td>
</tr>
<tr>
<td>23.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[6]_ins345949/COUT</td>
</tr>
<tr>
<td>23.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[7]_ins345950/CIN</td>
</tr>
<tr>
<td>24.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[7]_ins345950/SUM</td>
</tr>
<tr>
<td>26.187</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n815_ins345959/I1</td>
</tr>
<tr>
<td>26.737</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n815_ins345959/COUT</td>
</tr>
<tr>
<td>26.737</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n814_ins345960/CIN</td>
</tr>
<tr>
<td>26.794</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n814_ins345960/COUT</td>
</tr>
<tr>
<td>26.794</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n813_ins345961/CIN</td>
</tr>
<tr>
<td>27.357</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n813_ins345961/SUM</td>
</tr>
<tr>
<td>27.847</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n837_ins348965/I0</td>
</tr>
<tr>
<td>28.879</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n837_ins348965/F</td>
</tr>
<tr>
<td>29.215</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins340177/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins340177/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins340177</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[9]_ins340177</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.550, 28.683%; route: 18.314, 69.576%; tC2Q: 0.458, 1.741%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.144</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins340167</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.185</td>
<td>3.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/I0</td>
</tr>
<tr>
<td>15.284</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/F</td>
</tr>
<tr>
<td>20.634</td>
<td>5.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/I2</td>
</tr>
<tr>
<td>21.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/F</td>
</tr>
<tr>
<td>23.119</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/I0</td>
</tr>
<tr>
<td>24.164</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/COUT</td>
</tr>
<tr>
<td>24.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/CIN</td>
</tr>
<tr>
<td>24.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/COUT</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345925/CIN</td>
</tr>
<tr>
<td>24.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345925/COUT</td>
</tr>
<tr>
<td>24.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345926/CIN</td>
</tr>
<tr>
<td>24.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345926/COUT</td>
</tr>
<tr>
<td>24.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345927/CIN</td>
</tr>
<tr>
<td>24.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345927/COUT</td>
</tr>
<tr>
<td>24.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[6]_ins345928/CIN</td>
</tr>
<tr>
<td>24.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[6]_ins345928/COUT</td>
</tr>
<tr>
<td>24.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[7]_ins345929/CIN</td>
</tr>
<tr>
<td>25.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[7]_ins345929/SUM</td>
</tr>
<tr>
<td>26.471</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n802_ins345938/I1</td>
</tr>
<tr>
<td>27.033</td>
<td>0.562</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n802_ins345938/SUM</td>
</tr>
<tr>
<td>28.322</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n827_ins348955/I0</td>
</tr>
<tr>
<td>29.144</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n827_ins348955/F</td>
</tr>
<tr>
<td>29.144</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins340167/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins340167/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins340167</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[7]_ins340167</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.856, 26.116%; route: 18.937, 72.138%; tC2Q: 0.458, 1.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.114</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340164</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.185</td>
<td>3.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/I0</td>
</tr>
<tr>
<td>15.284</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/F</td>
</tr>
<tr>
<td>20.634</td>
<td>5.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/I2</td>
</tr>
<tr>
<td>21.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/F</td>
</tr>
<tr>
<td>23.119</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/I0</td>
</tr>
<tr>
<td>24.164</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/COUT</td>
</tr>
<tr>
<td>24.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/CIN</td>
</tr>
<tr>
<td>24.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/COUT</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345925/CIN</td>
</tr>
<tr>
<td>24.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345925/COUT</td>
</tr>
<tr>
<td>24.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345926/CIN</td>
</tr>
<tr>
<td>24.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345926/COUT</td>
</tr>
<tr>
<td>24.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345927/CIN</td>
</tr>
<tr>
<td>24.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345927/COUT</td>
</tr>
<tr>
<td>24.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[6]_ins345928/CIN</td>
</tr>
<tr>
<td>24.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[6]_ins345928/COUT</td>
</tr>
<tr>
<td>24.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[7]_ins345929/CIN</td>
</tr>
<tr>
<td>25.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[7]_ins345929/SUM</td>
</tr>
<tr>
<td>26.471</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n802_ins345938/I1</td>
</tr>
<tr>
<td>27.021</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n802_ins345938/COUT</td>
</tr>
<tr>
<td>27.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n801_ins345939/CIN</td>
</tr>
<tr>
<td>27.078</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n801_ins345939/COUT</td>
</tr>
<tr>
<td>27.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C8[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n800_ins345940/CIN</td>
</tr>
<tr>
<td>27.135</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n800_ins345940/COUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n799_ins345941/CIN</td>
</tr>
<tr>
<td>27.663</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n799_ins345941/SUM</td>
</tr>
<tr>
<td>28.082</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n824_ins348952/I0</td>
</tr>
<tr>
<td>29.114</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n824_ins348952/F</td>
</tr>
<tr>
<td>29.114</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340164/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340164/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340164</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340164</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.696, 29.350%; route: 18.067, 68.902%; tC2Q: 0.458, 1.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins340163</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.185</td>
<td>3.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/I0</td>
</tr>
<tr>
<td>15.284</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/F</td>
</tr>
<tr>
<td>20.634</td>
<td>5.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/I2</td>
</tr>
<tr>
<td>21.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/F</td>
</tr>
<tr>
<td>23.119</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/I0</td>
</tr>
<tr>
<td>24.164</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/COUT</td>
</tr>
<tr>
<td>24.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/CIN</td>
</tr>
<tr>
<td>24.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/COUT</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345925/CIN</td>
</tr>
<tr>
<td>24.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345925/COUT</td>
</tr>
<tr>
<td>24.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345926/CIN</td>
</tr>
<tr>
<td>24.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345926/COUT</td>
</tr>
<tr>
<td>24.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345927/CIN</td>
</tr>
<tr>
<td>24.392</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345927/COUT</td>
</tr>
<tr>
<td>24.392</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[6]_ins345928/CIN</td>
</tr>
<tr>
<td>24.449</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[6]_ins345928/COUT</td>
</tr>
<tr>
<td>24.449</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[7]_ins345929/CIN</td>
</tr>
<tr>
<td>25.012</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[7]_ins345929/SUM</td>
</tr>
<tr>
<td>26.471</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n802_ins345938/I1</td>
</tr>
<tr>
<td>27.021</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n802_ins345938/COUT</td>
</tr>
<tr>
<td>27.021</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n801_ins345939/CIN</td>
</tr>
<tr>
<td>27.078</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C8[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n801_ins345939/COUT</td>
</tr>
<tr>
<td>27.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C8[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n800_ins345940/CIN</td>
</tr>
<tr>
<td>27.135</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n800_ins345940/COUT</td>
</tr>
<tr>
<td>27.135</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C9[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n799_ins345941/CIN</td>
</tr>
<tr>
<td>27.192</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C9[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n799_ins345941/COUT</td>
</tr>
<tr>
<td>27.192</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C9[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n798_ins345942/CIN</td>
</tr>
<tr>
<td>27.720</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C9[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n798_ins345942/SUM</td>
</tr>
<tr>
<td>28.139</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n823_ins348951/I0</td>
</tr>
<tr>
<td>28.765</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n823_ins348951/F</td>
</tr>
<tr>
<td>28.765</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins340163/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins340163/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins340163</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[11]_ins340163</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.347, 28.397%; route: 18.067, 69.831%; tC2Q: 0.458, 1.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins340182</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.658</td>
<td>4.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/I1</td>
</tr>
<tr>
<td>15.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/F</td>
</tr>
<tr>
<td>19.586</td>
<td>3.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/I1</td>
</tr>
<tr>
<td>20.618</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/F</td>
</tr>
<tr>
<td>22.408</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/I0</td>
</tr>
<tr>
<td>23.453</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/COUT</td>
</tr>
<tr>
<td>23.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/CIN</td>
</tr>
<tr>
<td>24.016</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/SUM</td>
</tr>
<tr>
<td>25.326</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n819_ins345955/I1</td>
</tr>
<tr>
<td>25.876</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n819_ins345955/COUT</td>
</tr>
<tr>
<td>25.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n818_ins345956/CIN</td>
</tr>
<tr>
<td>26.439</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n818_ins345956/SUM</td>
</tr>
<tr>
<td>27.728</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n842_ins348970/I0</td>
</tr>
<tr>
<td>28.760</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n842_ins348970/F</td>
</tr>
<tr>
<td>28.760</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins340182/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins340182/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins340182</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[4]_ins340182</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.265, 28.085%; route: 18.144, 70.143%; tC2Q: 0.458, 1.772%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.433</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.726</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins340180</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.658</td>
<td>4.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/I1</td>
</tr>
<tr>
<td>15.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/F</td>
</tr>
<tr>
<td>19.586</td>
<td>3.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/I1</td>
</tr>
<tr>
<td>20.618</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/F</td>
</tr>
<tr>
<td>22.408</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/I0</td>
</tr>
<tr>
<td>23.453</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/COUT</td>
</tr>
<tr>
<td>23.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/CIN</td>
</tr>
<tr>
<td>24.016</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/SUM</td>
</tr>
<tr>
<td>25.326</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n819_ins345955/I1</td>
</tr>
<tr>
<td>25.876</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n819_ins345955/COUT</td>
</tr>
<tr>
<td>25.876</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n818_ins345956/CIN</td>
</tr>
<tr>
<td>25.933</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n818_ins345956/COUT</td>
</tr>
<tr>
<td>25.933</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n817_ins345957/CIN</td>
</tr>
<tr>
<td>25.990</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n817_ins345957/COUT</td>
</tr>
<tr>
<td>25.990</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n816_ins345958/CIN</td>
</tr>
<tr>
<td>26.553</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n816_ins345958/SUM</td>
</tr>
<tr>
<td>27.358</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n840_ins348968/I0</td>
</tr>
<tr>
<td>28.390</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n840_ins348968/F</td>
</tr>
<tr>
<td>28.726</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins340180/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins340180/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins340180</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[6]_ins340180</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.379, 28.564%; route: 17.996, 69.662%; tC2Q: 0.458, 1.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.658</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins340179</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.658</td>
<td>4.083</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/I1</td>
</tr>
<tr>
<td>15.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[0]_ins351999/F</td>
</tr>
<tr>
<td>19.586</td>
<td>3.896</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/I1</td>
</tr>
<tr>
<td>20.618</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel0[2]_ins352753/F</td>
</tr>
<tr>
<td>22.408</td>
<td>1.790</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/I0</td>
</tr>
<tr>
<td>23.453</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[2]_ins345945/COUT</td>
</tr>
<tr>
<td>23.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C5[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/CIN</td>
</tr>
<tr>
<td>23.510</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C5[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[3]_ins345946/COUT</td>
</tr>
<tr>
<td>23.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345947/CIN</td>
</tr>
<tr>
<td>23.567</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[4]_ins345947/COUT</td>
</tr>
<tr>
<td>23.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345948/CIN</td>
</tr>
<tr>
<td>23.624</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[5]_ins345948/COUT</td>
</tr>
<tr>
<td>23.624</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[6]_ins345949/CIN</td>
</tr>
<tr>
<td>23.681</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[6]_ins345949/COUT</td>
</tr>
<tr>
<td>23.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_right_channel[7]_ins345950/CIN</td>
</tr>
<tr>
<td>24.244</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R16C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_right_channel[7]_ins345950/SUM</td>
</tr>
<tr>
<td>26.187</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n815_ins345959/I1</td>
</tr>
<tr>
<td>26.749</td>
<td>0.562</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n815_ins345959/SUM</td>
</tr>
<tr>
<td>26.754</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n839_ins348967/I0</td>
</tr>
<tr>
<td>27.853</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C8[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n839_ins348967/F</td>
</tr>
<tr>
<td>28.658</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins340179/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins340179/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins340179</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C9[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_right_integ[7]_ins340179</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.009, 27.202%; route: 18.298, 71.019%; tC2Q: 0.458, 1.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.324</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins340170</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.185</td>
<td>3.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/I0</td>
</tr>
<tr>
<td>15.284</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/F</td>
</tr>
<tr>
<td>20.634</td>
<td>5.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/I2</td>
</tr>
<tr>
<td>21.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/F</td>
</tr>
<tr>
<td>23.119</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/I0</td>
</tr>
<tr>
<td>24.164</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/COUT</td>
</tr>
<tr>
<td>24.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/CIN</td>
</tr>
<tr>
<td>24.727</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/SUM</td>
</tr>
<tr>
<td>25.531</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n807_ins345933/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n807_ins345933/COUT</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n806_ins345934/CIN</td>
</tr>
<tr>
<td>26.138</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n806_ins345934/COUT</td>
</tr>
<tr>
<td>26.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n805_ins345935/CIN</td>
</tr>
<tr>
<td>26.701</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n805_ins345935/SUM</td>
</tr>
<tr>
<td>27.990</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n830_ins348958/I0</td>
</tr>
<tr>
<td>28.616</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n830_ins348958/F</td>
</tr>
<tr>
<td>28.616</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins340170/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins340170/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins340170</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[4]_ins340170</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.983, 27.146%; route: 18.282, 71.072%; tC2Q: 0.458, 1.782%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins340168</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.185</td>
<td>3.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/I0</td>
</tr>
<tr>
<td>15.284</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/F</td>
</tr>
<tr>
<td>20.634</td>
<td>5.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/I2</td>
</tr>
<tr>
<td>21.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/F</td>
</tr>
<tr>
<td>23.119</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/I0</td>
</tr>
<tr>
<td>24.164</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/COUT</td>
</tr>
<tr>
<td>24.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/CIN</td>
</tr>
<tr>
<td>24.221</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/COUT</td>
</tr>
<tr>
<td>24.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345925/CIN</td>
</tr>
<tr>
<td>24.278</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[3]_ins345925/COUT</td>
</tr>
<tr>
<td>24.278</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345926/CIN</td>
</tr>
<tr>
<td>24.335</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[4]_ins345926/COUT</td>
</tr>
<tr>
<td>24.335</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345927/CIN</td>
</tr>
<tr>
<td>24.898</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C8[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[5]_ins345927/SUM</td>
</tr>
<tr>
<td>25.708</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n804_ins345936/I1</td>
</tr>
<tr>
<td>26.258</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n804_ins345936/COUT</td>
</tr>
<tr>
<td>26.258</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C8[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n803_ins345937/CIN</td>
</tr>
<tr>
<td>26.821</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C8[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n803_ins345937/SUM</td>
</tr>
<tr>
<td>27.625</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n828_ins348956/I0</td>
</tr>
<tr>
<td>28.447</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n828_ins348956/F</td>
</tr>
<tr>
<td>28.447</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins340168/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins340168/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins340168</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[6]_ins340168</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.293, 28.539%; route: 17.803, 69.667%; tC2Q: 0.458, 1.794%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins341147</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.008</td>
<td>3.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins350972/I1</td>
</tr>
<tr>
<td>14.830</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins350972/F</td>
</tr>
<tr>
<td>17.098</td>
<td>2.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins349720/I2</td>
</tr>
<tr>
<td>18.130</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins349720/F</td>
</tr>
<tr>
<td>20.232</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins345623/A_0</td>
</tr>
<tr>
<td>20.787</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins345623/DOUT3</td>
</tr>
<tr>
<td>22.075</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins351839/I3</td>
</tr>
<tr>
<td>22.701</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C2[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins351839/F</td>
</tr>
<tr>
<td>24.812</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins350821/I0</td>
</tr>
<tr>
<td>25.844</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins350821/F</td>
</tr>
<tr>
<td>25.855</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins350820/I3</td>
</tr>
<tr>
<td>26.881</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins350820/F</td>
</tr>
<tr>
<td>27.312</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[3]_ins349413/I1</td>
</tr>
<tr>
<td>28.411</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[3]_ins349413/F</td>
</tr>
<tr>
<td>28.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins341147/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins341147/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins341147</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[3]_ins341147</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.640, 29.939%; route: 17.420, 68.265%; tC2Q: 0.458, 1.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins341146</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.008</td>
<td>3.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins350972/I1</td>
</tr>
<tr>
<td>14.830</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins350972/F</td>
</tr>
<tr>
<td>17.098</td>
<td>2.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins349720/I2</td>
</tr>
<tr>
<td>18.130</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins349720/F</td>
</tr>
<tr>
<td>20.232</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins345623/A_0</td>
</tr>
<tr>
<td>20.787</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins345623/DOUT3</td>
</tr>
<tr>
<td>22.075</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins351839/I3</td>
</tr>
<tr>
<td>22.701</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C2[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins351839/F</td>
</tr>
<tr>
<td>24.812</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins350821/I0</td>
</tr>
<tr>
<td>25.844</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins350821/F</td>
</tr>
<tr>
<td>25.855</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins350820/I3</td>
</tr>
<tr>
<td>26.881</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins350820/F</td>
</tr>
<tr>
<td>27.312</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[4]_ins349412/I1</td>
</tr>
<tr>
<td>28.411</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[4]_ins349412/F</td>
</tr>
<tr>
<td>28.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins341146/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins341146/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins341146</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[4]_ins341146</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.640, 29.939%; route: 17.420, 68.265%; tC2Q: 0.458, 1.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins341145</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.008</td>
<td>3.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins350972/I1</td>
</tr>
<tr>
<td>14.830</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C31[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins350972/F</td>
</tr>
<tr>
<td>17.098</td>
<td>2.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins349720/I2</td>
</tr>
<tr>
<td>18.130</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C6[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[0]_ins349720/F</td>
</tr>
<tr>
<td>20.232</td>
<td>2.103</td>
<td>tNET</td>
<td>FF</td>
<td>27</td>
<td>DSP_R19[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins345623/A_0</td>
</tr>
<tr>
<td>20.787</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_mul[0]_ins345623/DOUT3</td>
</tr>
<tr>
<td>22.075</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C2[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins351839/I3</td>
</tr>
<tr>
<td>22.701</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R18C2[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins351839/F</td>
</tr>
<tr>
<td>24.812</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins350821/I0</td>
</tr>
<tr>
<td>25.844</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R4C3[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[2]_ins350821/F</td>
</tr>
<tr>
<td>25.855</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins350820/I3</td>
</tr>
<tr>
<td>26.881</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R4C3[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins350820/F</td>
</tr>
<tr>
<td>27.312</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins349411/I2</td>
</tr>
<tr>
<td>28.411</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/w_channel_round[5]_ins349411/F</td>
</tr>
<tr>
<td>28.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins341145/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins341145/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins341145</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_channel_volume0/ff_channel[5]_ins341145</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.640, 29.939%; route: 17.420, 68.265%; tC2Q: 0.458, 1.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.411</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_register/ff_reg_ar_a1[4]_ins341909</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/ff_level[2]_ins340663</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][B]</td>
<td>u_wts_core/u_wts_register/ff_reg_ar_a1[4]_ins341909/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R8C18[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_register/ff_reg_ar_a1[4]_ins341909/Q</td>
</tr>
<tr>
<td>13.383</td>
<td>10.032</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/n173_ins351479/I0</td>
</tr>
<tr>
<td>14.205</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/n173_ins351479/F</td>
</tr>
<tr>
<td>15.675</td>
<td>1.470</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/n173_ins350487/I2</td>
</tr>
<tr>
<td>16.707</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R3C15[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/n173_ins350487/F</td>
</tr>
<tr>
<td>18.172</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/n30_ins350462/I0</td>
</tr>
<tr>
<td>19.271</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C15[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/n30_ins350462/F</td>
</tr>
<tr>
<td>20.092</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/n30_ins349225/I2</td>
</tr>
<tr>
<td>20.914</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C15[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/n30_ins349225/F</td>
</tr>
<tr>
<td>23.172</td>
<td>2.258</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/w_level_next[0]_1_ins345554/I1</td>
</tr>
<tr>
<td>24.217</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/w_level_next[0]_1_ins345554/COUT</td>
</tr>
<tr>
<td>24.217</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/w_level_next[1]_1_ins345555/CIN</td>
</tr>
<tr>
<td>24.274</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/w_level_next[1]_1_ins345555/COUT</td>
</tr>
<tr>
<td>24.274</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/w_level_next[2]_1_ins345556/CIN</td>
</tr>
<tr>
<td>24.837</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/w_level_next[2]_1_ins345556/SUM</td>
</tr>
<tr>
<td>27.589</td>
<td>2.752</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/n111_ins349912/I0</td>
</tr>
<tr>
<td>28.411</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/n111_ins349912/F</td>
</tr>
<tr>
<td>28.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/ff_level[2]_ins340663/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/ff_level[2]_ins340663/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/ff_level[2]_ins340663</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C14[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_adsr_envelope_generator/ff_level[2]_ins340663</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.262, 24.540%; route: 18.797, 73.664%; tC2Q: 0.458, 1.796%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.092</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.385</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins340169</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.185</td>
<td>3.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/I0</td>
</tr>
<tr>
<td>15.284</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/F</td>
</tr>
<tr>
<td>20.634</td>
<td>5.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/I2</td>
</tr>
<tr>
<td>21.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/F</td>
</tr>
<tr>
<td>23.119</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/I0</td>
</tr>
<tr>
<td>24.164</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/COUT</td>
</tr>
<tr>
<td>24.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/CIN</td>
</tr>
<tr>
<td>24.727</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/SUM</td>
</tr>
<tr>
<td>25.531</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n807_ins345933/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n807_ins345933/COUT</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n806_ins345934/CIN</td>
</tr>
<tr>
<td>26.138</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n806_ins345934/COUT</td>
</tr>
<tr>
<td>26.138</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C8[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n805_ins345935/CIN</td>
</tr>
<tr>
<td>26.195</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n805_ins345935/COUT</td>
</tr>
<tr>
<td>26.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C8[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n804_ins345936/CIN</td>
</tr>
<tr>
<td>26.758</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C8[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n804_ins345936/SUM</td>
</tr>
<tr>
<td>27.563</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n829_ins348957/I0</td>
</tr>
<tr>
<td>28.385</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n829_ins348957/F</td>
</tr>
<tr>
<td>28.385</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins340169/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins340169/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins340169</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C6[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[5]_ins340169</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.236, 28.385%; route: 17.798, 69.817%; tC2Q: 0.458, 1.798%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-16.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.334</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_state[1]_ins340823</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_level[8]_ins340825</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_state[1]_ins340823/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C26[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_state[1]_ins340823/Q</td>
</tr>
<tr>
<td>5.155</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n162_ins352088/I1</td>
</tr>
<tr>
<td>6.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C29[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n162_ins352088/F</td>
</tr>
<tr>
<td>7.571</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n173_ins351616/I3</td>
</tr>
<tr>
<td>8.670</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n173_ins351616/F</td>
</tr>
<tr>
<td>11.912</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n173_ins350607/I2</td>
</tr>
<tr>
<td>13.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n173_ins350607/F</td>
</tr>
<tr>
<td>17.229</td>
<td>4.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n30_ins350580/I0</td>
</tr>
<tr>
<td>17.855</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n30_ins350580/F</td>
</tr>
<tr>
<td>18.676</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n30_ins349287/I0</td>
</tr>
<tr>
<td>19.775</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n30_ins349287/F</td>
</tr>
<tr>
<td>22.209</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[0]_1_ins345574/I1</td>
</tr>
<tr>
<td>23.254</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[0]_1_ins345574/COUT</td>
</tr>
<tr>
<td>23.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C11[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[1]_1_ins345575/CIN</td>
</tr>
<tr>
<td>23.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[1]_1_ins345575/COUT</td>
</tr>
<tr>
<td>23.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[2]_1_ins345576/CIN</td>
</tr>
<tr>
<td>23.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[2]_1_ins345576/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[3]_1_ins345577/CIN</td>
</tr>
<tr>
<td>23.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[3]_1_ins345577/COUT</td>
</tr>
<tr>
<td>23.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[4]_1_ins345578/CIN</td>
</tr>
<tr>
<td>23.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[4]_1_ins345578/COUT</td>
</tr>
<tr>
<td>23.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C12[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[5]_1_ins345579/CIN</td>
</tr>
<tr>
<td>23.539</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[5]_1_ins345579/COUT</td>
</tr>
<tr>
<td>23.539</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[6]_1_ins345580/CIN</td>
</tr>
<tr>
<td>23.596</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[6]_1_ins345580/COUT</td>
</tr>
<tr>
<td>23.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C12[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[7]_1_ins345581/CIN</td>
</tr>
<tr>
<td>23.653</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[7]_1_ins345581/COUT</td>
</tr>
<tr>
<td>23.653</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[8]_1_ins345582/CIN</td>
</tr>
<tr>
<td>24.216</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[8]_1_ins345582/SUM</td>
</tr>
<tr>
<td>27.302</td>
<td>3.086</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n105_ins349874/I1</td>
</tr>
<tr>
<td>28.334</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n105_ins349874/F</td>
</tr>
<tr>
<td>28.334</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_level[8]_ins340825/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_level[8]_ins340825/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_level[8]_ins340825</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C26[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_level[8]_ins340825</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.061, 31.685%; route: 16.922, 66.514%; tC2Q: 0.458, 1.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins340171</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>94</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_active[1]_ins340162/Q</td>
</tr>
<tr>
<td>7.651</td>
<td>4.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C2[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/I0</td>
</tr>
<tr>
<td>8.277</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R9C2[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_sram_we01_ins350157/F</td>
</tr>
<tr>
<td>9.752</td>
<td>1.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/I3</td>
</tr>
<tr>
<td>10.574</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R12C4[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_volume0[3]_ins351918/F</td>
</tr>
<tr>
<td>14.185</td>
<td>3.611</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/I0</td>
</tr>
<tr>
<td>15.284</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R8C33[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[0]_ins352003/F</td>
</tr>
<tr>
<td>20.634</td>
<td>5.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/I2</td>
</tr>
<tr>
<td>21.666</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C3[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel0[1]_ins352762/F</td>
</tr>
<tr>
<td>23.119</td>
<td>1.453</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/I0</td>
</tr>
<tr>
<td>24.164</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C7[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[1]_ins345923/COUT</td>
</tr>
<tr>
<td>24.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/CIN</td>
</tr>
<tr>
<td>24.727</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R15C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/w_left_channel[2]_ins345924/SUM</td>
</tr>
<tr>
<td>25.531</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/n807_ins345933/I1</td>
</tr>
<tr>
<td>26.081</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C7[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n807_ins345933/COUT</td>
</tr>
<tr>
<td>26.081</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n806_ins345934/CIN</td>
</tr>
<tr>
<td>26.644</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C7[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n806_ins345934/SUM</td>
</tr>
<tr>
<td>27.619</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/n831_ins348959/I0</td>
</tr>
<tr>
<td>28.245</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C3[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/n831_ins348959/F</td>
</tr>
<tr>
<td>28.245</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins340171/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins340171/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins340171</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[3]_ins340171</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.926, 27.319%; route: 17.968, 70.873%; tC2Q: 0.458, 1.808%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.917</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_state[1]_ins340823</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_level[5]_ins340800</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_state[1]_ins340823/CLK</td>
</tr>
<tr>
<td>3.351</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>17</td>
<td>R11C26[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_state[1]_ins340823/Q</td>
</tr>
<tr>
<td>5.155</td>
<td>1.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C29[3][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n162_ins352088/I1</td>
</tr>
<tr>
<td>6.254</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R11C29[3][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n162_ins352088/F</td>
</tr>
<tr>
<td>7.571</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n173_ins351616/I3</td>
</tr>
<tr>
<td>8.670</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n173_ins351616/F</td>
</tr>
<tr>
<td>11.912</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n173_ins350607/I2</td>
</tr>
<tr>
<td>13.011</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n173_ins350607/F</td>
</tr>
<tr>
<td>17.229</td>
<td>4.218</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n30_ins350580/I0</td>
</tr>
<tr>
<td>17.855</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C27[3][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n30_ins350580/F</td>
</tr>
<tr>
<td>18.676</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n30_ins349287/I0</td>
</tr>
<tr>
<td>19.775</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n30_ins349287/F</td>
</tr>
<tr>
<td>22.209</td>
<td>2.433</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[0]_1_ins345574/I1</td>
</tr>
<tr>
<td>23.254</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[0]_1_ins345574/COUT</td>
</tr>
<tr>
<td>23.254</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C11[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[1]_1_ins345575/CIN</td>
</tr>
<tr>
<td>23.311</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[1][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[1]_1_ins345575/COUT</td>
</tr>
<tr>
<td>23.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[2]_1_ins345576/CIN</td>
</tr>
<tr>
<td>23.368</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[2]_1_ins345576/COUT</td>
</tr>
<tr>
<td>23.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[3]_1_ins345577/CIN</td>
</tr>
<tr>
<td>23.425</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C11[2][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[3]_1_ins345577/COUT</td>
</tr>
<tr>
<td>23.425</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[4]_1_ins345578/CIN</td>
</tr>
<tr>
<td>23.482</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[4]_1_ins345578/COUT</td>
</tr>
<tr>
<td>23.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C12[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[5]_1_ins345579/CIN</td>
</tr>
<tr>
<td>24.045</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C12[0][B]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/w_level_next[5]_1_ins345579/SUM</td>
</tr>
<tr>
<td>27.111</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n108_ins349881/I0</td>
</tr>
<tr>
<td>28.210</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/n108_ins349881/F</td>
</tr>
<tr>
<td>28.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_level[5]_ins340800/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.893</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_level[5]_ins340800/CLK</td>
</tr>
<tr>
<td>12.693</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_level[5]_ins340800</td>
</tr>
<tr>
<td>12.293</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C25[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_adsr_envelope_generator/ff_level[5]_ins340800</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.957, 31.430%; route: 16.902, 66.760%; tC2Q: 0.458, 1.810%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 33.942%; route: 1.911, 66.058%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.568</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[5]_ins340720</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins340719</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[5]_ins340720/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C12[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[5]_ins340720/Q</td>
</tr>
<tr>
<td>2.848</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins340719/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins340719/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins340719</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[6]_ins340719</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.234, 41.295%; tC2Q: 0.333, 58.705%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[1]_ins341004</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[2]_ins341003</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[1]_ins341004/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C2[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[1]_ins341004/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[2]_ins341003/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[2]_ins341003/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[2]_ins341003</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C2[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[2]_ins341003</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[11]_ins340994</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340993</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[11]_ins340994/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C4[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[11]_ins340994/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340993/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340993/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340993</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C4[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[12]_ins340993</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[13]_ins340992</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[14]_ins340991</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[13]_ins340992/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C4[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[13]_ins340992/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[14]_ins340991/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[14]_ins340991/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[14]_ins340991</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C4[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f1/u_noise_generator/ff_noise[14]_ins340991</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins340934</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[2]_ins340933</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins340934/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C7[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[1]_ins340934/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[2]_ins340933/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[2]_ins340933/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[2]_ins340933</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[2]_ins340933</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[3]_ins340932</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[4]_ins340931</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[3]_ins340932/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C6[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[3]_ins340932/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[4]_ins340931/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[4]_ins340931/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[4]_ins340931</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C6[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_e1/u_noise_generator/ff_noise[4]_ins340931</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins340858</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[8]_ins340857</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins340858/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[7]_ins340858/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[8]_ins340857/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[8]_ins340857/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[8]_ins340857</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[8]_ins340857</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[12]_ins340853</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[13]_ins340852</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[12]_ins340853/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C11[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[12]_ins340853/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[13]_ins340852/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[13]_ins340852/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[13]_ins340852</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[13]_ins340852</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[15]_ins340850</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[16]_ins340849</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[15]_ins340850/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[15]_ins340850/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[16]_ins340849/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[16]_ins340849/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[16]_ins340849</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C12[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_d1/u_noise_generator/ff_noise[16]_ins340849</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins340779</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins340797</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins340779/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C5[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[16]_ins340779/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins340797/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins340797/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins340797</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C5[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[17]_ins340797</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins340794</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[2]_ins340793</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins340794/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C4[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[1]_ins340794/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[2]_ins340793/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[2]_ins340793/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[2]_ins340793</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C4[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[2]_ins340793</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[5]_ins340790</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[6]_ins340789</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[5]_ins340790/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C3[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[5]_ins340790/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[6]_ins340789/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[6]_ins340789/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[6]_ins340789</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C3[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[6]_ins340789</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[14]_ins340781</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[15]_ins340780</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[14]_ins340781/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C3[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[14]_ins340781/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[15]_ins340780/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[15]_ins340780/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[15]_ins340780</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C3[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_c1/u_noise_generator/ff_noise[15]_ins340780</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[0]_ins340725</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins340724</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[0]_ins340725/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C12[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[0]_ins340725/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins340724/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins340724/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins340724</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[1]_ins340724</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[7]_ins340718</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[8]_ins340717</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[7]_ins340718/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C12[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[7]_ins340718/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[8]_ins340717/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[8]_ins340717/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[8]_ins340717</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[8]_ins340717</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[9]_ins340716</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[10]_ins340715</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[9]_ins340716/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C12[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[9]_ins340716/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[10]_ins340715/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[10]_ins340715/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[10]_ins340715</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[10]_ins340715</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins340713</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[13]_ins340712</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins340713/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[12]_ins340713/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[13]_ins340712/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[13]_ins340712/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[13]_ins340712</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[13]_ins340712</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[14]_ins340711</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins340710</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[14]_ins340711/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C11[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[14]_ins340711/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins340710/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins340710/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins340710</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b1/u_noise_generator/ff_noise[15]_ins340710</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[16]_ins340639</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[17]_ins340657</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[16]_ins340639/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C7[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[16]_ins340639/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[17]_ins340657/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[17]_ins340657/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[17]_ins340657</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[17]_ins340657</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[6]_ins340649</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340648</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[6]_ins340649/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C8[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[6]_ins340649/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340648/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340648/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340648</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C8[2][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[7]_ins340648</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[12]_ins340643</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[13]_ins340642</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[12]_ins340643/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R2C9[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[12]_ins340643/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[13]_ins340642/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[13]_ins340642/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[13]_ins340642</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a1/u_noise_generator/ff_noise[13]_ins340642</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[2]_ins340583</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[3]_ins340582</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[2]_ins340583/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[2]_ins340583/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[3]_ins340582/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[3]_ins340582/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[3]_ins340582</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[3]_ins340582</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[9]_ins340576</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[10]_ins340575</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[9]_ins340576/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C9[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[9]_ins340576/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[10]_ins340575/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[10]_ins340575/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[10]_ins340575</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[10]_ins340575</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[10]_ins340575</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[11]_ins340574</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[10]_ins340575/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R8C9[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[10]_ins340575/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[11]_ins340574/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[11]_ins340574/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[11]_ins340574</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C9[2][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[11]_ins340574</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[12]_ins340573</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[13]_ins340572</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>DEFAULT_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][B]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[12]_ins340573/CLK</td>
</tr>
<tr>
<td>2.613</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C8[1][B]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[12]_ins340573/Q</td>
</tr>
<tr>
<td>2.851</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td style=" font-weight:bold;">u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[13]_ins340572/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>2316</td>
<td>IOL11[A]</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>2.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[13]_ins340572/CLK</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[13]_ins340572</td>
</tr>
<tr>
<td>2.280</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C8[1][A]</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_noise_generator/ff_noise[13]_ins340572</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.238, 41.613%; tC2Q: 0.333, 58.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 37.035%; route: 1.436, 62.965%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr1_ins340133</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr1_ins340133/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr1_ins340133/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_nwr2_ins340135</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>ff_nwr2_ins340135/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>ff_nwr2_ins340135/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins340140</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins340140/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_id[1]_ins340140/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins340148</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins340148/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_sram_a[1]_ins340148/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340164</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340164/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_integ[10]_ins340164/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins340197</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins340197/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/ff_left_out[2]_ins340197/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[16]_ins340219</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[16]_ins340219/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_a0/u_noise_generator/ff_noise[16]_ins340219/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[6]_ins340347</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[6]_ins340347/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_b0/u_tone_generator/ff_wave_address[6]_ins340347/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_adsr_envelope_generator/ff_counter[8]_ins340603</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_adsr_envelope_generator/ff_counter[8]_ins340603/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_channel_mixer/u_ch_f0/u_adsr_envelope_generator/ff_counter[8]_ins340603/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.337</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>DEFAULT_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_wts_core/u_wts_register/sram_d[0]_ins341259</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>5.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>7.943</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_wts_core/u_wts_register/sram_d[0]_ins341259/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>DEFAULT_CLK(clock)</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf323411/I</td>
</tr>
<tr>
<td>10.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf323411/O</td>
</tr>
<tr>
<td>12.280</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_wts_core/u_wts_register/sram_d[0]_ins341259/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2316</td>
<td>clk_3</td>
<td>-17.755</td>
<td>1.958</td>
</tr>
<tr>
<td>144</td>
<td>ff_active[5]</td>
<td>-17.418</td>
<td>3.825</td>
</tr>
<tr>
<td>121</td>
<td>n117_2481</td>
<td>-5.858</td>
<td>2.999</td>
</tr>
<tr>
<td>97</td>
<td>ff_active[4]</td>
<td>-16.313</td>
<td>4.207</td>
</tr>
<tr>
<td>96</td>
<td>ff_active[3]</td>
<td>-17.676</td>
<td>4.203</td>
</tr>
<tr>
<td>95</td>
<td>ff_active[2]</td>
<td>-17.086</td>
<td>5.332</td>
</tr>
<tr>
<td>95</td>
<td>ff_active[0]</td>
<td>-16.014</td>
<td>3.965</td>
</tr>
<tr>
<td>94</td>
<td>ff_active[1]</td>
<td>-17.755</td>
<td>4.304</td>
</tr>
<tr>
<td>78</td>
<td>ff_reg_clone_adsr_f1</td>
<td>-7.881</td>
<td>3.742</td>
</tr>
<tr>
<td>76</td>
<td>ff_reg_clone_adsr_b1</td>
<td>-15.871</td>
<td>3.843</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C16</td>
<td>0.917</td>
</tr>
<tr>
<td>R3C11</td>
<td>0.903</td>
</tr>
<tr>
<td>R4C13</td>
<td>0.903</td>
</tr>
<tr>
<td>R7C11</td>
<td>0.903</td>
</tr>
<tr>
<td>R4C22</td>
<td>0.903</td>
</tr>
<tr>
<td>R16C18</td>
<td>0.903</td>
</tr>
<tr>
<td>R7C12</td>
<td>0.889</td>
</tr>
<tr>
<td>R7C14</td>
<td>0.889</td>
</tr>
<tr>
<td>R13C25</td>
<td>0.889</td>
</tr>
<tr>
<td>R11C12</td>
<td>0.889</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
