<stg><name>bn</name>


<trans_list>

<trans id="406" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="9" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="53" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="59" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:0  %out_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %out_V)

]]></Node>
<StgValue><ssdm name="out_V_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:1  %moving_variance_V_re = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %moving_variance_V)

]]></Node>
<StgValue><ssdm name="moving_variance_V_re"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:2  %moving_mean_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %moving_mean_V)

]]></Node>
<StgValue><ssdm name="moving_mean_V_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:3  %gamma_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %gamma_V)

]]></Node>
<StgValue><ssdm name="gamma_V_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:4  %beta_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %beta_V)

]]></Node>
<StgValue><ssdm name="beta_V_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:5  %in_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %in_V)

]]></Node>
<StgValue><ssdm name="in_V_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:6  %out_V1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %out_V_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="out_V1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:9  %moving_variance_V9 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %moving_variance_V_re, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="moving_variance_V9"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:12  %moving_mean_V7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %moving_mean_V_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="moving_mean_V7"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:15  %gamma_V5 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %gamma_V_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="gamma_V5"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:18  %beta_V3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %beta_V_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="beta_V3"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop1.preheader:21  %in_V1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %in_V_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="in_V1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:10  %empty_26 = zext i30 %moving_variance_V9 to i64

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:11  %M_V_addr = getelementptr i32* %M_V, i64 %empty_26

]]></Node>
<StgValue><ssdm name="M_V_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:13  %empty_27 = zext i30 %moving_mean_V7 to i64

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:14  %M_M_addr = getelementptr i32* %M_M, i64 %empty_27

]]></Node>
<StgValue><ssdm name="M_M_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:16  %empty_28 = zext i30 %gamma_V5 to i64

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:17  %GAMMA_addr = getelementptr i32* %GAMMA, i64 %empty_28

]]></Node>
<StgValue><ssdm name="GAMMA_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:19  %empty_29 = zext i30 %beta_V3 to i64

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:20  %BETA_addr = getelementptr i32* %BETA, i64 %empty_29

]]></Node>
<StgValue><ssdm name="BETA_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:22  %empty_30 = zext i30 %in_V1 to i64

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:23  %IN_addr = getelementptr i32* %IN_r, i64 %empty_30

]]></Node>
<StgValue><ssdm name="IN_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:44  %IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %IN_addr, i32 64)

]]></Node>
<StgValue><ssdm name="IN_addr_rd_req"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:45  %BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BETA_addr, i32 64)

]]></Node>
<StgValue><ssdm name="BETA_addr_rd_req"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:46  %GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %GAMMA_addr, i32 64)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_rd_req"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:47  %M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_M_addr, i32 64)

]]></Node>
<StgValue><ssdm name="M_M_addr_rd_req"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:48  %M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_V_addr, i32 64)

]]></Node>
<StgValue><ssdm name="M_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="86" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:44  %IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %IN_addr, i32 64)

]]></Node>
<StgValue><ssdm name="IN_addr_rd_req"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:45  %BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BETA_addr, i32 64)

]]></Node>
<StgValue><ssdm name="BETA_addr_rd_req"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:46  %GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %GAMMA_addr, i32 64)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_rd_req"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:47  %M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_M_addr, i32 64)

]]></Node>
<StgValue><ssdm name="M_M_addr_rd_req"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:48  %M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_V_addr, i32 64)

]]></Node>
<StgValue><ssdm name="M_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:44  %IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %IN_addr, i32 64)

]]></Node>
<StgValue><ssdm name="IN_addr_rd_req"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:45  %BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BETA_addr, i32 64)

]]></Node>
<StgValue><ssdm name="BETA_addr_rd_req"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:46  %GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %GAMMA_addr, i32 64)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_rd_req"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:47  %M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_M_addr, i32 64)

]]></Node>
<StgValue><ssdm name="M_M_addr_rd_req"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:48  %M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_V_addr, i32 64)

]]></Node>
<StgValue><ssdm name="M_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="96" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:44  %IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %IN_addr, i32 64)

]]></Node>
<StgValue><ssdm name="IN_addr_rd_req"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:45  %BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BETA_addr, i32 64)

]]></Node>
<StgValue><ssdm name="BETA_addr_rd_req"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:46  %GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %GAMMA_addr, i32 64)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_rd_req"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:47  %M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_M_addr, i32 64)

]]></Node>
<StgValue><ssdm name="M_M_addr_rd_req"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:48  %M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_V_addr, i32 64)

]]></Node>
<StgValue><ssdm name="M_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:44  %IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %IN_addr, i32 64)

]]></Node>
<StgValue><ssdm name="IN_addr_rd_req"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:45  %BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BETA_addr, i32 64)

]]></Node>
<StgValue><ssdm name="BETA_addr_rd_req"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:46  %GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %GAMMA_addr, i32 64)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_rd_req"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:47  %M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_M_addr, i32 64)

]]></Node>
<StgValue><ssdm name="M_M_addr_rd_req"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:48  %M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_V_addr, i32 64)

]]></Node>
<StgValue><ssdm name="M_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="106" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:44  %IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %IN_addr, i32 64)

]]></Node>
<StgValue><ssdm name="IN_addr_rd_req"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:45  %BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BETA_addr, i32 64)

]]></Node>
<StgValue><ssdm name="BETA_addr_rd_req"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:46  %GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %GAMMA_addr, i32 64)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_rd_req"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:47  %M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_M_addr, i32 64)

]]></Node>
<StgValue><ssdm name="M_M_addr_rd_req"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:48  %M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_V_addr, i32 64)

]]></Node>
<StgValue><ssdm name="M_V_addr_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="30">
<![CDATA[
arrayctor.loop1.preheader:7  %empty = zext i30 %out_V1 to i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
arrayctor.loop1.preheader:8  %OUT_addr = getelementptr i32* %OUT_r, i64 %empty

]]></Node>
<StgValue><ssdm name="OUT_addr"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:24  call void (...)* @_ssdm_op_SpecBitsMap(i32* %OUT_r), !map !231

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:25  call void (...)* @_ssdm_op_SpecBitsMap(i32* %M_V), !map !237

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:26  call void (...)* @_ssdm_op_SpecBitsMap(i32* %M_M), !map !241

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:27  call void (...)* @_ssdm_op_SpecBitsMap(i32* %GAMMA), !map !245

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:28  call void (...)* @_ssdm_op_SpecBitsMap(i32* %BETA), !map !249

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop1.preheader:29  call void (...)* @_ssdm_op_SpecBitsMap(i32* %IN_r), !map !253

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop1.preheader:30  call void (...)* @_ssdm_op_SpecTopModule([3 x i8]* @bn_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln249"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:32  call void (...)* @_ssdm_op_SpecInterface(i32* %IN_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [3 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln251"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:33  call void (...)* @_ssdm_op_SpecInterface(i32 %in_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln251"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:34  call void (...)* @_ssdm_op_SpecInterface(i32* %BETA, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [5 x i8]* @p_str6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln252"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:35  call void (...)* @_ssdm_op_SpecInterface(i32 %beta_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle2, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln252"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:36  call void (...)* @_ssdm_op_SpecInterface(i32* %GAMMA, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [6 x i8]* @p_str7, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln253"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:37  call void (...)* @_ssdm_op_SpecInterface(i32 %gamma_V, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln253"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:38  call void (...)* @_ssdm_op_SpecInterface(i32* %M_M, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln254"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:39  call void (...)* @_ssdm_op_SpecInterface(i32 %moving_mean_V, [10 x i8]* @mode5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle6, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln254"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:40  call void (...)* @_ssdm_op_SpecInterface(i32* %M_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str9, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln255"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:41  call void (...)* @_ssdm_op_SpecInterface(i32 %moving_variance_V, [10 x i8]* @mode7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle8, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln255"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:42  call void (...)* @_ssdm_op_SpecInterface(i32* %OUT_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [4 x i8]* @p_str10, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln256"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader:43  call void (...)* @_ssdm_op_SpecInterface(i32 %out_V, [10 x i8]* @mode9, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 99999, [1 x i8]* @bundle10, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln256"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:44  %IN_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %IN_addr, i32 64)

]]></Node>
<StgValue><ssdm name="IN_addr_rd_req"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:45  %BETA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %BETA_addr, i32 64)

]]></Node>
<StgValue><ssdm name="BETA_addr_rd_req"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:46  %GAMMA_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %GAMMA_addr, i32 64)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_rd_req"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:47  %M_M_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_M_addr, i32 64)

]]></Node>
<StgValue><ssdm name="M_M_addr_rd_req"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:48  %M_V_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %M_V_addr, i32 64)

]]></Node>
<StgValue><ssdm name="M_V_addr_rd_req"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayctor.loop1.preheader:49  %OUT_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %OUT_addr, i32 64)

]]></Node>
<StgValue><ssdm name="OUT_addr_wr_req"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:50  br label %0

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0 = phi i7 [ 0, %arrayctor.loop1.preheader ], [ %i, %hls_label_0 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln272 = icmp eq i7 %i_0, -64

]]></Node>
<StgValue><ssdm name="icmp_ln272"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_31 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_31"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i = add i7 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln272, label %1, label %hls_label_0

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="145" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_0:6  %M_V_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %M_V_addr)

]]></Node>
<StgValue><ssdm name="M_V_addr_read"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:11  %trunc_ln647 = trunc i32 %M_V_addr_read to i16

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:95  %p_Result_79_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %M_V_addr_read, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_79_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:12  %sext_ln703 = sext i16 %trunc_ln647 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:13  %add_ln1192 = add nsw i17 1, %sext_ln703

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:14  %tmp_31 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:15  %add_ln703 = add i16 1, %trunc_ln647

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:16  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:17  %xor_ln786 = xor i1 %tmp_32, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:18  %and_ln786 = and i1 %tmp_31, %xor_ln786

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:19  %xor_ln340_1 = xor i1 %tmp_31, %tmp_32

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:20  %xor_ln340 = xor i1 %tmp_31, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:21  %or_ln340 = or i1 %tmp_32, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:22  %select_ln340 = select i1 %xor_ln340_1, i16 32767, i16 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:23  %select_ln388 = select i1 %and_ln786, i16 -32768, i16 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:24  %x_V = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388

]]></Node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:96  %sext_ln703_5 = sext i16 %p_Result_79_1 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:97  %add_ln1192_2 = add nsw i17 1, %sext_ln703_5

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_0:98  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %add_ln1192_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:99  %add_ln703_18 = add i16 1, %p_Result_79_1

]]></Node>
<StgValue><ssdm name="add_ln703_18"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:100  %tmp_42 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln703_18, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:101  %xor_ln786_3 = xor i1 %tmp_42, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:102  %and_ln786_5 = and i1 %tmp_41, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="and_ln786_5"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:103  %xor_ln340_4 = xor i1 %tmp_41, %tmp_42

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:104  %xor_ln340_3 = xor i1 %tmp_41, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:105  %or_ln340_6 = or i1 %tmp_42, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:106  %select_ln340_3 = select i1 %xor_ln340_4, i16 32767, i16 %add_ln703_18

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:107  %select_ln388_3 = select i1 %and_ln786_5, i16 -32768, i16 %add_ln703_18

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:108  %x_V_1 = select i1 %or_ln340_6, i16 %select_ln340_3, i16 %select_ln388_3

]]></Node>
<StgValue><ssdm name="x_V_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="174" st_id="12" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:25  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="9" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:109  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="176" st_id="13" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:25  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="8" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:109  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="178" st_id="14" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:25  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="7" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:109  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="180" st_id="15" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:25  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="6" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:109  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="182" st_id="16" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:25  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="183" st_id="16" stage="5" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:109  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="184" st_id="17" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:25  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="4" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:109  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="186" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_0:2  %IN_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %IN_addr)

]]></Node>
<StgValue><ssdm name="IN_addr_read"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_0:4  %GAMMA_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %GAMMA_addr)

]]></Node>
<StgValue><ssdm name="GAMMA_addr_read"/></StgValue>
</operation>

<operation id="188" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_0:5  %M_M_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %M_M_addr)

]]></Node>
<StgValue><ssdm name="M_M_addr_read"/></StgValue>
</operation>

<operation id="189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:7  %in_m_0_V = trunc i32 %IN_addr_read to i16

]]></Node>
<StgValue><ssdm name="in_m_0_V"/></StgValue>
</operation>

<operation id="190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:9  %gamma_m_0_V = trunc i32 %GAMMA_addr_read to i16

]]></Node>
<StgValue><ssdm name="gamma_m_0_V"/></StgValue>
</operation>

<operation id="191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:10  %moving_mean_m_0_V = trunc i32 %M_M_addr_read to i16

]]></Node>
<StgValue><ssdm name="moving_mean_m_0_V"/></StgValue>
</operation>

<operation id="192" st_id="18" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:25  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:91  %in_m_1_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %IN_addr_read, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="in_m_1_V"/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:93  %gamma_m_1_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %GAMMA_addr_read, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="gamma_m_1_V"/></StgValue>
</operation>

<operation id="195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:94  %moving_mean_m_1_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %M_M_addr_read, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="moving_mean_m_1_V"/></StgValue>
</operation>

<operation id="196" st_id="18" stage="3" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:109  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="197" st_id="19" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:25  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:26  %sext_ln703_1 = sext i16 %in_m_0_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:27  %sext_ln703_2 = sext i16 %moving_mean_m_0_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_2"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:28  %sub_ln1193 = sub i17 %sext_ln703_1, %sext_ln703_2

]]></Node>
<StgValue><ssdm name="sub_ln1193"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="33" op_0_bw="17">
<![CDATA[
hls_label_0:29  %sext_ln1116 = sext i17 %sub_ln1193 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="33" op_0_bw="16">
<![CDATA[
hls_label_0:30  %sext_ln1118 = sext i16 %gamma_m_0_V to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_0:31  %mul_ln1118 = mul nsw i33 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
hls_label_0:32  %tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:33  %trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %mul_ln1118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
hls_label_0:35  %tmp_35 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:42  %p_Result_4 = call i6 @_ssdm_op_PartSelect.i6.i33.i32.i32(i33 %mul_ln1118, i32 27, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="7" op_0_bw="7" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:44  %p_Result_5 = call i7 @_ssdm_op_PartSelect.i7.i33.i32.i32(i33 %mul_ln1118, i32 26, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="2" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:109  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:110  %sext_ln703_6 = sext i16 %in_m_1_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_6"/></StgValue>
</operation>

<operation id="211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:111  %sext_ln703_7 = sext i16 %moving_mean_m_1_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="212" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:112  %sub_ln1193_1 = sub i17 %sext_ln703_6, %sext_ln703_7

]]></Node>
<StgValue><ssdm name="sub_ln1193_1"/></StgValue>
</operation>

<operation id="213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="33" op_0_bw="17">
<![CDATA[
hls_label_0:113  %sext_ln1116_1 = sext i17 %sub_ln1193_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="33" op_0_bw="16">
<![CDATA[
hls_label_0:114  %sext_ln1118_1 = sext i16 %gamma_m_1_V to i33

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="215" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_0:115  %mul_ln1118_1 = mul nsw i33 %sext_ln1118_1, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="mul_ln1118_1"/></StgValue>
</operation>

<operation id="216" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
hls_label_0:116  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:117  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i33.i32.i32(i33 %mul_ln1118_1, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="218" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
hls_label_0:119  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118_1, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="219" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:126  %p_Result_86_1 = call i6 @_ssdm_op_PartSelect.i6.i33.i32.i32(i33 %mul_ln1118_1, i32 27, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_86_1"/></StgValue>
</operation>

<operation id="220" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="7" op_0_bw="7" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:128  %p_Result_87_1 = call i7 @_ssdm_op_PartSelect.i7.i33.i32.i32(i33 %mul_ln1118_1, i32 26, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_87_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="221" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
hls_label_0:3  %BETA_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %BETA_addr)

]]></Node>
<StgValue><ssdm name="BETA_addr_read"/></StgValue>
</operation>

<operation id="222" st_id="20" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:25  %x_sqrt_V = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V)

]]></Node>
<StgValue><ssdm name="x_sqrt_V"/></StgValue>
</operation>

<operation id="223" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
hls_label_0:34  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="224" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="1">
<![CDATA[
hls_label_0:36  %zext_ln415 = zext i1 %tmp_35 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="225" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:37  %add_ln415 = add i16 %zext_ln415, %trunc_ln2

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="226" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:38  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="227" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:39  %xor_ln416 = xor i1 %tmp_36, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="228" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:40  %and_ln416 = and i1 %tmp_34, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="229" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:41  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="230" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:43  %icmp_ln879 = icmp eq i6 %p_Result_4, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="231" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:45  %icmp_ln879_1 = icmp eq i7 %p_Result_5, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_1"/></StgValue>
</operation>

<operation id="232" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:46  %icmp_ln768 = icmp eq i7 %p_Result_5, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="233" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:47  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="234" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
hls_label_0:48  %tmp_38 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="235" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:49  %xor_ln779 = xor i1 %tmp_38, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:50  %and_ln779 = and i1 %icmp_ln879, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="237" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:51  %select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="select_ln416"/></StgValue>
</operation>

<operation id="238" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:52  %and_ln781 = and i1 %and_ln416, %icmp_ln879_1

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="239" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:53  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="240" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:54  %or_ln785 = or i1 %tmp_37, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="241" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:55  %xor_ln785_1 = xor i1 %tmp_33, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="242" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:56  %and_ln785 = and i1 %or_ln785, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="243" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:57  %and_ln786_2 = and i1 %tmp_37, %select_ln416

]]></Node>
<StgValue><ssdm name="and_ln786_2"/></StgValue>
</operation>

<operation id="244" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:58  %or_ln786_2 = or i1 %and_ln781, %and_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_2"/></StgValue>
</operation>

<operation id="245" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:59  %xor_ln786_1 = xor i1 %or_ln786_2, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:60  %and_ln786_3 = and i1 %tmp_33, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="and_ln786_3"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:61  %or_ln340_1 = or i1 %and_ln786_3, %and_ln785

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:62  %or_ln340_2 = or i1 %and_ln786_2, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:63  %or_ln340_3 = or i1 %or_ln340_2, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:64  %select_ln340_1 = select i1 %or_ln340_1, i16 32767, i16 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:65  %select_ln388_1 = select i1 %and_ln786_3, i16 -32768, i16 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:66  %select_ln340_7 = select i1 %or_ln340_3, i16 %select_ln340_1, i16 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="9">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="13" op_0_bw="13" op_1_bw="16">
<![CDATA[
hls_label_0:109  %x_sqrt_V_1 = call fastcc i13 @"sqrt_fixed<16, 6>"(i16 %x_V_1)

]]></Node>
<StgValue><ssdm name="x_sqrt_V_1"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
hls_label_0:118  %tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118_1, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="1">
<![CDATA[
hls_label_0:120  %zext_ln415_1 = zext i1 %tmp_45 to i16

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_0:121  %add_ln415_1 = add i16 %zext_ln415_1, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln415_1"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:122  %tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:123  %xor_ln416_1 = xor i1 %tmp_46, true

]]></Node>
<StgValue><ssdm name="xor_ln416_1"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:124  %and_ln416_1 = and i1 %tmp_44, %xor_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln416_1"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_0:125  %tmp_47 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0:127  %icmp_ln879_2 = icmp eq i6 %p_Result_86_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_2"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:129  %icmp_ln879_3 = icmp eq i7 %p_Result_87_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_3"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_0:130  %icmp_ln768_1 = icmp eq i7 %p_Result_87_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_1"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:131  %select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1

]]></Node>
<StgValue><ssdm name="select_ln777_1"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
hls_label_0:132  %tmp_48 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %mul_ln1118_1, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:133  %xor_ln779_1 = xor i1 %tmp_48, true

]]></Node>
<StgValue><ssdm name="xor_ln779_1"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:134  %and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_1

]]></Node>
<StgValue><ssdm name="and_ln779_1"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0:135  %select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_1, i1 %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="select_ln416_1"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:136  %and_ln781_1 = and i1 %and_ln416_1, %icmp_ln879_3

]]></Node>
<StgValue><ssdm name="and_ln781_1"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:137  %xor_ln785_3 = xor i1 %select_ln777_1, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:138  %or_ln785_2 = or i1 %tmp_47, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:139  %xor_ln785_4 = xor i1 %tmp_43, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:140  %and_ln785_1 = and i1 %or_ln785_2, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="and_ln785_1"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:141  %and_ln786_1 = and i1 %tmp_47, %select_ln416_1

]]></Node>
<StgValue><ssdm name="and_ln786_1"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:142  %or_ln786_3 = or i1 %and_ln781_1, %and_ln786_1

]]></Node>
<StgValue><ssdm name="or_ln786_3"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:143  %xor_ln786_4 = xor i1 %or_ln786_3, true

]]></Node>
<StgValue><ssdm name="xor_ln786_4"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:144  %and_ln786_6 = and i1 %tmp_43, %xor_ln786_4

]]></Node>
<StgValue><ssdm name="and_ln786_6"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:145  %or_ln340_7 = or i1 %and_ln786_6, %and_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:146  %or_ln340_8 = or i1 %and_ln786_1, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:147  %or_ln340_9 = or i1 %or_ln340_8, %and_ln781_1

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:148  %select_ln340_4 = select i1 %or_ln340_7, i16 32767, i16 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:149  %select_ln388_4 = select i1 %and_ln786_6, i16 -32768, i16 %add_ln415_1

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:150  %select_ln340_10 = select i1 %or_ln340_9, i16 %select_ln340_4, i16 %select_ln388_4

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="284" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="32">
<![CDATA[
hls_label_0:8  %beta_m_0_V = trunc i32 %BETA_addr_read to i16

]]></Node>
<StgValue><ssdm name="beta_m_0_V"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:67  %sext_ln703_3 = sext i16 %select_ln340_7 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:68  %sext_ln703_4 = sext i16 %beta_m_0_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:69  %add_ln1192_1 = add nsw i17 %sext_ln703_4, %sext_ln703_3

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_0:70  %shl_ln = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_1, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="27" op_0_bw="13">
<![CDATA[
hls_label_0:71  %zext_ln1148 = zext i13 %x_sqrt_V to i27

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="31" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:92  %beta_m_1_V = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %BETA_addr_read, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="beta_m_1_V"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:151  %sext_ln703_8 = sext i16 %select_ln340_10 to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_8"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="17" op_0_bw="16">
<![CDATA[
hls_label_0:152  %sext_ln703_9 = sext i16 %beta_m_1_V to i17

]]></Node>
<StgValue><ssdm name="sext_ln703_9"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_0:153  %add_ln1192_3 = add nsw i17 %sext_ln703_9, %sext_ln703_8

]]></Node>
<StgValue><ssdm name="add_ln1192_3"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="27" op_0_bw="27" op_1_bw="17" op_2_bw="10">
<![CDATA[
hls_label_0:154  %shl_ln728_1 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %add_ln1192_3, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln728_1"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="27" op_0_bw="13">
<![CDATA[
hls_label_0:155  %zext_ln1148_1 = zext i13 %x_sqrt_V_1 to i27

]]></Node>
<StgValue><ssdm name="zext_ln1148_1"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="31" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="298" st_id="22" stage="30" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="30" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="300" st_id="23" stage="29" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="301" st_id="23" stage="29" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="302" st_id="24" stage="28" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="303" st_id="24" stage="28" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="304" st_id="25" stage="27" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="305" st_id="25" stage="27" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="306" st_id="26" stage="26" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="307" st_id="26" stage="26" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="308" st_id="27" stage="25" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="309" st_id="27" stage="25" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="310" st_id="28" stage="24" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="311" st_id="28" stage="24" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="312" st_id="29" stage="23" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="313" st_id="29" stage="23" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="314" st_id="30" stage="22" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="315" st_id="30" stage="22" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="316" st_id="31" stage="21" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="317" st_id="31" stage="21" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="318" st_id="32" stage="20" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="319" st_id="32" stage="20" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="320" st_id="33" stage="19" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="321" st_id="33" stage="19" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="322" st_id="34" stage="18" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="323" st_id="34" stage="18" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="324" st_id="35" stage="17" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="325" st_id="35" stage="17" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="326" st_id="36" stage="16" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="327" st_id="36" stage="16" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="328" st_id="37" stage="15" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="329" st_id="37" stage="15" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="330" st_id="38" stage="14" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="14" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="332" st_id="39" stage="13" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="333" st_id="39" stage="13" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="334" st_id="40" stage="12" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="335" st_id="40" stage="12" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="336" st_id="41" stage="11" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="337" st_id="41" stage="11" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="338" st_id="42" stage="10" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="339" st_id="42" stage="10" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="340" st_id="43" stage="9" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="341" st_id="43" stage="9" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="342" st_id="44" stage="8" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="343" st_id="44" stage="8" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="344" st_id="45" stage="7" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="345" st_id="45" stage="7" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="346" st_id="46" stage="6" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="347" st_id="46" stage="6" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="348" st_id="47" stage="5" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="349" st_id="47" stage="5" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="350" st_id="48" stage="4" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="351" st_id="48" stage="4" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="352" st_id="49" stage="3" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="353" st_id="49" stage="3" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="354" st_id="50" stage="2" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="355" st_id="50" stage="2" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="356" st_id="51" stage="1" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:72  %sdiv_ln1148 = sdiv i27 %shl_ln, %zext_ln1148

]]></Node>
<StgValue><ssdm name="sdiv_ln1148"/></StgValue>
</operation>

<operation id="357" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
hls_label_0:73  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %sdiv_ln1148, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="358" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="27">
<![CDATA[
hls_label_0:74  %trunc_ln703 = trunc i27 %sdiv_ln1148 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="359" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
hls_label_0:75  %tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %sdiv_ln1148, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="360" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:76  %tmp_1 = call i11 @_ssdm_op_PartSelect.i11.i27.i32.i32(i27 %sdiv_ln1148, i32 16, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="361" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:77  %icmp_ln785 = icmp ne i11 %tmp_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785"/></StgValue>
</operation>

<operation id="362" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:78  %or_ln785_1 = or i1 %tmp_40, %icmp_ln785

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="363" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:79  %xor_ln785_2 = xor i1 %tmp_39, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="364" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:80  %and_ln785_2 = and i1 %or_ln785_1, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="and_ln785_2"/></StgValue>
</operation>

<operation id="365" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:81  %xor_ln786_2 = xor i1 %tmp_40, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="366" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:82  %icmp_ln786 = icmp ne i11 %tmp_1, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786"/></StgValue>
</operation>

<operation id="367" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:83  %or_ln786 = or i1 %icmp_ln786, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="368" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:84  %and_ln786_4 = and i1 %or_ln786, %tmp_39

]]></Node>
<StgValue><ssdm name="and_ln786_4"/></StgValue>
</operation>

<operation id="369" st_id="51" stage="1" lat="31">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0:156  %sdiv_ln1148_1 = sdiv i27 %shl_ln728_1, %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="sdiv_ln1148_1"/></StgValue>
</operation>

<operation id="370" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
hls_label_0:157  %tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %sdiv_ln1148_1, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="371" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="27">
<![CDATA[
hls_label_0:158  %trunc_ln703_1 = trunc i27 %sdiv_ln1148_1 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln703_1"/></StgValue>
</operation>

<operation id="372" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
hls_label_0:159  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %sdiv_ln1148_1, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="373" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="11" op_0_bw="11" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_0:160  %tmp_2 = call i11 @_ssdm_op_PartSelect.i11.i27.i32.i32(i27 %sdiv_ln1148_1, i32 16, i32 26)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="374" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:161  %icmp_ln785_1 = icmp ne i11 %tmp_2, 0

]]></Node>
<StgValue><ssdm name="icmp_ln785_1"/></StgValue>
</operation>

<operation id="375" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:162  %or_ln785_3 = or i1 %tmp_50, %icmp_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="376" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:163  %xor_ln785_5 = xor i1 %tmp_49, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="377" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:164  %and_ln785_3 = and i1 %or_ln785_3, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="and_ln785_3"/></StgValue>
</operation>

<operation id="378" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:165  %xor_ln786_5 = xor i1 %tmp_50, true

]]></Node>
<StgValue><ssdm name="xor_ln786_5"/></StgValue>
</operation>

<operation id="379" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_0:166  %icmp_ln786_1 = icmp ne i11 %tmp_2, -1

]]></Node>
<StgValue><ssdm name="icmp_ln786_1"/></StgValue>
</operation>

<operation id="380" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:167  %or_ln786_1 = or i1 %icmp_ln786_1, %xor_ln786_5

]]></Node>
<StgValue><ssdm name="or_ln786_1"/></StgValue>
</operation>

<operation id="381" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:168  %and_ln786_7 = and i1 %or_ln786_1, %tmp_49

]]></Node>
<StgValue><ssdm name="and_ln786_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="382" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:85  %or_ln340_4 = or i1 %and_ln786_4, %and_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="383" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:86  %xor_ln340_2 = xor i1 %and_ln786_4, true

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="384" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:87  %or_ln340_5 = or i1 %and_ln785_2, %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="385" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:88  %select_ln340_2 = select i1 %or_ln340_4, i16 32767, i16 %trunc_ln703

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="386" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:89  %select_ln388_2 = select i1 %and_ln786_4, i16 -32768, i16 %trunc_ln703

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="387" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:90  %select_ln340_8 = select i1 %or_ln340_5, i16 %select_ln340_2, i16 %select_ln388_2

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="388" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:169  %or_ln340_10 = or i1 %and_ln786_7, %and_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="389" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:170  %xor_ln340_5 = xor i1 %and_ln786_7, true

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="390" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0:171  %or_ln340_11 = or i1 %and_ln785_3, %xor_ln340_5

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="391" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:172  %select_ln340_5 = select i1 %or_ln340_10, i16 32767, i16 %trunc_ln703_1

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="392" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:173  %select_ln388_5 = select i1 %and_ln786_7, i16 -32768, i16 %trunc_ln703_1

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="393" st_id="52" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:174  %select_ln340_11 = select i1 %or_ln340_11, i16 %select_ln340_5, i16 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="394" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="395" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln273"/></StgValue>
</operation>

<operation id="396" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_0:175  %tmp_7 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %select_ln340_11, i16 %select_ln340_8)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="397" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
hls_label_0:176  call void @_ssdm_op_Write.m_axi.i32P(i32* %OUT_addr, i32 %tmp_7, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln296"/></StgValue>
</operation>

<operation id="398" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0:177  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="399" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0:178  br label %0

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="400" st_id="54" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="401" st_id="55" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="402" st_id="56" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="403" st_id="57" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_wr_resp"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="404" st_id="58" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
:0  %OUT_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %OUT_addr)

]]></Node>
<StgValue><ssdm name="OUT_addr_wr_resp"/></StgValue>
</operation>

<operation id="405" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0">
<![CDATA[
:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln299"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
