#pragma once
#ifndef _SYSTEM_H_
#define _SYSTEM_H_

/*
 * This file was automatically generated by the swinfo2header utility.
 *
 * Created from SOPC Builder system 'system_bd' in
 * file './system_bd.sopcinfo'.
 */

 /*
  * This file contains macros for all modules with masters in the system and
  * all the devices connected to those masters.
  * Macro names have unique prefixes to prevent duplicate names.
  */

  /*
   * Macros for device 'sys_ddr4_cntrl_arch', class 'altera_emif_arch_nf'
   * Path to the device is from the master group 'avl_ad9371_tx_fifo'.
   * The macros are prefixed with 'AVL_AD9371_TX_FIFO_SYS_DDR4_CNTRL_ARCH_'.
   * The prefix is the master group descriptor and the slave descriptor.
   */
#define AVL_AD9371_TX_FIFO_SYS_DDR4_CNTRL_ARCH_COMPONENT_TYPE altera_emif_arch_nf
#define AVL_AD9371_TX_FIFO_SYS_DDR4_CNTRL_ARCH_COMPONENT_NAME sys_ddr4_cntrl_arch
#define AVL_AD9371_TX_FIFO_SYS_DDR4_CNTRL_ARCH_BASE 0x0
#define AVL_AD9371_TX_FIFO_SYS_DDR4_CNTRL_ARCH_SPAN 0x80000000
#define AVL_AD9371_TX_FIFO_SYS_DDR4_CNTRL_ARCH_END 0x7fffffff

   /*
	* Macros for device 'ad9371_tx_jesd204', class 'adi_jesd204'
	* Path to the device is from the master group 'avl_adxcfg_0_rcfg_m0'.
	* The macros are prefixed with 'AVL_ADXCFG_0_RCFG_M0_AD9371_TX_JESD204_'.
	* The prefix is the master group descriptor and the slave descriptor.
	*/
#define AVL_ADXCFG_0_RCFG_M0_AD9371_TX_JESD204_COMPONENT_TYPE adi_jesd204
#define AVL_ADXCFG_0_RCFG_M0_AD9371_TX_JESD204_COMPONENT_NAME ad9371_tx_jesd204
#define AVL_ADXCFG_0_RCFG_M0_AD9371_TX_JESD204_BASE 0x0
#define AVL_ADXCFG_0_RCFG_M0_AD9371_TX_JESD204_SPAN 4096
#define AVL_ADXCFG_0_RCFG_M0_AD9371_TX_JESD204_END 0xfff

	/*
	 * Macros for device 'ad9371_rx_jesd204', class 'adi_jesd204'
	 * Path to the device is from the master group 'avl_adxcfg_0_rcfg_m1'.
	 * The macros are prefixed with 'AVL_ADXCFG_0_RCFG_M1_AD9371_RX_JESD204_'.
	 * The prefix is the master group descriptor and the slave descriptor.
	 */
#define AVL_ADXCFG_0_RCFG_M1_AD9371_RX_JESD204_COMPONENT_TYPE adi_jesd204
#define AVL_ADXCFG_0_RCFG_M1_AD9371_RX_JESD204_COMPONENT_NAME ad9371_rx_jesd204
#define AVL_ADXCFG_0_RCFG_M1_AD9371_RX_JESD204_BASE 0x0
#define AVL_ADXCFG_0_RCFG_M1_AD9371_RX_JESD204_SPAN 4096
#define AVL_ADXCFG_0_RCFG_M1_AD9371_RX_JESD204_END 0xfff

	 /*
	  * Macros for device 'ad9371_tx_jesd204', class 'adi_jesd204'
	  * Path to the device is from the master group 'avl_adxcfg_1_rcfg_m0'.
	  * The macros are prefixed with 'AVL_ADXCFG_1_RCFG_M0_AD9371_TX_JESD204_'.
	  * The prefix is the master group descriptor and the slave descriptor.
	  */
#define AVL_ADXCFG_1_RCFG_M0_AD9371_TX_JESD204_COMPONENT_TYPE adi_jesd204
#define AVL_ADXCFG_1_RCFG_M0_AD9371_TX_JESD204_COMPONENT_NAME ad9371_tx_jesd204
#define AVL_ADXCFG_1_RCFG_M0_AD9371_TX_JESD204_BASE 0x0
#define AVL_ADXCFG_1_RCFG_M0_AD9371_TX_JESD204_SPAN 4096
#define AVL_ADXCFG_1_RCFG_M0_AD9371_TX_JESD204_END 0xfff

	  /*
	   * Macros for device 'ad9371_rx_jesd204', class 'adi_jesd204'
	   * Path to the device is from the master group 'avl_adxcfg_1_rcfg_m1'.
	   * The macros are prefixed with 'AVL_ADXCFG_1_RCFG_M1_AD9371_RX_JESD204_'.
	   * The prefix is the master group descriptor and the slave descriptor.
	   */
#define AVL_ADXCFG_1_RCFG_M1_AD9371_RX_JESD204_COMPONENT_TYPE adi_jesd204
#define AVL_ADXCFG_1_RCFG_M1_AD9371_RX_JESD204_COMPONENT_NAME ad9371_rx_jesd204
#define AVL_ADXCFG_1_RCFG_M1_AD9371_RX_JESD204_BASE 0x0
#define AVL_ADXCFG_1_RCFG_M1_AD9371_RX_JESD204_SPAN 4096
#define AVL_ADXCFG_1_RCFG_M1_AD9371_RX_JESD204_END 0xfff

	   /*
		* Macros for device 'ad9371_tx_jesd204', class 'adi_jesd204'
		* Path to the device is from the master group 'avl_adxcfg_2_rcfg_m0'.
		* The macros are prefixed with 'AVL_ADXCFG_2_RCFG_M0_AD9371_TX_JESD204_'.
		* The prefix is the master group descriptor and the slave descriptor.
		*/
#define AVL_ADXCFG_2_RCFG_M0_AD9371_TX_JESD204_COMPONENT_TYPE adi_jesd204
#define AVL_ADXCFG_2_RCFG_M0_AD9371_TX_JESD204_COMPONENT_NAME ad9371_tx_jesd204
#define AVL_ADXCFG_2_RCFG_M0_AD9371_TX_JESD204_BASE 0x0
#define AVL_ADXCFG_2_RCFG_M0_AD9371_TX_JESD204_SPAN 4096
#define AVL_ADXCFG_2_RCFG_M0_AD9371_TX_JESD204_END 0xfff

		/*
		 * Macros for device 'ad9371_rx_os_jesd204', class 'adi_jesd204'
		 * Path to the device is from the master group 'avl_adxcfg_2_rcfg_m1'.
		 * The macros are prefixed with 'AVL_ADXCFG_2_RCFG_M1_AD9371_RX_OS_JESD204_'.
		 * The prefix is the master group descriptor and the slave descriptor.
		 */
#define AVL_ADXCFG_2_RCFG_M1_AD9371_RX_OS_JESD204_COMPONENT_TYPE adi_jesd204
#define AVL_ADXCFG_2_RCFG_M1_AD9371_RX_OS_JESD204_COMPONENT_NAME ad9371_rx_os_jesd204
#define AVL_ADXCFG_2_RCFG_M1_AD9371_RX_OS_JESD204_BASE 0x0
#define AVL_ADXCFG_2_RCFG_M1_AD9371_RX_OS_JESD204_SPAN 4096
#define AVL_ADXCFG_2_RCFG_M1_AD9371_RX_OS_JESD204_END 0xfff

		 /*
		  * Macros for device 'ad9371_tx_jesd204', class 'adi_jesd204'
		  * Path to the device is from the master group 'avl_adxcfg_3_rcfg_m0'.
		  * The macros are prefixed with 'AVL_ADXCFG_3_RCFG_M0_AD9371_TX_JESD204_'.
		  * The prefix is the master group descriptor and the slave descriptor.
		  */
#define AVL_ADXCFG_3_RCFG_M0_AD9371_TX_JESD204_COMPONENT_TYPE adi_jesd204
#define AVL_ADXCFG_3_RCFG_M0_AD9371_TX_JESD204_COMPONENT_NAME ad9371_tx_jesd204
#define AVL_ADXCFG_3_RCFG_M0_AD9371_TX_JESD204_BASE 0x0
#define AVL_ADXCFG_3_RCFG_M0_AD9371_TX_JESD204_SPAN 4096
#define AVL_ADXCFG_3_RCFG_M0_AD9371_TX_JESD204_END 0xfff

		  /*
		   * Macros for device 'ad9371_rx_os_jesd204', class 'adi_jesd204'
		   * Path to the device is from the master group 'avl_adxcfg_3_rcfg_m1'.
		   * The macros are prefixed with 'AVL_ADXCFG_3_RCFG_M1_AD9371_RX_OS_JESD204_'.
		   * The prefix is the master group descriptor and the slave descriptor.
		   */
#define AVL_ADXCFG_3_RCFG_M1_AD9371_RX_OS_JESD204_COMPONENT_TYPE adi_jesd204
#define AVL_ADXCFG_3_RCFG_M1_AD9371_RX_OS_JESD204_COMPONENT_NAME ad9371_rx_os_jesd204
#define AVL_ADXCFG_3_RCFG_M1_AD9371_RX_OS_JESD204_BASE 0x0
#define AVL_ADXCFG_3_RCFG_M1_AD9371_RX_OS_JESD204_SPAN 4096
#define AVL_ADXCFG_3_RCFG_M1_AD9371_RX_OS_JESD204_END 0xfff

		   /*
			* Macros for device 'sys_hps_bridges', class 'arria10_hps_bridge_avalon'
			* Path to the device is from the master group 'axi_ad9371_rx_dma'.
			* The macros are prefixed with 'AXI_AD9371_RX_DMA_SYS_HPS_BRIDGES_'.
			* The prefix is the master group descriptor and the slave descriptor.
			*/
#define AXI_AD9371_RX_DMA_SYS_HPS_BRIDGES_COMPONENT_TYPE arria10_hps_bridge_avalon
#define AXI_AD9371_RX_DMA_SYS_HPS_BRIDGES_COMPONENT_NAME sys_hps_bridges
#define AXI_AD9371_RX_DMA_SYS_HPS_BRIDGES_BASE 0x0
#define AXI_AD9371_RX_DMA_SYS_HPS_BRIDGES_SPAN 0xffffffff
#define AXI_AD9371_RX_DMA_SYS_HPS_BRIDGES_END 0xfffffffe

			/*
			 * Macros for device 'sys_hps_bridges', class 'arria10_hps_bridge_avalon'
			 * Path to the device is from the master group 'axi_ad9371_rx_os_dma'.
			 * The macros are prefixed with 'AXI_AD9371_RX_OS_DMA_SYS_HPS_BRIDGES_'.
			 * The prefix is the master group descriptor and the slave descriptor.
			 */
#define AXI_AD9371_RX_OS_DMA_SYS_HPS_BRIDGES_COMPONENT_TYPE arria10_hps_bridge_avalon
#define AXI_AD9371_RX_OS_DMA_SYS_HPS_BRIDGES_COMPONENT_NAME sys_hps_bridges
#define AXI_AD9371_RX_OS_DMA_SYS_HPS_BRIDGES_BASE 0x0
#define AXI_AD9371_RX_OS_DMA_SYS_HPS_BRIDGES_SPAN 0xffffffff
#define AXI_AD9371_RX_OS_DMA_SYS_HPS_BRIDGES_END 0xfffffffe

			 /*
			  * Macros for device 'sys_hps_bridges', class 'arria10_hps_bridge_avalon'
			  * Path to the device is from the master group 'axi_ad9371_tx_dma'.
			  * The macros are prefixed with 'AXI_AD9371_TX_DMA_SYS_HPS_BRIDGES_'.
			  * The prefix is the master group descriptor and the slave descriptor.
			  */
#define AXI_AD9371_TX_DMA_SYS_HPS_BRIDGES_COMPONENT_TYPE arria10_hps_bridge_avalon
#define AXI_AD9371_TX_DMA_SYS_HPS_BRIDGES_COMPONENT_NAME sys_hps_bridges
#define AXI_AD9371_TX_DMA_SYS_HPS_BRIDGES_BASE 0x0
#define AXI_AD9371_TX_DMA_SYS_HPS_BRIDGES_SPAN 0xffffffff
#define AXI_AD9371_TX_DMA_SYS_HPS_BRIDGES_END 0xfffffffe

			  /*
			   * Macros for device 'sys_ddr4_cntrl_cal_slave_component_ioaux_soft_ram', class 'altera_avalon_onchip_memory2'
			   * Path to the device is from the master group 'sys_ddr4_cntrl_arch'.
			   * The macros are prefixed with 'SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_'.
			   * The prefix is the master group descriptor and the slave descriptor.
			   */
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_COMPONENT_NAME sys_ddr4_cntrl_cal_slave_component_ioaux_soft_ram
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_BASE 0x0
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_SPAN 16383
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_END 0x3ffe
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_CONTENTS_INFO ""
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_DUAL_PORT 0
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_GUI_RAM_BLOCK_TYPE AUTO
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_INIT_CONTENTS_FILE seq_cal_soft_m20k
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_INIT_MEM_CONTENT 1
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_INSTANCE_ID NONE
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_NON_DEFAULT_INIT_FILE_ENABLED 1
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_RAM_BLOCK_TYPE AUTO
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_READ_DURING_WRITE_MODE DONT_CARE
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_SINGLE_CLOCK_OP 0
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_SIZE_MULTIPLE 1
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_SIZE_VALUE 16383
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_WRITABLE 0
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_MEMORY_INFO_GENERATE_HEX 1
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_MEMORY_INFO_HAS_BYTE_LANE 0
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define SYS_DDR4_CNTRL_ARCH_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_MEMORY_INFO_MEM_INIT_FILENAME seq_cal_soft_m20k

			   /*
				* Macros for device 'sys_ddr4_cntrl_cal_slave_component_ioaux_soft_ram', class 'altera_avalon_onchip_memory2'
				* Path to the device is from the master group 'sys_ddr4_cntrl_cal_slave_component_ioaux_master_bridge'.
				* The macros are prefixed with 'SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_'.
				* The prefix is the master group descriptor and the slave descriptor.
				*/
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_COMPONENT_TYPE altera_avalon_onchip_memory2
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_COMPONENT_NAME sys_ddr4_cntrl_cal_slave_component_ioaux_soft_ram
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_BASE 0x0
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_SPAN 16383
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_END 0x3ffe
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_ALLOW_IN_SYSTEM_MEMORY_CONTENT_EDITOR 0
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_ALLOW_MRAM_SIM_CONTENTS_ONLY_FILE 0
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_CONTENTS_INFO ""
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_DUAL_PORT 0
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_GUI_RAM_BLOCK_TYPE AUTO
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_INIT_CONTENTS_FILE seq_cal_soft_m20k
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_INIT_MEM_CONTENT 1
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_INSTANCE_ID NONE
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_NON_DEFAULT_INIT_FILE_ENABLED 1
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_RAM_BLOCK_TYPE AUTO
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_READ_DURING_WRITE_MODE DONT_CARE
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_SINGLE_CLOCK_OP 0
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_SIZE_MULTIPLE 1
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_SIZE_VALUE 16383
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_WRITABLE 0
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_MEMORY_INFO_DAT_SYM_INSTALL_DIR SIM_DIR
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_MEMORY_INFO_GENERATE_DAT_SYM 1
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_MEMORY_INFO_GENERATE_HEX 1
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_MEMORY_INFO_HAS_BYTE_LANE 0
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_MEMORY_INFO_HEX_INSTALL_DIR QPF_DIR
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_MEMORY_INFO_MEM_INIT_DATA_WIDTH 32
#define SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_MASTER_BRIDGE_SYS_DDR4_CNTRL_CAL_SLAVE_COMPONENT_IOAUX_SOFT_RAM_MEMORY_INFO_MEM_INIT_FILENAME seq_cal_soft_m20k

				/*
				 * Macros for device 'sys_gpio_in', class 'altera_avalon_pio'
				 * Path to the device is from the master group 'sys_hps'.
				 * The macros are prefixed with 'SYS_HPS_SYS_GPIO_IN_'.
				 * The prefix is the master group descriptor and the slave descriptor.
				 */
#define SYS_HPS_SYS_GPIO_IN_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_SYS_GPIO_IN_COMPONENT_NAME sys_gpio_in
#define SYS_HPS_SYS_GPIO_IN_BASE 0x0
#define SYS_HPS_SYS_GPIO_IN_SPAN 16
#define SYS_HPS_SYS_GPIO_IN_END 0xf
#define SYS_HPS_SYS_GPIO_IN_IRQ 5
#define SYS_HPS_SYS_GPIO_IN_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_SYS_GPIO_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_SYS_GPIO_IN_CAPTURE 0
#define SYS_HPS_SYS_GPIO_IN_DATA_WIDTH 32
#define SYS_HPS_SYS_GPIO_IN_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_SYS_GPIO_IN_DRIVEN_SIM_VALUE 0
#define SYS_HPS_SYS_GPIO_IN_EDGE_TYPE NONE
#define SYS_HPS_SYS_GPIO_IN_FREQ 100000000
#define SYS_HPS_SYS_GPIO_IN_HAS_IN 1
#define SYS_HPS_SYS_GPIO_IN_HAS_OUT 0
#define SYS_HPS_SYS_GPIO_IN_HAS_TRI 0
#define SYS_HPS_SYS_GPIO_IN_IRQ_TYPE LEVEL
#define SYS_HPS_SYS_GPIO_IN_RESET_VALUE 0

				 /*
				  * Macros for device 'sys_gpio_out', class 'altera_avalon_pio'
				  * Path to the device is from the master group 'sys_hps'.
				  * The macros are prefixed with 'SYS_HPS_SYS_GPIO_OUT_'.
				  * The prefix is the master group descriptor and the slave descriptor.
				  */
#define SYS_HPS_SYS_GPIO_OUT_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_SYS_GPIO_OUT_COMPONENT_NAME sys_gpio_out
#define SYS_HPS_SYS_GPIO_OUT_BASE 0x20
#define SYS_HPS_SYS_GPIO_OUT_SPAN 16
#define SYS_HPS_SYS_GPIO_OUT_END 0x2f
#define SYS_HPS_SYS_GPIO_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_SYS_GPIO_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_SYS_GPIO_OUT_CAPTURE 0
#define SYS_HPS_SYS_GPIO_OUT_DATA_WIDTH 32
#define SYS_HPS_SYS_GPIO_OUT_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_SYS_GPIO_OUT_DRIVEN_SIM_VALUE 0
#define SYS_HPS_SYS_GPIO_OUT_EDGE_TYPE NONE
#define SYS_HPS_SYS_GPIO_OUT_FREQ 100000000
#define SYS_HPS_SYS_GPIO_OUT_HAS_IN 0
#define SYS_HPS_SYS_GPIO_OUT_HAS_OUT 1
#define SYS_HPS_SYS_GPIO_OUT_HAS_TRI 0
#define SYS_HPS_SYS_GPIO_OUT_IRQ_TYPE NONE
#define SYS_HPS_SYS_GPIO_OUT_RESET_VALUE 0

				  /*
				   * Macros for device 'sys_spi', class 'altera_avalon_spi'
				   * Path to the device is from the master group 'sys_hps'.
				   * The macros are prefixed with 'SYS_HPS_SYS_SPI_'.
				   * The prefix is the master group descriptor and the slave descriptor.
				   */
#define SYS_HPS_SYS_SPI_COMPONENT_TYPE altera_avalon_spi
#define SYS_HPS_SYS_SPI_COMPONENT_NAME sys_spi
#define SYS_HPS_SYS_SPI_BASE 0x40
#define SYS_HPS_SYS_SPI_SPAN 32
#define SYS_HPS_SYS_SPI_END 0x5f
#define SYS_HPS_SYS_SPI_IRQ 7
#define SYS_HPS_SYS_SPI_CLOCKMULT 1
#define SYS_HPS_SYS_SPI_CLOCKPHASE 0
#define SYS_HPS_SYS_SPI_CLOCKPOLARITY 0
#define SYS_HPS_SYS_SPI_CLOCKUNITS "Hz"
#define SYS_HPS_SYS_SPI_DATABITS 8
#define SYS_HPS_SYS_SPI_DATAWIDTH 16
#define SYS_HPS_SYS_SPI_DELAYMULT "1.0E-9"
#define SYS_HPS_SYS_SPI_DELAYUNITS "ns"
#define SYS_HPS_SYS_SPI_EXTRADELAY 0
#define SYS_HPS_SYS_SPI_INSERT_SYNC 0
#define SYS_HPS_SYS_SPI_ISMASTER 1
#define SYS_HPS_SYS_SPI_LSBFIRST 0
#define SYS_HPS_SYS_SPI_NUMSLAVES 8
#define SYS_HPS_SYS_SPI_PREFIX "spi_"
#define SYS_HPS_SYS_SPI_SYNC_REG_DEPTH 2
#define SYS_HPS_SYS_SPI_TARGETCLOCK 10000000
#define SYS_HPS_SYS_SPI_TARGETSSDELAY "0.0"

				   /*
					* Macros for device 'sys_gpio_bd', class 'altera_avalon_pio'
					* Path to the device is from the master group 'sys_hps'.
					* The macros are prefixed with 'SYS_HPS_SYS_GPIO_BD_'.
					* The prefix is the master group descriptor and the slave descriptor.
					*/
#define SYS_HPS_SYS_GPIO_BD_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_SYS_GPIO_BD_COMPONENT_NAME sys_gpio_bd
#define SYS_HPS_SYS_GPIO_BD_BASE 0xd0
#define SYS_HPS_SYS_GPIO_BD_SPAN 16
#define SYS_HPS_SYS_GPIO_BD_END 0xdf
#define SYS_HPS_SYS_GPIO_BD_IRQ 6
#define SYS_HPS_SYS_GPIO_BD_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_SYS_GPIO_BD_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_SYS_GPIO_BD_CAPTURE 0
#define SYS_HPS_SYS_GPIO_BD_DATA_WIDTH 32
#define SYS_HPS_SYS_GPIO_BD_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_SYS_GPIO_BD_DRIVEN_SIM_VALUE 0
#define SYS_HPS_SYS_GPIO_BD_EDGE_TYPE NONE
#define SYS_HPS_SYS_GPIO_BD_FREQ 100000000
#define SYS_HPS_SYS_GPIO_BD_HAS_IN 1
#define SYS_HPS_SYS_GPIO_BD_HAS_OUT 1
#define SYS_HPS_SYS_GPIO_BD_HAS_TRI 0
#define SYS_HPS_SYS_GPIO_BD_IRQ_TYPE LEVEL
#define SYS_HPS_SYS_GPIO_BD_RESET_VALUE 0

					/*
					 * Macros for device 'ad9371_tx_jesd204_link_reconfig', class 'adi_jesd204'
					 * Path to the device is from the master group 'sys_hps'.
					 * The macros are prefixed with 'SYS_HPS_AD9371_TX_JESD204_LINK_RECONFIG_'.
					 * The prefix is the master group descriptor and the slave descriptor.
					 */
#define SYS_HPS_AD9371_TX_JESD204_LINK_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_AD9371_TX_JESD204_LINK_RECONFIG_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_AD9371_TX_JESD204_LINK_RECONFIG_BASE 0x20000
#define SYS_HPS_AD9371_TX_JESD204_LINK_RECONFIG_SPAN 16384
#define SYS_HPS_AD9371_TX_JESD204_LINK_RECONFIG_END 0x23fff

					 /*
					  * Macros for device 'ad9371_tx_jesd204_link_management', class 'adi_jesd204'
					  * Path to the device is from the master group 'sys_hps'.
					  * The macros are prefixed with 'SYS_HPS_AD9371_TX_JESD204_LINK_MANAGEMENT_'.
					  * The prefix is the master group descriptor and the slave descriptor.
					  */
#define SYS_HPS_AD9371_TX_JESD204_LINK_MANAGEMENT_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_AD9371_TX_JESD204_LINK_MANAGEMENT_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_AD9371_TX_JESD204_LINK_MANAGEMENT_BASE 0x24000
#define SYS_HPS_AD9371_TX_JESD204_LINK_MANAGEMENT_SPAN 4096
#define SYS_HPS_AD9371_TX_JESD204_LINK_MANAGEMENT_END 0x24fff

					  /*
					   * Macros for device 'ad9371_tx_jesd204_link_pll_reconfig', class 'adi_jesd204'
					   * Path to the device is from the master group 'sys_hps'.
					   * The macros are prefixed with 'SYS_HPS_AD9371_TX_JESD204_LINK_PLL_RECONFIG_'.
					   * The prefix is the master group descriptor and the slave descriptor.
					   */
#define SYS_HPS_AD9371_TX_JESD204_LINK_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_AD9371_TX_JESD204_LINK_PLL_RECONFIG_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_AD9371_TX_JESD204_LINK_PLL_RECONFIG_BASE 0x25000
#define SYS_HPS_AD9371_TX_JESD204_LINK_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_AD9371_TX_JESD204_LINK_PLL_RECONFIG_END 0x25fff

					   /*
						* Macros for device 'ad9371_tx_jesd204_lane_pll_reconfig', class 'adi_jesd204'
						* Path to the device is from the master group 'sys_hps'.
						* The macros are prefixed with 'SYS_HPS_AD9371_TX_JESD204_LANE_PLL_RECONFIG_'.
						* The prefix is the master group descriptor and the slave descriptor.
						*/
#define SYS_HPS_AD9371_TX_JESD204_LANE_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_AD9371_TX_JESD204_LANE_PLL_RECONFIG_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_AD9371_TX_JESD204_LANE_PLL_RECONFIG_BASE 0x26000
#define SYS_HPS_AD9371_TX_JESD204_LANE_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_AD9371_TX_JESD204_LANE_PLL_RECONFIG_END 0x26fff

						/*
						 * Macros for device 'avl_adxcfg_0_rcfg_s0', class 'avl_adxcfg'
						 * Path to the device is from the master group 'sys_hps'.
						 * The macros are prefixed with 'SYS_HPS_AVL_ADXCFG_0_RCFG_S0_'.
						 * The prefix is the master group descriptor and the slave descriptor.
						 */
#define SYS_HPS_AVL_ADXCFG_0_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_AVL_ADXCFG_0_RCFG_S0_COMPONENT_NAME avl_adxcfg_0
#define SYS_HPS_AVL_ADXCFG_0_RCFG_S0_BASE 0x28000
#define SYS_HPS_AVL_ADXCFG_0_RCFG_S0_SPAN 4096
#define SYS_HPS_AVL_ADXCFG_0_RCFG_S0_END 0x28fff

						 /*
						  * Macros for device 'avl_adxcfg_1_rcfg_s0', class 'avl_adxcfg'
						  * Path to the device is from the master group 'sys_hps'.
						  * The macros are prefixed with 'SYS_HPS_AVL_ADXCFG_1_RCFG_S0_'.
						  * The prefix is the master group descriptor and the slave descriptor.
						  */
#define SYS_HPS_AVL_ADXCFG_1_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_AVL_ADXCFG_1_RCFG_S0_COMPONENT_NAME avl_adxcfg_1
#define SYS_HPS_AVL_ADXCFG_1_RCFG_S0_BASE 0x29000
#define SYS_HPS_AVL_ADXCFG_1_RCFG_S0_SPAN 4096
#define SYS_HPS_AVL_ADXCFG_1_RCFG_S0_END 0x29fff

						  /*
						   * Macros for device 'avl_adxcfg_2_rcfg_s0', class 'avl_adxcfg'
						   * Path to the device is from the master group 'sys_hps'.
						   * The macros are prefixed with 'SYS_HPS_AVL_ADXCFG_2_RCFG_S0_'.
						   * The prefix is the master group descriptor and the slave descriptor.
						   */
#define SYS_HPS_AVL_ADXCFG_2_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_AVL_ADXCFG_2_RCFG_S0_COMPONENT_NAME avl_adxcfg_2
#define SYS_HPS_AVL_ADXCFG_2_RCFG_S0_BASE 0x2a000
#define SYS_HPS_AVL_ADXCFG_2_RCFG_S0_SPAN 4096
#define SYS_HPS_AVL_ADXCFG_2_RCFG_S0_END 0x2afff

						   /*
							* Macros for device 'avl_adxcfg_3_rcfg_s0', class 'avl_adxcfg'
							* Path to the device is from the master group 'sys_hps'.
							* The macros are prefixed with 'SYS_HPS_AVL_ADXCFG_3_RCFG_S0_'.
							* The prefix is the master group descriptor and the slave descriptor.
							*/
#define SYS_HPS_AVL_ADXCFG_3_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_AVL_ADXCFG_3_RCFG_S0_COMPONENT_NAME avl_adxcfg_3
#define SYS_HPS_AVL_ADXCFG_3_RCFG_S0_BASE 0x2b000
#define SYS_HPS_AVL_ADXCFG_3_RCFG_S0_SPAN 4096
#define SYS_HPS_AVL_ADXCFG_3_RCFG_S0_END 0x2bfff

							/*
							 * Macros for device 'axi_ad9371_tx_dma', class 'axi_dmac'
							 * Path to the device is from the master group 'sys_hps'.
							 * The macros are prefixed with 'SYS_HPS_AXI_AD9371_TX_DMA_'.
							 * The prefix is the master group descriptor and the slave descriptor.
							 */
#define SYS_HPS_AXI_AD9371_TX_DMA_COMPONENT_TYPE axi_dmac
#define SYS_HPS_AXI_AD9371_TX_DMA_COMPONENT_NAME axi_ad9371_tx_dma
#define SYS_HPS_AXI_AD9371_TX_DMA_BASE 0x2c000
#define SYS_HPS_AXI_AD9371_TX_DMA_SPAN 2048
#define SYS_HPS_AXI_AD9371_TX_DMA_END 0x2c7ff
#define SYS_HPS_AXI_AD9371_TX_DMA_IRQ 11

							 /*
							  * Macros for device 'ad9371_rx_jesd204_link_reconfig', class 'adi_jesd204'
							  * Path to the device is from the master group 'sys_hps'.
							  * The macros are prefixed with 'SYS_HPS_AD9371_RX_JESD204_LINK_RECONFIG_'.
							  * The prefix is the master group descriptor and the slave descriptor.
							  */
#define SYS_HPS_AD9371_RX_JESD204_LINK_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_AD9371_RX_JESD204_LINK_RECONFIG_COMPONENT_NAME ad9371_rx_jesd204
#define SYS_HPS_AD9371_RX_JESD204_LINK_RECONFIG_BASE 0x30000
#define SYS_HPS_AD9371_RX_JESD204_LINK_RECONFIG_SPAN 16384
#define SYS_HPS_AD9371_RX_JESD204_LINK_RECONFIG_END 0x33fff

							  /*
							   * Macros for device 'ad9371_rx_jesd204_link_management', class 'adi_jesd204'
							   * Path to the device is from the master group 'sys_hps'.
							   * The macros are prefixed with 'SYS_HPS_AD9371_RX_JESD204_LINK_MANAGEMENT_'.
							   * The prefix is the master group descriptor and the slave descriptor.
							   */
#define SYS_HPS_AD9371_RX_JESD204_LINK_MANAGEMENT_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_AD9371_RX_JESD204_LINK_MANAGEMENT_COMPONENT_NAME ad9371_rx_jesd204
#define SYS_HPS_AD9371_RX_JESD204_LINK_MANAGEMENT_BASE 0x34000
#define SYS_HPS_AD9371_RX_JESD204_LINK_MANAGEMENT_SPAN 4096
#define SYS_HPS_AD9371_RX_JESD204_LINK_MANAGEMENT_END 0x34fff

							   /*
								* Macros for device 'ad9371_rx_jesd204_link_pll_reconfig', class 'adi_jesd204'
								* Path to the device is from the master group 'sys_hps'.
								* The macros are prefixed with 'SYS_HPS_AD9371_RX_JESD204_LINK_PLL_RECONFIG_'.
								* The prefix is the master group descriptor and the slave descriptor.
								*/
#define SYS_HPS_AD9371_RX_JESD204_LINK_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_AD9371_RX_JESD204_LINK_PLL_RECONFIG_COMPONENT_NAME ad9371_rx_jesd204
#define SYS_HPS_AD9371_RX_JESD204_LINK_PLL_RECONFIG_BASE 0x35000
#define SYS_HPS_AD9371_RX_JESD204_LINK_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_AD9371_RX_JESD204_LINK_PLL_RECONFIG_END 0x35fff

								/*
								 * Macros for device 'avl_adxcfg_0_rcfg_s1', class 'avl_adxcfg'
								 * Path to the device is from the master group 'sys_hps'.
								 * The macros are prefixed with 'SYS_HPS_AVL_ADXCFG_0_RCFG_S1_'.
								 * The prefix is the master group descriptor and the slave descriptor.
								 */
#define SYS_HPS_AVL_ADXCFG_0_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_AVL_ADXCFG_0_RCFG_S1_COMPONENT_NAME avl_adxcfg_0
#define SYS_HPS_AVL_ADXCFG_0_RCFG_S1_BASE 0x38000
#define SYS_HPS_AVL_ADXCFG_0_RCFG_S1_SPAN 4096
#define SYS_HPS_AVL_ADXCFG_0_RCFG_S1_END 0x38fff

								 /*
								  * Macros for device 'avl_adxcfg_1_rcfg_s1', class 'avl_adxcfg'
								  * Path to the device is from the master group 'sys_hps'.
								  * The macros are prefixed with 'SYS_HPS_AVL_ADXCFG_1_RCFG_S1_'.
								  * The prefix is the master group descriptor and the slave descriptor.
								  */
#define SYS_HPS_AVL_ADXCFG_1_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_AVL_ADXCFG_1_RCFG_S1_COMPONENT_NAME avl_adxcfg_1
#define SYS_HPS_AVL_ADXCFG_1_RCFG_S1_BASE 0x39000
#define SYS_HPS_AVL_ADXCFG_1_RCFG_S1_SPAN 4096
#define SYS_HPS_AVL_ADXCFG_1_RCFG_S1_END 0x39fff

								  /*
								   * Macros for device 'axi_ad9371_rx_dma', class 'axi_dmac'
								   * Path to the device is from the master group 'sys_hps'.
								   * The macros are prefixed with 'SYS_HPS_AXI_AD9371_RX_DMA_'.
								   * The prefix is the master group descriptor and the slave descriptor.
								   */
#define SYS_HPS_AXI_AD9371_RX_DMA_COMPONENT_TYPE axi_dmac
#define SYS_HPS_AXI_AD9371_RX_DMA_COMPONENT_NAME axi_ad9371_rx_dma
#define SYS_HPS_AXI_AD9371_RX_DMA_BASE 0x3c000
#define SYS_HPS_AXI_AD9371_RX_DMA_SPAN 2048
#define SYS_HPS_AXI_AD9371_RX_DMA_END 0x3c7ff
#define SYS_HPS_AXI_AD9371_RX_DMA_IRQ 12

								   /*
									* Macros for device 'ad9371_rx_os_jesd204_link_reconfig', class 'adi_jesd204'
									* Path to the device is from the master group 'sys_hps'.
									* The macros are prefixed with 'SYS_HPS_AD9371_RX_OS_JESD204_LINK_RECONFIG_'.
									* The prefix is the master group descriptor and the slave descriptor.
									*/
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_RECONFIG_COMPONENT_NAME ad9371_rx_os_jesd204
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_RECONFIG_BASE 0x40000
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_RECONFIG_SPAN 16384
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_RECONFIG_END 0x43fff

									/*
									 * Macros for device 'ad9371_rx_os_jesd204_link_management', class 'adi_jesd204'
									 * Path to the device is from the master group 'sys_hps'.
									 * The macros are prefixed with 'SYS_HPS_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_'.
									 * The prefix is the master group descriptor and the slave descriptor.
									 */
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_COMPONENT_NAME ad9371_rx_os_jesd204
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_BASE 0x44000
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_SPAN 4096
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_END 0x44fff

									 /*
									  * Macros for device 'ad9371_rx_os_jesd204_link_pll_reconfig', class 'adi_jesd204'
									  * Path to the device is from the master group 'sys_hps'.
									  * The macros are prefixed with 'SYS_HPS_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_'.
									  * The prefix is the master group descriptor and the slave descriptor.
									  */
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_COMPONENT_NAME ad9371_rx_os_jesd204
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_BASE 0x45000
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_END 0x45fff

									  /*
									   * Macros for device 'avl_adxcfg_2_rcfg_s1', class 'avl_adxcfg'
									   * Path to the device is from the master group 'sys_hps'.
									   * The macros are prefixed with 'SYS_HPS_AVL_ADXCFG_2_RCFG_S1_'.
									   * The prefix is the master group descriptor and the slave descriptor.
									   */
#define SYS_HPS_AVL_ADXCFG_2_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_AVL_ADXCFG_2_RCFG_S1_COMPONENT_NAME avl_adxcfg_2
#define SYS_HPS_AVL_ADXCFG_2_RCFG_S1_BASE 0x48000
#define SYS_HPS_AVL_ADXCFG_2_RCFG_S1_SPAN 4096
#define SYS_HPS_AVL_ADXCFG_2_RCFG_S1_END 0x48fff

									   /*
										* Macros for device 'avl_adxcfg_3_rcfg_s1', class 'avl_adxcfg'
										* Path to the device is from the master group 'sys_hps'.
										* The macros are prefixed with 'SYS_HPS_AVL_ADXCFG_3_RCFG_S1_'.
										* The prefix is the master group descriptor and the slave descriptor.
										*/
#define SYS_HPS_AVL_ADXCFG_3_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_AVL_ADXCFG_3_RCFG_S1_COMPONENT_NAME avl_adxcfg_3
#define SYS_HPS_AVL_ADXCFG_3_RCFG_S1_BASE 0x49000
#define SYS_HPS_AVL_ADXCFG_3_RCFG_S1_SPAN 4096
#define SYS_HPS_AVL_ADXCFG_3_RCFG_S1_END 0x49fff

										/*
										 * Macros for device 'axi_ad9371_rx_os_dma', class 'axi_dmac'
										 * Path to the device is from the master group 'sys_hps'.
										 * The macros are prefixed with 'SYS_HPS_AXI_AD9371_RX_OS_DMA_'.
										 * The prefix is the master group descriptor and the slave descriptor.
										 */
#define SYS_HPS_AXI_AD9371_RX_OS_DMA_COMPONENT_TYPE axi_dmac
#define SYS_HPS_AXI_AD9371_RX_OS_DMA_COMPONENT_NAME axi_ad9371_rx_os_dma
#define SYS_HPS_AXI_AD9371_RX_OS_DMA_BASE 0x4c000
#define SYS_HPS_AXI_AD9371_RX_OS_DMA_SPAN 2048
#define SYS_HPS_AXI_AD9371_RX_OS_DMA_END 0x4c7ff
#define SYS_HPS_AXI_AD9371_RX_OS_DMA_IRQ 13

										 /*
										  * Macros for device 'axi_ad9371', class 'axi_ad9371'
										  * Path to the device is from the master group 'sys_hps'.
										  * The macros are prefixed with 'SYS_HPS_AXI_AD9371_'.
										  * The prefix is the master group descriptor and the slave descriptor.
										  */
#define SYS_HPS_AXI_AD9371_COMPONENT_TYPE axi_ad9371
#define SYS_HPS_AXI_AD9371_COMPONENT_NAME axi_ad9371
#define SYS_HPS_AXI_AD9371_BASE 0x50000
#define SYS_HPS_AXI_AD9371_SPAN 65536
#define SYS_HPS_AXI_AD9371_END 0x5ffff

										  /*
										   * Macros for device 'avl_ad9371_gpio', class 'altera_avalon_pio'
										   * Path to the device is from the master group 'sys_hps'.
										   * The macros are prefixed with 'SYS_HPS_AVL_AD9371_GPIO_'.
										   * The prefix is the master group descriptor and the slave descriptor.
										   */
#define SYS_HPS_AVL_AD9371_GPIO_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_AVL_AD9371_GPIO_COMPONENT_NAME avl_ad9371_gpio
#define SYS_HPS_AVL_AD9371_GPIO_BASE 0x60000
#define SYS_HPS_AVL_AD9371_GPIO_SPAN 16
#define SYS_HPS_AVL_AD9371_GPIO_END 0x6000f
#define SYS_HPS_AVL_AD9371_GPIO_IRQ 14
#define SYS_HPS_AVL_AD9371_GPIO_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_AVL_AD9371_GPIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_AVL_AD9371_GPIO_CAPTURE 0
#define SYS_HPS_AVL_AD9371_GPIO_DATA_WIDTH 19
#define SYS_HPS_AVL_AD9371_GPIO_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_AVL_AD9371_GPIO_DRIVEN_SIM_VALUE 0
#define SYS_HPS_AVL_AD9371_GPIO_EDGE_TYPE NONE
#define SYS_HPS_AVL_AD9371_GPIO_FREQ 100000000
#define SYS_HPS_AVL_AD9371_GPIO_HAS_IN 0
#define SYS_HPS_AVL_AD9371_GPIO_HAS_OUT 0
#define SYS_HPS_AVL_AD9371_GPIO_HAS_TRI 1
#define SYS_HPS_AVL_AD9371_GPIO_IRQ_TYPE LEVEL
#define SYS_HPS_AVL_AD9371_GPIO_RESET_VALUE 0

										   /*
											* Macros for device 'sys_gpio_in', class 'altera_avalon_pio'
											* Path to the device is from the master group 'sys_hps_bridges'.
											* The macros are prefixed with 'SYS_HPS_BRIDGES_SYS_GPIO_IN_'.
											* The prefix is the master group descriptor and the slave descriptor.
											*/
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_COMPONENT_NAME sys_gpio_in
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_BASE 0x0
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_SPAN 16
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_END 0xf
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_CAPTURE 0
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_DATA_WIDTH 32
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_DRIVEN_SIM_VALUE 0
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_EDGE_TYPE NONE
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_FREQ 100000000
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_HAS_IN 1
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_HAS_OUT 0
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_HAS_TRI 0
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_IRQ_TYPE LEVEL
#define SYS_HPS_BRIDGES_SYS_GPIO_IN_RESET_VALUE 0

											/*
											 * Macros for device 'sys_gpio_out', class 'altera_avalon_pio'
											 * Path to the device is from the master group 'sys_hps_bridges'.
											 * The macros are prefixed with 'SYS_HPS_BRIDGES_SYS_GPIO_OUT_'.
											 * The prefix is the master group descriptor and the slave descriptor.
											 */
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_COMPONENT_NAME sys_gpio_out
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_BASE 0x20
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_SPAN 16
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_END 0x2f
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_CAPTURE 0
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_DATA_WIDTH 32
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_DRIVEN_SIM_VALUE 0
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_EDGE_TYPE NONE
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_FREQ 100000000
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_HAS_IN 0
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_HAS_OUT 1
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_HAS_TRI 0
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_IRQ_TYPE NONE
#define SYS_HPS_BRIDGES_SYS_GPIO_OUT_RESET_VALUE 0

											 /*
											  * Macros for device 'sys_spi', class 'altera_avalon_spi'
											  * Path to the device is from the master group 'sys_hps_bridges'.
											  * The macros are prefixed with 'SYS_HPS_BRIDGES_SYS_SPI_'.
											  * The prefix is the master group descriptor and the slave descriptor.
											  */
#define SYS_HPS_BRIDGES_SYS_SPI_COMPONENT_TYPE altera_avalon_spi
#define SYS_HPS_BRIDGES_SYS_SPI_COMPONENT_NAME sys_spi
#define SYS_HPS_BRIDGES_SYS_SPI_BASE 0x40
#define SYS_HPS_BRIDGES_SYS_SPI_SPAN 32
#define SYS_HPS_BRIDGES_SYS_SPI_END 0x5f
#define SYS_HPS_BRIDGES_SYS_SPI_CLOCKMULT 1
#define SYS_HPS_BRIDGES_SYS_SPI_CLOCKPHASE 0
#define SYS_HPS_BRIDGES_SYS_SPI_CLOCKPOLARITY 0
#define SYS_HPS_BRIDGES_SYS_SPI_CLOCKUNITS "Hz"
#define SYS_HPS_BRIDGES_SYS_SPI_DATABITS 8
#define SYS_HPS_BRIDGES_SYS_SPI_DATAWIDTH 16
#define SYS_HPS_BRIDGES_SYS_SPI_DELAYMULT "1.0E-9"
#define SYS_HPS_BRIDGES_SYS_SPI_DELAYUNITS "ns"
#define SYS_HPS_BRIDGES_SYS_SPI_EXTRADELAY 0
#define SYS_HPS_BRIDGES_SYS_SPI_INSERT_SYNC 0
#define SYS_HPS_BRIDGES_SYS_SPI_ISMASTER 1
#define SYS_HPS_BRIDGES_SYS_SPI_LSBFIRST 0
#define SYS_HPS_BRIDGES_SYS_SPI_NUMSLAVES 8
#define SYS_HPS_BRIDGES_SYS_SPI_PREFIX "spi_"
#define SYS_HPS_BRIDGES_SYS_SPI_SYNC_REG_DEPTH 2
#define SYS_HPS_BRIDGES_SYS_SPI_TARGETCLOCK 10000000
#define SYS_HPS_BRIDGES_SYS_SPI_TARGETSSDELAY "0.0"

											  /*
											   * Macros for device 'sys_gpio_bd', class 'altera_avalon_pio'
											   * Path to the device is from the master group 'sys_hps_bridges'.
											   * The macros are prefixed with 'SYS_HPS_BRIDGES_SYS_GPIO_BD_'.
											   * The prefix is the master group descriptor and the slave descriptor.
											   */
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_COMPONENT_NAME sys_gpio_bd
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_BASE 0xd0
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_SPAN 16
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_END 0xdf
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_CAPTURE 0
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_DATA_WIDTH 32
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_DRIVEN_SIM_VALUE 0
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_EDGE_TYPE NONE
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_FREQ 100000000
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_HAS_IN 1
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_HAS_OUT 1
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_HAS_TRI 0
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_IRQ_TYPE LEVEL
#define SYS_HPS_BRIDGES_SYS_GPIO_BD_RESET_VALUE 0

											   /*
												* Macros for device 'ad9371_tx_jesd204_link_reconfig', class 'adi_jesd204'
												* Path to the device is from the master group 'sys_hps_bridges'.
												* The macros are prefixed with 'SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_RECONFIG_'.
												* The prefix is the master group descriptor and the slave descriptor.
												*/
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_RECONFIG_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_RECONFIG_BASE 0x20000
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_RECONFIG_SPAN 16384
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_RECONFIG_END 0x23fff

												/*
												 * Macros for device 'ad9371_tx_jesd204_link_management', class 'adi_jesd204'
												 * Path to the device is from the master group 'sys_hps_bridges'.
												 * The macros are prefixed with 'SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_MANAGEMENT_'.
												 * The prefix is the master group descriptor and the slave descriptor.
												 */
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_MANAGEMENT_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_MANAGEMENT_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_MANAGEMENT_BASE 0x24000
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_MANAGEMENT_SPAN 4096
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_MANAGEMENT_END 0x24fff

												 /*
												  * Macros for device 'ad9371_tx_jesd204_link_pll_reconfig', class 'adi_jesd204'
												  * Path to the device is from the master group 'sys_hps_bridges'.
												  * The macros are prefixed with 'SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_PLL_RECONFIG_'.
												  * The prefix is the master group descriptor and the slave descriptor.
												  */
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_PLL_RECONFIG_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_PLL_RECONFIG_BASE 0x25000
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LINK_PLL_RECONFIG_END 0x25fff

												  /*
												   * Macros for device 'ad9371_tx_jesd204_lane_pll_reconfig', class 'adi_jesd204'
												   * Path to the device is from the master group 'sys_hps_bridges'.
												   * The macros are prefixed with 'SYS_HPS_BRIDGES_AD9371_TX_JESD204_LANE_PLL_RECONFIG_'.
												   * The prefix is the master group descriptor and the slave descriptor.
												   */
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LANE_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LANE_PLL_RECONFIG_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LANE_PLL_RECONFIG_BASE 0x26000
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LANE_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_BRIDGES_AD9371_TX_JESD204_LANE_PLL_RECONFIG_END 0x26fff

												   /*
													* Macros for device 'avl_adxcfg_0_rcfg_s0', class 'avl_adxcfg'
													* Path to the device is from the master group 'sys_hps_bridges'.
													* The macros are prefixed with 'SYS_HPS_BRIDGES_AVL_ADXCFG_0_RCFG_S0_'.
													* The prefix is the master group descriptor and the slave descriptor.
													*/
#define SYS_HPS_BRIDGES_AVL_ADXCFG_0_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_BRIDGES_AVL_ADXCFG_0_RCFG_S0_COMPONENT_NAME avl_adxcfg_0
#define SYS_HPS_BRIDGES_AVL_ADXCFG_0_RCFG_S0_BASE 0x28000
#define SYS_HPS_BRIDGES_AVL_ADXCFG_0_RCFG_S0_SPAN 4096
#define SYS_HPS_BRIDGES_AVL_ADXCFG_0_RCFG_S0_END 0x28fff

													/*
													 * Macros for device 'avl_adxcfg_1_rcfg_s0', class 'avl_adxcfg'
													 * Path to the device is from the master group 'sys_hps_bridges'.
													 * The macros are prefixed with 'SYS_HPS_BRIDGES_AVL_ADXCFG_1_RCFG_S0_'.
													 * The prefix is the master group descriptor and the slave descriptor.
													 */
#define SYS_HPS_BRIDGES_AVL_ADXCFG_1_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_BRIDGES_AVL_ADXCFG_1_RCFG_S0_COMPONENT_NAME avl_adxcfg_1
#define SYS_HPS_BRIDGES_AVL_ADXCFG_1_RCFG_S0_BASE 0x29000
#define SYS_HPS_BRIDGES_AVL_ADXCFG_1_RCFG_S0_SPAN 4096
#define SYS_HPS_BRIDGES_AVL_ADXCFG_1_RCFG_S0_END 0x29fff

													 /*
													  * Macros for device 'avl_adxcfg_2_rcfg_s0', class 'avl_adxcfg'
													  * Path to the device is from the master group 'sys_hps_bridges'.
													  * The macros are prefixed with 'SYS_HPS_BRIDGES_AVL_ADXCFG_2_RCFG_S0_'.
													  * The prefix is the master group descriptor and the slave descriptor.
													  */
#define SYS_HPS_BRIDGES_AVL_ADXCFG_2_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_BRIDGES_AVL_ADXCFG_2_RCFG_S0_COMPONENT_NAME avl_adxcfg_2
#define SYS_HPS_BRIDGES_AVL_ADXCFG_2_RCFG_S0_BASE 0x2a000
#define SYS_HPS_BRIDGES_AVL_ADXCFG_2_RCFG_S0_SPAN 4096
#define SYS_HPS_BRIDGES_AVL_ADXCFG_2_RCFG_S0_END 0x2afff

													  /*
													   * Macros for device 'avl_adxcfg_3_rcfg_s0', class 'avl_adxcfg'
													   * Path to the device is from the master group 'sys_hps_bridges'.
													   * The macros are prefixed with 'SYS_HPS_BRIDGES_AVL_ADXCFG_3_RCFG_S0_'.
													   * The prefix is the master group descriptor and the slave descriptor.
													   */
#define SYS_HPS_BRIDGES_AVL_ADXCFG_3_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_BRIDGES_AVL_ADXCFG_3_RCFG_S0_COMPONENT_NAME avl_adxcfg_3
#define SYS_HPS_BRIDGES_AVL_ADXCFG_3_RCFG_S0_BASE 0x2b000
#define SYS_HPS_BRIDGES_AVL_ADXCFG_3_RCFG_S0_SPAN 4096
#define SYS_HPS_BRIDGES_AVL_ADXCFG_3_RCFG_S0_END 0x2bfff

													   /*
														* Macros for device 'axi_ad9371_tx_dma', class 'axi_dmac'
														* Path to the device is from the master group 'sys_hps_bridges'.
														* The macros are prefixed with 'SYS_HPS_BRIDGES_AXI_AD9371_TX_DMA_'.
														* The prefix is the master group descriptor and the slave descriptor.
														*/
#define SYS_HPS_BRIDGES_AXI_AD9371_TX_DMA_COMPONENT_TYPE axi_dmac
#define SYS_HPS_BRIDGES_AXI_AD9371_TX_DMA_COMPONENT_NAME axi_ad9371_tx_dma
#define SYS_HPS_BRIDGES_AXI_AD9371_TX_DMA_BASE 0x2c000
#define SYS_HPS_BRIDGES_AXI_AD9371_TX_DMA_SPAN 2048
#define SYS_HPS_BRIDGES_AXI_AD9371_TX_DMA_END 0x2c7ff

														/*
														 * Macros for device 'ad9371_rx_jesd204_link_reconfig', class 'adi_jesd204'
														 * Path to the device is from the master group 'sys_hps_bridges'.
														 * The macros are prefixed with 'SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_RECONFIG_'.
														 * The prefix is the master group descriptor and the slave descriptor.
														 */
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_RECONFIG_COMPONENT_NAME ad9371_rx_jesd204
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_RECONFIG_BASE 0x30000
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_RECONFIG_SPAN 16384
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_RECONFIG_END 0x33fff

														 /*
														  * Macros for device 'ad9371_rx_jesd204_link_management', class 'adi_jesd204'
														  * Path to the device is from the master group 'sys_hps_bridges'.
														  * The macros are prefixed with 'SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_MANAGEMENT_'.
														  * The prefix is the master group descriptor and the slave descriptor.
														  */
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_MANAGEMENT_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_MANAGEMENT_COMPONENT_NAME ad9371_rx_jesd204
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_MANAGEMENT_BASE 0x34000
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_MANAGEMENT_SPAN 4096
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_MANAGEMENT_END 0x34fff

														  /*
														   * Macros for device 'ad9371_rx_jesd204_link_pll_reconfig', class 'adi_jesd204'
														   * Path to the device is from the master group 'sys_hps_bridges'.
														   * The macros are prefixed with 'SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_PLL_RECONFIG_'.
														   * The prefix is the master group descriptor and the slave descriptor.
														   */
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_PLL_RECONFIG_COMPONENT_NAME ad9371_rx_jesd204
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_PLL_RECONFIG_BASE 0x35000
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_BRIDGES_AD9371_RX_JESD204_LINK_PLL_RECONFIG_END 0x35fff

														   /*
															* Macros for device 'avl_adxcfg_0_rcfg_s1', class 'avl_adxcfg'
															* Path to the device is from the master group 'sys_hps_bridges'.
															* The macros are prefixed with 'SYS_HPS_BRIDGES_AVL_ADXCFG_0_RCFG_S1_'.
															* The prefix is the master group descriptor and the slave descriptor.
															*/
#define SYS_HPS_BRIDGES_AVL_ADXCFG_0_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_BRIDGES_AVL_ADXCFG_0_RCFG_S1_COMPONENT_NAME avl_adxcfg_0
#define SYS_HPS_BRIDGES_AVL_ADXCFG_0_RCFG_S1_BASE 0x38000
#define SYS_HPS_BRIDGES_AVL_ADXCFG_0_RCFG_S1_SPAN 4096
#define SYS_HPS_BRIDGES_AVL_ADXCFG_0_RCFG_S1_END 0x38fff

															/*
															 * Macros for device 'avl_adxcfg_1_rcfg_s1', class 'avl_adxcfg'
															 * Path to the device is from the master group 'sys_hps_bridges'.
															 * The macros are prefixed with 'SYS_HPS_BRIDGES_AVL_ADXCFG_1_RCFG_S1_'.
															 * The prefix is the master group descriptor and the slave descriptor.
															 */
#define SYS_HPS_BRIDGES_AVL_ADXCFG_1_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_BRIDGES_AVL_ADXCFG_1_RCFG_S1_COMPONENT_NAME avl_adxcfg_1
#define SYS_HPS_BRIDGES_AVL_ADXCFG_1_RCFG_S1_BASE 0x39000
#define SYS_HPS_BRIDGES_AVL_ADXCFG_1_RCFG_S1_SPAN 4096
#define SYS_HPS_BRIDGES_AVL_ADXCFG_1_RCFG_S1_END 0x39fff

															 /*
															  * Macros for device 'axi_ad9371_rx_dma', class 'axi_dmac'
															  * Path to the device is from the master group 'sys_hps_bridges'.
															  * The macros are prefixed with 'SYS_HPS_BRIDGES_AXI_AD9371_RX_DMA_'.
															  * The prefix is the master group descriptor and the slave descriptor.
															  */
#define SYS_HPS_BRIDGES_AXI_AD9371_RX_DMA_COMPONENT_TYPE axi_dmac
#define SYS_HPS_BRIDGES_AXI_AD9371_RX_DMA_COMPONENT_NAME axi_ad9371_rx_dma
#define SYS_HPS_BRIDGES_AXI_AD9371_RX_DMA_BASE 0x3c000
#define SYS_HPS_BRIDGES_AXI_AD9371_RX_DMA_SPAN 2048
#define SYS_HPS_BRIDGES_AXI_AD9371_RX_DMA_END 0x3c7ff

															  /*
															   * Macros for device 'ad9371_rx_os_jesd204_link_reconfig', class 'adi_jesd204'
															   * Path to the device is from the master group 'sys_hps_bridges'.
															   * The macros are prefixed with 'SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_RECONFIG_'.
															   * The prefix is the master group descriptor and the slave descriptor.
															   */
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_RECONFIG_COMPONENT_NAME ad9371_rx_os_jesd204
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_RECONFIG_BASE 0x40000
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_RECONFIG_SPAN 16384
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_RECONFIG_END 0x43fff

															   /*
																* Macros for device 'ad9371_rx_os_jesd204_link_management', class 'adi_jesd204'
																* Path to the device is from the master group 'sys_hps_bridges'.
																* The macros are prefixed with 'SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_'.
																* The prefix is the master group descriptor and the slave descriptor.
																*/
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_COMPONENT_NAME ad9371_rx_os_jesd204
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_BASE 0x44000
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_SPAN 4096
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_END 0x44fff

																/*
																 * Macros for device 'ad9371_rx_os_jesd204_link_pll_reconfig', class 'adi_jesd204'
																 * Path to the device is from the master group 'sys_hps_bridges'.
																 * The macros are prefixed with 'SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_'.
																 * The prefix is the master group descriptor and the slave descriptor.
																 */
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_COMPONENT_NAME ad9371_rx_os_jesd204
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_BASE 0x45000
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_BRIDGES_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_END 0x45fff

																 /*
																  * Macros for device 'avl_adxcfg_2_rcfg_s1', class 'avl_adxcfg'
																  * Path to the device is from the master group 'sys_hps_bridges'.
																  * The macros are prefixed with 'SYS_HPS_BRIDGES_AVL_ADXCFG_2_RCFG_S1_'.
																  * The prefix is the master group descriptor and the slave descriptor.
																  */
#define SYS_HPS_BRIDGES_AVL_ADXCFG_2_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_BRIDGES_AVL_ADXCFG_2_RCFG_S1_COMPONENT_NAME avl_adxcfg_2
#define SYS_HPS_BRIDGES_AVL_ADXCFG_2_RCFG_S1_BASE 0x48000
#define SYS_HPS_BRIDGES_AVL_ADXCFG_2_RCFG_S1_SPAN 4096
#define SYS_HPS_BRIDGES_AVL_ADXCFG_2_RCFG_S1_END 0x48fff

																  /*
																   * Macros for device 'avl_adxcfg_3_rcfg_s1', class 'avl_adxcfg'
																   * Path to the device is from the master group 'sys_hps_bridges'.
																   * The macros are prefixed with 'SYS_HPS_BRIDGES_AVL_ADXCFG_3_RCFG_S1_'.
																   * The prefix is the master group descriptor and the slave descriptor.
																   */
#define SYS_HPS_BRIDGES_AVL_ADXCFG_3_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_BRIDGES_AVL_ADXCFG_3_RCFG_S1_COMPONENT_NAME avl_adxcfg_3
#define SYS_HPS_BRIDGES_AVL_ADXCFG_3_RCFG_S1_BASE 0x49000
#define SYS_HPS_BRIDGES_AVL_ADXCFG_3_RCFG_S1_SPAN 4096
#define SYS_HPS_BRIDGES_AVL_ADXCFG_3_RCFG_S1_END 0x49fff

																   /*
																	* Macros for device 'axi_ad9371_rx_os_dma', class 'axi_dmac'
																	* Path to the device is from the master group 'sys_hps_bridges'.
																	* The macros are prefixed with 'SYS_HPS_BRIDGES_AXI_AD9371_RX_OS_DMA_'.
																	* The prefix is the master group descriptor and the slave descriptor.
																	*/
#define SYS_HPS_BRIDGES_AXI_AD9371_RX_OS_DMA_COMPONENT_TYPE axi_dmac
#define SYS_HPS_BRIDGES_AXI_AD9371_RX_OS_DMA_COMPONENT_NAME axi_ad9371_rx_os_dma
#define SYS_HPS_BRIDGES_AXI_AD9371_RX_OS_DMA_BASE 0x4c000
#define SYS_HPS_BRIDGES_AXI_AD9371_RX_OS_DMA_SPAN 2048
#define SYS_HPS_BRIDGES_AXI_AD9371_RX_OS_DMA_END 0x4c7ff

																	/*
																	 * Macros for device 'axi_ad9371', class 'axi_ad9371'
																	 * Path to the device is from the master group 'sys_hps_bridges'.
																	 * The macros are prefixed with 'SYS_HPS_BRIDGES_AXI_AD9371_'.
																	 * The prefix is the master group descriptor and the slave descriptor.
																	 */
#define SYS_HPS_BRIDGES_AXI_AD9371_COMPONENT_TYPE axi_ad9371
#define SYS_HPS_BRIDGES_AXI_AD9371_COMPONENT_NAME axi_ad9371
#define SYS_HPS_BRIDGES_AXI_AD9371_BASE 0x50000
#define SYS_HPS_BRIDGES_AXI_AD9371_SPAN 65536
#define SYS_HPS_BRIDGES_AXI_AD9371_END 0x5ffff

																	 /*
																	  * Macros for device 'avl_ad9371_gpio', class 'altera_avalon_pio'
																	  * Path to the device is from the master group 'sys_hps_bridges'.
																	  * The macros are prefixed with 'SYS_HPS_BRIDGES_AVL_AD9371_GPIO_'.
																	  * The prefix is the master group descriptor and the slave descriptor.
																	  */
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_COMPONENT_NAME avl_ad9371_gpio
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_BASE 0x60000
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_SPAN 16
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_END 0x6000f
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_CAPTURE 0
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_DATA_WIDTH 19
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_DRIVEN_SIM_VALUE 0
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_EDGE_TYPE NONE
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_FREQ 100000000
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_HAS_IN 0
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_HAS_OUT 0
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_HAS_TRI 1
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_IRQ_TYPE LEVEL
#define SYS_HPS_BRIDGES_AVL_AD9371_GPIO_RESET_VALUE 0

																	  /*
																	   * Macros for device 'sys_gpio_in', class 'altera_avalon_pio'
																	   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																	   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_GPIO_IN_'.
																	   * The prefix is the master group descriptor and the slave descriptor.
																	   */
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_COMPONENT_NAME sys_gpio_in
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_BASE 0xff200000
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_SPAN 16
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_END 0xff20000f
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_CAPTURE 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_DATA_WIDTH 32
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_DRIVEN_SIM_VALUE 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_EDGE_TYPE NONE
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_FREQ 100000000
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_HAS_IN 1
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_HAS_OUT 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_HAS_TRI 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_IRQ_TYPE LEVEL
#define SYS_HPS_ARM_A9_0_SYS_GPIO_IN_RESET_VALUE 0

																	   /*
																		* Macros for device 'sys_gpio_out', class 'altera_avalon_pio'
																		* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																		* The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_'.
																		* The prefix is the master group descriptor and the slave descriptor.
																		*/
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_COMPONENT_NAME sys_gpio_out
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_BASE 0xff200020
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_SPAN 16
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_END 0xff20002f
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_CAPTURE 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_DATA_WIDTH 32
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_DRIVEN_SIM_VALUE 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_EDGE_TYPE NONE
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_FREQ 100000000
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_HAS_IN 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_HAS_OUT 1
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_HAS_TRI 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_IRQ_TYPE NONE
#define SYS_HPS_ARM_A9_0_SYS_GPIO_OUT_RESET_VALUE 0

																		/*
																		 * Macros for device 'sys_spi', class 'altera_avalon_spi'
																		 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																		 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_SPI_'.
																		 * The prefix is the master group descriptor and the slave descriptor.
																		 */
#define SYS_HPS_ARM_A9_0_SYS_SPI_COMPONENT_TYPE altera_avalon_spi
#define SYS_HPS_ARM_A9_0_SYS_SPI_COMPONENT_NAME sys_spi
#define SYS_HPS_ARM_A9_0_SYS_SPI_BASE 0xff200040
#define SYS_HPS_ARM_A9_0_SYS_SPI_SPAN 32
#define SYS_HPS_ARM_A9_0_SYS_SPI_END 0xff20005f
#define SYS_HPS_ARM_A9_0_SYS_SPI_CLOCKMULT 1
#define SYS_HPS_ARM_A9_0_SYS_SPI_CLOCKPHASE 0
#define SYS_HPS_ARM_A9_0_SYS_SPI_CLOCKPOLARITY 0
#define SYS_HPS_ARM_A9_0_SYS_SPI_CLOCKUNITS "Hz"
#define SYS_HPS_ARM_A9_0_SYS_SPI_DATABITS 8
#define SYS_HPS_ARM_A9_0_SYS_SPI_DATAWIDTH 16
#define SYS_HPS_ARM_A9_0_SYS_SPI_DELAYMULT "1.0E-9"
#define SYS_HPS_ARM_A9_0_SYS_SPI_DELAYUNITS "ns"
#define SYS_HPS_ARM_A9_0_SYS_SPI_EXTRADELAY 0
#define SYS_HPS_ARM_A9_0_SYS_SPI_INSERT_SYNC 0
#define SYS_HPS_ARM_A9_0_SYS_SPI_ISMASTER 1
#define SYS_HPS_ARM_A9_0_SYS_SPI_LSBFIRST 0
#define SYS_HPS_ARM_A9_0_SYS_SPI_NUMSLAVES 8
#define SYS_HPS_ARM_A9_0_SYS_SPI_PREFIX "spi_"
#define SYS_HPS_ARM_A9_0_SYS_SPI_SYNC_REG_DEPTH 2
#define SYS_HPS_ARM_A9_0_SYS_SPI_TARGETCLOCK 10000000
#define SYS_HPS_ARM_A9_0_SYS_SPI_TARGETSSDELAY "0.0"

																		 /*
																		  * Macros for device 'sys_gpio_bd', class 'altera_avalon_pio'
																		  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																		  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_GPIO_BD_'.
																		  * The prefix is the master group descriptor and the slave descriptor.
																		  */
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_COMPONENT_NAME sys_gpio_bd
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_BASE 0xff2000d0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_SPAN 16
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_END 0xff2000df
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_CAPTURE 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_DATA_WIDTH 32
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_DRIVEN_SIM_VALUE 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_EDGE_TYPE NONE
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_FREQ 100000000
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_HAS_IN 1
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_HAS_OUT 1
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_HAS_TRI 0
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_IRQ_TYPE LEVEL
#define SYS_HPS_ARM_A9_0_SYS_GPIO_BD_RESET_VALUE 0

																		  /*
																		   * Macros for device 'ad9371_tx_jesd204_link_reconfig', class 'adi_jesd204'
																		   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																		   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_RECONFIG_'.
																		   * The prefix is the master group descriptor and the slave descriptor.
																		   */
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_RECONFIG_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_RECONFIG_BASE 0xff220000
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_RECONFIG_SPAN 16384
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_RECONFIG_END 0xff223fff

																		   /*
																			* Macros for device 'ad9371_tx_jesd204_link_management', class 'adi_jesd204'
																			* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																			* The macros are prefixed with 'SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_MANAGEMENT_'.
																			* The prefix is the master group descriptor and the slave descriptor.
																			*/
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_MANAGEMENT_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_MANAGEMENT_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_MANAGEMENT_BASE 0xff224000
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_MANAGEMENT_SPAN 4096
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_MANAGEMENT_END 0xff224fff

																			/*
																			 * Macros for device 'ad9371_tx_jesd204_link_pll_reconfig', class 'adi_jesd204'
																			 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																			 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_PLL_RECONFIG_'.
																			 * The prefix is the master group descriptor and the slave descriptor.
																			 */
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_PLL_RECONFIG_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_PLL_RECONFIG_BASE 0xff225000
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LINK_PLL_RECONFIG_END 0xff225fff

																			 /*
																			  * Macros for device 'ad9371_tx_jesd204_lane_pll_reconfig', class 'adi_jesd204'
																			  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																			  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LANE_PLL_RECONFIG_'.
																			  * The prefix is the master group descriptor and the slave descriptor.
																			  */
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LANE_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LANE_PLL_RECONFIG_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LANE_PLL_RECONFIG_BASE 0xff226000
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LANE_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_ARM_A9_0_AD9371_TX_JESD204_LANE_PLL_RECONFIG_END 0xff226fff

																			  /*
																			   * Macros for device 'avl_adxcfg_0_rcfg_s0', class 'avl_adxcfg'
																			   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																			   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AVL_ADXCFG_0_RCFG_S0_'.
																			   * The prefix is the master group descriptor and the slave descriptor.
																			   */
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_0_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_0_RCFG_S0_COMPONENT_NAME avl_adxcfg_0
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_0_RCFG_S0_BASE 0xff228000
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_0_RCFG_S0_SPAN 4096
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_0_RCFG_S0_END 0xff228fff

																			   /*
																				* Macros for device 'avl_adxcfg_1_rcfg_s0', class 'avl_adxcfg'
																				* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																				* The macros are prefixed with 'SYS_HPS_ARM_A9_0_AVL_ADXCFG_1_RCFG_S0_'.
																				* The prefix is the master group descriptor and the slave descriptor.
																				*/
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_1_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_1_RCFG_S0_COMPONENT_NAME avl_adxcfg_1
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_1_RCFG_S0_BASE 0xff229000
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_1_RCFG_S0_SPAN 4096
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_1_RCFG_S0_END 0xff229fff

																				/*
																				 * Macros for device 'avl_adxcfg_2_rcfg_s0', class 'avl_adxcfg'
																				 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																				 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AVL_ADXCFG_2_RCFG_S0_'.
																				 * The prefix is the master group descriptor and the slave descriptor.
																				 */
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_2_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_2_RCFG_S0_COMPONENT_NAME avl_adxcfg_2
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_2_RCFG_S0_BASE 0xff22a000
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_2_RCFG_S0_SPAN 4096
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_2_RCFG_S0_END 0xff22afff

																				 /*
																				  * Macros for device 'avl_adxcfg_3_rcfg_s0', class 'avl_adxcfg'
																				  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																				  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AVL_ADXCFG_3_RCFG_S0_'.
																				  * The prefix is the master group descriptor and the slave descriptor.
																				  */
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_3_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_3_RCFG_S0_COMPONENT_NAME avl_adxcfg_3
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_3_RCFG_S0_BASE 0xff22b000
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_3_RCFG_S0_SPAN 4096
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_3_RCFG_S0_END 0xff22bfff

																				  /*
																				   * Macros for device 'axi_ad9371_tx_dma', class 'axi_dmac'
																				   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																				   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AXI_AD9371_TX_DMA_'.
																				   * The prefix is the master group descriptor and the slave descriptor.
																				   */
#define SYS_HPS_ARM_A9_0_AXI_AD9371_TX_DMA_COMPONENT_TYPE axi_dmac
#define SYS_HPS_ARM_A9_0_AXI_AD9371_TX_DMA_COMPONENT_NAME axi_ad9371_tx_dma
#define SYS_HPS_ARM_A9_0_AXI_AD9371_TX_DMA_BASE 0xff22c000
#define SYS_HPS_ARM_A9_0_AXI_AD9371_TX_DMA_SPAN 2048
#define SYS_HPS_ARM_A9_0_AXI_AD9371_TX_DMA_END 0xff22c7ff

																				   /*
																					* Macros for device 'ad9371_rx_jesd204_link_reconfig', class 'adi_jesd204'
																					* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																					* The macros are prefixed with 'SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_RECONFIG_'.
																					* The prefix is the master group descriptor and the slave descriptor.
																					*/
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_RECONFIG_COMPONENT_NAME ad9371_rx_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_RECONFIG_BASE 0xff230000
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_RECONFIG_SPAN 16384
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_RECONFIG_END 0xff233fff

																					/*
																					 * Macros for device 'ad9371_rx_jesd204_link_management', class 'adi_jesd204'
																					 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																					 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_MANAGEMENT_'.
																					 * The prefix is the master group descriptor and the slave descriptor.
																					 */
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_MANAGEMENT_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_MANAGEMENT_COMPONENT_NAME ad9371_rx_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_MANAGEMENT_BASE 0xff234000
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_MANAGEMENT_SPAN 4096
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_MANAGEMENT_END 0xff234fff

																					 /*
																					  * Macros for device 'ad9371_rx_jesd204_link_pll_reconfig', class 'adi_jesd204'
																					  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																					  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_PLL_RECONFIG_'.
																					  * The prefix is the master group descriptor and the slave descriptor.
																					  */
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_PLL_RECONFIG_COMPONENT_NAME ad9371_rx_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_PLL_RECONFIG_BASE 0xff235000
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_ARM_A9_0_AD9371_RX_JESD204_LINK_PLL_RECONFIG_END 0xff235fff

																					  /*
																					   * Macros for device 'avl_adxcfg_0_rcfg_s1', class 'avl_adxcfg'
																					   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																					   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AVL_ADXCFG_0_RCFG_S1_'.
																					   * The prefix is the master group descriptor and the slave descriptor.
																					   */
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_0_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_0_RCFG_S1_COMPONENT_NAME avl_adxcfg_0
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_0_RCFG_S1_BASE 0xff238000
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_0_RCFG_S1_SPAN 4096
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_0_RCFG_S1_END 0xff238fff

																					   /*
																						* Macros for device 'avl_adxcfg_1_rcfg_s1', class 'avl_adxcfg'
																						* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																						* The macros are prefixed with 'SYS_HPS_ARM_A9_0_AVL_ADXCFG_1_RCFG_S1_'.
																						* The prefix is the master group descriptor and the slave descriptor.
																						*/
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_1_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_1_RCFG_S1_COMPONENT_NAME avl_adxcfg_1
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_1_RCFG_S1_BASE 0xff239000
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_1_RCFG_S1_SPAN 4096
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_1_RCFG_S1_END 0xff239fff

																						/*
																						 * Macros for device 'axi_ad9371_rx_dma', class 'axi_dmac'
																						 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																						 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AXI_AD9371_RX_DMA_'.
																						 * The prefix is the master group descriptor and the slave descriptor.
																						 */
#define SYS_HPS_ARM_A9_0_AXI_AD9371_RX_DMA_COMPONENT_TYPE axi_dmac
#define SYS_HPS_ARM_A9_0_AXI_AD9371_RX_DMA_COMPONENT_NAME axi_ad9371_rx_dma
#define SYS_HPS_ARM_A9_0_AXI_AD9371_RX_DMA_BASE 0xff23c000
#define SYS_HPS_ARM_A9_0_AXI_AD9371_RX_DMA_SPAN 2048
#define SYS_HPS_ARM_A9_0_AXI_AD9371_RX_DMA_END 0xff23c7ff

																						 /*
																						  * Macros for device 'ad9371_rx_os_jesd204_link_reconfig', class 'adi_jesd204'
																						  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																						  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_RECONFIG_'.
																						  * The prefix is the master group descriptor and the slave descriptor.
																						  */
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_RECONFIG_COMPONENT_NAME ad9371_rx_os_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_RECONFIG_BASE 0xff240000
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_RECONFIG_SPAN 16384
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_RECONFIG_END 0xff243fff

																						  /*
																						   * Macros for device 'ad9371_rx_os_jesd204_link_management', class 'adi_jesd204'
																						   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																						   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_'.
																						   * The prefix is the master group descriptor and the slave descriptor.
																						   */
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_COMPONENT_NAME ad9371_rx_os_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_BASE 0xff244000
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_SPAN 4096
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_END 0xff244fff

																						   /*
																							* Macros for device 'ad9371_rx_os_jesd204_link_pll_reconfig', class 'adi_jesd204'
																							* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																							* The macros are prefixed with 'SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_'.
																							* The prefix is the master group descriptor and the slave descriptor.
																							*/
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_COMPONENT_NAME ad9371_rx_os_jesd204
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_BASE 0xff245000
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_ARM_A9_0_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_END 0xff245fff

																							/*
																							 * Macros for device 'avl_adxcfg_2_rcfg_s1', class 'avl_adxcfg'
																							 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																							 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AVL_ADXCFG_2_RCFG_S1_'.
																							 * The prefix is the master group descriptor and the slave descriptor.
																							 */
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_2_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_2_RCFG_S1_COMPONENT_NAME avl_adxcfg_2
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_2_RCFG_S1_BASE 0xff248000
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_2_RCFG_S1_SPAN 4096
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_2_RCFG_S1_END 0xff248fff

																							 /*
																							  * Macros for device 'avl_adxcfg_3_rcfg_s1', class 'avl_adxcfg'
																							  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																							  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AVL_ADXCFG_3_RCFG_S1_'.
																							  * The prefix is the master group descriptor and the slave descriptor.
																							  */
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_3_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_3_RCFG_S1_COMPONENT_NAME avl_adxcfg_3
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_3_RCFG_S1_BASE 0xff249000
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_3_RCFG_S1_SPAN 4096
#define SYS_HPS_ARM_A9_0_AVL_ADXCFG_3_RCFG_S1_END 0xff249fff

																							  /*
																							   * Macros for device 'axi_ad9371_rx_os_dma', class 'axi_dmac'
																							   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																							   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AXI_AD9371_RX_OS_DMA_'.
																							   * The prefix is the master group descriptor and the slave descriptor.
																							   */
#define SYS_HPS_ARM_A9_0_AXI_AD9371_RX_OS_DMA_COMPONENT_TYPE axi_dmac
#define SYS_HPS_ARM_A9_0_AXI_AD9371_RX_OS_DMA_COMPONENT_NAME axi_ad9371_rx_os_dma
#define SYS_HPS_ARM_A9_0_AXI_AD9371_RX_OS_DMA_BASE 0xff24c000
#define SYS_HPS_ARM_A9_0_AXI_AD9371_RX_OS_DMA_SPAN 2048
#define SYS_HPS_ARM_A9_0_AXI_AD9371_RX_OS_DMA_END 0xff24c7ff

																							   /*
																								* Macros for device 'axi_ad9371', class 'axi_ad9371'
																								* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																								* The macros are prefixed with 'SYS_HPS_ARM_A9_0_AXI_AD9371_'.
																								* The prefix is the master group descriptor and the slave descriptor.
																								*/
#define SYS_HPS_ARM_A9_0_AXI_AD9371_COMPONENT_TYPE axi_ad9371
#define SYS_HPS_ARM_A9_0_AXI_AD9371_COMPONENT_NAME axi_ad9371
#define SYS_HPS_ARM_A9_0_AXI_AD9371_BASE 0xff250000
#define SYS_HPS_ARM_A9_0_AXI_AD9371_SPAN 65536
#define SYS_HPS_ARM_A9_0_AXI_AD9371_END 0xff25ffff

																								/*
																								 * Macros for device 'avl_ad9371_gpio', class 'altera_avalon_pio'
																								 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																								 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_'.
																								 * The prefix is the master group descriptor and the slave descriptor.
																								 */
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_COMPONENT_NAME avl_ad9371_gpio
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_BASE 0xff260000
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_SPAN 16
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_END 0xff26000f
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_CAPTURE 0
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_DATA_WIDTH 19
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_DRIVEN_SIM_VALUE 0
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_EDGE_TYPE NONE
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_FREQ 100000000
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_HAS_IN 0
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_HAS_OUT 0
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_HAS_TRI 1
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_IRQ_TYPE LEVEL
#define SYS_HPS_ARM_A9_0_AVL_AD9371_GPIO_RESET_VALUE 0

																								 /*
																								  * Macros for device 'sys_hps_i_emac_emac0', class 'stmmac'
																								  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																								  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC0_'.
																								  * The prefix is the master group descriptor and the slave descriptor.
																								  */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC0_COMPONENT_TYPE stmmac
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC0_COMPONENT_NAME sys_hps_i_emac_emac0
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC0_BASE 0xff800000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC0_SPAN 8192
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC0_END 0xff801fff

																								  /*
																								   * Macros for device 'sys_hps_i_emac_emac1', class 'stmmac'
																								   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																								   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC1_'.
																								   * The prefix is the master group descriptor and the slave descriptor.
																								   */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC1_COMPONENT_TYPE stmmac
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC1_COMPONENT_NAME sys_hps_i_emac_emac1
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC1_BASE 0xff802000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC1_SPAN 8192
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC1_END 0xff803fff

																								   /*
																									* Macros for device 'sys_hps_i_emac_emac2', class 'stmmac'
																									* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																									* The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC2_'.
																									* The prefix is the master group descriptor and the slave descriptor.
																									*/
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC2_COMPONENT_TYPE stmmac
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC2_COMPONENT_NAME sys_hps_i_emac_emac2
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC2_BASE 0xff804000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC2_SPAN 8192
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_EMAC_EMAC2_END 0xff805fff

																									/*
																									 * Macros for device 'sys_hps_i_sdmmc_sdmmc', class 'sdmmc'
																									 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																									 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_SDMMC_SDMMC_'.
																									 * The prefix is the master group descriptor and the slave descriptor.
																									 */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SDMMC_SDMMC_COMPONENT_TYPE sdmmc
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SDMMC_SDMMC_COMPONENT_NAME sys_hps_i_sdmmc_sdmmc
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SDMMC_SDMMC_BASE 0xff808000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SDMMC_SDMMC_SPAN 4096
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SDMMC_SDMMC_END 0xff808fff

																									 /*
																									  * Macros for device 'sys_hps_i_qspi_QSPIDATA', class 'cadence_qspi'
																									  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																									  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_QSPI_QSPIDATA_'.
																									  * The prefix is the master group descriptor and the slave descriptor.
																									  */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_QSPI_QSPIDATA_COMPONENT_TYPE cadence_qspi
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_QSPI_QSPIDATA_COMPONENT_NAME sys_hps_i_qspi_QSPIDATA
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_QSPI_QSPIDATA_BASE 0xff809000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_QSPI_QSPIDATA_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_QSPI_QSPIDATA_END 0xff8090ff

																									  /*
																									   * Macros for device 'sys_hps_i_usbotg_0_globgrp', class 'usb'
																									   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																									   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_USBOTG_0_GLOBGRP_'.
																									   * The prefix is the master group descriptor and the slave descriptor.
																									   */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_USBOTG_0_GLOBGRP_COMPONENT_TYPE usb
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_USBOTG_0_GLOBGRP_COMPONENT_NAME sys_hps_i_usbotg_0_globgrp
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_USBOTG_0_GLOBGRP_BASE 0xffb00000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_USBOTG_0_GLOBGRP_SPAN 262144
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_USBOTG_0_GLOBGRP_END 0xffb3ffff

																									   /*
																										* Macros for device 'sys_hps_i_usbotg_1_globgrp', class 'usb'
																										* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																										* The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_USBOTG_1_GLOBGRP_'.
																										* The prefix is the master group descriptor and the slave descriptor.
																										*/
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_USBOTG_1_GLOBGRP_COMPONENT_TYPE usb
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_USBOTG_1_GLOBGRP_COMPONENT_NAME sys_hps_i_usbotg_1_globgrp
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_USBOTG_1_GLOBGRP_BASE 0xffb40000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_USBOTG_1_GLOBGRP_SPAN 262144
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_USBOTG_1_GLOBGRP_END 0xffb7ffff

																										/*
																										 * Macros for device 'sys_hps_i_nand_NANDDATA', class 'denali_nand'
																										 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																										 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_NAND_NANDDATA_'.
																										 * The prefix is the master group descriptor and the slave descriptor.
																										 */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_NAND_NANDDATA_COMPONENT_TYPE denali_nand
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_NAND_NANDDATA_COMPONENT_NAME sys_hps_i_nand_NANDDATA
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_NAND_NANDDATA_BASE 0xffb90000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_NAND_NANDDATA_SPAN 65536
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_NAND_NANDDATA_END 0xffb9ffff

																										 /*
																										  * Macros for device 'sys_hps_i_uart_0_uart', class 'snps_uart'
																										  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																										  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_0_UART_'.
																										  * The prefix is the master group descriptor and the slave descriptor.
																										  */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_0_UART_COMPONENT_TYPE snps_uart
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_0_UART_COMPONENT_NAME sys_hps_i_uart_0_uart
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_0_UART_BASE 0xffc02000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_0_UART_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_0_UART_END 0xffc020ff
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_0_UART_FIFO_DEPTH 128
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_0_UART_FIFO_HWFC 0
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_0_UART_FIFO_MODE 1
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_0_UART_FIFO_SWFC 0
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_0_UART_FREQ 0

																										  /*
																										   * Macros for device 'sys_hps_i_uart_1_uart', class 'snps_uart'
																										   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																										   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_1_UART_'.
																										   * The prefix is the master group descriptor and the slave descriptor.
																										   */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_1_UART_COMPONENT_TYPE snps_uart
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_1_UART_COMPONENT_NAME sys_hps_i_uart_1_uart
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_1_UART_BASE 0xffc02100
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_1_UART_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_1_UART_END 0xffc021ff
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_1_UART_FIFO_DEPTH 128
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_1_UART_FIFO_HWFC 0
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_1_UART_FIFO_MODE 1
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_1_UART_FIFO_SWFC 0
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_UART_1_UART_FREQ 0

																										   /*
																											* Macros for device 'sys_hps_i_i2c_0_i2c', class 'designware_i2c'
																											* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																											* The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_0_I2C_'.
																											* The prefix is the master group descriptor and the slave descriptor.
																											*/
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_0_I2C_COMPONENT_TYPE designware_i2c
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_0_I2C_COMPONENT_NAME sys_hps_i_i2c_0_i2c
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_0_I2C_BASE 0xffc02200
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_0_I2C_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_0_I2C_END 0xffc022ff

																											/*
																											 * Macros for device 'sys_hps_i_i2c_1_i2c', class 'designware_i2c'
																											 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																											 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_1_I2C_'.
																											 * The prefix is the master group descriptor and the slave descriptor.
																											 */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_1_I2C_COMPONENT_TYPE designware_i2c
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_1_I2C_COMPONENT_NAME sys_hps_i_i2c_1_i2c
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_1_I2C_BASE 0xffc02300
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_1_I2C_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_1_I2C_END 0xffc023ff

																											 /*
																											  * Macros for device 'sys_hps_i_i2c_emac_0_i2c', class 'designware_i2c'
																											  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																											  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_0_I2C_'.
																											  * The prefix is the master group descriptor and the slave descriptor.
																											  */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_0_I2C_COMPONENT_TYPE designware_i2c
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_0_I2C_COMPONENT_NAME sys_hps_i_i2c_emac_0_i2c
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_0_I2C_BASE 0xffc02400
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_0_I2C_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_0_I2C_END 0xffc024ff

																											  /*
																											   * Macros for device 'sys_hps_i_i2c_emac_1_i2c', class 'designware_i2c'
																											   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																											   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_1_I2C_'.
																											   * The prefix is the master group descriptor and the slave descriptor.
																											   */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_1_I2C_COMPONENT_TYPE designware_i2c
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_1_I2C_COMPONENT_NAME sys_hps_i_i2c_emac_1_i2c
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_1_I2C_BASE 0xffc02500
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_1_I2C_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_1_I2C_END 0xffc025ff

																											   /*
																												* Macros for device 'sys_hps_i_i2c_emac_2_i2c', class 'designware_i2c'
																												* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																												* The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_2_I2C_'.
																												* The prefix is the master group descriptor and the slave descriptor.
																												*/
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_2_I2C_COMPONENT_TYPE designware_i2c
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_2_I2C_COMPONENT_NAME sys_hps_i_i2c_emac_2_i2c
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_2_I2C_BASE 0xffc02600
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_2_I2C_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_I2C_EMAC_2_I2C_END 0xffc026ff

																												/*
																												 * Macros for device 'sys_hps_i_timer_sp_0_timer', class 'dw_apb_timer_sp'
																												 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																												 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SP_0_TIMER_'.
																												 * The prefix is the master group descriptor and the slave descriptor.
																												 */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SP_0_TIMER_COMPONENT_TYPE dw_apb_timer_sp
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SP_0_TIMER_COMPONENT_NAME sys_hps_i_timer_sp_0_timer
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SP_0_TIMER_BASE 0xffc02700
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SP_0_TIMER_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SP_0_TIMER_END 0xffc027ff

																												 /*
																												  * Macros for device 'sys_hps_i_timer_sp_1_timer', class 'dw_apb_timer_sp'
																												  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																												  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SP_1_TIMER_'.
																												  * The prefix is the master group descriptor and the slave descriptor.
																												  */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SP_1_TIMER_COMPONENT_TYPE dw_apb_timer_sp
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SP_1_TIMER_COMPONENT_NAME sys_hps_i_timer_sp_1_timer
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SP_1_TIMER_BASE 0xffc02800
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SP_1_TIMER_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SP_1_TIMER_END 0xffc028ff

																												  /*
																												   * Macros for device 'sys_hps_i_gpio_0_gpio', class 'dw_gpio'
																												   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																												   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_0_GPIO_'.
																												   * The prefix is the master group descriptor and the slave descriptor.
																												   */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_0_GPIO_COMPONENT_TYPE dw_gpio
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_0_GPIO_COMPONENT_NAME sys_hps_i_gpio_0_gpio
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_0_GPIO_BASE 0xffc02900
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_0_GPIO_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_0_GPIO_END 0xffc029ff

																												   /*
																													* Macros for device 'sys_hps_i_gpio_1_gpio', class 'dw_gpio'
																													* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																													* The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_1_GPIO_'.
																													* The prefix is the master group descriptor and the slave descriptor.
																													*/
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_1_GPIO_COMPONENT_TYPE dw_gpio
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_1_GPIO_COMPONENT_NAME sys_hps_i_gpio_1_gpio
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_1_GPIO_BASE 0xffc02a00
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_1_GPIO_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_1_GPIO_END 0xffc02aff

																													/*
																													 * Macros for device 'sys_hps_i_gpio_2_gpio', class 'dw_gpio'
																													 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																													 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_2_GPIO_'.
																													 * The prefix is the master group descriptor and the slave descriptor.
																													 */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_2_GPIO_COMPONENT_TYPE dw_gpio
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_2_GPIO_COMPONENT_NAME sys_hps_i_gpio_2_gpio
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_2_GPIO_BASE 0xffc02b00
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_2_GPIO_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_GPIO_2_GPIO_END 0xffc02bff

																													 /*
																													  * Macros for device 'sys_hps_i_timer_sys_0_timer', class 'dw_apb_timer_osc'
																													  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																													  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SYS_0_TIMER_'.
																													  * The prefix is the master group descriptor and the slave descriptor.
																													  */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SYS_0_TIMER_COMPONENT_TYPE dw_apb_timer_osc
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SYS_0_TIMER_COMPONENT_NAME sys_hps_i_timer_sys_0_timer
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SYS_0_TIMER_BASE 0xffd00000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SYS_0_TIMER_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SYS_0_TIMER_END 0xffd000ff

																													  /*
																													   * Macros for device 'sys_hps_i_timer_sys_1_timer', class 'dw_apb_timer_osc'
																													   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																													   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SYS_1_TIMER_'.
																													   * The prefix is the master group descriptor and the slave descriptor.
																													   */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SYS_1_TIMER_COMPONENT_TYPE dw_apb_timer_osc
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SYS_1_TIMER_COMPONENT_NAME sys_hps_i_timer_sys_1_timer
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SYS_1_TIMER_BASE 0xffd00100
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SYS_1_TIMER_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_TIMER_SYS_1_TIMER_END 0xffd001ff

																													   /*
																														* Macros for device 'sys_hps_i_watchdog_0_l4wd', class 'dw_wd_timer'
																														* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																														* The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_WATCHDOG_0_L4WD_'.
																														* The prefix is the master group descriptor and the slave descriptor.
																														*/
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_WATCHDOG_0_L4WD_COMPONENT_TYPE dw_wd_timer
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_WATCHDOG_0_L4WD_COMPONENT_NAME sys_hps_i_watchdog_0_l4wd
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_WATCHDOG_0_L4WD_BASE 0xffd00200
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_WATCHDOG_0_L4WD_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_WATCHDOG_0_L4WD_END 0xffd002ff

																														/*
																														 * Macros for device 'sys_hps_i_watchdog_1_l4wd', class 'dw_wd_timer'
																														 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																														 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_WATCHDOG_1_L4WD_'.
																														 * The prefix is the master group descriptor and the slave descriptor.
																														 */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_WATCHDOG_1_L4WD_COMPONENT_TYPE dw_wd_timer
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_WATCHDOG_1_L4WD_COMPONENT_NAME sys_hps_i_watchdog_1_l4wd
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_WATCHDOG_1_L4WD_BASE 0xffd00300
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_WATCHDOG_1_L4WD_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_WATCHDOG_1_L4WD_END 0xffd003ff

																														 /*
																														  * Macros for device 'sys_hps_i_fpga_mgr_fpgamgrregs', class 'altera_fpgamgr'
																														  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																														  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_FPGA_MGR_FPGAMGRREGS_'.
																														  * The prefix is the master group descriptor and the slave descriptor.
																														  */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_FPGA_MGR_FPGAMGRREGS_COMPONENT_TYPE altera_fpgamgr
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_FPGA_MGR_FPGAMGRREGS_COMPONENT_NAME sys_hps_i_fpga_mgr_fpgamgrregs
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_FPGA_MGR_FPGAMGRREGS_BASE 0xffd03000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_FPGA_MGR_FPGAMGRREGS_SPAN 4096
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_FPGA_MGR_FPGAMGRREGS_END 0xffd03fff

																														  /*
																														   * Macros for device 'sys_hps_baum_clkmgr', class 'baum_clkmgr'
																														   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																														   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_BAUM_CLKMGR_'.
																														   * The prefix is the master group descriptor and the slave descriptor.
																														   */
#define SYS_HPS_ARM_A9_0_SYS_HPS_BAUM_CLKMGR_COMPONENT_TYPE baum_clkmgr
#define SYS_HPS_ARM_A9_0_SYS_HPS_BAUM_CLKMGR_COMPONENT_NAME sys_hps_baum_clkmgr
#define SYS_HPS_ARM_A9_0_SYS_HPS_BAUM_CLKMGR_BASE 0xffd04000
#define SYS_HPS_ARM_A9_0_SYS_HPS_BAUM_CLKMGR_SPAN 4096
#define SYS_HPS_ARM_A9_0_SYS_HPS_BAUM_CLKMGR_END 0xffd04fff

																														   /*
																															* Macros for device 'sys_hps_i_rst_mgr_rstmgr', class 'altera_rstmgr'
																															* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																															* The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_RST_MGR_RSTMGR_'.
																															* The prefix is the master group descriptor and the slave descriptor.
																															*/
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_RST_MGR_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_RST_MGR_RSTMGR_COMPONENT_NAME sys_hps_i_rst_mgr_rstmgr
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_RST_MGR_RSTMGR_BASE 0xffd05000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_RST_MGR_RSTMGR_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_RST_MGR_RSTMGR_END 0xffd050ff

																															/*
																															 * Macros for device 'sys_hps_i_sys_mgr_core', class 'altera_sysmgr'
																															 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																															 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_SYS_MGR_CORE_'.
																															 * The prefix is the master group descriptor and the slave descriptor.
																															 */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SYS_MGR_CORE_COMPONENT_TYPE altera_sysmgr
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SYS_MGR_CORE_COMPONENT_NAME sys_hps_i_sys_mgr_core
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SYS_MGR_CORE_BASE 0xffd06000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SYS_MGR_CORE_SPAN 1024
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SYS_MGR_CORE_END 0xffd063ff

																															 /*
																															  * Macros for device 'sys_hps_i_dma_DMASECURE', class 'arm_pl330_dma'
																															  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																															  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_DMA_DMASECURE_'.
																															  * The prefix is the master group descriptor and the slave descriptor.
																															  */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_DMA_DMASECURE_COMPONENT_TYPE arm_pl330_dma
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_DMA_DMASECURE_COMPONENT_NAME sys_hps_i_dma_DMASECURE
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_DMA_DMASECURE_BASE 0xffda1000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_DMA_DMASECURE_SPAN 4096
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_DMA_DMASECURE_END 0xffda1fff

																															  /*
																															   * Macros for device 'sys_hps_i_spis_0_spis', class 'spi'
																															   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																															   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIS_0_SPIS_'.
																															   * The prefix is the master group descriptor and the slave descriptor.
																															   */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIS_0_SPIS_COMPONENT_TYPE spi
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIS_0_SPIS_COMPONENT_NAME sys_hps_i_spis_0_spis
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIS_0_SPIS_BASE 0xffda2000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIS_0_SPIS_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIS_0_SPIS_END 0xffda20ff

																															   /*
																																* Macros for device 'sys_hps_i_spis_1_spis', class 'spi'
																																* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																																* The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIS_1_SPIS_'.
																																* The prefix is the master group descriptor and the slave descriptor.
																																*/
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIS_1_SPIS_COMPONENT_TYPE spi
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIS_1_SPIS_COMPONENT_NAME sys_hps_i_spis_1_spis
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIS_1_SPIS_BASE 0xffda3000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIS_1_SPIS_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIS_1_SPIS_END 0xffda30ff

																																/*
																																 * Macros for device 'sys_hps_i_spim_0_spim', class 'spi'
																																 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																																 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIM_0_SPIM_'.
																																 * The prefix is the master group descriptor and the slave descriptor.
																																 */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIM_0_SPIM_COMPONENT_TYPE spi
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIM_0_SPIM_COMPONENT_NAME sys_hps_i_spim_0_spim
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIM_0_SPIM_BASE 0xffda4000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIM_0_SPIM_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIM_0_SPIM_END 0xffda40ff

																																 /*
																																  * Macros for device 'sys_hps_i_spim_1_spim', class 'spi'
																																  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																																  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIM_1_SPIM_'.
																																  * The prefix is the master group descriptor and the slave descriptor.
																																  */
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIM_1_SPIM_COMPONENT_TYPE spi
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIM_1_SPIM_COMPONENT_NAME sys_hps_i_spim_1_spim
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIM_1_SPIM_BASE 0xffda5000
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIM_1_SPIM_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_I_SPIM_1_SPIM_END 0xffda50ff

																																  /*
																																   * Macros for device 'sys_hps_scu', class 'scu'
																																   * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																																   * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_SCU_'.
																																   * The prefix is the master group descriptor and the slave descriptor.
																																   */
#define SYS_HPS_ARM_A9_0_SYS_HPS_SCU_COMPONENT_TYPE scu
#define SYS_HPS_ARM_A9_0_SYS_HPS_SCU_COMPONENT_NAME sys_hps_scu
#define SYS_HPS_ARM_A9_0_SYS_HPS_SCU_BASE 0xffffc000
#define SYS_HPS_ARM_A9_0_SYS_HPS_SCU_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_SCU_END 0xffffc0ff

																																   /*
																																	* Macros for device 'sys_hps_timer', class 'arm_internal_timer'
																																	* Path to the device is from the master group 'sys_hps_arm_a9_0'.
																																	* The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_TIMER_'.
																																	* The prefix is the master group descriptor and the slave descriptor.
																																	*/
#define SYS_HPS_ARM_A9_0_SYS_HPS_TIMER_COMPONENT_TYPE arm_internal_timer
#define SYS_HPS_ARM_A9_0_SYS_HPS_TIMER_COMPONENT_NAME sys_hps_timer
#define SYS_HPS_ARM_A9_0_SYS_HPS_TIMER_BASE 0xffffc600
#define SYS_HPS_ARM_A9_0_SYS_HPS_TIMER_SPAN 256
#define SYS_HPS_ARM_A9_0_SYS_HPS_TIMER_END 0xffffc6ff

																																	/*
																																	 * Macros for device 'sys_hps_arm_gic_0', class 'arria10_arm_gic'
																																	 * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																																	 * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_ARM_GIC_0_'.
																																	 * The prefix is the master group descriptor and the slave descriptor.
																																	 */
#define SYS_HPS_ARM_A9_0_SYS_HPS_ARM_GIC_0_COMPONENT_TYPE arria10_arm_gic
#define SYS_HPS_ARM_A9_0_SYS_HPS_ARM_GIC_0_COMPONENT_NAME sys_hps_arm_gic_0
#define SYS_HPS_ARM_A9_0_SYS_HPS_ARM_GIC_0_BASE 0xffffd000
#define SYS_HPS_ARM_A9_0_SYS_HPS_ARM_GIC_0_SPAN 4096
#define SYS_HPS_ARM_A9_0_SYS_HPS_ARM_GIC_0_END 0xffffdfff

																																	 /*
																																	  * Macros for device 'sys_hps_mpu_reg_l2_MPUL2', class 'arm_pl310_L2'
																																	  * Path to the device is from the master group 'sys_hps_arm_a9_0'.
																																	  * The macros are prefixed with 'SYS_HPS_ARM_A9_0_SYS_HPS_MPU_REG_L2_MPUL2_'.
																																	  * The prefix is the master group descriptor and the slave descriptor.
																																	  */
#define SYS_HPS_ARM_A9_0_SYS_HPS_MPU_REG_L2_MPUL2_COMPONENT_TYPE arm_pl310_L2
#define SYS_HPS_ARM_A9_0_SYS_HPS_MPU_REG_L2_MPUL2_COMPONENT_NAME sys_hps_mpu_reg_l2_MPUL2
#define SYS_HPS_ARM_A9_0_SYS_HPS_MPU_REG_L2_MPUL2_BASE 0xfffff000
#define SYS_HPS_ARM_A9_0_SYS_HPS_MPU_REG_L2_MPUL2_SPAN 4096
#define SYS_HPS_ARM_A9_0_SYS_HPS_MPU_REG_L2_MPUL2_END 0xffffffff

																																	  /*
																																	   * Macros for device 'sys_gpio_in', class 'altera_avalon_pio'
																																	   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																	   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_GPIO_IN_'.
																																	   * The prefix is the master group descriptor and the slave descriptor.
																																	   */
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_COMPONENT_NAME sys_gpio_in
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_BASE 0xff200000
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_SPAN 16
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_END 0xff20000f
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_CAPTURE 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_DATA_WIDTH 32
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_DRIVEN_SIM_VALUE 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_EDGE_TYPE NONE
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_FREQ 100000000
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_HAS_IN 1
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_HAS_OUT 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_HAS_TRI 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_IRQ_TYPE LEVEL
#define SYS_HPS_ARM_A9_1_SYS_GPIO_IN_RESET_VALUE 0

																																	   /*
																																		* Macros for device 'sys_gpio_out', class 'altera_avalon_pio'
																																		* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																		* The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_'.
																																		* The prefix is the master group descriptor and the slave descriptor.
																																		*/
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_COMPONENT_NAME sys_gpio_out
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_BASE 0xff200020
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_SPAN 16
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_END 0xff20002f
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_CAPTURE 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_DATA_WIDTH 32
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_DRIVEN_SIM_VALUE 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_EDGE_TYPE NONE
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_FREQ 100000000
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_HAS_IN 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_HAS_OUT 1
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_HAS_TRI 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_IRQ_TYPE NONE
#define SYS_HPS_ARM_A9_1_SYS_GPIO_OUT_RESET_VALUE 0

																																		/*
																																		 * Macros for device 'sys_spi', class 'altera_avalon_spi'
																																		 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																		 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_SPI_'.
																																		 * The prefix is the master group descriptor and the slave descriptor.
																																		 */
#define SYS_HPS_ARM_A9_1_SYS_SPI_COMPONENT_TYPE altera_avalon_spi
#define SYS_HPS_ARM_A9_1_SYS_SPI_COMPONENT_NAME sys_spi
#define SYS_HPS_ARM_A9_1_SYS_SPI_BASE 0xff200040
#define SYS_HPS_ARM_A9_1_SYS_SPI_SPAN 32
#define SYS_HPS_ARM_A9_1_SYS_SPI_END 0xff20005f
#define SYS_HPS_ARM_A9_1_SYS_SPI_CLOCKMULT 1
#define SYS_HPS_ARM_A9_1_SYS_SPI_CLOCKPHASE 0
#define SYS_HPS_ARM_A9_1_SYS_SPI_CLOCKPOLARITY 0
#define SYS_HPS_ARM_A9_1_SYS_SPI_CLOCKUNITS "Hz"
#define SYS_HPS_ARM_A9_1_SYS_SPI_DATABITS 8
#define SYS_HPS_ARM_A9_1_SYS_SPI_DATAWIDTH 16
#define SYS_HPS_ARM_A9_1_SYS_SPI_DELAYMULT "1.0E-9"
#define SYS_HPS_ARM_A9_1_SYS_SPI_DELAYUNITS "ns"
#define SYS_HPS_ARM_A9_1_SYS_SPI_EXTRADELAY 0
#define SYS_HPS_ARM_A9_1_SYS_SPI_INSERT_SYNC 0
#define SYS_HPS_ARM_A9_1_SYS_SPI_ISMASTER 1
#define SYS_HPS_ARM_A9_1_SYS_SPI_LSBFIRST 0
#define SYS_HPS_ARM_A9_1_SYS_SPI_NUMSLAVES 8
#define SYS_HPS_ARM_A9_1_SYS_SPI_PREFIX "spi_"
#define SYS_HPS_ARM_A9_1_SYS_SPI_SYNC_REG_DEPTH 2
#define SYS_HPS_ARM_A9_1_SYS_SPI_TARGETCLOCK 10000000
#define SYS_HPS_ARM_A9_1_SYS_SPI_TARGETSSDELAY "0.0"

																																		 /*
																																		  * Macros for device 'sys_gpio_bd', class 'altera_avalon_pio'
																																		  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																		  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_GPIO_BD_'.
																																		  * The prefix is the master group descriptor and the slave descriptor.
																																		  */
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_COMPONENT_NAME sys_gpio_bd
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_BASE 0xff2000d0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_SPAN 16
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_END 0xff2000df
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_CAPTURE 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_DATA_WIDTH 32
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_DRIVEN_SIM_VALUE 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_EDGE_TYPE NONE
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_FREQ 100000000
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_HAS_IN 1
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_HAS_OUT 1
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_HAS_TRI 0
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_IRQ_TYPE LEVEL
#define SYS_HPS_ARM_A9_1_SYS_GPIO_BD_RESET_VALUE 0

																																		  /*
																																		   * Macros for device 'ad9371_tx_jesd204_link_reconfig', class 'adi_jesd204'
																																		   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																		   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_RECONFIG_'.
																																		   * The prefix is the master group descriptor and the slave descriptor.
																																		   */
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_RECONFIG_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_RECONFIG_BASE 0xff220000
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_RECONFIG_SPAN 16384
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_RECONFIG_END 0xff223fff

																																		   /*
																																			* Macros for device 'ad9371_tx_jesd204_link_management', class 'adi_jesd204'
																																			* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																			* The macros are prefixed with 'SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_MANAGEMENT_'.
																																			* The prefix is the master group descriptor and the slave descriptor.
																																			*/
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_MANAGEMENT_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_MANAGEMENT_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_MANAGEMENT_BASE 0xff224000
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_MANAGEMENT_SPAN 4096
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_MANAGEMENT_END 0xff224fff

																																			/*
																																			 * Macros for device 'ad9371_tx_jesd204_link_pll_reconfig', class 'adi_jesd204'
																																			 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																			 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_PLL_RECONFIG_'.
																																			 * The prefix is the master group descriptor and the slave descriptor.
																																			 */
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_PLL_RECONFIG_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_PLL_RECONFIG_BASE 0xff225000
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LINK_PLL_RECONFIG_END 0xff225fff

																																			 /*
																																			  * Macros for device 'ad9371_tx_jesd204_lane_pll_reconfig', class 'adi_jesd204'
																																			  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																			  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LANE_PLL_RECONFIG_'.
																																			  * The prefix is the master group descriptor and the slave descriptor.
																																			  */
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LANE_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LANE_PLL_RECONFIG_COMPONENT_NAME ad9371_tx_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LANE_PLL_RECONFIG_BASE 0xff226000
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LANE_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_ARM_A9_1_AD9371_TX_JESD204_LANE_PLL_RECONFIG_END 0xff226fff

																																			  /*
																																			   * Macros for device 'avl_adxcfg_0_rcfg_s0', class 'avl_adxcfg'
																																			   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																			   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AVL_ADXCFG_0_RCFG_S0_'.
																																			   * The prefix is the master group descriptor and the slave descriptor.
																																			   */
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_0_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_0_RCFG_S0_COMPONENT_NAME avl_adxcfg_0
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_0_RCFG_S0_BASE 0xff228000
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_0_RCFG_S0_SPAN 4096
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_0_RCFG_S0_END 0xff228fff

																																			   /*
																																				* Macros for device 'avl_adxcfg_1_rcfg_s0', class 'avl_adxcfg'
																																				* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																				* The macros are prefixed with 'SYS_HPS_ARM_A9_1_AVL_ADXCFG_1_RCFG_S0_'.
																																				* The prefix is the master group descriptor and the slave descriptor.
																																				*/
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_1_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_1_RCFG_S0_COMPONENT_NAME avl_adxcfg_1
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_1_RCFG_S0_BASE 0xff229000
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_1_RCFG_S0_SPAN 4096
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_1_RCFG_S0_END 0xff229fff

																																				/*
																																				 * Macros for device 'avl_adxcfg_2_rcfg_s0', class 'avl_adxcfg'
																																				 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																				 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AVL_ADXCFG_2_RCFG_S0_'.
																																				 * The prefix is the master group descriptor and the slave descriptor.
																																				 */
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_2_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_2_RCFG_S0_COMPONENT_NAME avl_adxcfg_2
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_2_RCFG_S0_BASE 0xff22a000
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_2_RCFG_S0_SPAN 4096
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_2_RCFG_S0_END 0xff22afff

																																				 /*
																																				  * Macros for device 'avl_adxcfg_3_rcfg_s0', class 'avl_adxcfg'
																																				  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																				  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AVL_ADXCFG_3_RCFG_S0_'.
																																				  * The prefix is the master group descriptor and the slave descriptor.
																																				  */
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_3_RCFG_S0_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_3_RCFG_S0_COMPONENT_NAME avl_adxcfg_3
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_3_RCFG_S0_BASE 0xff22b000
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_3_RCFG_S0_SPAN 4096
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_3_RCFG_S0_END 0xff22bfff

																																				  /*
																																				   * Macros for device 'axi_ad9371_tx_dma', class 'axi_dmac'
																																				   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																				   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AXI_AD9371_TX_DMA_'.
																																				   * The prefix is the master group descriptor and the slave descriptor.
																																				   */
#define SYS_HPS_ARM_A9_1_AXI_AD9371_TX_DMA_COMPONENT_TYPE axi_dmac
#define SYS_HPS_ARM_A9_1_AXI_AD9371_TX_DMA_COMPONENT_NAME axi_ad9371_tx_dma
#define SYS_HPS_ARM_A9_1_AXI_AD9371_TX_DMA_BASE 0xff22c000
#define SYS_HPS_ARM_A9_1_AXI_AD9371_TX_DMA_SPAN 2048
#define SYS_HPS_ARM_A9_1_AXI_AD9371_TX_DMA_END 0xff22c7ff

																																				   /*
																																					* Macros for device 'ad9371_rx_jesd204_link_reconfig', class 'adi_jesd204'
																																					* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																					* The macros are prefixed with 'SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_RECONFIG_'.
																																					* The prefix is the master group descriptor and the slave descriptor.
																																					*/
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_RECONFIG_COMPONENT_NAME ad9371_rx_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_RECONFIG_BASE 0xff230000
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_RECONFIG_SPAN 16384
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_RECONFIG_END 0xff233fff

																																					/*
																																					 * Macros for device 'ad9371_rx_jesd204_link_management', class 'adi_jesd204'
																																					 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																					 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_MANAGEMENT_'.
																																					 * The prefix is the master group descriptor and the slave descriptor.
																																					 */
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_MANAGEMENT_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_MANAGEMENT_COMPONENT_NAME ad9371_rx_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_MANAGEMENT_BASE 0xff234000
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_MANAGEMENT_SPAN 4096
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_MANAGEMENT_END 0xff234fff

																																					 /*
																																					  * Macros for device 'ad9371_rx_jesd204_link_pll_reconfig', class 'adi_jesd204'
																																					  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																					  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_PLL_RECONFIG_'.
																																					  * The prefix is the master group descriptor and the slave descriptor.
																																					  */
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_PLL_RECONFIG_COMPONENT_NAME ad9371_rx_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_PLL_RECONFIG_BASE 0xff235000
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_ARM_A9_1_AD9371_RX_JESD204_LINK_PLL_RECONFIG_END 0xff235fff

																																					  /*
																																					   * Macros for device 'avl_adxcfg_0_rcfg_s1', class 'avl_adxcfg'
																																					   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																					   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AVL_ADXCFG_0_RCFG_S1_'.
																																					   * The prefix is the master group descriptor and the slave descriptor.
																																					   */
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_0_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_0_RCFG_S1_COMPONENT_NAME avl_adxcfg_0
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_0_RCFG_S1_BASE 0xff238000
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_0_RCFG_S1_SPAN 4096
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_0_RCFG_S1_END 0xff238fff

																																					   /*
																																						* Macros for device 'avl_adxcfg_1_rcfg_s1', class 'avl_adxcfg'
																																						* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																						* The macros are prefixed with 'SYS_HPS_ARM_A9_1_AVL_ADXCFG_1_RCFG_S1_'.
																																						* The prefix is the master group descriptor and the slave descriptor.
																																						*/
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_1_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_1_RCFG_S1_COMPONENT_NAME avl_adxcfg_1
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_1_RCFG_S1_BASE 0xff239000
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_1_RCFG_S1_SPAN 4096
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_1_RCFG_S1_END 0xff239fff

																																						/*
																																						 * Macros for device 'axi_ad9371_rx_dma', class 'axi_dmac'
																																						 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																						 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AXI_AD9371_RX_DMA_'.
																																						 * The prefix is the master group descriptor and the slave descriptor.
																																						 */
#define SYS_HPS_ARM_A9_1_AXI_AD9371_RX_DMA_COMPONENT_TYPE axi_dmac
#define SYS_HPS_ARM_A9_1_AXI_AD9371_RX_DMA_COMPONENT_NAME axi_ad9371_rx_dma
#define SYS_HPS_ARM_A9_1_AXI_AD9371_RX_DMA_BASE 0xff23c000
#define SYS_HPS_ARM_A9_1_AXI_AD9371_RX_DMA_SPAN 2048
#define SYS_HPS_ARM_A9_1_AXI_AD9371_RX_DMA_END 0xff23c7ff

																																						 /*
																																						  * Macros for device 'ad9371_rx_os_jesd204_link_reconfig', class 'adi_jesd204'
																																						  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																						  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_RECONFIG_'.
																																						  * The prefix is the master group descriptor and the slave descriptor.
																																						  */
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_RECONFIG_COMPONENT_NAME ad9371_rx_os_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_RECONFIG_BASE 0xff240000
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_RECONFIG_SPAN 16384
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_RECONFIG_END 0xff243fff

																																						  /*
																																						   * Macros for device 'ad9371_rx_os_jesd204_link_management', class 'adi_jesd204'
																																						   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																						   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_'.
																																						   * The prefix is the master group descriptor and the slave descriptor.
																																						   */
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_COMPONENT_NAME ad9371_rx_os_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_BASE 0xff244000
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_SPAN 4096
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_MANAGEMENT_END 0xff244fff

																																						   /*
																																							* Macros for device 'ad9371_rx_os_jesd204_link_pll_reconfig', class 'adi_jesd204'
																																							* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																							* The macros are prefixed with 'SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_'.
																																							* The prefix is the master group descriptor and the slave descriptor.
																																							*/
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_COMPONENT_TYPE adi_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_COMPONENT_NAME ad9371_rx_os_jesd204
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_BASE 0xff245000
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_SPAN 4096
#define SYS_HPS_ARM_A9_1_AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_END 0xff245fff

																																							/*
																																							 * Macros for device 'avl_adxcfg_2_rcfg_s1', class 'avl_adxcfg'
																																							 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																							 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AVL_ADXCFG_2_RCFG_S1_'.
																																							 * The prefix is the master group descriptor and the slave descriptor.
																																							 */
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_2_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_2_RCFG_S1_COMPONENT_NAME avl_adxcfg_2
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_2_RCFG_S1_BASE 0xff248000
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_2_RCFG_S1_SPAN 4096
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_2_RCFG_S1_END 0xff248fff

																																							 /*
																																							  * Macros for device 'avl_adxcfg_3_rcfg_s1', class 'avl_adxcfg'
																																							  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																							  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AVL_ADXCFG_3_RCFG_S1_'.
																																							  * The prefix is the master group descriptor and the slave descriptor.
																																							  */
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_3_RCFG_S1_COMPONENT_TYPE avl_adxcfg
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_3_RCFG_S1_COMPONENT_NAME avl_adxcfg_3
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_3_RCFG_S1_BASE 0xff249000
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_3_RCFG_S1_SPAN 4096
#define SYS_HPS_ARM_A9_1_AVL_ADXCFG_3_RCFG_S1_END 0xff249fff

																																							  /*
																																							   * Macros for device 'axi_ad9371_rx_os_dma', class 'axi_dmac'
																																							   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																							   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AXI_AD9371_RX_OS_DMA_'.
																																							   * The prefix is the master group descriptor and the slave descriptor.
																																							   */
#define SYS_HPS_ARM_A9_1_AXI_AD9371_RX_OS_DMA_COMPONENT_TYPE axi_dmac
#define SYS_HPS_ARM_A9_1_AXI_AD9371_RX_OS_DMA_COMPONENT_NAME axi_ad9371_rx_os_dma
#define SYS_HPS_ARM_A9_1_AXI_AD9371_RX_OS_DMA_BASE 0xff24c000
#define SYS_HPS_ARM_A9_1_AXI_AD9371_RX_OS_DMA_SPAN 2048
#define SYS_HPS_ARM_A9_1_AXI_AD9371_RX_OS_DMA_END 0xff24c7ff

																																							   /*
																																								* Macros for device 'axi_ad9371', class 'axi_ad9371'
																																								* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																								* The macros are prefixed with 'SYS_HPS_ARM_A9_1_AXI_AD9371_'.
																																								* The prefix is the master group descriptor and the slave descriptor.
																																								*/
#define SYS_HPS_ARM_A9_1_AXI_AD9371_COMPONENT_TYPE axi_ad9371
#define SYS_HPS_ARM_A9_1_AXI_AD9371_COMPONENT_NAME axi_ad9371
#define SYS_HPS_ARM_A9_1_AXI_AD9371_BASE 0xff250000
#define SYS_HPS_ARM_A9_1_AXI_AD9371_SPAN 65536
#define SYS_HPS_ARM_A9_1_AXI_AD9371_END 0xff25ffff

																																								/*
																																								 * Macros for device 'avl_ad9371_gpio', class 'altera_avalon_pio'
																																								 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																								 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_'.
																																								 * The prefix is the master group descriptor and the slave descriptor.
																																								 */
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_COMPONENT_TYPE altera_avalon_pio
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_COMPONENT_NAME avl_ad9371_gpio
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_BASE 0xff260000
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_SPAN 16
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_END 0xff26000f
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_BIT_CLEARING_EDGE_REGISTER 0
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_BIT_MODIFYING_OUTPUT_REGISTER 0
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_CAPTURE 0
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_DATA_WIDTH 19
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_DO_TEST_BENCH_WIRING 0
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_DRIVEN_SIM_VALUE 0
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_EDGE_TYPE NONE
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_FREQ 100000000
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_HAS_IN 0
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_HAS_OUT 0
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_HAS_TRI 1
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_IRQ_TYPE LEVEL
#define SYS_HPS_ARM_A9_1_AVL_AD9371_GPIO_RESET_VALUE 0

																																								 /*
																																								  * Macros for device 'sys_hps_i_emac_emac0', class 'stmmac'
																																								  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																								  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC0_'.
																																								  * The prefix is the master group descriptor and the slave descriptor.
																																								  */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC0_COMPONENT_TYPE stmmac
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC0_COMPONENT_NAME sys_hps_i_emac_emac0
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC0_BASE 0xff800000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC0_SPAN 8192
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC0_END 0xff801fff

																																								  /*
																																								   * Macros for device 'sys_hps_i_emac_emac1', class 'stmmac'
																																								   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																								   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC1_'.
																																								   * The prefix is the master group descriptor and the slave descriptor.
																																								   */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC1_COMPONENT_TYPE stmmac
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC1_COMPONENT_NAME sys_hps_i_emac_emac1
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC1_BASE 0xff802000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC1_SPAN 8192
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC1_END 0xff803fff

																																								   /*
																																									* Macros for device 'sys_hps_i_emac_emac2', class 'stmmac'
																																									* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																									* The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC2_'.
																																									* The prefix is the master group descriptor and the slave descriptor.
																																									*/
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC2_COMPONENT_TYPE stmmac
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC2_COMPONENT_NAME sys_hps_i_emac_emac2
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC2_BASE 0xff804000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC2_SPAN 8192
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_EMAC_EMAC2_END 0xff805fff

																																									/*
																																									 * Macros for device 'sys_hps_i_sdmmc_sdmmc', class 'sdmmc'
																																									 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																									 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_SDMMC_SDMMC_'.
																																									 * The prefix is the master group descriptor and the slave descriptor.
																																									 */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SDMMC_SDMMC_COMPONENT_TYPE sdmmc
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SDMMC_SDMMC_COMPONENT_NAME sys_hps_i_sdmmc_sdmmc
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SDMMC_SDMMC_BASE 0xff808000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SDMMC_SDMMC_SPAN 4096
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SDMMC_SDMMC_END 0xff808fff

																																									 /*
																																									  * Macros for device 'sys_hps_i_qspi_QSPIDATA', class 'cadence_qspi'
																																									  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																									  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_QSPI_QSPIDATA_'.
																																									  * The prefix is the master group descriptor and the slave descriptor.
																																									  */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_QSPI_QSPIDATA_COMPONENT_TYPE cadence_qspi
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_QSPI_QSPIDATA_COMPONENT_NAME sys_hps_i_qspi_QSPIDATA
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_QSPI_QSPIDATA_BASE 0xff809000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_QSPI_QSPIDATA_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_QSPI_QSPIDATA_END 0xff8090ff

																																									  /*
																																									   * Macros for device 'sys_hps_i_usbotg_0_globgrp', class 'usb'
																																									   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																									   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_USBOTG_0_GLOBGRP_'.
																																									   * The prefix is the master group descriptor and the slave descriptor.
																																									   */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_USBOTG_0_GLOBGRP_COMPONENT_TYPE usb
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_USBOTG_0_GLOBGRP_COMPONENT_NAME sys_hps_i_usbotg_0_globgrp
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_USBOTG_0_GLOBGRP_BASE 0xffb00000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_USBOTG_0_GLOBGRP_SPAN 262144
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_USBOTG_0_GLOBGRP_END 0xffb3ffff

																																									   /*
																																										* Macros for device 'sys_hps_i_usbotg_1_globgrp', class 'usb'
																																										* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																										* The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_USBOTG_1_GLOBGRP_'.
																																										* The prefix is the master group descriptor and the slave descriptor.
																																										*/
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_USBOTG_1_GLOBGRP_COMPONENT_TYPE usb
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_USBOTG_1_GLOBGRP_COMPONENT_NAME sys_hps_i_usbotg_1_globgrp
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_USBOTG_1_GLOBGRP_BASE 0xffb40000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_USBOTG_1_GLOBGRP_SPAN 262144
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_USBOTG_1_GLOBGRP_END 0xffb7ffff

																																										/*
																																										 * Macros for device 'sys_hps_i_nand_NANDDATA', class 'denali_nand'
																																										 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																										 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_NAND_NANDDATA_'.
																																										 * The prefix is the master group descriptor and the slave descriptor.
																																										 */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_NAND_NANDDATA_COMPONENT_TYPE denali_nand
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_NAND_NANDDATA_COMPONENT_NAME sys_hps_i_nand_NANDDATA
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_NAND_NANDDATA_BASE 0xffb90000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_NAND_NANDDATA_SPAN 65536
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_NAND_NANDDATA_END 0xffb9ffff

																																										 /*
																																										  * Macros for device 'sys_hps_i_uart_0_uart', class 'snps_uart'
																																										  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																										  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_0_UART_'.
																																										  * The prefix is the master group descriptor and the slave descriptor.
																																										  */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_0_UART_COMPONENT_TYPE snps_uart
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_0_UART_COMPONENT_NAME sys_hps_i_uart_0_uart
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_0_UART_BASE 0xffc02000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_0_UART_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_0_UART_END 0xffc020ff
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_0_UART_FIFO_DEPTH 128
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_0_UART_FIFO_HWFC 0
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_0_UART_FIFO_MODE 1
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_0_UART_FIFO_SWFC 0
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_0_UART_FREQ 0

																																										  /*
																																										   * Macros for device 'sys_hps_i_uart_1_uart', class 'snps_uart'
																																										   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																										   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_1_UART_'.
																																										   * The prefix is the master group descriptor and the slave descriptor.
																																										   */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_1_UART_COMPONENT_TYPE snps_uart
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_1_UART_COMPONENT_NAME sys_hps_i_uart_1_uart
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_1_UART_BASE 0xffc02100
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_1_UART_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_1_UART_END 0xffc021ff
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_1_UART_FIFO_DEPTH 128
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_1_UART_FIFO_HWFC 0
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_1_UART_FIFO_MODE 1
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_1_UART_FIFO_SWFC 0
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_UART_1_UART_FREQ 0

																																										   /*
																																											* Macros for device 'sys_hps_i_i2c_0_i2c', class 'designware_i2c'
																																											* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																											* The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_0_I2C_'.
																																											* The prefix is the master group descriptor and the slave descriptor.
																																											*/
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_0_I2C_COMPONENT_TYPE designware_i2c
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_0_I2C_COMPONENT_NAME sys_hps_i_i2c_0_i2c
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_0_I2C_BASE 0xffc02200
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_0_I2C_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_0_I2C_END 0xffc022ff

																																											/*
																																											 * Macros for device 'sys_hps_i_i2c_1_i2c', class 'designware_i2c'
																																											 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																											 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_1_I2C_'.
																																											 * The prefix is the master group descriptor and the slave descriptor.
																																											 */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_1_I2C_COMPONENT_TYPE designware_i2c
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_1_I2C_COMPONENT_NAME sys_hps_i_i2c_1_i2c
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_1_I2C_BASE 0xffc02300
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_1_I2C_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_1_I2C_END 0xffc023ff

																																											 /*
																																											  * Macros for device 'sys_hps_i_i2c_emac_0_i2c', class 'designware_i2c'
																																											  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																											  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_0_I2C_'.
																																											  * The prefix is the master group descriptor and the slave descriptor.
																																											  */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_0_I2C_COMPONENT_TYPE designware_i2c
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_0_I2C_COMPONENT_NAME sys_hps_i_i2c_emac_0_i2c
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_0_I2C_BASE 0xffc02400
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_0_I2C_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_0_I2C_END 0xffc024ff

																																											  /*
																																											   * Macros for device 'sys_hps_i_i2c_emac_1_i2c', class 'designware_i2c'
																																											   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																											   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_1_I2C_'.
																																											   * The prefix is the master group descriptor and the slave descriptor.
																																											   */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_1_I2C_COMPONENT_TYPE designware_i2c
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_1_I2C_COMPONENT_NAME sys_hps_i_i2c_emac_1_i2c
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_1_I2C_BASE 0xffc02500
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_1_I2C_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_1_I2C_END 0xffc025ff

																																											   /*
																																												* Macros for device 'sys_hps_i_i2c_emac_2_i2c', class 'designware_i2c'
																																												* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																												* The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_2_I2C_'.
																																												* The prefix is the master group descriptor and the slave descriptor.
																																												*/
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_2_I2C_COMPONENT_TYPE designware_i2c
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_2_I2C_COMPONENT_NAME sys_hps_i_i2c_emac_2_i2c
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_2_I2C_BASE 0xffc02600
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_2_I2C_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_I2C_EMAC_2_I2C_END 0xffc026ff

																																												/*
																																												 * Macros for device 'sys_hps_i_timer_sp_0_timer', class 'dw_apb_timer_sp'
																																												 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																												 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SP_0_TIMER_'.
																																												 * The prefix is the master group descriptor and the slave descriptor.
																																												 */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SP_0_TIMER_COMPONENT_TYPE dw_apb_timer_sp
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SP_0_TIMER_COMPONENT_NAME sys_hps_i_timer_sp_0_timer
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SP_0_TIMER_BASE 0xffc02700
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SP_0_TIMER_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SP_0_TIMER_END 0xffc027ff

																																												 /*
																																												  * Macros for device 'sys_hps_i_timer_sp_1_timer', class 'dw_apb_timer_sp'
																																												  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																												  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SP_1_TIMER_'.
																																												  * The prefix is the master group descriptor and the slave descriptor.
																																												  */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SP_1_TIMER_COMPONENT_TYPE dw_apb_timer_sp
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SP_1_TIMER_COMPONENT_NAME sys_hps_i_timer_sp_1_timer
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SP_1_TIMER_BASE 0xffc02800
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SP_1_TIMER_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SP_1_TIMER_END 0xffc028ff

																																												  /*
																																												   * Macros for device 'sys_hps_i_gpio_0_gpio', class 'dw_gpio'
																																												   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																												   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_0_GPIO_'.
																																												   * The prefix is the master group descriptor and the slave descriptor.
																																												   */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_0_GPIO_COMPONENT_TYPE dw_gpio
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_0_GPIO_COMPONENT_NAME sys_hps_i_gpio_0_gpio
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_0_GPIO_BASE 0xffc02900
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_0_GPIO_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_0_GPIO_END 0xffc029ff

																																												   /*
																																													* Macros for device 'sys_hps_i_gpio_1_gpio', class 'dw_gpio'
																																													* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																													* The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_1_GPIO_'.
																																													* The prefix is the master group descriptor and the slave descriptor.
																																													*/
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_1_GPIO_COMPONENT_TYPE dw_gpio
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_1_GPIO_COMPONENT_NAME sys_hps_i_gpio_1_gpio
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_1_GPIO_BASE 0xffc02a00
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_1_GPIO_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_1_GPIO_END 0xffc02aff

																																													/*
																																													 * Macros for device 'sys_hps_i_gpio_2_gpio', class 'dw_gpio'
																																													 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																													 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_2_GPIO_'.
																																													 * The prefix is the master group descriptor and the slave descriptor.
																																													 */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_2_GPIO_COMPONENT_TYPE dw_gpio
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_2_GPIO_COMPONENT_NAME sys_hps_i_gpio_2_gpio
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_2_GPIO_BASE 0xffc02b00
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_2_GPIO_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_GPIO_2_GPIO_END 0xffc02bff

																																													 /*
																																													  * Macros for device 'sys_hps_i_timer_sys_0_timer', class 'dw_apb_timer_osc'
																																													  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																													  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SYS_0_TIMER_'.
																																													  * The prefix is the master group descriptor and the slave descriptor.
																																													  */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SYS_0_TIMER_COMPONENT_TYPE dw_apb_timer_osc
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SYS_0_TIMER_COMPONENT_NAME sys_hps_i_timer_sys_0_timer
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SYS_0_TIMER_BASE 0xffd00000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SYS_0_TIMER_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SYS_0_TIMER_END 0xffd000ff

																																													  /*
																																													   * Macros for device 'sys_hps_i_timer_sys_1_timer', class 'dw_apb_timer_osc'
																																													   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																													   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SYS_1_TIMER_'.
																																													   * The prefix is the master group descriptor and the slave descriptor.
																																													   */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SYS_1_TIMER_COMPONENT_TYPE dw_apb_timer_osc
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SYS_1_TIMER_COMPONENT_NAME sys_hps_i_timer_sys_1_timer
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SYS_1_TIMER_BASE 0xffd00100
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SYS_1_TIMER_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_TIMER_SYS_1_TIMER_END 0xffd001ff

																																													   /*
																																														* Macros for device 'sys_hps_i_watchdog_0_l4wd', class 'dw_wd_timer'
																																														* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																														* The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_WATCHDOG_0_L4WD_'.
																																														* The prefix is the master group descriptor and the slave descriptor.
																																														*/
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_WATCHDOG_0_L4WD_COMPONENT_TYPE dw_wd_timer
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_WATCHDOG_0_L4WD_COMPONENT_NAME sys_hps_i_watchdog_0_l4wd
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_WATCHDOG_0_L4WD_BASE 0xffd00200
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_WATCHDOG_0_L4WD_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_WATCHDOG_0_L4WD_END 0xffd002ff

																																														/*
																																														 * Macros for device 'sys_hps_i_watchdog_1_l4wd', class 'dw_wd_timer'
																																														 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																														 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_WATCHDOG_1_L4WD_'.
																																														 * The prefix is the master group descriptor and the slave descriptor.
																																														 */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_WATCHDOG_1_L4WD_COMPONENT_TYPE dw_wd_timer
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_WATCHDOG_1_L4WD_COMPONENT_NAME sys_hps_i_watchdog_1_l4wd
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_WATCHDOG_1_L4WD_BASE 0xffd00300
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_WATCHDOG_1_L4WD_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_WATCHDOG_1_L4WD_END 0xffd003ff

																																														 /*
																																														  * Macros for device 'sys_hps_i_fpga_mgr_fpgamgrregs', class 'altera_fpgamgr'
																																														  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																														  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_FPGA_MGR_FPGAMGRREGS_'.
																																														  * The prefix is the master group descriptor and the slave descriptor.
																																														  */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_FPGA_MGR_FPGAMGRREGS_COMPONENT_TYPE altera_fpgamgr
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_FPGA_MGR_FPGAMGRREGS_COMPONENT_NAME sys_hps_i_fpga_mgr_fpgamgrregs
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_FPGA_MGR_FPGAMGRREGS_BASE 0xffd03000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_FPGA_MGR_FPGAMGRREGS_SPAN 4096
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_FPGA_MGR_FPGAMGRREGS_END 0xffd03fff

																																														  /*
																																														   * Macros for device 'sys_hps_baum_clkmgr', class 'baum_clkmgr'
																																														   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																														   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_BAUM_CLKMGR_'.
																																														   * The prefix is the master group descriptor and the slave descriptor.
																																														   */
#define SYS_HPS_ARM_A9_1_SYS_HPS_BAUM_CLKMGR_COMPONENT_TYPE baum_clkmgr
#define SYS_HPS_ARM_A9_1_SYS_HPS_BAUM_CLKMGR_COMPONENT_NAME sys_hps_baum_clkmgr
#define SYS_HPS_ARM_A9_1_SYS_HPS_BAUM_CLKMGR_BASE 0xffd04000
#define SYS_HPS_ARM_A9_1_SYS_HPS_BAUM_CLKMGR_SPAN 4096
#define SYS_HPS_ARM_A9_1_SYS_HPS_BAUM_CLKMGR_END 0xffd04fff

																																														   /*
																																															* Macros for device 'sys_hps_i_rst_mgr_rstmgr', class 'altera_rstmgr'
																																															* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																															* The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_RST_MGR_RSTMGR_'.
																																															* The prefix is the master group descriptor and the slave descriptor.
																																															*/
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_RST_MGR_RSTMGR_COMPONENT_TYPE altera_rstmgr
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_RST_MGR_RSTMGR_COMPONENT_NAME sys_hps_i_rst_mgr_rstmgr
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_RST_MGR_RSTMGR_BASE 0xffd05000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_RST_MGR_RSTMGR_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_RST_MGR_RSTMGR_END 0xffd050ff

																																															/*
																																															 * Macros for device 'sys_hps_i_sys_mgr_core', class 'altera_sysmgr'
																																															 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																															 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_SYS_MGR_CORE_'.
																																															 * The prefix is the master group descriptor and the slave descriptor.
																																															 */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SYS_MGR_CORE_COMPONENT_TYPE altera_sysmgr
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SYS_MGR_CORE_COMPONENT_NAME sys_hps_i_sys_mgr_core
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SYS_MGR_CORE_BASE 0xffd06000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SYS_MGR_CORE_SPAN 1024
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SYS_MGR_CORE_END 0xffd063ff

																																															 /*
																																															  * Macros for device 'sys_hps_i_dma_DMASECURE', class 'arm_pl330_dma'
																																															  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																															  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_DMA_DMASECURE_'.
																																															  * The prefix is the master group descriptor and the slave descriptor.
																																															  */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_DMA_DMASECURE_COMPONENT_TYPE arm_pl330_dma
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_DMA_DMASECURE_COMPONENT_NAME sys_hps_i_dma_DMASECURE
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_DMA_DMASECURE_BASE 0xffda1000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_DMA_DMASECURE_SPAN 4096
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_DMA_DMASECURE_END 0xffda1fff

																																															  /*
																																															   * Macros for device 'sys_hps_i_spis_0_spis', class 'spi'
																																															   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																															   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIS_0_SPIS_'.
																																															   * The prefix is the master group descriptor and the slave descriptor.
																																															   */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIS_0_SPIS_COMPONENT_TYPE spi
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIS_0_SPIS_COMPONENT_NAME sys_hps_i_spis_0_spis
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIS_0_SPIS_BASE 0xffda2000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIS_0_SPIS_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIS_0_SPIS_END 0xffda20ff

																																															   /*
																																																* Macros for device 'sys_hps_i_spis_1_spis', class 'spi'
																																																* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																																* The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIS_1_SPIS_'.
																																																* The prefix is the master group descriptor and the slave descriptor.
																																																*/
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIS_1_SPIS_COMPONENT_TYPE spi
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIS_1_SPIS_COMPONENT_NAME sys_hps_i_spis_1_spis
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIS_1_SPIS_BASE 0xffda3000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIS_1_SPIS_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIS_1_SPIS_END 0xffda30ff

																																																/*
																																																 * Macros for device 'sys_hps_i_spim_0_spim', class 'spi'
																																																 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																																 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIM_0_SPIM_'.
																																																 * The prefix is the master group descriptor and the slave descriptor.
																																																 */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIM_0_SPIM_COMPONENT_TYPE spi
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIM_0_SPIM_COMPONENT_NAME sys_hps_i_spim_0_spim
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIM_0_SPIM_BASE 0xffda4000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIM_0_SPIM_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIM_0_SPIM_END 0xffda40ff

																																																 /*
																																																  * Macros for device 'sys_hps_i_spim_1_spim', class 'spi'
																																																  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																																  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIM_1_SPIM_'.
																																																  * The prefix is the master group descriptor and the slave descriptor.
																																																  */
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIM_1_SPIM_COMPONENT_TYPE spi
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIM_1_SPIM_COMPONENT_NAME sys_hps_i_spim_1_spim
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIM_1_SPIM_BASE 0xffda5000
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIM_1_SPIM_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_I_SPIM_1_SPIM_END 0xffda50ff

																																																  /*
																																																   * Macros for device 'sys_hps_scu', class 'scu'
																																																   * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																																   * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_SCU_'.
																																																   * The prefix is the master group descriptor and the slave descriptor.
																																																   */
#define SYS_HPS_ARM_A9_1_SYS_HPS_SCU_COMPONENT_TYPE scu
#define SYS_HPS_ARM_A9_1_SYS_HPS_SCU_COMPONENT_NAME sys_hps_scu
#define SYS_HPS_ARM_A9_1_SYS_HPS_SCU_BASE 0xffffc000
#define SYS_HPS_ARM_A9_1_SYS_HPS_SCU_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_SCU_END 0xffffc0ff

																																																   /*
																																																	* Macros for device 'sys_hps_timer', class 'arm_internal_timer'
																																																	* Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																																	* The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_TIMER_'.
																																																	* The prefix is the master group descriptor and the slave descriptor.
																																																	*/
#define SYS_HPS_ARM_A9_1_SYS_HPS_TIMER_COMPONENT_TYPE arm_internal_timer
#define SYS_HPS_ARM_A9_1_SYS_HPS_TIMER_COMPONENT_NAME sys_hps_timer
#define SYS_HPS_ARM_A9_1_SYS_HPS_TIMER_BASE 0xffffc600
#define SYS_HPS_ARM_A9_1_SYS_HPS_TIMER_SPAN 256
#define SYS_HPS_ARM_A9_1_SYS_HPS_TIMER_END 0xffffc6ff

																																																	/*
																																																	 * Macros for device 'sys_hps_arm_gic_0', class 'arria10_arm_gic'
																																																	 * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																																	 * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_ARM_GIC_0_'.
																																																	 * The prefix is the master group descriptor and the slave descriptor.
																																																	 */
#define SYS_HPS_ARM_A9_1_SYS_HPS_ARM_GIC_0_COMPONENT_TYPE arria10_arm_gic
#define SYS_HPS_ARM_A9_1_SYS_HPS_ARM_GIC_0_COMPONENT_NAME sys_hps_arm_gic_0
#define SYS_HPS_ARM_A9_1_SYS_HPS_ARM_GIC_0_BASE 0xffffd000
#define SYS_HPS_ARM_A9_1_SYS_HPS_ARM_GIC_0_SPAN 4096
#define SYS_HPS_ARM_A9_1_SYS_HPS_ARM_GIC_0_END 0xffffdfff

																																																	 /*
																																																	  * Macros for device 'sys_hps_mpu_reg_l2_MPUL2', class 'arm_pl310_L2'
																																																	  * Path to the device is from the master group 'sys_hps_arm_a9_1'.
																																																	  * The macros are prefixed with 'SYS_HPS_ARM_A9_1_SYS_HPS_MPU_REG_L2_MPUL2_'.
																																																	  * The prefix is the master group descriptor and the slave descriptor.
																																																	  */
#define SYS_HPS_ARM_A9_1_SYS_HPS_MPU_REG_L2_MPUL2_COMPONENT_TYPE arm_pl310_L2
#define SYS_HPS_ARM_A9_1_SYS_HPS_MPU_REG_L2_MPUL2_COMPONENT_NAME sys_hps_mpu_reg_l2_MPUL2
#define SYS_HPS_ARM_A9_1_SYS_HPS_MPU_REG_L2_MPUL2_BASE 0xfffff000
#define SYS_HPS_ARM_A9_1_SYS_HPS_MPU_REG_L2_MPUL2_SPAN 4096
#define SYS_HPS_ARM_A9_1_SYS_HPS_MPU_REG_L2_MPUL2_END 0xffffffff

#if (0)
#define AD9371_RX_JESD204_LINK_PLL_RECONFIG_BASE 1
#define AD9371_TX_JESD204_LINK_PLL_RECONFIG_BASE 1
#define AD9371_RX_OS_JESD204_LINK_PLL_RECONFIG_BASE 1
#define AD9371_RX_JESD204_LINK_RECONFIG_BASE 1
#define AD9371_TX_JESD204_LINK_RECONFIG_BASE 1
#define AD9371_RX_OS_JESD204_LINK_RECONFIG_BASE 1
#define AD9371_RX_JESD204_LINK_MANAGEMENT_BASE 1
#define AVL_ADXCFG_0_RCFG_S1_BASE 1
#define AVL_ADXCFG_1_RCFG_S1_BASE 1
#define AD9371_TX_JESD204_LINK_MANAGEMENT_BASE 1
#define AVL_ADXCFG_0_RCFG_S0_BASE 1
#define AVL_ADXCFG_1_RCFG_S0_BASE 1
#define AVL_ADXCFG_2_RCFG_S0_BASE 1
#define AVL_ADXCFG_3_RCFG_S0_BASE 1
#define AD9371_TX_JESD204_LANE_PLL_RECONFIG_BASE 1
#define AD9371_RX_OS_JESD204_LINK_MANAGEMENT_BASE 1
#define AVL_ADXCFG_2_RCFG_S1_BASE 1
#define AVL_ADXCFG_3_RCFG_S1_BASE 1
#define AXI_AD9371_BASE 1
#define AXI_AD9371_RX_DMA_BASE 1
#define SYS_DDR3_CNTRL_ARCH_BASE 1
#endif // 0

#endif /* _ALTERA_SYSTEM_BD_H_ */


