{
	"author": ["Himanshu Jain", "Daniel Kr√∂ning", "Natasha Sharygina", "Edmund M. Clarke"],
	"booktitle": "Proceedings of the 42nd Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2005",
	"dblpkey": "conf/dac/JainKSC05",
	"doi": "10.1145/1065579.1065697",
	"isbn": "1-59593-058-2",
	"pages": "445-450",
	"publisher": "ACM",
	"stemmed": ["word", "level", "predic", "abstract", "and", "refin", "for", "verifi", "rtl", "verilog"],
	"tag": ["abstraction", "refinement", "verification", "word"],
	"title": "Word level predicate abstraction and refinement for verifying RTL verilog",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2005
}