<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2025.1.0.39.0" title="lab3_dw" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" family_int="ice40tp" device_int="itpa08" package_int="SG48" operation_int="IND" speed_int="6" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="lse" default_strategy="Strategy1">
        <Options def_top="lab3_dw"/>
        <Source name="../../src/clock_divider.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="clock_divider"/>
        </Source>
        <Source name="../../src/keypad_decoder.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../src/keypad_input.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../src/lab3_dw.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../src/seven_seg_decoder.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../src/synchronizer.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="synchronizer"/>
        </Source>
        <Source name="../../src/next_state_logic.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="next_state_logic"/>
        </Source>
        <Source name="../../src/state.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog"/>
        </Source>
        <Source name="../../src/keypad_reader.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="keypad_reader"/>
        </Source>
        <Source name="../../src/seven_seg_controller.sv" type="Verilog" type_short="Verilog">
            <Options VerilogStandard="System Verilog" top_module="seven_seg_controller"/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="lab3_dw1.sty"/>
</RadiantProject>
