[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677454 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677454 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677454 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12714322 heartbeat IPC: 1.107 cumulative IPC: 1.107 (Simulation time: 00 hr 01 min 23 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22804036 heartbeat IPC: 0.9911 cumulative IPC: 1.046 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000014 cycles: 33898073 heartbeat IPC: 0.9014 cumulative IPC: 0.9927 (Simulation time: 00 hr 03 min 14 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 39080610 cumulative IPC: 1.024 (Simulation time: 00 hr 04 min 04 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 39080610 cumulative IPC: 1.024 (Simulation time: 00 hr 04 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.024 instructions: 40000000 cycles: 39080610
CPU 0 Branch Prediction Accuracy: 96.17% MPKI: 10.68 Average ROB Occupancy at Mispredict: 35.44
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 6.137
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457626 HIT:     419899 MISS:      37727 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457626 HIT:     419899 MISS:      37727 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685295 HIT:     467188 MISS:     218107 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359661 HIT:     291818 MISS:      67843 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96853 HIT:       6360 MISS:      90493 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142891 HIT:     142573 MISS:        318 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85890 HIT:      26437 MISS:      59453 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6808083 HIT:    6724735 MISS:      83348 MSHR_MERGE:      26206
cpu0->cpu0_L1I LOAD         ACCESS:    6808083 HIT:    6724735 MISS:      83348 MSHR_MERGE:      26206
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13129176 HIT:   12116021 MISS:    1013155 MSHR_MERGE:     527887
cpu0->cpu0_L1D LOAD         ACCESS:    8043168 HIT:    7514056 MISS:     529112 MSHR_MERGE:     226588
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992363 HIT:    4595716 MISS:     396647 MSHR_MERGE:     299793
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93645 HIT:       6249 MISS:      87396 MSHR_MERGE:       1506
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.82 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5819055 HIT:    5707853 MISS:     111202 MSHR_MERGE:      50025
cpu0->cpu0_ITLB LOAD         ACCESS:    5819055 HIT:    5707853 MISS:     111202 MSHR_MERGE:      50025
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.302 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12429936 HIT:   11711188 MISS:     718748 MSHR_MERGE:     322299
cpu0->cpu0_DTLB LOAD         ACCESS:   12429936 HIT:   11711188 MISS:     718748 MSHR_MERGE:     322299
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.05 cycles
cpu0->LLC TOTAL        ACCESS:     335846 HIT:     194678 MISS:     141168 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67843 HIT:      36746 MISS:      31097 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90493 HIT:      10840 MISS:      79653 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118057 HIT:     117980 MISS:         77 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59453 HIT:      29112 MISS:      30341 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1321
  ROW_BUFFER_MISS:     139766
  AVG DBUS CONGESTED CYCLE: 11.47
Channel 0 WQ ROW_BUFFER_HIT:      11117
  ROW_BUFFER_MISS:      73887
  FULL:          0
Channel 0 REFRESHES ISSUED:       3257