<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] [patch] &quot;set _TARGETNAME ...&quot; cleanup
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-September/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%5D%20%22set%20_TARGETNAME%20...%22%20cleanup&In-Reply-To=%3C200909032109.41661.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="010671.html">
   <LINK REL="Next"  HREF="010342.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] [patch] &quot;set _TARGETNAME ...&quot; cleanup</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%5Bpatch%5D%20%22set%20_TARGETNAME%20...%22%20cleanup&In-Reply-To=%3C200909032109.41661.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] [patch] &quot;set _TARGETNAME ...&quot; cleanup">david-b at pacbell.net
       </A><BR>
    <I>Fri Sep  4 06:09:41 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="010671.html">[Openocd-development] Need help: nothing works... solved
</A></li>
        <LI>Next message: <A HREF="010342.html">[Openocd-development] [patch] &quot;set _TARGETNAME ...&quot; cleanup
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10340">[ date ]</a>
              <a href="thread.html#10340">[ thread ]</a>
              <a href="subject.html#10340">[ subject ]</a>
              <a href="author.html#10340">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Cosmetic cleanup to config files:  don't use

 [format &quot;%s.cpu&quot; $_CHIPNAME]

since it's gratuitously complex; use $_CHIPNAME.cpu instead.
---
 tcl/target/aduc702x.cfg                      |    2 +-
 tcl/target/at91eb40a.cfg                     |    2 +-
 tcl/target/at91r40008.cfg                    |    3 ++-
 tcl/target/at91sam3uXX.cfg                   |    2 +-
 tcl/target/at91sam7sx.cfg                    |    2 +-
 tcl/target/at91sam9260.cfg                   |    2 +-
 tcl/target/at91sam9260_ext_RAM_ext_flash.cfg |    2 +-
 tcl/target/c100.cfg                          |    2 +-
 tcl/target/cs351x.cfg                        |    3 ++-
 tcl/target/epc9301.cfg                       |    2 +-
 tcl/target/feroceon.cfg                      |    3 ++-
 tcl/target/imx21.cfg                         |    2 +-
 tcl/target/imx27.cfg                         |    2 +-
 tcl/target/imx31.cfg                         |    2 +-
 tcl/target/imx35.cfg                         |    2 +-
 tcl/target/is5114.cfg                        |    2 +-
 tcl/target/ixp42x.cfg                        |    2 +-
 tcl/target/lpc1768.cfg                       |    2 +-
 tcl/target/lpc2103.cfg                       |    3 +--
 tcl/target/lpc2124.cfg                       |    2 +-
 tcl/target/lpc2129.cfg                       |    2 +-
 tcl/target/lpc2148.cfg                       |    3 +--
 tcl/target/lpc2294.cfg                       |    2 +-
 tcl/target/lpc2378.cfg                       |    2 +-
 tcl/target/lpc2478.cfg                       |    2 +-
 tcl/target/mega128.cfg                       |    2 +-
 tcl/target/netx500.cfg                       |    2 +-
 tcl/target/pic32mx.cfg                       |    2 +-
 tcl/target/pxa270.cfg                        |    2 +-
 tcl/target/sam7se512.cfg                     |    2 +-
 tcl/target/sam7x256.cfg                      |    4 ++--
 tcl/target/samsung_s3c2410.cfg               |    2 +-
 tcl/target/samsung_s3c2440.cfg               |    3 ++-
 tcl/target/samsung_s3c2450.cfg               |    3 +--
 tcl/target/samsung_s3c4510.cfg               |    2 +-
 tcl/target/samsung_s3c6410.cfg               |    2 +-
 tcl/target/sharp_lh79532.cfg                 |    2 +-
 tcl/target/smp8634.cfg                       |    2 +-
 tcl/target/stm32.cfg                         |    2 +-
 tcl/target/str710.cfg                        |    3 ++-
 tcl/target/str730.cfg                        |    3 ++-
 tcl/target/str750.cfg                        |    2 +-
 tcl/target/str912.cfg                        |    2 +-
 tcl/target/test_reset_syntax_error.cfg       |    2 +-
 tcl/target/xba_revA3.cfg                     |    3 ++-
 45 files changed, 53 insertions(+), 49 deletions(-)

--- a/tcl/target/aduc702x.cfg
+++ b/tcl/target/aduc702x.cfg
@@ -36,7 +36,7 @@ jtag newtap $_CHIPNAME cpu -irlen 4 -irc
 ##
 ## Target configuration
 ##
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME
 
 # allocate the entire SRAM as working area
--- a/tcl/target/at91eb40a.cfg
+++ b/tcl/target/at91eb40a.cfg
@@ -34,7 +34,7 @@ reset_config srst_only srst_pulls_trst
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
 #target configuration
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi-s_r4
 
 # speed up memory downloads
--- a/tcl/target/at91r40008.cfg
+++ b/tcl/target/at91r40008.cfg
@@ -28,7 +28,8 @@ reset_config srst_only srst_pulls_trst
 #jtag scan chain
 #format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi
 
 
--- a/tcl/target/at91sam3uXX.cfg
+++ b/tcl/target/at91sam3uXX.cfg
@@ -29,7 +29,7 @@ if { [info exists CPUTAPID ] } {
 
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME cortex_m3 -endian $_ENDIAN -chain-position $_TARGETNAME
 
 # 16K is plenty, the smallest chip has this much
--- a/tcl/target/at91sam7sx.cfg
+++ b/tcl/target/at91sam7sx.cfg
@@ -21,7 +21,7 @@ if { [info exists CPUTAPID ] } {
 
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi
 $_TARGETNAME configure -event reset-init { 
--- a/tcl/target/at91sam9260.cfg
+++ b/tcl/target/at91sam9260.cfg
@@ -35,7 +35,7 @@ jtag_rclk 3
 # Target configuration
 ######################
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm926ejs -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm926ejs
 
 # Internal sram1 memory
--- a/tcl/target/at91sam9260_ext_RAM_ext_flash.cfg
+++ b/tcl/target/at91sam9260_ext_RAM_ext_flash.cfg
@@ -41,7 +41,7 @@ jtag newtap $_CHIPNAME cpu -irlen 4 -irc
 # Target configuration
 ######################
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm926ejs -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm926ejs
 
 $_TARGETNAME invoke-event halted
--- a/tcl/target/c100.cfg
+++ b/tcl/target/c100.cfg
@@ -36,7 +36,7 @@ jtag newtap $_CHIPNAME dsp -irlen 5 -irc
 # Per ARM: DDI0211J_arm1136_r1p5_trm.pdf - the ARM 1136 as a 5 bit IR register
 jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm11 -endian $_ENDIAN -chain-position $_TARGETNAME
 
 # C100's ARAM 64k SRAM
--- a/tcl/target/cs351x.cfg
+++ b/tcl/target/cs351x.cfg
@@ -19,8 +19,9 @@ if { [info exists CPUTAPID ] } {
 jtag newtap $_CHIPNAME cpu  -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
 # Create the GDB Target.
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME fa526 -endian $_ENDIAN -chain-position $_TARGETNAME -variant fa526
+
 # There is 16K of SRAM on this chip
 # FIXME: flash programming is not working by using this work area. So comment this out for now.
 #$_TARGETNAME configure -work-area-virt 0x00000000 -work-area-phys 0x00000000 -work-area-size  0x4000 -work-area-backup 1
--- a/tcl/target/epc9301.cfg
+++ b/tcl/target/epc9301.cfg
@@ -23,7 +23,7 @@ jtag newtap $_CHIPNAME cpu -irlen 4 -irc
 jtag_nsrst_delay 100
 jtag_ntrst_delay 100
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm920t -endian $_ENDIAN -chain-position $_TARGETNAME -work-area-virt 0 -work-area-phys 0x80014000 -work-area-size 0x1000 -work-area-backup 1
 
 #flash configuration
--- a/tcl/target/feroceon.cfg
+++ b/tcl/target/feroceon.cfg
@@ -21,7 +21,8 @@ if { [info exists CPUTAPID ] } {
 }
 
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME feroceon -endian $_ENDIAN -chain-position $_TARGETNAME
 
 reset_config trst_and_srst
--- a/tcl/target/imx21.cfg
+++ b/tcl/target/imx21.cfg
@@ -28,7 +28,7 @@ jtag newtap $_CHIPNAME cpu  -irlen 4 -ir
 
 
 # Create the GDB Target.
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm926ejs -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm926ejs
 
 arm7_9 dcc_downloads enable
--- a/tcl/target/imx27.cfg
+++ b/tcl/target/imx27.cfg
@@ -38,7 +38,7 @@ if { [info exists CPUTAPID ] } {
 jtag newtap $_CHIPNAME cpu  -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
 # Create the GDB Target.
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm926ejs -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm926ejs
 $_TARGETNAME configure -work-area-virt 0xffff4c00 -work-area-phys 0xffff4c00 -work-area-size  0x8000 -work-area-backup 1
 # Internal to the chip, there is 45K of SRAM
--- a/tcl/target/imx31.cfg
+++ b/tcl/target/imx31.cfg
@@ -54,7 +54,7 @@ jtag newtap $_CHIPNAME whatchacallit -ir
 # But this conflicts with Diagram 6-13, &quot;3bits ir and drs&quot;
 jtag newtap $_CHIPNAME smda -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_SDMATAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm11 -endian $_ENDIAN -chain-position $_TARGETNAME
 
 
--- a/tcl/target/imx35.cfg
+++ b/tcl/target/imx35.cfg
@@ -43,7 +43,7 @@ jtag newtap $_CHIPNAME whatchacallit -ir
 
 jtag newtap $_CHIPNAME smda -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_SDMATAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm11 -endian $_ENDIAN -chain-position $_TARGETNAME
 
 proc power_restore {} { puts &quot;Sensed power restore. No action.&quot; } 
--- a/tcl/target/is5114.cfg
+++ b/tcl/target/is5114.cfg
@@ -38,7 +38,7 @@ jtag newtap $_CHIPNAME unknown2 -irlen 5
 
 
 #arm946e-s and 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm966e -endian $_ENDIAN  -chain-position $_TARGETNAME  -variant arm966e
 
 $_TARGETNAME configure -event reset-start { jtag_rclk 16 }
--- a/tcl/target/ixp42x.cfg
+++ b/tcl/target/ixp42x.cfg
@@ -27,6 +27,6 @@ reset_config srst_only srst_pulls_trst
 
 jtag newtap $_CHIPNAME cpu -irlen 7 -ircapture 0x1 -irmask 0x7f -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME xscale -endian $_ENDIAN -chain-position $_TARGETNAME -variant ixp42x
 
--- a/tcl/target/lpc1768.cfg
+++ b/tcl/target/lpc1768.cfg
@@ -27,7 +27,7 @@ reset_config trst_and_srst srst_pulls_tr
 
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME cortex_m3 -endian $_ENDIAN -chain-position $_TARGETNAME
 
 # LPC1768 has 32kB of SRAM on its main system bus (so-called Local On-Chip SRAM)
--- a/tcl/target/lpc2103.cfg
+++ b/tcl/target/lpc2103.cfg
@@ -27,8 +27,7 @@ jtag_ntrst_delay 100
 
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
-
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi-s_r4
 
 # 8kB of internal SRAM
--- a/tcl/target/lpc2124.cfg
+++ b/tcl/target/lpc2124.cfg
@@ -32,7 +32,7 @@ jtag_khz 1000
 #jtag scan chain
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi-s_r4
 
 $_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x40000000 -work-area-size 0x4000 -work-area-backup 0
--- a/tcl/target/lpc2129.cfg
+++ b/tcl/target/lpc2129.cfg
@@ -32,7 +32,7 @@ jtag_ntrst_delay 100
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi-s_r4
 
 $_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x40000000 -work-area-size 0x4000 -work-area-backup 0
--- a/tcl/target/lpc2148.cfg
+++ b/tcl/target/lpc2148.cfg
@@ -32,8 +32,7 @@ reset_config trst_and_srst srst_pulls_tr
 
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
-
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi-s_r4
 
 $_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x40000000 -work-area-size 0x4000 -work-area-backup 0
--- a/tcl/target/lpc2294.cfg
+++ b/tcl/target/lpc2294.cfg
@@ -26,7 +26,7 @@ reset_config trst_and_srst srst_pulls_tr
 #jtag scan chain
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi-s_r4
 $_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x40000000 -work-area-size 0x4000 -work-area-backup 0
 
--- a/tcl/target/lpc2378.cfg
+++ b/tcl/target/lpc2378.cfg
@@ -27,7 +27,7 @@ reset_config trst_and_srst srst_pulls_tr
 
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi-s_r4
 
 # LPC2378 has 32kB of SRAM on its main system bus (so-called Local On-Chip SRAM)
--- a/tcl/target/lpc2478.cfg
+++ b/tcl/target/lpc2478.cfg
@@ -27,7 +27,7 @@ reset_config trst_and_srst srst_pulls_tr
 
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi-s_r4
 
 # LPC2478 has 64kB of SRAM on its main system bus (so-called Local On-Chip SRAM)
--- a/tcl/target/mega128.cfg
+++ b/tcl/target/mega128.cfg
@@ -17,7 +17,7 @@ if { [info exists CPUTAPID ] } {
 }
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME avr -endian $_ENDIAN -chain-position $_TARGETNAME
 
 #$_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x20000000 -work-area-size 16384 -work-area-backup 0
--- a/tcl/target/netx500.cfg
+++ b/tcl/target/netx500.cfg
@@ -29,6 +29,6 @@ jtag newtap $_CHIPNAME cpu -irlen 4 -irc
 jtag_nsrst_delay 100
 jtag_ntrst_delay 100
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm926ejs -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm926ejs
 
--- a/tcl/target/pic32mx.cfg
+++ b/tcl/target/pic32mx.cfg
@@ -28,7 +28,7 @@ reset_config srst_only
 #format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
 jtag newtap $_CHIPNAME cpu -irlen 5  -ircapture 0x1 -irmask 0x1f -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME mips_m4k -endian $_ENDIAN -chain-position $_TARGETNAME
 
 $_TARGETNAME configure -work-area-virt 0 -work-area-phys 0xa0000000 -work-area-size 16384 -work-area-backup 0
--- a/tcl/target/pxa270.cfg
+++ b/tcl/target/pxa270.cfg
@@ -30,7 +30,7 @@ jtag_nsrst_delay 260
 # the rest of the needed delays are built into the openocd program
 jtag_ntrst_delay 0
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 jtag newtap $_CHIPNAME cpu -irlen 7 -ircapture 0x1 -irmask 0x7f -expected-id $_CPUTAPID
 
 target create $_TARGETNAME xscale -endian $_ENDIAN -chain-position $_TARGETNAME -variant pxa27x
--- a/tcl/target/sam7se512.cfg
+++ b/tcl/target/sam7se512.cfg
@@ -29,7 +29,7 @@ reset_config srst_only srst_pulls_trst
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
 # The target
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi
 
 $_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x00200000 -work-area-size 0x4000 -work-area-backup 0
--- a/tcl/target/sam7x256.cfg
+++ b/tcl/target/sam7x256.cfg
@@ -21,9 +21,9 @@ if { [info exists CPUTAPID ] } {
 
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
-
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi
+
 $_TARGETNAME configure -event reset-init { 
 	# disable watchdog
 	mww 0xfffffd44 0x00008000	
--- a/tcl/target/samsung_s3c2410.cfg
+++ b/tcl/target/samsung_s3c2410.cfg
@@ -25,7 +25,7 @@ reset_config trst_and_srst
 #jtag scan chain
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm920t -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm920t
 
 $_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x30800000 -work-area-size 0x20000 -work-area-backup 0
--- a/tcl/target/samsung_s3c2440.cfg
+++ b/tcl/target/samsung_s3c2440.cfg
@@ -26,8 +26,9 @@ if { [info exists CPUTAPID ] } {
 #jtag scan chain
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0x0f -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm920t -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm920t
+
 $_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x200000 -work-area-size 0x4000 -work-area-backup 1
 
 #reset configuration
--- a/tcl/target/samsung_s3c2450.cfg
+++ b/tcl/target/samsung_s3c2450.cfg
@@ -36,7 +36,7 @@ if { [info exists CPUTAPID ] } {
 #jtag scan chain
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0xE -irmask 0x0f -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm926ejs -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm926ejs
 
 # FIX!!!!! should this really use srst_pulls_trst?
@@ -46,4 +46,4 @@ target create $_TARGETNAME arm926ejs -en
 # However, without &quot;srst_pulls_trst&quot;, then &quot;reset halt&quot; produces weird
 # errors:
 # WARNING: unknown debug reason: 0x0
-reset_config trst_and_srst
\ No newline at end of file
+reset_config trst_and_srst
--- a/tcl/target/samsung_s3c4510.cfg
+++ b/tcl/target/samsung_s3c4510.cfg
@@ -20,6 +20,6 @@ if { [info exists CPUTAPID ] } {
 }
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME  
 
--- a/tcl/target/samsung_s3c6410.cfg
+++ b/tcl/target/samsung_s3c6410.cfg
@@ -39,7 +39,7 @@ if { [info exists CPUTAPID ] } {
 jtag newtap $_CHIPNAME unknown -irlen 4 -ircapture 0x1 -irmask 0xe  -expected-id $_BSTAPID
 jtag newtap $_CHIPNAME cpu     -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm11 -endian $_ENDIAN  -chain-position $_TARGETNAME -variant arm1176
 
 jtag_nsrst_delay 500
--- a/tcl/target/sharp_lh79532.cfg
+++ b/tcl/target/sharp_lh79532.cfg
@@ -20,7 +20,7 @@ if { [info exists CPUTAPID ] } {
 }
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME  
 
 
--- a/tcl/target/smp8634.cfg
+++ b/tcl/target/smp8634.cfg
@@ -28,5 +28,5 @@ reset_config trst_and_srst separate
 # format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
 jtag newtap $_CHIPNAME cpu -irlen 5  -ircapture 0x1 -irmask 0x1
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME mips_m4k -endian $_ENDIAN -variant
--- a/tcl/target/stm32.cfg
+++ b/tcl/target/stm32.cfg
@@ -57,7 +57,7 @@ if { [info exists BSTAPID ] } {
 }   
 jtag newtap $_CHIPNAME bs  -irlen 5 -ircapture 0x1 -irmask 0x1 -expected-id $_BSTAPID1 -expected-id $_BSTAPID2 -expected-id $_BSTAPID3 -expected-id $_BSTAPID4 -expected-id $_BSTAPID5
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME cortex_m3 -endian $_ENDIAN -chain-position $_TARGETNAME
 
 $_TARGETNAME configure -work-area-virt 0 -work-area-phys 0x20000000 -work-area-size $_WORKAREASIZE -work-area-backup 0
--- a/tcl/target/str710.cfg
+++ b/tcl/target/str710.cfg
@@ -26,8 +26,9 @@ reset_config trst_and_srst srst_pulls_tr
 
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0x0f -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi
+
 $_TARGETNAME configure -event reset-start { jtag_khz 10 }
 $_TARGETNAME configure -event reset-init { jtag_khz 6000 }
 $_TARGETNAME configure -event gdb-flash-erase-start {
--- a/tcl/target/str730.cfg
+++ b/tcl/target/str730.cfg
@@ -31,8 +31,9 @@ jtag newtap $_CHIPNAME cpu -irlen 4 -irc
 jtag_nsrst_delay 500
 jtag_ntrst_delay 500
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian little -chain-position 0 -variant arm7tdmi
+
 $_TARGETNAME configure -event reset-start { jtag_khz 10 }
 $_TARGETNAME configure -event reset-init { jtag_khz 3000 }
 $_TARGETNAME configure -event gdb-flash-erase-start {
--- a/tcl/target/str750.cfg
+++ b/tcl/target/str750.cfg
@@ -33,7 +33,7 @@ jtag newtap $_CHIPNAME cpu -irlen 4 -irc
 jtag_nsrst_delay 500
 jtag_ntrst_delay 500
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian little -chain-position 0 -variant arm7tdmi
 
 $_TARGETNAME configure -event reset-start  { jtag_khz 10 }
--- a/tcl/target/str912.cfg
+++ b/tcl/target/str912.cfg
@@ -43,7 +43,7 @@ if { [info exists BSTAPID ] } {
 }
 jtag newtap $_CHIPNAME bs    -irlen 5 -ircapture 0x1 -irmask 0x1 -expected-id $_BSTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm966e -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm966e
 
 $_TARGETNAME configure -event reset-start { jtag_rclk 16 }
--- a/tcl/target/test_reset_syntax_error.cfg
+++ b/tcl/target/test_reset_syntax_error.cfg
@@ -8,7 +8,7 @@ set _CHIPNAME syntaxtest
 jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf 
 
 #target configuration
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME arm7tdmi -endian $_ENDIAN -chain-position $_TARGETNAME -variant arm7tdmi-s_r4
 
 $_TARGETNAME configure -event reset-init { 
--- a/tcl/target/xba_revA3.cfg
+++ b/tcl/target/xba_revA3.cfg
@@ -28,8 +28,9 @@ jtag_ntrst_delay 100
 #jtag scan chain
 jtag newtap $_CHIPNAME cpu -irlen 7 -ircapture 0x1 -irmask 0x7f -expected-id $_CPUTAPID
 
-set _TARGETNAME [format &quot;%s.cpu&quot; $_CHIPNAME]
+set _TARGETNAME $_CHIPNAME.cpu
 target create $_TARGETNAME xscale -endian $_ENDIAN -chain-position $_TARGETNAME -variant ixp42x
+
 $_TARGETNAME configure -event reset-init {
 	#############################################################################
 	# setup expansion bus CS, disable external wdt
-------------- next part --------------
A non-text attachment was scrubbed...
Name: format.patch
Type: text/x-diff
Size: 23745 bytes
Desc: not available
URL: &lt;<A HREF="https://lists.berlios.de/pipermail/openocd-development/attachments/20090903/bc4f884e/attachment.patch">https://lists.berlios.de/pipermail/openocd-development/attachments/20090903/bc4f884e/attachment.patch</A>&gt;
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="010671.html">[Openocd-development] Need help: nothing works... solved
</A></li>
	<LI>Next message: <A HREF="010342.html">[Openocd-development] [patch] &quot;set _TARGETNAME ...&quot; cleanup
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#10340">[ date ]</a>
              <a href="thread.html#10340">[ thread ]</a>
              <a href="subject.html#10340">[ subject ]</a>
              <a href="author.html#10340">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
