<h3 id=x187><a href=PreExecution_IR.html#x187>x187</a> = DRAMHostNew(dims=[80, 201],zero=0.0)</h3>
<text><strong>Name</strong>: matDram<br></text>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:19:30<br></text>
<text><strong>Type</strong>: DRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x202>x202</a>, <a href=PreExecution_IR.html#x223>x223</a>, <a href=PreExecution_IR.html#x226>x226</a>, <a href=PreExecution_IR.html#x231>x231</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x187>x187</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x188><a href=PreExecution_IR.html#x188>x188</a> = DRAMHostNew(dims=[201],zero=0.0)</h3>
<text><strong>Name</strong>: vecDram<br></text>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:20:30<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x4<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x203>x203</a>, <a href=PreExecution_IR.html#x262>x262</a>, <a href=PreExecution_IR.html#x264>x264</a>, <a href=PreExecution_IR.html#x269>x269</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x188>x188</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x189><a href=PreExecution_IR.html#x189>x189</a> = DRAMHostNew(dims=[80],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:21:30<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x5<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x309>x309</a>, <a href=PreExecution_IR.html#x311>x311</a>, <a href=PreExecution_IR.html#x320>x320</a>, <a href=PreExecution_IR.html#x327>x327</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x189>x189</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<h3 id=x204><a href=PreExecution_IR.html#x204>x204</a> = SRAMNew(dims=[80, 201],evidence$1=SRAM2[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: matSram<br></text>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:30:32<br></text>
<text><strong>Type</strong>: SRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x27<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x255>x255</a>, <a href=PreExecution_IR.html#x296>x296</a>, <a href=PreExecution_IR.html#x324>x324</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x204>x204</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x324>x324</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x324>x324</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x324>x324</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x296>x296</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x255><a href=PreExecution_IR.html#x255>x255</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x204>x204</a>,data=<a href=PreExecution_IR.html#x254>x254</a>,addr=[<a href=PreExecution_IR.html#b182>b182</a>, <a href=PreExecution_IR.html#x253>x253</a>],ens=[<a href=PreExecution_IR.html#x252>x252</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x114<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x204}, writes={x204})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x255>x255</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b182>b182</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b182>b182</a>:[<a href=PreExecution_IR.html#b182>b182</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b182>b182</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b100>b100</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x238>x238</a>],m=-1)],b=0),allIters={<a href=PreExecution_IR.html#x238>x238</a>:[],<a href=PreExecution_IR.html#b100>b100</a>:[<a href=PreExecution_IR.html#b100>b100</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b100>b100</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x255>x255</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b182>b182</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b100>b100</a>:1,<a href=PreExecution_IR.html#b340>b340</a>:-1},c=0,allIters={<a href=PreExecution_IR.html#b340>b340</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x248>x248</a>, <a href=PreExecution_IR.html#x250>x250</a>, <a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x296><a href=PreExecution_IR.html#x296>x296</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x204>x204</a>,addr=[<a href=PreExecution_IR.html#b33>b33</a>, <a href=PreExecution_IR.html#b37>b37</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:40:30<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x298>x298</a>, <a href=PreExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x204})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x296>x296</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b33>b33</a>:[<a href=PreExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b33>b33</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b37>b37</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b37>b37</a>:[<a href=PreExecution_IR.html#b37>b37</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b37>b37</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x296>x296</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b33>b33</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b37>b37</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x296>x296</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x301>x301</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x301>x301</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x301>x301</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x205><a href=PreExecution_IR.html#x205>x205</a> = SRAMNew(dims=[201],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: vecSram<br></text>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:31:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x28<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x286>x286</a>, <a href=PreExecution_IR.html#x297>x297</a>, <a href=PreExecution_IR.html#x324>x324</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x205>x205</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x324>x324</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x324>x324</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x324>x324</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x297>x297</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x286>x286</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x286><a href=PreExecution_IR.html#x286>x286</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x205>x205</a>,data=<a href=PreExecution_IR.html#x285>x285</a>,addr=[<a href=PreExecution_IR.html#b142>b142</a>],ens=[<a href=PreExecution_IR.html#x284>x284</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x149<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x287>x287</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x205}, writes={x205})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x286>x286</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b142>b142</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b142>b142</a>:[<a href=PreExecution_IR.html#b142>b142</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b142>b142</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x286>x286</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b142>b142</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x285>x285</a>, <a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x287>x287</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x287>x287</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x287>x287</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x297><a href=PreExecution_IR.html#x297>x297</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x205>x205</a>,addr=[<a href=PreExecution_IR.html#b37>b37</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:40:45<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x41<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x298>x298</a>, <a href=PreExecution_IR.html#x301>x301</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x205})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x297>x297</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b37>b37</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b37>b37</a>:[<a href=PreExecution_IR.html#b37>b37</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b37>b37</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x297>x297</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b37>b37</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x297>x297</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x301>x301</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x301>x301</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x301>x301</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x206><a href=PreExecution_IR.html#x206>x206</a> = SRAMNew(dims=[80],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram<br></text>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:32:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x29<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x303>x303</a>, <a href=PreExecution_IR.html#x316>x316</a>, <a href=PreExecution_IR.html#x324>x324</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x206>x206</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x324>x324</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x324>x324</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x324>x324</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x303>x303</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x303><a href=PreExecution_IR.html#x303>x303</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x206>x206</a>,data=<a href=PreExecution_IR.html#x302>x302</a>,addr=[<a href=PreExecution_IR.html#b33>b33</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:42:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x47<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x304>x304</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x206}, writes={x206})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x303>x303</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b33>b33</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b33>b33</a>:[<a href=PreExecution_IR.html#b33>b33</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b33>b33</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x303>x303</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b33>b33</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x304>x304</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x304>x304</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 101<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x304>x304</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x316><a href=PreExecution_IR.html#x316>x316</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x206>x206</a>,addr=[<a href=PreExecution_IR.html#b162>b162</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:44:15<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x164<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x317>x317</a>, <a href=PreExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x206})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b162>b162</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b162>b162</a>:[<a href=PreExecution_IR.html#b162>b162</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b162>b162</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x316>x316</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b162>b162</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 114<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x207><a href=PreExecution_IR.html#x207>x207</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x64<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x227>x227</a>, <a href=PreExecution_IR.html#x231>x231</a>, <a href=PreExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x207>x207</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x227><a href=PreExecution_IR.html#x227>x227</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x207>x207</a>,data=<a href=PreExecution_IR.html#x225>x225</a>,ens=[<a href=PreExecution_IR.html#x226>x226</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x82<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x230>x230</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x207}, writes={x207})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x227>x227</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b178>b178</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b178>b178</a>:[<a href=PreExecution_IR.html#b178>b178</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b178>b178</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x227>x227</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b178>b178</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x230>x230</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x230>x230</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x230>x230</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x208><a href=PreExecution_IR.html#x208>x208</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x65<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x229>x229</a>, <a href=PreExecution_IR.html#x237>x237</a>, <a href=PreExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x208>x208</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x237>x237</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x229>x229</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x229><a href=PreExecution_IR.html#x229>x229</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x208>x208</a>,data=<a href=PreExecution_IR.html#x228>x228</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x84<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x230>x230</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x208}, writes={x208})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x229>x229</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b178>b178</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b178>b178</a>:[<a href=PreExecution_IR.html#b178>b178</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b178>b178</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x229>x229</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b178>b178</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x230>x230</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x230>x230</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x230>x230</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x237><a href=PreExecution_IR.html#x237>x237</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x208>x208</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0016: x90<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x238>x238</a>, <a href=PreExecution_IR.html#x240>x240</a>, <a href=PreExecution_IR.html#x242>x242</a>, <a href=PreExecution_IR.html#x244>x244</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x208}, writes={x208})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x237>x237</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b182>b182</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b182>b182</a>:[<a href=PreExecution_IR.html#b182>b182</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b182>b182</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x237>x237</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b182>b182</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x237>x237</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x244>x244</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x244>x244</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x244>x244</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x209><a href=PreExecution_IR.html#x209>x209</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x66<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x231>x231</a>, <a href=PreExecution_IR.html#x254>x254</a>, <a href=PreExecution_IR.html#x258>x258</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x209>x209</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x258>x258</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x254><a href=PreExecution_IR.html#x254>x254</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x209>x209</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x113<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x255>x255</a>, <a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x209}, writes={x209})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b182>b182</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b100>b100</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b182>b182</a>:[<a href=PreExecution_IR.html#b182>b182</a>],<a href=PreExecution_IR.html#b100>b100</a>:[<a href=PreExecution_IR.html#b100>b100</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b182>b182</a>:0,<a href=PreExecution_IR.html#b100>b100</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x254>x254</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b182>b182</a>:1,<a href=PreExecution_IR.html#b100>b100</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x254>x254</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x234><a href=PreExecution_IR.html#x234>x234</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x87<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x239>x239</a>, <a href=PreExecution_IR.html#x248>x248</a>, <a href=PreExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x234>x234</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x257>x257</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x257>x257</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x257>x257</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x248>x248</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x239><a href=PreExecution_IR.html#x239>x239</a> = RegWrite(mem=<a href=PreExecution_IR.html#x234>x234</a>,data=<a href=PreExecution_IR.html#x238>x238</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x244>x244</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x234}, writes={x234})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x239>x239</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x239>x239</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x237>x237</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x244>x244</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x244>x244</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x244>x244</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x248><a href=PreExecution_IR.html#x248>x248</a> = RegRead(mem=<a href=PreExecution_IR.html#x234>x234</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x106<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x249>x249</a>, <a href=PreExecution_IR.html#x253>x253</a>, <a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x234})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x248>x248</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x248>x248</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x248>x248</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x235><a href=PreExecution_IR.html#x235>x235</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x88<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x241>x241</a>, <a href=PreExecution_IR.html#x250>x250</a>, <a href=PreExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x235>x235</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x257>x257</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x257>x257</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x257>x257</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x241>x241</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x241><a href=PreExecution_IR.html#x241>x241</a> = RegWrite(mem=<a href=PreExecution_IR.html#x235>x235</a>,data=<a href=PreExecution_IR.html#x240>x240</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x94<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x244>x244</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x235}, writes={x235})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x241>x241</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x241>x241</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x237>x237</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x244>x244</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x244>x244</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x244>x244</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x250><a href=PreExecution_IR.html#x250>x250</a> = RegRead(mem=<a href=PreExecution_IR.html#x235>x235</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x108<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x251>x251</a>, <a href=PreExecution_IR.html#x256>x256</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x235})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x250>x250</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x250>x250</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x236><a href=PreExecution_IR.html#x236>x236</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x89<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x243>x243</a>, <a href=PreExecution_IR.html#x245>x245</a>, <a href=PreExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x236>x236</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x257>x257</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x257>x257</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 34<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x257>x257</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x245>x245</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x243>x243</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x243><a href=PreExecution_IR.html#x243>x243</a> = RegWrite(mem=<a href=PreExecution_IR.html#x236>x236</a>,data=<a href=PreExecution_IR.html#x242>x242</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x96<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x244>x244</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x236}, writes={x236})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x243>x243</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x243>x243</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x237>x237</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x244>x244</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x244>x244</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x244>x244</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x245><a href=PreExecution_IR.html#x245>x245</a> = RegRead(mem=<a href=PreExecution_IR.html#x236>x236</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x173, 0014: x98<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x246>x246</a>, <a href=PreExecution_IR.html#x257>x257</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x236})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x245>x245</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x242>x242</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x242>x242</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x245>x245</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x245>x245</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x257>x257</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x256>x256</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x259><a href=PreExecution_IR.html#x259>x259</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x118<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x265>x265</a>, <a href=PreExecution_IR.html#x269>x269</a>, <a href=PreExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x259>x259</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x265>x265</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x265><a href=PreExecution_IR.html#x265>x265</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x259>x259</a>,data=<a href=PreExecution_IR.html#x263>x263</a>,ens=[<a href=PreExecution_IR.html#x264>x264</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x124<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x268>x268</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x259}, writes={x259})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x265>x265</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x265>x265</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x268>x268</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x268>x268</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x268>x268</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x260><a href=PreExecution_IR.html#x260>x260</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x119<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x267>x267</a>, <a href=PreExecution_IR.html#x272>x272</a>, <a href=PreExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x260>x260</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x267><a href=PreExecution_IR.html#x267>x267</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x260>x260</a>,data=<a href=PreExecution_IR.html#x266>x266</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x126<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x268>x268</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x260}, writes={x260})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x267>x267</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x267>x267</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x268>x268</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x268>x268</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 65<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x268>x268</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x272><a href=PreExecution_IR.html#x272>x272</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x260>x260</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0016: x132<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x273>x273</a>, <a href=PreExecution_IR.html#x275>x275</a>, <a href=PreExecution_IR.html#x277>x277</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x260}, writes={x260})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x272>x272</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x277>x277</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x277>x277</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x277>x277</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x261><a href=PreExecution_IR.html#x261>x261</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0016: x120<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x269>x269</a>, <a href=PreExecution_IR.html#x285>x285</a>, <a href=PreExecution_IR.html#x289>x289</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x261>x261</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x289>x289</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x285>x285</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x285><a href=PreExecution_IR.html#x285>x285</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x261>x261</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Flt[_24,_8]<br></text>
<text><strong>Aliases</strong>: 0016: x148<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x286>x286</a>, <a href=PreExecution_IR.html#x287>x287</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x261}, writes={x261})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x285>x285</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b142>b142</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b142>b142</a>:[<a href=PreExecution_IR.html#b142>b142</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b142>b142</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x285>x285</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b142>b142</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x285>x285</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x287>x287</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x287>x287</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x287>x287</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x270><a href=PreExecution_IR.html#x270>x270</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x130<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x274>x274</a>, <a href=PreExecution_IR.html#x282>x282</a>, <a href=PreExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x270>x270</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x274><a href=PreExecution_IR.html#x274>x274</a> = RegWrite(mem=<a href=PreExecution_IR.html#x270>x270</a>,data=<a href=PreExecution_IR.html#x273>x273</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x136<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x277>x277</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x270}, writes={x270})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x274>x274</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x274>x274</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x277>x277</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x277>x277</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x277>x277</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x282><a href=PreExecution_IR.html#x282>x282</a> = RegRead(mem=<a href=PreExecution_IR.html#x270>x270</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x145<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x283>x283</a>, <a href=PreExecution_IR.html#x287>x287</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x270})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x282>x282</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x282>x282</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x287>x287</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x287>x287</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x287>x287</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x271><a href=PreExecution_IR.html#x271>x271</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0016: x131<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x276>x276</a>, <a href=PreExecution_IR.html#x278>x278</a>, <a href=PreExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x271>x271</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x276><a href=PreExecution_IR.html#x276>x276</a> = RegWrite(mem=<a href=PreExecution_IR.html#x271>x271</a>,data=<a href=PreExecution_IR.html#x275>x275</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x138<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x277>x277</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x271}, writes={x271})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x276>x276</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x276>x276</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x272>x272</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x277>x277</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x277>x277</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x277>x277</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x278><a href=PreExecution_IR.html#x278>x278</a> = RegRead(mem=<a href=PreExecution_IR.html#x271>x271</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0016: x174, 0014: x140<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x279>x279</a>, <a href=PreExecution_IR.html#x288>x288</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x271})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x275>x275</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x275>x275</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x278>x278</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x278>x278</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x288>x288</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x287>x287</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x287>x287</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x306><a href=PreExecution_IR.html#x306>x306</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:44:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0016: x153<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>, <a href=PreExecution_IR.html#x320>x320</a>, <a href=PreExecution_IR.html#x323>x323</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x306>x306</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x323>x323</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x323>x323</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 103<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x323>x323</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x312><a href=PreExecution_IR.html#x312>x312</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x306>x306</a>,data=<a href=PreExecution_IR.html#x310>x310</a>,ens=[<a href=PreExecution_IR.html#x311>x311</a>])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x159<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x313>x313</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x306}, writes={x306})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x312>x312</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x312>x312</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 110<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x313>x313</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x307><a href=PreExecution_IR.html#x307>x307</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:44:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0016: x154<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x318>x318</a>, <a href=PreExecution_IR.html#x320>x320</a>, <a href=PreExecution_IR.html#x323>x323</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x307>x307</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x323>x323</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x323>x323</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 104<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x323>x323</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x318><a href=PreExecution_IR.html#x318>x318</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x307>x307</a>,data=<a href=PreExecution_IR.html#x317>x317</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0016: x166<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x319>x319</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x307}, writes={x307})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x318>x318</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b162>b162</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b162>b162</a>:[<a href=PreExecution_IR.html#b162>b162</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b162>b162</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x318>x318</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b162>b162</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x316>x316</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 116<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x319>x319</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x308><a href=PreExecution_IR.html#x308>x308</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:44:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0016: x155<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x320>x320</a>, <a href=PreExecution_IR.html#x321>x321</a>, <a href=PreExecution_IR.html#x323>x323</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x308>x308</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x323>x323</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x323>x323</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 105<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x323>x323</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x321>x321</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x321><a href=PreExecution_IR.html#x321>x321</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x308>x308</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:44:15<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0016: x169<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x322>x322</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x308}, writes={x308})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x321>x321</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x321>x321</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x322>x322</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x322>x322</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 119<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x322>x322</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x343><a href=IR.html#x343>x343</a> = DRAMHostNew(dims=[80, 201],zero=0.0)</h3>
<text><strong>Name</strong>: matDram<br></text>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:19:30<br></text>
<text><strong>Type</strong>: DRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x187, 0016: x3<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x358>x358</a>, <a href=IR.html#x381>x381</a>, <a href=IR.html#x384>x384</a>, <a href=IR.html#x389>x389</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x343>x343</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x344><a href=IR.html#x344>x344</a> = DRAMHostNew(dims=[201],zero=0.0)</h3>
<text><strong>Name</strong>: vecDram<br></text>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:20:30<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x188, 0016: x4<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x359>x359</a>, <a href=IR.html#x429>x429</a>, <a href=IR.html#x431>x431</a>, <a href=IR.html#x436>x436</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x344>x344</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x345><a href=IR.html#x345>x345</a> = DRAMHostNew(dims=[80],zero=0.0)</h3>
<text><strong>Name</strong>: outDram<br></text>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:21:30<br></text>
<text><strong>Type</strong>: DRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x189, 0016: x5<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x489>x489</a>, <a href=IR.html#x491>x491</a>, <a href=IR.html#x503>x503</a>, <a href=IR.html#x510>x510</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x345>x345</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x360><a href=IR.html#x360>x360</a> = SRAMNew(dims=[80, 201],evidence$1=SRAM2[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: matSram_0<br></text>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:30:32<br></text>
<text><strong>Type</strong>: SRAM2[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x204, 0016: x27<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x422>x422</a>, <a href=IR.html#x474>x474</a>, <a href=IR.html#x527>x527</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x360>x360</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x527>x527</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x527>x527</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x527>x527</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x204>x204</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x474>x474</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x422>x422</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x422><a href=IR.html#x422>x422</a> = SRAMBankedWrite(mem=<a href=IR.html#x360>x360</a>,data=[<a href=IR.html#x418>x418</a>],bank=[[0]],ofs=[<a href=IR.html#x521>x521</a>],enss=[[<a href=IR.html#x415>x415</a>, <a href=IR.html#b410>b410</a>, <a href=IR.html#b393>b393</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x423>x423</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x360}, writes={x360})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x422>x422</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x411>x411</a>, <a href=IR.html#x417>x417</a>, <a href=IR.html#x413>x413</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x423>x423</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x423>x423</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 54<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x423>x423</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x255>x255</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x474><a href=IR.html#x474>x474</a> = SRAMBankedRead(mem=<a href=IR.html#x360>x360</a>,bank=[[0]],ofs=[<a href=IR.html#x522>x522</a>],enss=[[<a href=IR.html#b469>b469</a>, <a href=IR.html#b464>b464</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:40:30<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x475>x475</a>, <a href=IR.html#x481>x481</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x360})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x474>x474</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x474>x474</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x481>x481</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x481>x481</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 94<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x481>x481</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x296>x296</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x361><a href=IR.html#x361>x361</a> = SRAMNew(dims=[201],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: vecSram_0<br></text>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:31:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x205, 0016: x28<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x457>x457</a>, <a href=IR.html#x476>x476</a>, <a href=IR.html#x527>x527</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x361>x361</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x527>x527</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x527>x527</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 1<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x527>x527</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x205>x205</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x476>x476</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x457>x457</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x457><a href=IR.html#x457>x457</a> = SRAMBankedWrite(mem=<a href=IR.html#x361>x361</a>,data=[<a href=IR.html#x456>x456</a>],bank=[[0]],ofs=[<a href=IR.html#b449>b449</a>],enss=[[<a href=IR.html#x454>x454</a>, <a href=IR.html#b450>b450</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x458>x458</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x361}, writes={x361})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x457>x457</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x455>x455</a>, <a href=IR.html#x452>x452</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x458>x458</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x458>x458</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x458>x458</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x286>x286</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x476><a href=IR.html#x476>x476</a> = SRAMBankedRead(mem=<a href=IR.html#x361>x361</a>,bank=[[0]],ofs=[<a href=IR.html#b468>b468</a>],enss=[[<a href=IR.html#b469>b469</a>, <a href=IR.html#b464>b464</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:40:45<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x477>x477</a>, <a href=IR.html#x481>x481</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x361})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x476>x476</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x476>x476</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x481>x481</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x481>x481</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x481>x481</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x297>x297</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x362><a href=IR.html#x362>x362</a> = SRAMNew(dims=[80],evidence$1=SRAM1[Flt[_24,_8]])</h3>
<text><strong>Name</strong>: outSram_0<br></text>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:32:32<br></text>
<text><strong>Type</strong>: SRAM1[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x206, 0016: x29<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x483>x483</a>, <a href=IR.html#x498>x498</a>, <a href=IR.html#x527>x527</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x362>x362</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x527>x527</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x527>x527</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 2<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x527>x527</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x206>x206</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x498>x498</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x483>x483</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x483><a href=IR.html#x483>x483</a> = SRAMBankedWrite(mem=<a href=IR.html#x362>x362</a>,data=[<a href=IR.html#x482>x482</a>],bank=[[0]],ofs=[<a href=IR.html#b463>b463</a>],enss=[[]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:42:20<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x484>x484</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x362}, writes={x362})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x483>x483</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x484>x484</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x484>x484</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 101<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x484>x484</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x303>x303</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x498><a href=IR.html#x498>x498</a> = SRAMBankedRead(mem=<a href=IR.html#x362>x362</a>,bank=[[0]],ofs=[<a href=IR.html#b496>b496</a>],enss=[[<a href=IR.html#b497>b497</a>]],evidence$4=Vec[Flt[_24,_8]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:44:15<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x499>x499</a>, <a href=IR.html#x502>x502</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x362})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x498>x498</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x498>x498</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x502>x502</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x502>x502</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 114<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x502>x502</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x316>x316</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x363><a href=IR.html#x363>x363</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x207, 0016: x64<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x385>x385</a>, <a href=IR.html#x389>x389</a>, <a href=IR.html#x425>x425</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x363>x363</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x425>x425</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x425>x425</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x425>x425</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x385>x385</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x385><a href=IR.html#x385>x385</a> = StreamOutBankedWrite(mem=<a href=IR.html#x363>x363</a>,data=[<a href=IR.html#x383>x383</a>],enss=[[<a href=IR.html#x384>x384</a>, <a href=IR.html#b369>b369</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x388>x388</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x363}, writes={x363})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x363>x363</a>, <a href=IR.html#x383>x383</a>, <a href=IR.html#x384>x384</a>, <a href=IR.html#b369>b369</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x385>x385</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x388>x388</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x388>x388</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x388>x388</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x227>x227</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x364><a href=IR.html#x364>x364</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x208, 0016: x65<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x387>x387</a>, <a href=IR.html#x397>x397</a>, <a href=IR.html#x425>x425</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x364>x364</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x425>x425</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x425>x425</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x425>x425</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x208>x208</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x397>x397</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x387>x387</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x387><a href=IR.html#x387>x387</a> = FIFOBankedEnq(mem=<a href=IR.html#x364>x364</a>,data=[<a href=IR.html#x386>x386</a>],enss=[[true, <a href=IR.html#b369>b369</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x388>x388</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x364}, writes={x364})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x364>x364</a>, <a href=IR.html#x386>x386</a>, <a href=IR.html#b369>b369</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x387>x387</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x388>x388</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x388>x388</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 27<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x388>x388</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x229>x229</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x397><a href=IR.html#x397>x397</a> = FIFOBankedDeq(mem=<a href=IR.html#x364>x364</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x398>x398</a>, <a href=IR.html#x405>x405</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x364}, writes={x364})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x364>x364</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x397>x397</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x397>x397</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x405>x405</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x405>x405</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 36<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x405>x405</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x237>x237</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x365><a href=IR.html#x365>x365</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x209, 0016: x66<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x389>x389</a>, <a href=IR.html#x417>x417</a>, <a href=IR.html#x425>x425</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x365>x365</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x425>x425</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x425>x425</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 6<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x425>x425</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x417>x417</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x417><a href=IR.html#x417>x417</a> = StreamInBankedRead(mem=<a href=IR.html#x365>x365</a>,enss=[[<a href=IR.html#b410>b410</a>, <a href=IR.html#b393>b393</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x418>x418</a>, <a href=IR.html#x423>x423</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x365}, writes={x365})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x365>x365</a>, <a href=IR.html#b410>b410</a>, <a href=IR.html#b393>b393</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x417>x417</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x417>x417</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x423>x423</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x423>x423</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 53<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x423>x423</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x254>x254</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x394><a href=IR.html#x394>x394</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x234, 0016: x87<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x400>x400</a>, <a href=IR.html#x411>x411</a>, <a href=IR.html#x424>x424</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x394>x394</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x424>x424</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x424>x424</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 32<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x424>x424</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x234>x234</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x411>x411</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x400>x400</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x400><a href=IR.html#x400>x400</a> = RegWrite(mem=<a href=IR.html#x394>x394</a>,data=<a href=IR.html#x399>x399</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x405>x405</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x394}, writes={x394})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x394>x394</a>, <a href=IR.html#x399>x399</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x400>x400</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x397>x397</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x405>x405</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x405>x405</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x405>x405</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x239>x239</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x411><a href=IR.html#x411>x411</a> = RegRead(mem=<a href=IR.html#x394>x394</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x412>x412</a>, <a href=IR.html#x416>x416</a>, <a href=IR.html#x423>x423</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x394})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x394>x394</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x411>x411</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x411>x411</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x423>x423</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x423>x423</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 47<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x423>x423</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x248>x248</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x395><a href=IR.html#x395>x395</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x235, 0016: x88<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x402>x402</a>, <a href=IR.html#x413>x413</a>, <a href=IR.html#x424>x424</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x395>x395</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x424>x424</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x424>x424</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 33<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x424>x424</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x235>x235</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x413>x413</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x402>x402</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x402><a href=IR.html#x402>x402</a> = RegWrite(mem=<a href=IR.html#x395>x395</a>,data=<a href=IR.html#x401>x401</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x405>x405</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x395}, writes={x395})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x395>x395</a>, <a href=IR.html#x401>x401</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x402>x402</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x397>x397</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x405>x405</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x405>x405</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 40<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x405>x405</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x241>x241</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x413><a href=IR.html#x413>x413</a> = RegRead(mem=<a href=IR.html#x395>x395</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x414>x414</a>, <a href=IR.html#x423>x423</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x395})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x395>x395</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x413>x413</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x413>x413</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x423>x423</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x423>x423</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x423>x423</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x250>x250</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x396><a href=IR.html#x396>x396</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x236, 0016: x89<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x404>x404</a>, <a href=IR.html#x517>x517</a>, <a href=IR.html#x424>x424</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x396>x396</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x424>x424</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x424>x424</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 34<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x424>x424</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x236>x236</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x517>x517</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x404>x404</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x404><a href=IR.html#x404>x404</a> = RegWrite(mem=<a href=IR.html#x396>x396</a>,data=<a href=IR.html#x403>x403</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x405>x405</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x396}, writes={x396})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x396>x396</a>, <a href=IR.html#x403>x403</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x404>x404</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x397>x397</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x405>x405</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x405>x405</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 42<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x405>x405</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x243>x243</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x517><a href=IR.html#x517>x517</a> = RegRead(mem=<a href=IR.html#x396>x396</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:34:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x406<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x407>x407</a>, <a href=IR.html#x424>x424</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x396})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x517>x517</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x517>x517</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x424>x424</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x423>x423</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 43<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x423>x423</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x245>x245</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x426><a href=IR.html#x426>x426</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x259, 0016: x118<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x432>x432</a>, <a href=IR.html#x436>x436</a>, <a href=IR.html#x460>x460</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x426>x426</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x460>x460</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x460>x460</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x460>x460</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x432>x432</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x432><a href=IR.html#x432>x432</a> = StreamOutBankedWrite(mem=<a href=IR.html#x426>x426</a>,data=[<a href=IR.html#x430>x430</a>],enss=[[<a href=IR.html#x431>x431</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x435>x435</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x426}, writes={x426})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x426>x426</a>, <a href=IR.html#x430>x430</a>, <a href=IR.html#x431>x431</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x432>x432</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x435>x435</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x435>x435</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 63<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x435>x435</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x265>x265</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x427><a href=IR.html#x427>x427</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x260, 0016: x119<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x434>x434</a>, <a href=IR.html#x439>x439</a>, <a href=IR.html#x460>x460</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x427>x427</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x460>x460</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x460>x460</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x460>x460</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x260>x260</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x439>x439</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x434>x434</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x434><a href=IR.html#x434>x434</a> = FIFOBankedEnq(mem=<a href=IR.html#x427>x427</a>,data=[<a href=IR.html#x433>x433</a>],enss=[[true]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x435>x435</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x427}, writes={x427})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x427>x427</a>, <a href=IR.html#x433>x433</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x434>x434</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x435>x435</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x435>x435</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 65<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x435>x435</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x267>x267</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x439><a href=IR.html#x439>x439</a> = FIFOBankedDeq(mem=<a href=IR.html#x427>x427</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x440>x440</a>, <a href=IR.html#x445>x445</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x427}, writes={x427})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x427>x427</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x439>x439</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x439>x439</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x445>x445</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x445>x445</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x445>x445</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x272>x272</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x428><a href=IR.html#x428>x428</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: StreamIn[Flt[_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0027: x261, 0016: x120<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x436>x436</a>, <a href=IR.html#x455>x455</a>, <a href=IR.html#x460>x460</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x428>x428</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x460>x460</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x460>x460</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x460>x460</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x455>x455</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x455><a href=IR.html#x455>x455</a> = StreamInBankedRead(mem=<a href=IR.html#x428>x428</a>,enss=[[<a href=IR.html#b450>b450</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Vec[Flt[_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x456>x456</a>, <a href=IR.html#x458>x458</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x428}, writes={x428})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x428>x428</a>, <a href=IR.html#b450>b450</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x455>x455</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x455>x455</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x458>x458</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x458>x458</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x458>x458</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x285>x285</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x437><a href=IR.html#x437>x437</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x270, 0016: x130<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x442>x442</a>, <a href=IR.html#x452>x452</a>, <a href=IR.html#x459>x459</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x437>x437</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x459>x459</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x459>x459</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 68<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x459>x459</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x270>x270</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x452>x452</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x442>x442</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x442><a href=IR.html#x442>x442</a> = RegWrite(mem=<a href=IR.html#x437>x437</a>,data=<a href=IR.html#x441>x441</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x445>x445</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x437}, writes={x437})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x437>x437</a>, <a href=IR.html#x441>x441</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x442>x442</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x439>x439</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x445>x445</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x445>x445</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x445>x445</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x274>x274</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x452><a href=IR.html#x452>x452</a> = RegRead(mem=<a href=IR.html#x437>x437</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x453>x453</a>, <a href=IR.html#x458>x458</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x437})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x437>x437</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x452>x452</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x452>x452</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x458>x458</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x458>x458</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 81<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x458>x458</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x282>x282</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x438><a href=IR.html#x438>x438</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0027: x271, 0016: x131<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x444>x444</a>, <a href=IR.html#x518>x518</a>, <a href=IR.html#x459>x459</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x438>x438</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x459>x459</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x459>x459</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 69<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x459>x459</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x271>x271</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x518>x518</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x444>x444</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x444><a href=IR.html#x444>x444</a> = RegWrite(mem=<a href=IR.html#x438>x438</a>,data=<a href=IR.html#x443>x443</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x445>x445</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x438}, writes={x438})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x438>x438</a>, <a href=IR.html#x443>x443</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x444>x444</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x439>x439</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x445>x445</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x445>x445</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 75<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x445>x445</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x276>x276</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x518><a href=IR.html#x518>x518</a> = RegRead(mem=<a href=IR.html#x438>x438</a>)</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:35:15<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0030: x446<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x447>x447</a>, <a href=IR.html#x459>x459</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x438})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x518>x518</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x518>x518</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x459>x459</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x458>x458</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 76<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x458>x458</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x278>x278</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x486><a href=IR.html#x486>x486</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:44:15<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0027: x306, 0016: x153<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x492>x492</a>, <a href=IR.html#x503>x503</a>, <a href=IR.html#x507>x507</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x486>x486</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x507>x507</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x507>x507</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 103<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x507>x507</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x492>x492</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x492><a href=IR.html#x492>x492</a> = StreamOutBankedWrite(mem=<a href=IR.html#x486>x486</a>,data=[<a href=IR.html#x490>x490</a>],enss=[[<a href=IR.html#x491>x491</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x493>x493</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x486}, writes={x486})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x486>x486</a>, <a href=IR.html#x490>x490</a>, <a href=IR.html#x491>x491</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x492>x492</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x493>x493</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x493>x493</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 110<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x493>x493</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x312>x312</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x487><a href=IR.html#x487>x487</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:44:15<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Flt[_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0027: x307, 0016: x154<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x501>x501</a>, <a href=IR.html#x503>x503</a>, <a href=IR.html#x507>x507</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x487>x487</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x507>x507</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x507>x507</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 104<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x507>x507</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x501>x501</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x501><a href=IR.html#x501>x501</a> = StreamOutBankedWrite(mem=<a href=IR.html#x487>x487</a>,data=[<a href=IR.html#x500>x500</a>],enss=[[<a href=IR.html#b497>b497</a>]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:44:15<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x502>x502</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x487}, writes={x487})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x487>x487</a>, <a href=IR.html#x500>x500</a>, <a href=IR.html#b497>b497</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x501>x501</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x498>x498</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x502>x502</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x502>x502</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 116<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x502>x502</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x318>x318</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x488><a href=IR.html#x488>x488</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:44:15<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0027: x308, 0016: x155<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x503>x503</a>, <a href=IR.html#x504>x504</a>, <a href=IR.html#x507>x507</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x488>x488</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x507>x507</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x507>x507</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 105<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x507>x507</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x504>x504</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x504><a href=IR.html#x504>x504</a> = StreamInBankedRead(mem=<a href=IR.html#x488>x488</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: MelFilterbank.scala:44:15<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x506>x506</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x488}, writes={x488})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x488>x488</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x504>x504</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x504>x504</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x506>x506</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x506>x506</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 119<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x506>x506</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x321>x321</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
