---
layout: default
---

# RISC-V 双周简报 (2018-03-16)

要点新闻：


## RV新闻

### RISC-V 的 QEMU port 进入主线

经过八个版本的patch，最近 Sifive的 Michael Clark 把QEMU的risc-v port 推进主线了! 期待之後更多软件的发展。

- Link: [Commit of RISC-V port](https://git.qemu.org/?p=qemu.git;a=commit;h=d9bbfea646e86426d549bd612cd9f91e49aa50c2)

### RISC-V 的 gdb port 进入主线
Embecosm 的 Andrew Burgess 最近将 risc-v port 推进 gdb 的主线了! 期待 risc-v 的基础软件架构能越来越完整!

- Link: [gdb: Initial baremetal riscv support](https://sourceware.org/git/gitweb.cgi?p=binutils-gdb.git;a=commit;h=dbbb1059e62e9fed10b429c030f76f782cbc1fc4)

## 技术讨论

### RISC-V微控制器规范（microprocessor profile）

[GNU MCU Eclipse](https://gnu-mcu-eclipse.github.io/)的作者Liviu Ionescu最近提出一个**非常**详细的[微控制器规范](https://github.com/emb-riscv/specs-markdown/blob/master/README.md)，
用以明确定义微控制器的外设、时钟、启动过程、ABI等等硬软件相关信息。
这对统一RISC-V微处理器在嵌入式和IoT领域的应用有很重要的意义。

现在的问题是，该微控制规范和Alex Bradbury和SiFive正在定一个64位系统的ABI规范不兼容。
希望他们能迅速协调并制定出一个兼容方案。

> [微控制器规范](https://github.com/emb-riscv/specs-markdown/blob/master/README.md)的一级目录：
> 
> * [Introduction](https://github.com/emb-riscv/specs-markdown/blob/master/introduction.md)
> * [Memory Map](https://github.com/emb-riscv/specs-markdown/blob/master/memory-map.md)
> * [The Startup Process](https://github.com/emb-riscv/specs-markdown/blob/master/startup.md)
> * [Exceptions and Interrupts](https://github.com/emb-riscv/specs-markdown/blob/master/exceptions-and-interrupts.md)
> * [Control and Status Registers (CSRs)](https://github.com/emb-riscv/specs-markdown/blob/master/csrs.md)
> * [Hart Control Block (`hcb`)](https://github.com/emb-riscv/specs-markdown/blob/master/hart-control-block.md)
> * [Hart Interrupt Controller (`hic`)](https://github.com/emb-riscv/specs-markdown/blob/master/interrupt-controller.md)
> * [Device Control Block (`dcb`)](https://github.com/emb-riscv/specs-markdown/blob/master/device-control-block.md)
> * [Device Real-Time Clock (`rtclock`)](https://github.com/emb-riscv/specs-markdown/blob/master/real-time-clock.md)
> * [Device System Clock (`sysclock`)](https://github.com/emb-riscv/specs-markdown/blob/master/system-clock.md)
> * [Device Watchdog Timer (`wdog`)](https://github.com/emb-riscv/specs-markdown/blob/master/watchdog-timer.md)
> * [Embedded ABI (EABI)](https://github.com/emb-riscv/specs-markdown/blob/master/eabi.md)
> * [RTOS Support Features](https://github.com/emb-riscv/specs-markdown/blob/master/rtos-support-features.md)
> * [Appendix A: Improvements upon RISC-V privileged](https://github.com/emb-riscv/specs-markdown/blob/master/improvements-upon-privileged.md) <--- **Read Me First!**
> * [Appendix B: History](https://github.com/emb-riscv/specs-markdown/blob/master/history.md)
> * [Appendix C: Contributing](https://github.com/emb-riscv/specs-markdown/blob/master/contributing.md)

### 直接缓存操作(explicit cache control)指令提案([第3版](https://groups.google.com/a/groups.riscv.org/forum/#!msg/isa-dev/Xa1y68PxjAU/MB2rLM1zAAAJ), [第4版](https://groups.google.com/a/groups.riscv.org/forum/#!msg/isa-dev/eKkGAN2-jss/4uRoQi2TBAAJ), [第5版](https://groups.google.com/a/groups.riscv.org/d/msg/isa-dev/4skJJjphi60/ZeN-dPcKBgAJ))

有时候不得不佩服外国人的坚持。
继去年8月份提出的第4版提案，[Jacob Bachmeyer](mailto:jcb62281@gmail.com) 最近又提出了直接缓存操作指令的第5版！

直接缓存操作指令扩展了FENCE指令还未用的指令空间。

第5版中的指令定义：（有区别的加粗）

+ FENCE(有的架构也叫barrier)
  - FENCE.I 原有的指令fence
  - FENCE.RD 带区间的数据fence
  - FENCE.RI 带区间的指令fence
+ 预取
  - MEM.PF(0-3) **这里的数字标明预取数据的时间局部性（temporal locality），3表示非常频繁使用**
  - MEM.PF.EXCL 预取数据并获得可写权限
  - MEM.PF.ONCE 欲取数据并暗示只读一次(assistant cache)
  - MEM.PF.TEXT 预取指令
+ 缓存锁定(把部分缓存的区域变成scratchpad)
  - CACHE.PIN 锁定数据区域
  - CACHE.UNPIN 解锁数据区域
  - CACHE.PIN.I 锁定指令区域 **（Machine mode only）**
  - CACHE.UNPIN.I 解锁指令区域 **（Machine mode only）**
+ 缓存清理(flush)
  - CACHE.WRITEBACK 强制写回缓冲区域（但不失效）
  - CACHE.FLUSH 清除缓冲区域（写回并失效）
+ 其他破坏性缓存操作
  - MEM.DISCARD 直接失效缓存区域（数据丢失，用于抛弃无用数据而避免写回）
  - MEM.REWRITE 为写操作直接初始化缓存区域而不读取数据（已知数据会被彻底覆盖时，可以直接创建缓存数据同时标记已修改）

**直接缓存操作对于高性能计算系统和嵌入式系统是非常重要的。**
**提案还没有被收纳入RISC-V正式指令集，看起来是因为对一些指令的副作用，特别是带破坏性的指令，还不是完全清除。**
**RISC-V指令集仍然坚持，所有对缓存的直接操作必须对软件透明。也就是说，这些指令只能是hint，缓存一定可以不遵照执行。**


具体的讨论可着重看这么几段：

- [第3版初始提议](https://groups.google.com/a/groups.riscv.org/forum/#!msg/isa-dev/Xa1y68PxjAU/MB2rLM1zAAAJ)
- [Allen Baum的总结](https://groups.google.com/a/groups.riscv.org/forum/#!msg/isa-dev/Xa1y68PxjAU/WlbR93D0AAAJ)
- [第4版初始提议](https://groups.google.com/a/groups.riscv.org/forum/#!msg/isa-dev/eKkGAN2-jss/4uRoQi2TBAAJ)
- [第5版初始提议](https://groups.google.com/a/groups.riscv.org/d/msg/isa-dev/4skJJjphi60/ZeN-dPcKBgAJ)

## 開源軟件更新

### OpenJDK Zero 的 risc-v port
Ed Nevill 最近开始了OpenJDK Zero 的 risc-v port。期待risc-v 软件生态能早日支持 java。

- Link:[Add RISC-V support to Zero](https://bugs.openjdk.java.net/browse/JDK-8199138)

### libffi 的risc-v port 合併主线
libffi 是 OpenJDK 以及 Dalvik 等软件的基础。Stefan O'Rear 最近将libffi 的 risc-v port成功推入主线。

- Link:[New RISC-V port](https://github.com/libffi/libffi/pull/281)

## 代码更新

## 安全点评

## 微群热点

## 实用资料

### 胡同学的《大道至简——RISC-V架构之魂》系列文章

蜂鸟处理器的作者胡振波同学最近发表了系列文章《大道至简——RISC-V架构之魂》来深入浅出的介绍了RISC-V相关的内容，有兴趣的同学欢迎移步它的公众号。

- [大道至简——RISC-V架构之魂（上）](https://mp.weixin.qq.com/s?src=11&timestamp=1521123748&ver=756&signature=L75sSancBW1a4k7VAL1cuNRIDyzYwpH1KEFyOSFLzGaCN3ZiERYmMSgehkTTdaNAe1qQKGHclL36NpfwpX8EdB5*0q1h5s3BHBoOW1mCjf7PVcge21hQ3Iua4P0KdUtx&new=1)
- [大道至简——RISC-V架构之魂（中）](https://mp.weixin.qq.com/s?__biz=MzU2MjM4MTcyNQ==&mid=2247483740&idx=1&sn=cdad83ae1cc92f0aa0f3254556168375&chksm=fc6b17aecb1c9eb8b68f9893d6afd5d7e0443ff77ec3905aaecc70b365cb0c439431b781d7ff&scene=21#wechat_redirect)
- [大道至简——RISC-V架构之魂（下）](https://mp.weixin.qq.com/s?src=11&timestamp=1521123724&ver=756&signature=L75sSancBW1a4k7VAL1cuNRIDyzYwpH1KEFyOSFLzGbCaQiOk-ioKcxaFpPi2m4YLPMCajvTTqxM3sq0W51tpkdpLySzxLoFivM8OSnH6aC7grZPKGOJAJ8kMOmq6vCW&new=1)

## 行业视角

### 异质架构的喧嚣(Heterogeneous Hubbub)

SemiEngineering的Ann Steffora Mutschler最近发表短评《Heterogeneous Hubbub: The combination of heterogenous architectures and RISC-V is encouraging new tool support for SoC teams》。文中主要是对Krste Asanovic做的一些访谈。

教授首先提到了过去常见的一个通用处理器（比如ARM）加一个专用处理器的做法。而现在，RISC-V的可扩展性能够结合两者的优势，从而减少不必要的开销。

> “Really, the best energy efficiency you’re going to get for anything that has significant compute is going to be adding new functions, custom instructions to tackle that application domain. We made the base RISC-V ISA lean and clean, and easy to extend to add those special functions on the side. If you think about in the market previously, you basically had to pick either a general core that ran lots of software or some kind of configurable core that didn’t run all the software and usually you’d have to pair these two together. And then what happens is you’re shifting data between the two of them going between the general core and the accelerator; that also takes a lot of energy. Low power designs, the current systems most of the power and energy goes into shifting data around, so you want to minimize that traffic if you can.”

在采访中，教授提到了他们对RISC-V指令集的简洁性上所作出的努力。

> Asanovic said, “I like to tell people we worked really, really hard to keep it simple. It’s not easy. We iterated many times on the design. We started in 2010 and froze the base ISA in 2014. Along the way we did about a dozen implementations, including the software, the compilers, the OS, everything, to try and trim the fat, and really get it as lean as we could, while still being efficient. I think people are surprised how well it performs given how small the instruction set is. The way we view it is that effort you save on designing the base core, you can spend on your power optimization. You have a given design effort budget for any project, and you can either spend it implementing and verifying a more complex instruction set or you can spend it tuning your design to lower the power.”

小编：相信很多是对于RISC-V都是抱着一种Yet Another RISC ISA的态度，那么RISC-V真的又好又简单么？恐怕要你们使用者和处理器架构师来回答了？

Link: [Heterogeneous Hubbub](https://semiengineering.com/heterogeneous-hubbub/)

### EPI：欧洲雄心勃勃的Exascale级超算计划

似乎这也是为什么下次的RISC-V Workshop会在巴塞罗那的超算中心举办。European Processor Initiative (EPI)，一个由20多个欧洲的厂商组成的合作联盟将会得到约1.2亿欧元的经费支持用户开发超算用的处理器。

> Europe has an ambitious plan to become a main player in supercomputing. The EuroHPC initiative is a joint undertaking with as one of its goals to construct an exascale supercomputer based on European technology. One of the core parts is a processor. Although there are several processor-related research projects, it is only now that an effort has started to build a production HPC processor with industry quality. This is done as part of a 120 million euro Framework Partnership Agreement (FPA) that has been awarded to a consortium of 23 partners. We talked to the project coordinator Philippe Notton from Atos to learn more about the "European Processor Initiative" as the project is called.

而RISC-V自然是一个上佳的选择。当然，RISC-V在HPC领域还恐怕还需要不断改进才能满足其需求。

> One of the goals of Europe is to create European technologies. This is also a key point for us. Because such a design cannot be 100% European in the end, since we have potential issues with the available factories for instance. We know that Europe is no longer producing memories, as another example. We are trying to bring as much European DNA as possible into the system. This makes the core selection challenging because there is no off-the-shelf core which is purely European. We have some micro-controllers technology coming from Europe but they are not powerful enough for this class of HPC design. That is why, as part of this consortium, we are going to start our own processor development which is based on RISC-V, and develop some IP's and ecosystem around it. We do not start from zero, because there is some instruction set and elements which are ready. Unfortunately, it is not at HPC production level yet and it will take a couple of generations.

小编：国产超算领域的工程师们，你们怎么看？

Link: http://primeurmagazine.com/weekly/AE-PR-03-18-87.html

## 行业新闻

# QuickLogic加入基金会

eFPGA厂商QuickLogic最近加入了RISC-V基金会。

Link: [QuickLogic joins RISC-V Foundation](https://www.electronicsweekly.com/news/quicklogic-joins-risc-v-foundation-2018-03/)

## CNRV社区活动

## CNRV网站更新

## 暴走事件

### 三月

+ [OpenEmbedded/Yocto on RISC-V](https://elciotna18.sched.com/event/DXmn) 2018年3月12-14日，在ELC NA (Embedded Linux Conference North America 2018)，来自Comcast的 Khem Raj 会给一场关于 OpenEmbedded/Yocto on RISC-V的演讲。

### 五月

+ [8th RISC-V workshop](https://riscv.org/workshops/) 第八次RISC-V workshop将在5月7-10日在西班牙举办。

### 六月

+ **CNRV的成员和爱好者们正在RISC-V基金会的支持下筹备一场线下活动，时间暂定为2018年6月30日，目前暂定在复旦大学举行。有任何建议、意见和想法，都可以发邮件给群头 [<xfguo@xfguo.org>](mailto:xfguo@xfguo.org)。**

+ [2nd CARRV](https://carrv.github.io/) 第二次CARRV workshop(Computer Architecture Research with RISC-V ) 将在6月2日和ISCA 2018共同举办。


## 招聘简讯

_CNRV提供为行业公司提供公益性质的一句话的招聘信息发布，若有任何体系结构、IC设计、软件开发的招聘信息，欢迎联系我们！_

----

整理编集: 宋威、黄柏玮、郭雄飞


----

**欢迎关注微信公众号CNRV，接收最新最时尚的RISC-V讯息！**

![CNRV微信公众号](/assets/images/cnrv_qr.png)

----

<a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/3.0/cn/"><img alt="知识共享许可协议" style="border-width:0" src="https://i.creativecommons.org/l/by-nc-sa/3.0/cn/80x15.png" /></a><br />本作品采用<a rel="license" href="http://creativecommons.org/licenses/by-nc-sa/3.0/cn/">知识共享署名-非商业性使用-相同方式共享 3.0 中国大陆许可协议</a>进行许可。

