module PIPO(in,clk,rst,out);
input [3:0] in;
input clk,rst;
output reg[3:0]out;
always @(posedge clk)
begin
if (rst==1)
out<=4'b0000;
else
out<=in;
end
endmodule
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
TESTBENCH
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

module PIPO_tb();
reg [3:0]in;
reg clk=0,rst;
wire [3:0] out;
PIPO dut(in,clk,rst,out);
begin
always #5 clk=~clk;
end
initial begin
in=4'b0000;
rst=1;
#10 rst=0;
#10 in=4'b1111;
#10 in=4'b1110;
#10 in=4'b1101;
#10 in=4'b1011;
#10 in=4'b0111;
#10 in=4'b0001;
#10 $finish;
end
endmodule
