INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/ip/clkgen2/clkgen2_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen2_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/ip/clkgen2/clkgen2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/ip/clkgen1/clkgen1_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen1_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/ip/clkgen1/clkgen1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/ip/clkgen0/clkgen0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/ip/clkgen0/clkgen0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkgen0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/new/slowdivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slowdivider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sources_1/new/clockmaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockmaker
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yanni/DSPDude/modules/clockgen/clockgen.srcs/sim_1/new/clockmaker_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockmaker_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yanni/DSPDude/modules/clockgen/clockgen.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
