// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CIFAR_10_wrapper_FC_1u_64u_10u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        connect_10_dout,
        connect_10_num_data_valid,
        connect_10_fifo_cap,
        connect_10_empty_n,
        connect_10_read,
        connect_11_din,
        connect_11_num_data_valid,
        connect_11_fifo_cap,
        connect_11_full_n,
        connect_11_write,
        valIn_a_53,
        mul_ln75_4,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_d1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_we1,
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_d1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1,
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] connect_10_dout;
input  [6:0] connect_10_num_data_valid;
input  [6:0] connect_10_fifo_cap;
input   connect_10_empty_n;
output   connect_10_read;
output  [31:0] connect_11_din;
input  [6:0] connect_11_num_data_valid;
input  [6:0] connect_11_fifo_cap;
input   connect_11_full_n;
output   connect_11_write;
input  [31:0] valIn_a_53;
input  [31:0] mul_ln75_4;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_d1;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_d1;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_d1;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_d1;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_d1;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_d1;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_d1;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_d1;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_d1;
output  [5:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce1;
output   void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_we1;
output  [15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_d1;
output  [5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1;
output  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1;
output  [5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1;
output  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1;
output  [5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1;
output  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1;
output  [5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1;
output  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1;
output  [5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1;
output  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1;
output  [5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1;
output  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1;
output  [5:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1;
output   p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1;
output  [15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1;

reg ap_idle;
reg connect_10_read;
reg connect_11_write;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_d1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce1;
reg void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_we1;
reg[15:0] void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_d1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1;
reg[15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1;
reg[15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1;
reg[15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1;
reg[15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1;
reg[15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1;
reg[15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1;
reg p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1;
reg[15:0] p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_idle_pp0;
reg   [0:0] or_ln82_reg_740;
reg   [0:0] or_ln82_reg_740_pp0_iter10_reg;
reg    ap_block_state12_pp0_stage0_iter11;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln78_fu_508_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    connect_11_blk_n;
wire    ap_block_pp0_stage0;
reg    connect_10_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [6:0] select_ln78_fu_538_p3;
wire   [3:0] select_ln78_4_fu_546_p3;
reg   [3:0] select_ln78_4_reg_730;
reg   [2:0] udiv_ln_cast_reg_735;
wire   [0:0] or_ln82_fu_612_p2;
reg   [0:0] or_ln82_reg_740_pp0_iter1_reg;
reg   [0:0] or_ln82_reg_740_pp0_iter2_reg;
reg   [0:0] or_ln82_reg_740_pp0_iter3_reg;
reg   [0:0] or_ln82_reg_740_pp0_iter4_reg;
reg   [0:0] or_ln82_reg_740_pp0_iter5_reg;
reg   [0:0] or_ln82_reg_740_pp0_iter6_reg;
reg   [0:0] or_ln82_reg_740_pp0_iter7_reg;
reg   [0:0] or_ln82_reg_740_pp0_iter8_reg;
reg   [0:0] or_ln82_reg_740_pp0_iter9_reg;
wire   [5:0] add_ln84_fu_649_p2;
reg   [5:0] add_ln84_reg_744;
reg   [5:0] add_ln84_reg_744_pp0_iter2_reg;
reg   [5:0] add_ln84_reg_744_pp0_iter3_reg;
reg   [5:0] add_ln84_reg_744_pp0_iter4_reg;
reg   [5:0] add_ln84_reg_744_pp0_iter5_reg;
reg   [5:0] add_ln84_reg_744_pp0_iter6_reg;
reg   [5:0] add_ln84_reg_744_pp0_iter7_reg;
reg   [5:0] add_ln84_reg_744_pp0_iter8_reg;
reg   [5:0] add_ln84_reg_744_pp0_iter9_reg;
reg   [5:0] add_ln84_reg_744_pp0_iter10_reg;
wire   [4:0] trunc_ln79_fu_655_p1;
reg   [4:0] trunc_ln79_reg_749;
wire   [63:0] zext_ln84_3_fu_659_p1;
reg   [6:0] j_fu_146;
wire   [6:0] add_ln79_fu_618_p2;
wire    ap_loop_init;
reg   [6:0] ap_sig_allocacmp_j_load;
reg   [3:0] i_20_fu_150;
reg   [3:0] ap_sig_allocacmp_i_20_load;
reg   [9:0] indvar_flatten_fu_154;
wire   [9:0] add_ln78_4_fu_514_p2;
reg   [9:0] ap_sig_allocacmp_indvar_flatten_load;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] trunc_ln84_fu_679_p1;
wire   [0:0] icmp_ln79_fu_532_p2;
wire   [3:0] add_ln78_fu_526_p2;
wire   [31:0] zext_ln78_fu_554_p1;
wire   [0:0] ult_fu_558_p2;
wire   [6:0] mul_ln79_fu_578_p0;
wire   [8:0] mul_ln79_fu_578_p1;
wire   [14:0] mul_ln79_fu_578_p2;
wire   [5:0] grp_fu_594_p1;
wire   [31:0] zext_ln79_fu_570_p1;
wire   [0:0] icmp_ln82_fu_600_p2;
wire   [0:0] xor_ln82_fu_606_p2;
wire   [0:0] rev_fu_564_p2;
wire   [5:0] tmp_s_fu_639_p3;
wire   [5:0] zext_ln84_fu_646_p1;
wire   [4:0] grp_fu_594_p2;
reg    grp_fu_594_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [14:0] mul_ln79_fu_578_p00;
reg    ap_condition_711;
reg    ap_condition_714;
reg    ap_condition_717;
reg    ap_condition_720;
reg    ap_condition_723;
reg    ap_condition_726;
reg    ap_condition_744;
reg    ap_condition_747;
reg    ap_condition_750;
reg    ap_condition_753;
reg    ap_condition_756;
reg    ap_condition_759;
reg    ap_condition_762;
reg    ap_condition_765;
reg    ap_condition_768;
reg    ap_condition_771;
reg    ap_condition_774;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 j_fu_146 = 7'd0;
#0 i_20_fu_150 = 4'd0;
#0 indvar_flatten_fu_154 = 10'd0;
#0 ap_done_reg = 1'b0;
end

CIFAR_10_wrapper_mul_7ns_9ns_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_7ns_9ns_15_1_1_U1356(
    .din0(mul_ln79_fu_578_p0),
    .din1(mul_ln79_fu_578_p1),
    .dout(mul_ln79_fu_578_p2)
);

CIFAR_10_wrapper_urem_7ns_6ns_5_11_1 #(
    .ID( 1 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 5 ))
urem_7ns_6ns_5_11_1_U1357(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln78_fu_538_p3),
    .din1(grp_fu_594_p1),
    .ce(grp_fu_594_ce),
    .dout(grp_fu_594_p2)
);

CIFAR_10_wrapper_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln78_fu_508_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_20_fu_150 <= select_ln78_4_fu_546_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i_20_fu_150 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln78_fu_508_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten_fu_154 <= add_ln78_4_fu_514_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_154 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln78_fu_508_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_146 <= add_ln79_fu_618_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_146 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln84_reg_744 <= add_ln84_fu_649_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        or_ln82_reg_740 <= or_ln82_fu_612_p2;
        or_ln82_reg_740_pp0_iter1_reg <= or_ln82_reg_740;
        select_ln78_4_reg_730 <= select_ln78_4_fu_546_p3;
        udiv_ln_cast_reg_735 <= {{mul_ln79_fu_578_p2[14:12]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln84_reg_744_pp0_iter10_reg <= add_ln84_reg_744_pp0_iter9_reg;
        add_ln84_reg_744_pp0_iter2_reg <= add_ln84_reg_744;
        add_ln84_reg_744_pp0_iter3_reg <= add_ln84_reg_744_pp0_iter2_reg;
        add_ln84_reg_744_pp0_iter4_reg <= add_ln84_reg_744_pp0_iter3_reg;
        add_ln84_reg_744_pp0_iter5_reg <= add_ln84_reg_744_pp0_iter4_reg;
        add_ln84_reg_744_pp0_iter6_reg <= add_ln84_reg_744_pp0_iter5_reg;
        add_ln84_reg_744_pp0_iter7_reg <= add_ln84_reg_744_pp0_iter6_reg;
        add_ln84_reg_744_pp0_iter8_reg <= add_ln84_reg_744_pp0_iter7_reg;
        add_ln84_reg_744_pp0_iter9_reg <= add_ln84_reg_744_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        or_ln82_reg_740_pp0_iter10_reg <= or_ln82_reg_740_pp0_iter9_reg;
        or_ln82_reg_740_pp0_iter2_reg <= or_ln82_reg_740_pp0_iter1_reg;
        or_ln82_reg_740_pp0_iter3_reg <= or_ln82_reg_740_pp0_iter2_reg;
        or_ln82_reg_740_pp0_iter4_reg <= or_ln82_reg_740_pp0_iter3_reg;
        or_ln82_reg_740_pp0_iter5_reg <= or_ln82_reg_740_pp0_iter4_reg;
        or_ln82_reg_740_pp0_iter6_reg <= or_ln82_reg_740_pp0_iter5_reg;
        or_ln82_reg_740_pp0_iter7_reg <= or_ln82_reg_740_pp0_iter6_reg;
        or_ln82_reg_740_pp0_iter8_reg <= or_ln82_reg_740_pp0_iter7_reg;
        or_ln82_reg_740_pp0_iter9_reg <= or_ln82_reg_740_pp0_iter8_reg;
        trunc_ln79_reg_749 <= trunc_ln79_fu_655_p1;
    end
end

always @ (*) begin
    if (((icmp_ln78_fu_508_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter10_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_20_load = 4'd0;
    end else begin
        ap_sig_allocacmp_i_20_load = i_20_fu_150;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 10'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_154;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 7'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_146;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        connect_10_blk_n = connect_10_empty_n;
    end else begin
        connect_10_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        connect_10_read = 1'b1;
    end else begin
        connect_10_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        connect_11_blk_n = connect_11_full_n;
    end else begin
        connect_11_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1))) begin
        connect_11_write = 1'b1;
    end else begin
        connect_11_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_594_ce = 1'b1;
    end else begin
        grp_fu_594_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd10)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_711)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1 = trunc_ln84_fu_679_p1;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd10)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd10)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd11)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_714)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1 = trunc_ln84_fu_679_p1;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd11)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd11)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd12)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_717)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1 = trunc_ln84_fu_679_p1;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd12)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd12)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd13)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_720)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1 = trunc_ln84_fu_679_p1;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd13)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd13)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd14)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_723)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1 = trunc_ln84_fu_679_p1;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd14)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd14)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd15)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_726)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1 = trunc_ln84_fu_679_p1;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd15)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd15)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((~(trunc_ln79_reg_749 == 5'd0) & ~(trunc_ln79_reg_749 == 5'd1) & ~(trunc_ln79_reg_749 == 5'd2) & ~(trunc_ln79_reg_749 == 5'd3) & ~(trunc_ln79_reg_749 == 5'd4) & ~(trunc_ln79_reg_749 == 5'd5) & ~(trunc_ln79_reg_749 == 5'd6) & ~(trunc_ln79_reg_749 == 5'd7) & ~(trunc_ln79_reg_749 == 5'd8) & ~(trunc_ln79_reg_749 == 5'd9) & ~(trunc_ln79_reg_749 == 5'd10) & ~(trunc_ln79_reg_749 == 5'd11) & ~(trunc_ln79_reg_749 == 5'd12) & ~(trunc_ln79_reg_749 == 5'd13) & ~(trunc_ln79_reg_749 == 5'd14) & ~(trunc_ln79_reg_749 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | (~(trunc_ln79_reg_749 == 5'd0) & ~(trunc_ln79_reg_749 == 5'd1) & ~(trunc_ln79_reg_749 == 5'd2) & ~(trunc_ln79_reg_749 == 5'd3) & ~(trunc_ln79_reg_749 == 5'd4) & ~(trunc_ln79_reg_749 == 5'd5) & ~(trunc_ln79_reg_749 == 5'd6) & ~(trunc_ln79_reg_749 == 5'd7) & ~(trunc_ln79_reg_749 == 5'd8) & ~(trunc_ln79_reg_749 == 5'd9) & ~(trunc_ln79_reg_749 == 5'd10) & ~(trunc_ln79_reg_749 == 5'd11) & 
    ~(trunc_ln79_reg_749 == 5'd12) & ~(trunc_ln79_reg_749 == 5'd13) & ~(trunc_ln79_reg_749 == 5'd14) & ~(trunc_ln79_reg_749 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_744)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1 = trunc_ln84_fu_679_p1;
        end else begin
            p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1 = 'bx;
        end
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_d1 = 'bx;
    end
end

always @ (*) begin
    if (((~(trunc_ln79_reg_749 == 5'd0) & ~(trunc_ln79_reg_749 == 5'd1) & ~(trunc_ln79_reg_749 == 5'd2) & ~(trunc_ln79_reg_749 == 5'd3) & ~(trunc_ln79_reg_749 == 5'd4) & ~(trunc_ln79_reg_749 == 5'd5) & ~(trunc_ln79_reg_749 == 5'd6) & ~(trunc_ln79_reg_749 == 5'd7) & ~(trunc_ln79_reg_749 == 5'd8) & ~(trunc_ln79_reg_749 == 5'd9) & ~(trunc_ln79_reg_749 == 5'd10) & ~(trunc_ln79_reg_749 == 5'd11) & ~(trunc_ln79_reg_749 == 5'd12) & ~(trunc_ln79_reg_749 == 5'd13) & ~(trunc_ln79_reg_749 == 5'd14) & ~(trunc_ln79_reg_749 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1)) | (~(trunc_ln79_reg_749 == 5'd0) & ~(trunc_ln79_reg_749 == 5'd1) & ~(trunc_ln79_reg_749 == 5'd2) & ~(trunc_ln79_reg_749 == 5'd3) & ~(trunc_ln79_reg_749 == 5'd4) & ~(trunc_ln79_reg_749 == 5'd5) & ~(trunc_ln79_reg_749 == 5'd6) & ~(trunc_ln79_reg_749 == 5'd7) & ~(trunc_ln79_reg_749 == 5'd8) & ~(trunc_ln79_reg_749 == 5'd9) & ~(trunc_ln79_reg_749 == 5'd10) & ~(trunc_ln79_reg_749 == 5'd11) & 
    ~(trunc_ln79_reg_749 == 5'd12) & ~(trunc_ln79_reg_749 == 5'd13) & ~(trunc_ln79_reg_749 == 5'd14) & ~(trunc_ln79_reg_749 == 5'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1)))) begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1 = 1'b1;
    end else begin
        p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd8)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_747)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_d1 = trunc_ln84_fu_679_p1;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd8)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd8)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd7)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_750)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_d1 = trunc_ln84_fu_679_p1;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd7)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd7)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd6)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_753)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_d1 = trunc_ln84_fu_679_p1;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd6)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd6)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd5)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_756)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_d1 = trunc_ln84_fu_679_p1;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd5)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd4)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_759)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_d1 = trunc_ln84_fu_679_p1;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd4)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd3)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_762)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_d1 = trunc_ln84_fu_679_p1;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd3)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd3)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd2)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_765)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_d1 = trunc_ln84_fu_679_p1;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd2)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_768)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_d1 = trunc_ln84_fu_679_p1;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd1)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd0)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_771)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_d1 = trunc_ln84_fu_679_p1;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd0)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd9)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_774)) begin
        if ((or_ln82_reg_740_pp0_iter10_reg == 1'd1)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_d1 = 16'd0;
        end else if ((or_ln82_reg_740_pp0_iter10_reg == 1'd0)) begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_d1 = trunc_ln84_fu_679_p1;
        end else begin
            void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_d1 = 'bx;
        end
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd9)) | ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln82_reg_740_pp0_iter10_reg == 1'd1) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd9)))) begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_we1 = 1'b1;
    end else begin
        void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln78_4_fu_514_p2 = (ap_sig_allocacmp_indvar_flatten_load + 10'd1);

assign add_ln78_fu_526_p2 = (ap_sig_allocacmp_i_20_load + 4'd1);

assign add_ln79_fu_618_p2 = (select_ln78_fu_538_p3 + 7'd1);

assign add_ln84_fu_649_p2 = (tmp_s_fu_639_p3 + zext_ln84_fu_646_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage0_iter11));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage0_iter11));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b1 == ap_block_state12_pp0_stage0_iter11));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter11 = (((connect_11_full_n == 1'b0) & (or_ln82_reg_740_pp0_iter10_reg == 1'd0)) | ((or_ln82_reg_740_pp0_iter10_reg == 1'd0) & (connect_10_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_711 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd10));
end

always @ (*) begin
    ap_condition_714 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd11));
end

always @ (*) begin
    ap_condition_717 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd12));
end

always @ (*) begin
    ap_condition_720 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd13));
end

always @ (*) begin
    ap_condition_723 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd14));
end

always @ (*) begin
    ap_condition_726 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd15));
end

always @ (*) begin
    ap_condition_744 = (~(trunc_ln79_reg_749 == 5'd0) & ~(trunc_ln79_reg_749 == 5'd1) & ~(trunc_ln79_reg_749 == 5'd2) & ~(trunc_ln79_reg_749 == 5'd3) & ~(trunc_ln79_reg_749 == 5'd4) & ~(trunc_ln79_reg_749 == 5'd5) & ~(trunc_ln79_reg_749 == 5'd6) & ~(trunc_ln79_reg_749 == 5'd7) & ~(trunc_ln79_reg_749 == 5'd8) & ~(trunc_ln79_reg_749 == 5'd9) & ~(trunc_ln79_reg_749 == 5'd10) & ~(trunc_ln79_reg_749 == 5'd11) & ~(trunc_ln79_reg_749 == 5'd12) & ~(trunc_ln79_reg_749 == 5'd13) & ~(trunc_ln79_reg_749 == 5'd14) & ~(trunc_ln79_reg_749 == 5'd15) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1));
end

always @ (*) begin
    ap_condition_747 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd8));
end

always @ (*) begin
    ap_condition_750 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd7));
end

always @ (*) begin
    ap_condition_753 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd6));
end

always @ (*) begin
    ap_condition_756 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd5));
end

always @ (*) begin
    ap_condition_759 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd4));
end

always @ (*) begin
    ap_condition_762 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd3));
end

always @ (*) begin
    ap_condition_765 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd2));
end

always @ (*) begin
    ap_condition_768 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd1));
end

always @ (*) begin
    ap_condition_771 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd0));
end

always @ (*) begin
    ap_condition_774 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter11 == 1'b1) & (trunc_ln79_reg_749 == 5'd9));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign connect_11_din = connect_10_dout;

assign grp_fu_594_p1 = 7'd17;

assign icmp_ln78_fu_508_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 10'd640) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_532_p2 = ((ap_sig_allocacmp_j_load == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln82_fu_600_p2 = ((zext_ln79_fu_570_p1 < mul_ln75_4) ? 1'b1 : 1'b0);

assign mul_ln79_fu_578_p0 = mul_ln79_fu_578_p00;

assign mul_ln79_fu_578_p00 = select_ln78_fu_538_p3;

assign mul_ln79_fu_578_p1 = 15'd241;

assign or_ln82_fu_612_p2 = (xor_ln82_fu_606_p2 | rev_fu_564_p2);

assign p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_10_address1 = zext_ln84_3_fu_659_p1;

assign p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_11_address1 = zext_ln84_3_fu_659_p1;

assign p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_12_address1 = zext_ln84_3_fu_659_p1;

assign p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_13_address1 = zext_ln84_3_fu_659_p1;

assign p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_14_address1 = zext_ln84_3_fu_659_p1;

assign p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_15_address1 = zext_ln84_3_fu_659_p1;

assign p_ZZ2FCILj1ELj64ELj10EEvRN3hls6streamI6ap_intILi32EELi0EEES5_jjiE1B_16_address1 = zext_ln84_3_fu_659_p1;

assign rev_fu_564_p2 = (ult_fu_558_p2 ^ 1'd1);

assign select_ln78_4_fu_546_p3 = ((icmp_ln79_fu_532_p2[0:0] == 1'b1) ? add_ln78_fu_526_p2 : ap_sig_allocacmp_i_20_load);

assign select_ln78_fu_538_p3 = ((icmp_ln79_fu_532_p2[0:0] == 1'b1) ? 7'd0 : ap_sig_allocacmp_j_load);

assign tmp_s_fu_639_p3 = {{select_ln78_4_reg_730}, {2'd0}};

assign trunc_ln79_fu_655_p1 = grp_fu_594_p2[4:0];

assign trunc_ln84_fu_679_p1 = connect_10_dout[15:0];

assign ult_fu_558_p2 = ((zext_ln78_fu_554_p1 < valIn_a_53) ? 1'b1 : 1'b0);

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_1_address1 = zext_ln84_3_fu_659_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_2_address1 = zext_ln84_3_fu_659_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_3_address1 = zext_ln84_3_fu_659_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_4_address1 = zext_ln84_3_fu_659_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_5_address1 = zext_ln84_3_fu_659_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_6_address1 = zext_ln84_3_fu_659_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_7_address1 = zext_ln84_3_fu_659_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_8_address1 = zext_ln84_3_fu_659_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_9_address1 = zext_ln84_3_fu_659_p1;

assign void_FC_stream_stream_ap_int_32_0_unsigned_int_unsigned_int_int_B_address1 = zext_ln84_3_fu_659_p1;

assign xor_ln82_fu_606_p2 = (icmp_ln82_fu_600_p2 ^ 1'd1);

assign zext_ln78_fu_554_p1 = select_ln78_4_fu_546_p3;

assign zext_ln79_fu_570_p1 = select_ln78_fu_538_p3;

assign zext_ln84_3_fu_659_p1 = add_ln84_reg_744_pp0_iter10_reg;

assign zext_ln84_fu_646_p1 = udiv_ln_cast_reg_735;

endmodule //CIFAR_10_wrapper_FC_1u_64u_10u_Pipeline_VITIS_LOOP_78_1_VITIS_LOOP_79_2
