m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
vadd_sub_example
Z0 !s110 1763135516
!i10b 1
!s100 lWf;44T2QlIXR?K>Qk;oj3
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
I41VU<k`48dgG7MlOS7iM73
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/simulation
w1763135106
8D:\Work\PCBteach\02_MY_projects\DSP_in_FPGA\02_LessonVerilog\DSP_modules\modules\add_sub_example.v
FD:\Work\PCBteach\02_MY_projects\DSP_in_FPGA\02_LessonVerilog\DSP_modules\modules\add_sub_example.v
!i122 178
L0 2 51
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1763135516.000000
!s107 D:\Work\PCBteach\02_MY_projects\DSP_in_FPGA\02_LessonVerilog\DSP_modules\modules\add_sub_example.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:\Work\PCBteach\02_MY_projects\DSP_in_FPGA\02_LessonVerilog\DSP_modules\modules\add_sub_example.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
vbinary_representation
!s110 1763135515
!i10b 1
!s100 79]4kg7hMQJdQ6<eOl^oU0
R1
I4D;Slm@KJN`lFf9DP7HC>2
R2
R3
w1763054787
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/binary_representation.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/binary_representation.v
!i122 175
L0 1 18
R4
r1
!s85 0
31
!s108 1763135515.000000
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/binary_representation.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/binary_representation.v|
!i113 1
R6
R7
vdiv_example
R0
!i10b 1
!s100 5^NnSRY[O2:V4XGS>7e6X2
R1
I9OK^6=OCQ9`Gd5Z[KNk;_0
R2
R3
w1763116355
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/div_example.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/div_example.v
!i122 180
Z8 L0 1 25
R4
r1
!s85 0
31
R5
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/div_example.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/div_example.v|
!i113 1
R6
R7
vdiv_q15q16
R0
!i10b 1
!s100 5Co4Db4bg8@IIAf5:@X9h3
R1
IWD::[F:H;<o4A:]HCE53W3
R2
R3
w1763115222
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/div_q15q16.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/div_q15q16.v
!i122 181
L0 3 55
R4
r1
!s85 0
31
R5
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/div_q15q16.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/div_q15q16.v|
!i113 1
R6
R7
vdivider
R0
!i10b 1
!s100 gfg?di[1GY4[h>hnT<ZHY2
R1
I?E6mG<MW_n;:<<IWM9]@Y2
R2
R3
w1763132195
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/divider.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/divider.v
!i122 186
L0 3 31
R4
r1
!s85 0
31
R5
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/divider.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/divider.v|
!i113 1
R6
R7
vDSP_mac_div
Z9 !s110 1763135771
!i10b 1
!s100 07Dkm3FK2X`BRhQSkeFWG2
R1
IAOmORdLVX]j=Z57MNSezV3
R2
R3
w1763135728
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/DSP_mac_div.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/DSP_mac_div.v
!i122 188
L0 4 17
R4
r1
!s85 0
31
Z10 !s108 1763135771.000000
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/DSP_mac_div.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/DSP_mac_div.v|
!i113 1
R6
R7
n@d@s@p_mac_div
vDSP_modules
R9
!i10b 1
!s100 J2kNX[3YZToMU2P47E:SC0
R1
IJLcXQ5zgnYQW>2I4oc3Mo3
R2
R3
w1763135702
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/DSP_modules.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/DSP_modules.v
!i122 187
L0 1 147
R4
r1
!s85 0
31
R10
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/DSP_modules.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/DSP_modules.v|
!i113 1
R6
R7
n@d@s@p_modules
vfixed_point_add_sub
R0
!i10b 1
!s100 8UU:VTf>>dK4kg`jN_0lK3
R1
I4SSHkCCe9aff[_j;?11=c0
R2
R3
w1763131173
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub.v
!i122 183
L0 1 32
R4
r1
!s85 0
31
R5
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/fixed_point_add_sub.v|
!i113 1
R6
R7
vmult_booth_wooly
R0
!i10b 1
!s100 2gT@@VoX9cR:FKKV^k<NM3
R1
IBikYo@`]ojC7PLWNO;AG[3
R2
R3
w1763131575
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/mult_booth_wooly.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/mult_booth_wooly.v
!i122 184
R8
R4
r1
!s85 0
31
R5
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/mult_booth_wooly.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/mult_booth_wooly.v|
!i113 1
R6
R7
vmult_example
R0
!i10b 1
!s100 EWSoW^7aWn3m_2[P<Y1U20
R1
IQ6n=0Hd82F7DX6Zl?=AmO1
R2
R3
w1763134930
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/mult_example.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/mult_example.v
!i122 179
L0 1 21
R4
r1
!s85 0
31
R5
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/mult_example.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/mult_example.v|
!i113 1
R6
R7
vmult_q15
R0
!i10b 1
!s100 ?F3LGQJA;;]z9>BOKkDM?0
R1
IkI@LHNzDi89VMc?decR5Q0
R2
R3
w1763134975
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/mult_q15.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/mult_q15.v
!i122 185
L0 4 27
R4
r1
!s85 0
31
R5
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/mult_q15.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/modules/mult_q15.v|
!i113 1
R6
R7
vtb_DSP_modules
R0
!i10b 1
!s100 iWBF9C4fV9G?iZ3T@^3Ho2
R1
I[WG=kc;j5?Q?j9_5NSY5G2
R2
R3
w1763059005
8D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/tb_DSP_modules.v
FD:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/tb_DSP_modules.v
!i122 177
L0 3 65
R4
r1
!s85 0
31
R5
!s107 D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/tb_DSP_modules.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Work/PCBteach/02_MY_projects/DSP_in_FPGA/02_LessonVerilog/DSP_modules/tb_DSP_modules.v|
!i113 1
R6
R7
ntb_@d@s@p_modules
