#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun May 20 21:32:23 2018
# Process ID: 8420
# Current directory: C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.runs/synth_1/top.vds
# Journal file: C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4716 
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:182]
WARNING: [Synth 8-1849] concatenation with unsized literal; will interpret as 32 bits [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:195]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 356.523 ; gain = 112.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/top.v:3]
WARNING: [Synth 8-85] always block has no event control specified [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/top.v:30]
INFO: [Synth 8-638] synthesizing module 'debouncing' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/DEBUG/debouncing.v:7]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncing' (1#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/DEBUG/debouncing.v:7]
INFO: [Synth 8-638] synthesizing module 'CPU_single_cycle' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:3]
INFO: [Synth 8-638] synthesizing module 'PC' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/PC.v:3]
INFO: [Synth 8-256] done synthesizing module 'PC' (2#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/PC.v:3]
INFO: [Synth 8-638] synthesizing module 'Ins_Memory' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Ins_Memory/Ins_Memory.v:3]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Ins_Memory/code.mem' is read successfully [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Ins_Memory/Ins_Memory.v:18]
INFO: [Synth 8-256] done synthesizing module 'Ins_Memory' (3#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Ins_Memory/Ins_Memory.v:3]
INFO: [Synth 8-638] synthesizing module 'mux2to1_5' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/mux2to1_5.v:3]
INFO: [Synth 8-256] done synthesizing module 'mux2to1_5' (4#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/mux2to1_5.v:3]
INFO: [Synth 8-638] synthesizing module 'RegFile' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/RegFile/RegFile.v:2]
INFO: [Synth 8-256] done synthesizing module 'RegFile' (5#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/RegFile/RegFile.v:2]
INFO: [Synth 8-638] synthesizing module 'Extend' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Extend.v:4]
INFO: [Synth 8-256] done synthesizing module 'Extend' (6#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Extend.v:4]
INFO: [Synth 8-638] synthesizing module 'mux2to1_32' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/mux2to1_32.v:3]
INFO: [Synth 8-256] done synthesizing module 'mux2to1_32' (7#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/mux2to1_32.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU32' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/ALU/ALU32.v:22]
INFO: [Synth 8-226] default block is never used [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/ALU/ALU32.v:33]
INFO: [Synth 8-256] done synthesizing module 'ALU32' (8#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/ALU/ALU32.v:22]
INFO: [Synth 8-638] synthesizing module 'Data_Memory' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Data_Memory/Data_Memory.v:2]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "ram_reg" dissolved into registers
INFO: [Synth 8-256] done synthesizing module 'Data_Memory' (9#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Data_Memory/Data_Memory.v:2]
INFO: [Synth 8-638] synthesizing module 'mux4to1' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/mux4to1.v:5]
INFO: [Synth 8-256] done synthesizing module 'mux4to1' (10#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/mux4to1.v:5]
WARNING: [Synth 8-350] instance 'My_mux4to1' of module 'mux4to1' requires 7 connections, but only 6 given [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
INFO: [Synth 8-638] synthesizing module 'Control_unit' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:3]
WARNING: [Synth 8-3848] Net Reset in module/entity Control_unit does not have driver. [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:7]
WARNING: [Synth 8-3848] Net InsMemRW in module/entity Control_unit does not have driver. [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:13]
INFO: [Synth 8-256] done synthesizing module 'Control_unit' (11#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:3]
WARNING: [Synth 8-350] instance 'my_control_unit' of module 'Control_unit' requires 16 connections, but only 14 given [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:165]
INFO: [Synth 8-256] done synthesizing module 'CPU_single_cycle' (12#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:3]
INFO: [Synth 8-638] synthesizing module 'clkdiv_190hz' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/DEBUG/clkdiv_190hz.v:4]
INFO: [Synth 8-256] done synthesizing module 'clkdiv_190hz' (13#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/DEBUG/clkdiv_190hz.v:4]
INFO: [Synth 8-638] synthesizing module 'displayReg' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/DEBUG/displayReg.v:5]
INFO: [Synth 8-226] default block is never used [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/DEBUG/displayReg.v:32]
INFO: [Synth 8-256] done synthesizing module 'displayReg' (14#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/DEBUG/displayReg.v:5]
INFO: [Synth 8-256] done synthesizing module 'top' (15#1) [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/top.v:3]
WARNING: [Synth 8-3331] design clkdiv_190hz has unconnected port clr
WARNING: [Synth 8-3331] design Control_unit has unconnected port Reset
WARNING: [Synth 8-3331] design Control_unit has unconnected port InsMemRW
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 414.105 ; gain = 169.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[31] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[30] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[29] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[28] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[27] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[26] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[25] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[24] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[23] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[22] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[21] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[20] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[19] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[18] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[17] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[16] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[15] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[14] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[13] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[12] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[11] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[10] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[9] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[8] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[7] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[6] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[5] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[4] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[3] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[2] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[1] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
WARNING: [Synth 8-3295] tying undriven pin My_mux4to1:DataIn4[0] to constant 0 [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/CPU_top.v:155]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 414.105 ; gain = 169.941
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK'. [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reset'. [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reset'. [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.srcs/constrs_1/new/my.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 750.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 750.504 ; gain = 506.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 750.504 ; gain = 506.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 750.504 ; gain = 506.340
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "key_sec" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/DEBUG/debouncing.v:50]
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regFile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "PCWre" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "DBDataSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "PCSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ExtSel" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/DEBUG/clkdiv_190hz.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:28]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'DBDataSrc_reg' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'RegWre_reg' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:27]
WARNING: [Synth 8-327] inferring latch for variable 'nRD_reg' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'nWR_reg' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'ExtSel_reg' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'PCSrc_reg' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/Control_unit/Control_unit.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 750.504 ; gain = 506.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	  69 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 69    
	   2 Input      8 Bit        Muxes := 117   
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   8 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 8     
	  16 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 148   
	   5 Input      1 Bit        Muxes := 91    
	   4 Input      1 Bit        Muxes := 30    
	  16 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module debouncing 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Ins_Memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Muxes : 
	  69 Input      8 Bit        Muxes := 4     
Module mux2to1_5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module RegFile 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module Extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mux2to1_32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Data_Memory 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 69    
	   2 Input      8 Bit        Muxes := 117   
	   4 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 115   
	   5 Input      1 Bit        Muxes := 91    
	   4 Input      1 Bit        Muxes := 30    
Module mux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module Control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      3 Bit        Muxes := 1     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 13    
Module CPU_single_cycle 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
Module displayReg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "My_ALU32/zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "my_debouncing/key_sec" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element my_debouncing/cnt_reg was removed.  [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/DEBUG/debouncing.v:50]
WARNING: [Synth 8-6014] Unused sequential element my_clkdiv_190hz/q_reg was removed.  [C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/src/DEBUG/clkdiv_190hz.v:12]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[31]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[30]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[29]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[28]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[27]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[26]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[25]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[24]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[23]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[22]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[21]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[20]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[19]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[18]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[17]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[16]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[15]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[14]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[13]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[12]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[11]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[10]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[9]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[8]
WARNING: [Synth 8-3331] design Data_Memory has unconnected port DAddr[7]
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[31]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[30]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[29]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[28]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[27]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[26]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[25]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[24]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[23]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[22]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[21]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[20]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[19]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[18]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[17]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[16]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[15]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[14]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[13]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[12]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[11]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[10]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[9]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[8]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (mypc/Addr_reg[0]) is unused and will be removed from module CPU_single_cycle.
WARNING: [Synth 8-3332] Sequential element (my_clkdiv_190hz/q_reg[19]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 750.504 ; gain = 506.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:21 ; elapsed = 00:01:23 . Memory (MB): peak = 811.020 ; gain = 566.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 815.344 ; gain = 571.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:01:45 . Memory (MB): peak = 921.957 ; gain = 677.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 921.957 ; gain = 677.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 921.957 ; gain = 677.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 921.957 ; gain = 677.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:01:46 . Memory (MB): peak = 921.957 ; gain = 677.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 921.957 ; gain = 677.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 921.957 ; gain = 677.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    35|
|3     |LUT1   |     7|
|4     |LUT2   |    94|
|5     |LUT3   |   162|
|6     |LUT4   |   111|
|7     |LUT5   |   419|
|8     |LUT6   |  2095|
|9     |MUXF7  |   713|
|10    |MUXF8  |   290|
|11    |FDRE   |  2017|
|12    |LD     |    13|
|13    |IBUF   |     4|
|14    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+-----------------+------+
|      |Instance            |Module           |Cells |
+------+--------------------+-----------------+------+
|1     |top                 |                 |  5976|
|2     |  my_clkdiv_190hz   |clkdiv_190hz     |    25|
|3     |  my_CPU            |CPU_single_cycle |  5844|
|4     |    MY_Data_Memory  |Data_Memory      |  2756|
|5     |    My_ALU32        |ALU32            |    12|
|6     |    my_control_unit |Control_unit     |   197|
|7     |    mypc            |PC               |   725|
|8     |    myregfile       |RegFile          |  2154|
|9     |  my_debouncing     |debouncing       |    62|
|10    |  my_displayReg     |displayReg       |    19|
+------+--------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 921.957 ; gain = 677.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 921.957 ; gain = 341.395
Synthesis Optimization Complete : Time (s): cpu = 00:01:45 ; elapsed = 00:01:46 . Memory (MB): peak = 921.957 ; gain = 677.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1055 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  LD => LDCE: 13 instances

INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 112 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:48 ; elapsed = 00:01:50 . Memory (MB): peak = 921.957 ; gain = 690.605
INFO: [Common 17-1381] The checkpoint 'C:/Users/yyhyplxyz/Desktop/CPU_single_cycle-revised/CPU_single_cycle/CPU_single_cycle.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 921.957 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 20 21:34:18 2018...
