<!-- ë°°ë„ˆ/ì†Œê°œ -->
<h1 align="left">ğŸ‘‹ ì•ˆë…•í•˜ì„¸ìš”, ì¤€ë¹„ëœ ë””ì§€í„¸ ì„¤ê³„ ì—”ì§€ë‹ˆì–´ ê¹€ì¤€íšŒì…ë‹ˆë‹¤!</h1>

- **SystemVerilog + UVM** ê¸°ë°˜ìœ¼ë¡œ IP/ë¸”ë¡ ë ˆë²¨ **Design Verification**ì„ ìˆ˜í–‰í–ˆìŠµë‹ˆë‹¤.
- **Verilog/SystemVerilog RTL**ë¡œ ë””ì§€í„¸ ì‹œìŠ¤í…œì„ ì„¤ê³„í•˜ê³  **í•©ì„±/ì‹œë®¬ë ˆì´ì…˜/FPGA í”„ë¡œí† íƒ€ì´í•‘**ê¹Œì§€ ê²½í—˜í–ˆìŠµë‹ˆë‹¤.
- **ê¸°ë¡ì€ ê¸°ì–µì„ ì´ê¸´ë‹¤.** í•™ìŠµ/í”„ë¡œì íŠ¸ ê³¼ì •ì„ ì²´ê³„ì ìœ¼ë¡œ ì •ë¦¬í•©ë‹ˆë‹¤.

---


### ğŸ§° Tech Stack
**Main**
<p>
  <img src="https://img.shields.io/badge/SystemVerilog-8A2BE2" />
  <img src="https://img.shields.io/badge/UVM-8A2BE2" />
  <img src="https://img.shields.io/badge/Verilog-8A2BE2" />
  <img src="https://img.shields.io/badge/Vivado-FFCC00" />
</p>

**Sub**
<p>
  <img src="https://img.shields.io/badge/Python-3776AB?logo=python&logoColor=white" />
  <img src="https://img.shields.io/badge/C-00599C?logo=c&logoColor=white" /> 
  <img src="https://img.shields.io/badge/Linux-000000?logo=linux&logoColor=white" />
</p>

---

### ğŸ† ìˆ˜ìƒ ë° êµìœ¡ì´ìˆ˜ ì´ë ¥
> **Awards**
- **ğŸ…2025.07 | í•œêµ­ìƒì‚°ì œì¡°í•™íšŒ ë¯¸ë˜í˜•ìë™ì°¨ ìº¡ìŠ¤í†¤ë””ìì¸ ê²½ì§„ëŒ€íšŒ** â€“ FPGA ê¸°ë°˜ ë°°í„°ë¦¬  NDT(Non-Destructive Testing) ì‹œìŠ¤í…œ  
- **ğŸ…2024.11 | êµë‚´ ìº¡ìŠ¤í†¤ ë””ìì¸ ê²½ì§„ëŒ€íšŒ ë™ìƒ** â€“ FPGA ê¸°ë°˜ ë°°í„°ë¦¬  NDT(Non-Destructive Testing) ì‹œìŠ¤í…œ

> **Training Course**
- **2025.07 ~ | [Harman] ì‹œìŠ¤í…œ ë°˜ë„ì²´ ì„¤ê³„/ê²€ì¦ êµìœ¡ê³¼ì • ìˆ˜ë£Œ**
  <img src="https://img.shields.io/badge/Harman-DV%20Bootcamp-green" />
- **2024.07   | [ETRI] ë””ì§€í„¸ VLSI - ë°˜ë„ì²´ ì„¤ê³„ë¥¼ ìœ„í•œ Verilog HDL ê¸°ë³¸ ë°Â  Chip Synthesis & STAë¶„ì„**
  <img src="https://img.shields.io/badge/Synopsys-DC%20Tool-purple" />  <img src="https://img.shields.io/badge/Cadence-Xcelium%20Tool-purple" />
- **2023.12   | [ë‹¨êµ­ëŒ€í•™êµ ëŒ€í•™ì›] ë””ì§€í„¸ ì‹œìŠ¤í…œ ì„¤ê³„ ê³¼ëª© ì²­ê°• ë° í”„ë¡œì íŠ¸ ì°¸ì—¬**   <img src="https://img.shields.io/badge/Capstone-ìµœìš°ìˆ˜ìƒ-blue" />

---

### ğŸ“Œ ì£¼ìš” í”„ë¡œì íŠ¸
**ğŸ“– Design Verification**  
- **[UVM_UART](https://github.com/junhoe99/UVM_UART)** â€“ UART IP UVM TB (drv/seq/mon/scoreboard, assertions, coverage)  
- **[UVM_ALU](https://github.com/junhoe99/UVM_ALU)** â€“ ALU Verification (rand test, functional coverage, SVA)

**ğŸ“– RTL Design**  
- **[NDT Battery Diagnosis System](https://github.com/junhoe99/9_dac_adc_triggered_read_JH)** â€“ Ion Battery ë¹„íŒŒê´´ ì§„ë‹¨ ì‹œìŠ¤í…œ, íŠ¸ë¦¬ê±°Â·ADCÂ·SPI ì œì–´, FPGA í”„ë¡œí† íƒ€ì…  
- **[PCFG](https://github.com/junhoe99/project_PCFG)** â€“ PC ê¸°ë°˜ Function Generator (HDL, íŒŒë¼ë©”íŠ¸ë¦­ íŒŒí˜•)

---

### âœ‰ï¸ Contact
- Mail: junhoe99@naver.com 
---

### ğŸ“ˆ Stats
<p>
  <img height="160" src="https://github-readme-stats.vercel.app/api?username=junhoe99&show_icons=true&rank_icon=github" />
  <img height="160" src="https://github-readme-stats.vercel.app/api/top-langs/?username=junhoe99&layout=compact" />
</p>

<!-- ë°©ë¬¸ì/íŠ¸ë¡œí”¼(ì„ íƒ) -->
<p>
  <img src="https://komarev.com/ghpvc/?username=junhoe99&label=Profile%20Views" />
  <img src="https://github-profile-trophy.vercel.app/?username=junhoe99&theme=flat&column=6" />
</p>
