# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do Lab1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/12345/Documents/Quartus/DAV/Lab1 {C:/Users/12345/Documents/Quartus/DAV/Lab1/decodeMessage.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:34:53 on Oct 22,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/12345/Documents/Quartus/DAV/Lab1" C:/Users/12345/Documents/Quartus/DAV/Lab1/decodeMessage.sv 
# -- Compiling module decodeMessage
# -- Compiling module partOne
# -- Compiling module partTwo
# 
# Top level modules:
# 	decodeMessage
# End time: 21:34:53 on Oct 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/12345/Documents/Quartus/DAV/Lab1 {C:/Users/12345/Documents/Quartus/DAV/Lab1/tb_DecodeMessage.sv}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:34:53 on Oct 22,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/12345/Documents/Quartus/DAV/Lab1" C:/Users/12345/Documents/Quartus/DAV/Lab1/tb_DecodeMessage.sv 
# -- Compiling module tb_DecodeMessage
# 
# Top level modules:
# 	tb_DecodeMessage
# End time: 21:34:53 on Oct 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb_DecodeMessage
# vsim work.tb_DecodeMessage 
# Start time: 21:35:09 on Oct 22,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.tb_DecodeMessage(fast)
run -all
# Input to decoder was e3fdf5b1b1b1b1b1b1b1b1b1b1b1b1b1d9f4fdfdfe8fa951 , output is Hello World             
# Input to decoder was f0b1fcf4e2e2f0f6f4b1f7e3fefcabb1c5f9f8e2b1f6c5e0 , output is This is a message from: 
# Input to decoder was b1ddf4f0f5e2b0b1b1b1b1b1b1b1b1b1c8fee4e3b1d3b336 , output is Your DAV Leads!         
# Input to decoder was b1bcb1c8fee4b1f5f8f5b1fdf0f3b1a0d2fefff6e3cec455 , output is Congrats - You did lab 1
# Input to decoder was fee5b1e5f9f8e2b1fee4e5e1e4e5bdb1c2f2e3f4f4fdc528 , output is Screenshot this output, 
# Input to decoder was fef7b1fef7b1f2fefce1fdf4e5f8feffd8e5b6e2b1ffc251 , output is It's proof of completion
# Input to decoder was fff5b1fee5f9f4e3b1e1f4fee1fdf4b1d5feffb6e58fc527 , output is Don't send other people 
# Input to decoder was f4b1fee3b1e5f9f4b1e2f2b0b1b1b1b1e8fee4e3b1f0c124 , output is your code or the sc!    
# ** Note: $stop    : C:/Users/12345/Documents/Quartus/DAV/Lab1/tb_DecodeMessage.sv(35)
#    Time: 40 ns  Iteration: 0  Instance: /tb_DecodeMessage
# Break at C:/Users/12345/Documents/Quartus/DAV/Lab1/tb_DecodeMessage.sv line 35
# End time: 21:40:20 on Oct 22,2022, Elapsed time: 0:05:11
# Errors: 0, Warnings: 0
