{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 11:46:33 2022 " "Info: Processing started: Fri Dec 02 11:46:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 05-Grup315-01 -c 05-Grup315-01 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 05-Grup315-01 -c 05-Grup315-01 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "ck " "Info: Assuming node \"ck\" is an undefined clock" {  } { { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 384 8 176 400 "ck" "" } { 200 448 504 216 "ck" "" } { 48 72 152 64 "ck" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "ck memory rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|ram_block1a0~porta_address_reg0 register sequencer:inst11\|MicroPC:mPC\|mPC\[7\] 68.83 MHz 14.528 ns Internal " "Info: Clock \"ck\" has Internal fmax of 68.83 MHz between source memory \"rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"sequencer:inst11\|MicroPC:mPC\|mPC\[7\]\" (period= 14.528 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.027 ns + Longest memory register " "Info: + Longest memory to register delay is 7.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y22; Fanout = 6; MEM Node = 'rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_vq71.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/altsyncram_vq71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|q_a\[23\] 2 MEM M4K_X52_Y22 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y22; Fanout = 1; MEM Node = 'rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|q_a\[23\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|q_a[23] } "NODE_NAME" } } { "db/altsyncram_vq71.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/altsyncram_vq71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 3.557 ns _sel\[1\] 3 COMB LCCOMB_X51_Y22_N6 1 " "Info: 3: + IC(0.415 ns) + CELL(0.149 ns) = 3.557 ns; Loc. = LCCOMB_X51_Y22_N6; Fanout = 1; COMB Node = '_sel\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|q_a[23] _sel[1] } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 112 80 112 160 "_sel" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.438 ns) 4.271 ns lpm_mux1:inst3\|lpm_mux:lpm_mux_component\|mux_33e:auto_generated\|result_node\[0\]~2 4 COMB LCCOMB_X51_Y22_N30 1 " "Info: 4: + IC(0.276 ns) + CELL(0.438 ns) = 4.271 ns; Loc. = LCCOMB_X51_Y22_N30; Fanout = 1; COMB Node = 'lpm_mux1:inst3\|lpm_mux:lpm_mux_component\|mux_33e:auto_generated\|result_node\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { _sel[1] lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~2 } "NODE_NAME" } } { "db/mux_33e.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/mux_33e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 4.669 ns lpm_mux1:inst3\|lpm_mux:lpm_mux_component\|mux_33e:auto_generated\|result_node\[0\]~3 5 COMB LCCOMB_X51_Y22_N0 1 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 4.669 ns; Loc. = LCCOMB_X51_Y22_N0; Fanout = 1; COMB Node = 'lpm_mux1:inst3\|lpm_mux:lpm_mux_component\|mux_33e:auto_generated\|result_node\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~2 lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~3 } "NODE_NAME" } } { "db/mux_33e.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/mux_33e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 5.063 ns ctrlSeq:inst9\|_W1 6 COMB LCCOMB_X51_Y22_N10 9 " "Info: 6: + IC(0.244 ns) + CELL(0.150 ns) = 5.063 ns; Loc. = LCCOMB_X51_Y22_N10; Fanout = 9; COMB Node = 'ctrlSeq:inst9\|_W1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~3 ctrlSeq:inst9|_W1 } "NODE_NAME" } } { "ctrlSeq.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/ctrlSeq.bdf" { { 128 584 632 160 "_W1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.150 ns) 5.940 ns sequencer:inst11\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_a3e:auto_generated\|result_node\[7\]~24 7 COMB LCCOMB_X51_Y23_N10 1 " "Info: 7: + IC(0.727 ns) + CELL(0.150 ns) = 5.940 ns; Loc. = LCCOMB_X51_Y23_N10; Fanout = 1; COMB Node = 'sequencer:inst11\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_a3e:auto_generated\|result_node\[7\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { ctrlSeq:inst9|_W1 sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[7]~24 } "NODE_NAME" } } { "db/mux_a3e.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/mux_a3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.366 ns) 7.027 ns sequencer:inst11\|MicroPC:mPC\|mPC\[7\] 8 REG LCFF_X51_Y22_N29 3 " "Info: 8: + IC(0.721 ns) + CELL(0.366 ns) = 7.027 ns; Loc. = LCFF_X51_Y22_N29; Fanout = 3; REG Node = 'sequencer:inst11\|MicroPC:mPC\|mPC\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[7]~24 sequencer:inst11|MicroPC:mPC|mPC[7] } "NODE_NAME" } } { "MicroPC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/MicroPC.bdf" { { 96 336 400 176 "mPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.396 ns ( 62.56 % ) " "Info: Total cell delay = 4.396 ns ( 62.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.631 ns ( 37.44 % ) " "Info: Total interconnect delay = 2.631 ns ( 37.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.027 ns" { rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|q_a[23] _sel[1] lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~2 lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~3 ctrlSeq:inst9|_W1 sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[7]~24 sequencer:inst11|MicroPC:mPC|mPC[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.027 ns" { rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 {} rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|q_a[23] {} _sel[1] {} lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~2 {} lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~3 {} ctrlSeq:inst9|_W1 {} sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[7]~24 {} sequencer:inst11|MicroPC:mPC|mPC[7] {} } { 0.000ns 0.000ns 0.415ns 0.276ns 0.248ns 0.244ns 0.727ns 0.721ns } { 0.000ns 2.993ns 0.149ns 0.438ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.064 ns - Smallest " "Info: - Smallest clock skew is -0.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 2.667 ns + Shortest register " "Info: + Shortest clock path from clock \"ck\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 384 8 176 400 "ck" "" } { 200 448 504 216 "ck" "" } { 48 72 152 64 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns ck~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'ck~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { ck ck~clkctrl } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 384 8 176 400 "ck" "" } { 200 448 504 216 "ck" "" } { 48 72 152 64 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns sequencer:inst11\|MicroPC:mPC\|mPC\[7\] 3 REG LCFF_X51_Y22_N29 3 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X51_Y22_N29; Fanout = 3; REG Node = 'sequencer:inst11\|MicroPC:mPC\|mPC\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { ck~clkctrl sequencer:inst11|MicroPC:mPC|mPC[7] } "NODE_NAME" } } { "MicroPC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/MicroPC.bdf" { { 96 336 400 176 "mPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { ck ck~clkctrl sequencer:inst11|MicroPC:mPC|mPC[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { ck {} ck~combout {} ck~clkctrl {} sequencer:inst11|MicroPC:mPC|mPC[7] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck source 2.731 ns - Longest memory " "Info: - Longest clock path from clock \"ck\" to source memory is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 384 8 176 400 "ck" "" } { 200 448 504 216 "ck" "" } { 48 72 152 64 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns ck~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'ck~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { ck ck~clkctrl } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 384 8 176 400 "ck" "" } { 200 448 504 216 "ck" "" } { 48 72 152 64 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.661 ns) 2.731 ns rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X52_Y22 6 " "Info: 3: + IC(0.953 ns) + CELL(0.661 ns) = 2.731 ns; Loc. = M4K_X52_Y22; Fanout = 6; MEM Node = 'rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { ck~clkctrl rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_vq71.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/altsyncram_vq71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.78 % ) " "Info: Total cell delay = 1.660 ns ( 60.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 39.22 % ) " "Info: Total interconnect delay = 1.071 ns ( 39.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { ck ck~clkctrl rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { ck {} ck~combout {} ck~clkctrl {} rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.953ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { ck ck~clkctrl sequencer:inst11|MicroPC:mPC|mPC[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { ck {} ck~combout {} ck~clkctrl {} sequencer:inst11|MicroPC:mPC|mPC[7] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { ck ck~clkctrl rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { ck {} ck~combout {} ck~clkctrl {} rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.953ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_vq71.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/altsyncram_vq71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "MicroPC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/MicroPC.bdf" { { 96 336 400 176 "mPC" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_vq71.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/altsyncram_vq71.tdf" 34 2 0 } } { "MicroPC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/MicroPC.bdf" { { 96 336 400 176 "mPC" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.027 ns" { rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|q_a[23] _sel[1] lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~2 lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~3 ctrlSeq:inst9|_W1 sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[7]~24 sequencer:inst11|MicroPC:mPC|mPC[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.027 ns" { rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 {} rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|q_a[23] {} _sel[1] {} lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~2 {} lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~3 {} ctrlSeq:inst9|_W1 {} sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[7]~24 {} sequencer:inst11|MicroPC:mPC|mPC[7] {} } { 0.000ns 0.000ns 0.415ns 0.276ns 0.248ns 0.244ns 0.727ns 0.721ns } { 0.000ns 2.993ns 0.149ns 0.438ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { ck ck~clkctrl sequencer:inst11|MicroPC:mPC|mPC[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { ck {} ck~combout {} ck~clkctrl {} sequencer:inst11|MicroPC:mPC|mPC[7] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { ck ck~clkctrl rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { ck {} ck~combout {} ck~clkctrl {} rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.953ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sequencer:inst11\|MicroPC:mPC\|mPC\[7\] carry ck 6.904 ns register " "Info: tsu for register \"sequencer:inst11\|MicroPC:mPC\|mPC\[7\]\" (data pin = \"carry\", clock pin = \"ck\") is 6.904 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.607 ns + Longest pin register " "Info: + Longest pin to register delay is 9.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns carry 1 PIN PIN_W17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W17; Fanout = 1; PIN Node = 'carry'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { carry } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 456 8 176 472 "carry" "" } { 240 -104 -48 256 "carry" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.746 ns) + CELL(0.275 ns) 6.851 ns lpm_mux1:inst3\|lpm_mux:lpm_mux_component\|mux_33e:auto_generated\|result_node\[0\]~2 2 COMB LCCOMB_X51_Y22_N30 1 " "Info: 2: + IC(5.746 ns) + CELL(0.275 ns) = 6.851 ns; Loc. = LCCOMB_X51_Y22_N30; Fanout = 1; COMB Node = 'lpm_mux1:inst3\|lpm_mux:lpm_mux_component\|mux_33e:auto_generated\|result_node\[0\]~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.021 ns" { carry lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~2 } "NODE_NAME" } } { "db/mux_33e.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/mux_33e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 7.249 ns lpm_mux1:inst3\|lpm_mux:lpm_mux_component\|mux_33e:auto_generated\|result_node\[0\]~3 3 COMB LCCOMB_X51_Y22_N0 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 7.249 ns; Loc. = LCCOMB_X51_Y22_N0; Fanout = 1; COMB Node = 'lpm_mux1:inst3\|lpm_mux:lpm_mux_component\|mux_33e:auto_generated\|result_node\[0\]~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~2 lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~3 } "NODE_NAME" } } { "db/mux_33e.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/mux_33e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 7.643 ns ctrlSeq:inst9\|_W1 4 COMB LCCOMB_X51_Y22_N10 9 " "Info: 4: + IC(0.244 ns) + CELL(0.150 ns) = 7.643 ns; Loc. = LCCOMB_X51_Y22_N10; Fanout = 9; COMB Node = 'ctrlSeq:inst9\|_W1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~3 ctrlSeq:inst9|_W1 } "NODE_NAME" } } { "ctrlSeq.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/ctrlSeq.bdf" { { 128 584 632 160 "_W1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.150 ns) 8.520 ns sequencer:inst11\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_a3e:auto_generated\|result_node\[7\]~24 5 COMB LCCOMB_X51_Y23_N10 1 " "Info: 5: + IC(0.727 ns) + CELL(0.150 ns) = 8.520 ns; Loc. = LCCOMB_X51_Y23_N10; Fanout = 1; COMB Node = 'sequencer:inst11\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_a3e:auto_generated\|result_node\[7\]~24'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { ctrlSeq:inst9|_W1 sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[7]~24 } "NODE_NAME" } } { "db/mux_a3e.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/mux_a3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.721 ns) + CELL(0.366 ns) 9.607 ns sequencer:inst11\|MicroPC:mPC\|mPC\[7\] 6 REG LCFF_X51_Y22_N29 3 " "Info: 6: + IC(0.721 ns) + CELL(0.366 ns) = 9.607 ns; Loc. = LCFF_X51_Y22_N29; Fanout = 3; REG Node = 'sequencer:inst11\|MicroPC:mPC\|mPC\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[7]~24 sequencer:inst11|MicroPC:mPC|mPC[7] } "NODE_NAME" } } { "MicroPC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/MicroPC.bdf" { { 96 336 400 176 "mPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.921 ns ( 20.00 % ) " "Info: Total cell delay = 1.921 ns ( 20.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.686 ns ( 80.00 % ) " "Info: Total interconnect delay = 7.686 ns ( 80.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.607 ns" { carry lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~2 lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~3 ctrlSeq:inst9|_W1 sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[7]~24 sequencer:inst11|MicroPC:mPC|mPC[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.607 ns" { carry {} carry~combout {} lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~2 {} lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~3 {} ctrlSeq:inst9|_W1 {} sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[7]~24 {} sequencer:inst11|MicroPC:mPC|mPC[7] {} } { 0.000ns 0.000ns 5.746ns 0.248ns 0.244ns 0.727ns 0.721ns } { 0.000ns 0.830ns 0.275ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "MicroPC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/MicroPC.bdf" { { 96 336 400 176 "mPC" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 2.667 ns - Shortest register " "Info: - Shortest clock path from clock \"ck\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 384 8 176 400 "ck" "" } { 200 448 504 216 "ck" "" } { 48 72 152 64 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns ck~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'ck~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { ck ck~clkctrl } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 384 8 176 400 "ck" "" } { 200 448 504 216 "ck" "" } { 48 72 152 64 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns sequencer:inst11\|MicroPC:mPC\|mPC\[7\] 3 REG LCFF_X51_Y22_N29 3 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X51_Y22_N29; Fanout = 3; REG Node = 'sequencer:inst11\|MicroPC:mPC\|mPC\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { ck~clkctrl sequencer:inst11|MicroPC:mPC|mPC[7] } "NODE_NAME" } } { "MicroPC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/MicroPC.bdf" { { 96 336 400 176 "mPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { ck ck~clkctrl sequencer:inst11|MicroPC:mPC|mPC[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { ck {} ck~combout {} ck~clkctrl {} sequencer:inst11|MicroPC:mPC|mPC[7] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.607 ns" { carry lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~2 lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~3 ctrlSeq:inst9|_W1 sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[7]~24 sequencer:inst11|MicroPC:mPC|mPC[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.607 ns" { carry {} carry~combout {} lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~2 {} lpm_mux1:inst3|lpm_mux:lpm_mux_component|mux_33e:auto_generated|result_node[0]~3 {} ctrlSeq:inst9|_W1 {} sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[7]~24 {} sequencer:inst11|MicroPC:mPC|mPC[7] {} } { 0.000ns 0.000ns 5.746ns 0.248ns 0.244ns 0.727ns 0.721ns } { 0.000ns 0.830ns 0.275ns 0.150ns 0.150ns 0.150ns 0.366ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { ck ck~clkctrl sequencer:inst11|MicroPC:mPC|mPC[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { ck {} ck~combout {} ck~clkctrl {} sequencer:inst11|MicroPC:mPC|mPC[7] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ck control_signals_to_UP\[17\] rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|ram_block1a0~porta_address_reg0 13.592 ns memory " "Info: tco from clock \"ck\" to destination pin \"control_signals_to_UP\[17\]\" through memory \"rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|ram_block1a0~porta_address_reg0\" is 13.592 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck source 2.731 ns + Longest memory " "Info: + Longest clock path from clock \"ck\" to source memory is 2.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 384 8 176 400 "ck" "" } { 200 448 504 216 "ck" "" } { 48 72 152 64 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns ck~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'ck~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { ck ck~clkctrl } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 384 8 176 400 "ck" "" } { 200 448 504 216 "ck" "" } { 48 72 152 64 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.661 ns) 2.731 ns rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|ram_block1a0~porta_address_reg0 3 MEM M4K_X52_Y22 6 " "Info: 3: + IC(0.953 ns) + CELL(0.661 ns) = 2.731 ns; Loc. = M4K_X52_Y22; Fanout = 6; MEM Node = 'rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { ck~clkctrl rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_vq71.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/altsyncram_vq71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.78 % ) " "Info: Total cell delay = 1.660 ns ( 60.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 39.22 % ) " "Info: Total interconnect delay = 1.071 ns ( 39.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { ck ck~clkctrl rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { ck {} ck~combout {} ck~clkctrl {} rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.953ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_vq71.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/altsyncram_vq71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.652 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.652 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y22 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y22; Fanout = 6; MEM Node = 'rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_vq71.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/altsyncram_vq71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|q_a\[21\] 2 MEM M4K_X52_Y22 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y22; Fanout = 1; MEM Node = 'rom:inst7\|altsyncram:altsyncram_component\|altsyncram_vq71:auto_generated\|q_a\[21\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|q_a[21] } "NODE_NAME" } } { "db/altsyncram_vq71.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/altsyncram_vq71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.149 ns) 3.817 ns _T\[1\] 3 COMB LCCOMB_X53_Y22_N8 3 " "Info: 3: + IC(0.675 ns) + CELL(0.149 ns) = 3.817 ns; Loc. = LCCOMB_X53_Y22_N8; Fanout = 3; COMB Node = '_T\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|q_a[21] _T[1] } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 128 200 232 176 "_T" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 4.355 ns ctrlSeq:inst9\|_W2 4 COMB LCCOMB_X53_Y22_N28 20 " "Info: 4: + IC(0.263 ns) + CELL(0.275 ns) = 4.355 ns; Loc. = LCCOMB_X53_Y22_N28; Fanout = 20; COMB Node = 'ctrlSeq:inst9\|_W2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { _T[1] ctrlSeq:inst9|_W2 } "NODE_NAME" } } { "ctrlSeq.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/ctrlSeq.bdf" { { 24 584 632 56 "_W2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.069 ns) + CELL(0.271 ns) 5.695 ns inst5\[17\] 5 COMB LCCOMB_X51_Y23_N4 1 " "Info: 5: + IC(1.069 ns) + CELL(0.271 ns) = 5.695 ns; Loc. = LCCOMB_X51_Y23_N4; Fanout = 1; COMB Node = 'inst5\[17\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { ctrlSeq:inst9|_W2 inst5[17] } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 488 464 512 552 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.189 ns) + CELL(2.768 ns) 10.652 ns control_signals_to_UP\[17\] 6 PIN PIN_V17 0 " "Info: 6: + IC(2.189 ns) + CELL(2.768 ns) = 10.652 ns; Loc. = PIN_V17; Fanout = 0; PIN Node = 'control_signals_to_UP\[17\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.957 ns" { inst5[17] control_signals_to_UP[17] } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 568 624 860 584 "control_signals_to_UP\[19..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.456 ns ( 60.61 % ) " "Info: Total cell delay = 6.456 ns ( 60.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.196 ns ( 39.39 % ) " "Info: Total interconnect delay = 4.196 ns ( 39.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.652 ns" { rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|q_a[21] _T[1] ctrlSeq:inst9|_W2 inst5[17] control_signals_to_UP[17] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.652 ns" { rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 {} rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|q_a[21] {} _T[1] {} ctrlSeq:inst9|_W2 {} inst5[17] {} control_signals_to_UP[17] {} } { 0.000ns 0.000ns 0.675ns 0.263ns 1.069ns 2.189ns } { 0.000ns 2.993ns 0.149ns 0.275ns 0.271ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.731 ns" { ck ck~clkctrl rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.731 ns" { ck {} ck~combout {} ck~clkctrl {} rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 0.118ns 0.953ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.652 ns" { rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|q_a[21] _T[1] ctrlSeq:inst9|_W2 inst5[17] control_signals_to_UP[17] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "10.652 ns" { rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|ram_block1a0~porta_address_reg0 {} rom:inst7|altsyncram:altsyncram_component|altsyncram_vq71:auto_generated|q_a[21] {} _T[1] {} ctrlSeq:inst9|_W2 {} inst5[17] {} control_signals_to_UP[17] {} } { 0.000ns 0.000ns 0.675ns 0.263ns 1.069ns 2.189ns } { 0.000ns 2.993ns 0.149ns 0.275ns 0.271ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sequencer:inst11\|MicroPC:mPC\|mPC\[1\] opcode\[1\] ck -1.553 ns register " "Info: th for register \"sequencer:inst11\|MicroPC:mPC\|mPC\[1\]\" (data pin = \"opcode\[1\]\", clock pin = \"ck\") is -1.553 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ck destination 2.667 ns + Longest register " "Info: + Longest clock path from clock \"ck\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ck 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'ck'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ck } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 384 8 176 400 "ck" "" } { 200 448 504 216 "ck" "" } { 48 72 152 64 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns ck~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'ck~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { ck ck~clkctrl } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 384 8 176 400 "ck" "" } { 200 448 504 216 "ck" "" } { 48 72 152 64 "ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns sequencer:inst11\|MicroPC:mPC\|mPC\[1\] 3 REG LCFF_X51_Y22_N17 4 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X51_Y22_N17; Fanout = 4; REG Node = 'sequencer:inst11\|MicroPC:mPC\|mPC\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { ck~clkctrl sequencer:inst11|MicroPC:mPC|mPC[1] } "NODE_NAME" } } { "MicroPC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/MicroPC.bdf" { { 96 336 400 176 "mPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { ck ck~clkctrl sequencer:inst11|MicroPC:mPC|mPC[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { ck {} ck~combout {} ck~clkctrl {} sequencer:inst11|MicroPC:mPC|mPC[1] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "MicroPC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/MicroPC.bdf" { { 96 336 400 176 "mPC" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.486 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns opcode\[1\] 1 PIN PIN_C13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 6; PIN Node = 'opcode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[1] } "NODE_NAME" } } { "UC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/UC.bdf" { { 504 8 176 520 "opcode\[3..0\]" "" } { 344 688 760 360 "opcode\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.438 ns) 3.310 ns IRdecoder:inst\|initAddress\[1\] 2 COMB LCCOMB_X50_Y22_N6 1 " "Info: 2: + IC(1.893 ns) + CELL(0.438 ns) = 3.310 ns; Loc. = LCCOMB_X50_Y22_N6; Fanout = 1; COMB Node = 'IRdecoder:inst\|initAddress\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { opcode[1] IRdecoder:inst|initAddress[1] } "NODE_NAME" } } { "IRdecoder.vhd" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/IRdecoder.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 3.708 ns sequencer:inst11\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_a3e:auto_generated\|result_node\[1\]~18 3 COMB LCCOMB_X50_Y22_N30 1 " "Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 3.708 ns; Loc. = LCCOMB_X50_Y22_N30; Fanout = 1; COMB Node = 'sequencer:inst11\|lpm_mux0:inst\|lpm_mux:lpm_mux_component\|mux_a3e:auto_generated\|result_node\[1\]~18'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { IRdecoder:inst|initAddress[1] sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[1]~18 } "NODE_NAME" } } { "db/mux_a3e.tdf" "" { Text "C:/Users/nedal/OneDrive/Escritorio/Practica05/db/mux_a3e.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.366 ns) 4.486 ns sequencer:inst11\|MicroPC:mPC\|mPC\[1\] 4 REG LCFF_X51_Y22_N17 4 " "Info: 4: + IC(0.412 ns) + CELL(0.366 ns) = 4.486 ns; Loc. = LCFF_X51_Y22_N17; Fanout = 4; REG Node = 'sequencer:inst11\|MicroPC:mPC\|mPC\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[1]~18 sequencer:inst11|MicroPC:mPC|mPC[1] } "NODE_NAME" } } { "MicroPC.bdf" "" { Schematic "C:/Users/nedal/OneDrive/Escritorio/Practica05/MicroPC.bdf" { { 96 336 400 176 "mPC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.933 ns ( 43.09 % ) " "Info: Total cell delay = 1.933 ns ( 43.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.553 ns ( 56.91 % ) " "Info: Total interconnect delay = 2.553 ns ( 56.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { opcode[1] IRdecoder:inst|initAddress[1] sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[1]~18 sequencer:inst11|MicroPC:mPC|mPC[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.486 ns" { opcode[1] {} opcode[1]~combout {} IRdecoder:inst|initAddress[1] {} sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[1]~18 {} sequencer:inst11|MicroPC:mPC|mPC[1] {} } { 0.000ns 0.000ns 1.893ns 0.248ns 0.412ns } { 0.000ns 0.979ns 0.438ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { ck ck~clkctrl sequencer:inst11|MicroPC:mPC|mPC[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { ck {} ck~combout {} ck~clkctrl {} sequencer:inst11|MicroPC:mPC|mPC[1] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { opcode[1] IRdecoder:inst|initAddress[1] sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[1]~18 sequencer:inst11|MicroPC:mPC|mPC[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.486 ns" { opcode[1] {} opcode[1]~combout {} IRdecoder:inst|initAddress[1] {} sequencer:inst11|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_a3e:auto_generated|result_node[1]~18 {} sequencer:inst11|MicroPC:mPC|mPC[1] {} } { 0.000ns 0.000ns 1.893ns 0.248ns 0.412ns } { 0.000ns 0.979ns 0.438ns 0.150ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 02 11:46:33 2022 " "Info: Processing ended: Fri Dec 02 11:46:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
