<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Frames src/hotspot/cpu/x86/c1_LIRAssembler_x86.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
    <script type="text/javascript" src="../../../../navigation.js"></script>
  </head>
<body onkeypress="keypress(event);">
<a name="0"></a>
<hr />
<pre>   1 /*
<a name="1" id="anc1"></a><span class="line-modified">   2  * Copyright (c) 2000, 2020, Oracle and/or its affiliates. All rights reserved.</span>
   3  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
   4  *
   5  * This code is free software; you can redistribute it and/or modify it
   6  * under the terms of the GNU General Public License version 2 only, as
   7  * published by the Free Software Foundation.
   8  *
   9  * This code is distributed in the hope that it will be useful, but WITHOUT
  10  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  11  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
  12  * version 2 for more details (a copy is included in the LICENSE file that
  13  * accompanied this code).
  14  *
  15  * You should have received a copy of the GNU General Public License version
  16  * 2 along with this work; if not, write to the Free Software Foundation,
  17  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
  18  *
  19  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
  20  * or visit www.oracle.com if you need additional information or have any
  21  * questions.
  22  *
  23  */
  24 
  25 #include &quot;precompiled.hpp&quot;
  26 #include &quot;asm/macroAssembler.hpp&quot;
  27 #include &quot;asm/macroAssembler.inline.hpp&quot;
  28 #include &quot;c1/c1_Compilation.hpp&quot;
  29 #include &quot;c1/c1_LIRAssembler.hpp&quot;
  30 #include &quot;c1/c1_MacroAssembler.hpp&quot;
  31 #include &quot;c1/c1_Runtime1.hpp&quot;
  32 #include &quot;c1/c1_ValueStack.hpp&quot;
  33 #include &quot;ci/ciArrayKlass.hpp&quot;
  34 #include &quot;ci/ciInstance.hpp&quot;
  35 #include &quot;ci/ciValueKlass.hpp&quot;
  36 #include &quot;gc/shared/collectedHeap.hpp&quot;
  37 #include &quot;nativeInst_x86.hpp&quot;
  38 #include &quot;oops/oop.inline.hpp&quot;
  39 #include &quot;oops/objArrayKlass.hpp&quot;
  40 #include &quot;runtime/frame.inline.hpp&quot;
  41 #include &quot;runtime/safepointMechanism.hpp&quot;
  42 #include &quot;runtime/sharedRuntime.hpp&quot;
  43 #include &quot;utilities/powerOfTwo.hpp&quot;
  44 #include &quot;vmreg_x86.inline.hpp&quot;
  45 
  46 
  47 // These masks are used to provide 128-bit aligned bitmasks to the XMM
  48 // instructions, to allow sign-masking or sign-bit flipping.  They allow
  49 // fast versions of NegF/NegD and AbsF/AbsD.
  50 
  51 // Note: &#39;double&#39; and &#39;long long&#39; have 32-bits alignment on x86.
  52 static jlong* double_quadword(jlong *adr, jlong lo, jlong hi) {
  53   // Use the expression (adr)&amp;(~0xF) to provide 128-bits aligned address
  54   // of 128-bits operands for SSE instructions.
  55   jlong *operand = (jlong*)(((intptr_t)adr) &amp; ((intptr_t)(~0xF)));
  56   // Store the value to a 128-bits operand.
  57   operand[0] = lo;
  58   operand[1] = hi;
  59   return operand;
  60 }
  61 
  62 // Buffer for 128-bits masks used by SSE instructions.
  63 static jlong fp_signmask_pool[(4+1)*2]; // 4*128bits(data) + 128bits(alignment)
  64 
  65 // Static initialization during VM startup.
  66 static jlong *float_signmask_pool  = double_quadword(&amp;fp_signmask_pool[1*2],         CONST64(0x7FFFFFFF7FFFFFFF),         CONST64(0x7FFFFFFF7FFFFFFF));
  67 static jlong *double_signmask_pool = double_quadword(&amp;fp_signmask_pool[2*2],         CONST64(0x7FFFFFFFFFFFFFFF),         CONST64(0x7FFFFFFFFFFFFFFF));
  68 static jlong *float_signflip_pool  = double_quadword(&amp;fp_signmask_pool[3*2], (jlong)UCONST64(0x8000000080000000), (jlong)UCONST64(0x8000000080000000));
  69 static jlong *double_signflip_pool = double_quadword(&amp;fp_signmask_pool[4*2], (jlong)UCONST64(0x8000000000000000), (jlong)UCONST64(0x8000000000000000));
  70 
  71 
  72 NEEDS_CLEANUP // remove this definitions ?
  73 const Register IC_Klass    = rax;   // where the IC klass is cached
  74 const Register SYNC_header = rax;   // synchronization header
  75 const Register SHIFT_count = rcx;   // where count for shift operations must be
  76 
  77 #define __ _masm-&gt;
  78 
  79 
  80 static void select_different_registers(Register preserve,
  81                                        Register extra,
  82                                        Register &amp;tmp1,
  83                                        Register &amp;tmp2) {
  84   if (tmp1 == preserve) {
  85     assert_different_registers(tmp1, tmp2, extra);
  86     tmp1 = extra;
  87   } else if (tmp2 == preserve) {
  88     assert_different_registers(tmp1, tmp2, extra);
  89     tmp2 = extra;
  90   }
  91   assert_different_registers(preserve, tmp1, tmp2);
  92 }
  93 
  94 
  95 
  96 static void select_different_registers(Register preserve,
  97                                        Register extra,
  98                                        Register &amp;tmp1,
  99                                        Register &amp;tmp2,
 100                                        Register &amp;tmp3) {
 101   if (tmp1 == preserve) {
 102     assert_different_registers(tmp1, tmp2, tmp3, extra);
 103     tmp1 = extra;
 104   } else if (tmp2 == preserve) {
 105     assert_different_registers(tmp1, tmp2, tmp3, extra);
 106     tmp2 = extra;
 107   } else if (tmp3 == preserve) {
 108     assert_different_registers(tmp1, tmp2, tmp3, extra);
 109     tmp3 = extra;
 110   }
 111   assert_different_registers(preserve, tmp1, tmp2, tmp3);
 112 }
 113 
 114 
 115 
 116 bool LIR_Assembler::is_small_constant(LIR_Opr opr) {
 117   if (opr-&gt;is_constant()) {
 118     LIR_Const* constant = opr-&gt;as_constant_ptr();
 119     switch (constant-&gt;type()) {
 120       case T_INT: {
 121         return true;
 122       }
 123 
 124       default:
 125         return false;
 126     }
 127   }
 128   return false;
 129 }
 130 
 131 
 132 LIR_Opr LIR_Assembler::receiverOpr() {
 133   return FrameMap::receiver_opr;
 134 }
 135 
 136 LIR_Opr LIR_Assembler::osrBufferPointer() {
 137   return FrameMap::as_pointer_opr(receiverOpr()-&gt;as_register());
 138 }
 139 
 140 //--------------fpu register translations-----------------------
 141 
 142 
 143 address LIR_Assembler::float_constant(float f) {
 144   address const_addr = __ float_constant(f);
 145   if (const_addr == NULL) {
 146     bailout(&quot;const section overflow&quot;);
 147     return __ code()-&gt;consts()-&gt;start();
 148   } else {
 149     return const_addr;
 150   }
 151 }
 152 
 153 
 154 address LIR_Assembler::double_constant(double d) {
 155   address const_addr = __ double_constant(d);
 156   if (const_addr == NULL) {
 157     bailout(&quot;const section overflow&quot;);
 158     return __ code()-&gt;consts()-&gt;start();
 159   } else {
 160     return const_addr;
 161   }
 162 }
 163 
 164 #ifndef _LP64
 165 void LIR_Assembler::fpop() {
 166   __ fpop();
 167 }
 168 
 169 void LIR_Assembler::fxch(int i) {
 170   __ fxch(i);
 171 }
 172 
 173 void LIR_Assembler::fld(int i) {
 174   __ fld_s(i);
 175 }
 176 
 177 void LIR_Assembler::ffree(int i) {
 178   __ ffree(i);
 179 }
 180 #endif // !_LP64
 181 
 182 void LIR_Assembler::breakpoint() {
 183   __ int3();
 184 }
 185 
 186 void LIR_Assembler::push(LIR_Opr opr) {
 187   if (opr-&gt;is_single_cpu()) {
 188     __ push_reg(opr-&gt;as_register());
 189   } else if (opr-&gt;is_double_cpu()) {
 190     NOT_LP64(__ push_reg(opr-&gt;as_register_hi()));
 191     __ push_reg(opr-&gt;as_register_lo());
 192   } else if (opr-&gt;is_stack()) {
 193     __ push_addr(frame_map()-&gt;address_for_slot(opr-&gt;single_stack_ix()));
 194   } else if (opr-&gt;is_constant()) {
 195     LIR_Const* const_opr = opr-&gt;as_constant_ptr();
 196     if (const_opr-&gt;type() == T_OBJECT || const_opr-&gt;type() == T_VALUETYPE) {
 197       __ push_oop(const_opr-&gt;as_jobject());
 198     } else if (const_opr-&gt;type() == T_INT) {
 199       __ push_jint(const_opr-&gt;as_jint());
 200     } else {
 201       ShouldNotReachHere();
 202     }
 203 
 204   } else {
 205     ShouldNotReachHere();
 206   }
 207 }
 208 
 209 void LIR_Assembler::pop(LIR_Opr opr) {
 210   if (opr-&gt;is_single_cpu()) {
 211     __ pop_reg(opr-&gt;as_register());
 212   } else {
 213     ShouldNotReachHere();
 214   }
 215 }
 216 
 217 bool LIR_Assembler::is_literal_address(LIR_Address* addr) {
 218   return addr-&gt;base()-&gt;is_illegal() &amp;&amp; addr-&gt;index()-&gt;is_illegal();
 219 }
 220 
 221 //-------------------------------------------
 222 
 223 Address LIR_Assembler::as_Address(LIR_Address* addr) {
 224   return as_Address(addr, rscratch1);
 225 }
 226 
 227 Address LIR_Assembler::as_Address(LIR_Address* addr, Register tmp) {
 228   if (addr-&gt;base()-&gt;is_illegal()) {
 229     assert(addr-&gt;index()-&gt;is_illegal(), &quot;must be illegal too&quot;);
 230     AddressLiteral laddr((address)addr-&gt;disp(), relocInfo::none);
 231     if (! __ reachable(laddr)) {
 232       __ movptr(tmp, laddr.addr());
 233       Address res(tmp, 0);
 234       return res;
 235     } else {
 236       return __ as_Address(laddr);
 237     }
 238   }
 239 
 240   Register base = addr-&gt;base()-&gt;as_pointer_register();
 241 
 242   if (addr-&gt;index()-&gt;is_illegal()) {
 243     return Address( base, addr-&gt;disp());
 244   } else if (addr-&gt;index()-&gt;is_cpu_register()) {
 245     Register index = addr-&gt;index()-&gt;as_pointer_register();
 246     return Address(base, index, (Address::ScaleFactor) addr-&gt;scale(), addr-&gt;disp());
 247   } else if (addr-&gt;index()-&gt;is_constant()) {
 248     intptr_t addr_offset = (addr-&gt;index()-&gt;as_constant_ptr()-&gt;as_jint() &lt;&lt; addr-&gt;scale()) + addr-&gt;disp();
 249     assert(Assembler::is_simm32(addr_offset), &quot;must be&quot;);
 250 
 251     return Address(base, addr_offset);
 252   } else {
 253     Unimplemented();
 254     return Address();
 255   }
 256 }
 257 
 258 
 259 Address LIR_Assembler::as_Address_hi(LIR_Address* addr) {
 260   Address base = as_Address(addr);
 261   return Address(base._base, base._index, base._scale, base._disp + BytesPerWord);
 262 }
 263 
 264 
 265 Address LIR_Assembler::as_Address_lo(LIR_Address* addr) {
 266   return as_Address(addr);
 267 }
 268 
 269 
 270 void LIR_Assembler::osr_entry() {
 271   offsets()-&gt;set_value(CodeOffsets::OSR_Entry, code_offset());
 272   BlockBegin* osr_entry = compilation()-&gt;hir()-&gt;osr_entry();
 273   ValueStack* entry_state = osr_entry-&gt;state();
 274   int number_of_locks = entry_state-&gt;locks_size();
 275 
 276   // we jump here if osr happens with the interpreter
 277   // state set up to continue at the beginning of the
 278   // loop that triggered osr - in particular, we have
 279   // the following registers setup:
 280   //
 281   // rcx: osr buffer
 282   //
 283 
 284   // build frame
 285   ciMethod* m = compilation()-&gt;method();
 286   __ build_frame(initial_frame_size_in_bytes(), bang_size_in_bytes());
 287 
 288   // OSR buffer is
 289   //
 290   // locals[nlocals-1..0]
 291   // monitors[0..number_of_locks]
 292   //
 293   // locals is a direct copy of the interpreter frame so in the osr buffer
 294   // so first slot in the local array is the last local from the interpreter
 295   // and last slot is local[0] (receiver) from the interpreter
 296   //
 297   // Similarly with locks. The first lock slot in the osr buffer is the nth lock
 298   // from the interpreter frame, the nth lock slot in the osr buffer is 0th lock
 299   // in the interpreter frame (the method lock if a sync method)
 300 
 301   // Initialize monitors in the compiled activation.
 302   //   rcx: pointer to osr buffer
 303   //
 304   // All other registers are dead at this point and the locals will be
 305   // copied into place by code emitted in the IR.
 306 
 307   Register OSR_buf = osrBufferPointer()-&gt;as_pointer_register();
 308   { assert(frame::interpreter_frame_monitor_size() == BasicObjectLock::size(), &quot;adjust code below&quot;);
 309     int monitor_offset = BytesPerWord * method()-&gt;max_locals() +
 310       (BasicObjectLock::size() * BytesPerWord) * (number_of_locks - 1);
 311     // SharedRuntime::OSR_migration_begin() packs BasicObjectLocks in
 312     // the OSR buffer using 2 word entries: first the lock and then
 313     // the oop.
 314     for (int i = 0; i &lt; number_of_locks; i++) {
 315       int slot_offset = monitor_offset - ((i * 2) * BytesPerWord);
 316 #ifdef ASSERT
 317       // verify the interpreter&#39;s monitor has a non-null object
 318       {
 319         Label L;
 320         __ cmpptr(Address(OSR_buf, slot_offset + 1*BytesPerWord), (int32_t)NULL_WORD);
 321         __ jcc(Assembler::notZero, L);
 322         __ stop(&quot;locked object is NULL&quot;);
 323         __ bind(L);
 324       }
 325 #endif
 326       __ movptr(rbx, Address(OSR_buf, slot_offset + 0));
 327       __ movptr(frame_map()-&gt;address_for_monitor_lock(i), rbx);
 328       __ movptr(rbx, Address(OSR_buf, slot_offset + 1*BytesPerWord));
 329       __ movptr(frame_map()-&gt;address_for_monitor_object(i), rbx);
 330     }
 331   }
 332 }
 333 
 334 
 335 // inline cache check; done before the frame is built.
 336 int LIR_Assembler::check_icache() {
 337   Register receiver = FrameMap::receiver_opr-&gt;as_register();
 338   Register ic_klass = IC_Klass;
 339   const int ic_cmp_size = LP64_ONLY(10) NOT_LP64(9);
 340   const bool do_post_padding = VerifyOops || UseCompressedClassPointers;
 341   if (!do_post_padding) {
 342     // insert some nops so that the verified entry point is aligned on CodeEntryAlignment
 343     __ align(CodeEntryAlignment, __ offset() + ic_cmp_size);
 344   }
 345   int offset = __ offset();
 346   __ inline_cache_check(receiver, IC_Klass);
 347   assert(__ offset() % CodeEntryAlignment == 0 || do_post_padding, &quot;alignment must be correct&quot;);
 348   if (do_post_padding) {
 349     // force alignment after the cache check.
 350     // It&#39;s been verified to be aligned if !VerifyOops
 351     __ align(CodeEntryAlignment);
 352   }
 353   return offset;
 354 }
 355 
 356 void LIR_Assembler::clinit_barrier(ciMethod* method) {
 357   assert(VM_Version::supports_fast_class_init_checks(), &quot;sanity&quot;);
 358   assert(!method-&gt;holder()-&gt;is_not_initialized(), &quot;initialization should have been started&quot;);
 359 
 360   Label L_skip_barrier;
 361   Register klass = rscratch1;
 362   Register thread = LP64_ONLY( r15_thread ) NOT_LP64( noreg );
 363   assert(thread != noreg, &quot;x86_32 not implemented&quot;);
 364 
 365   __ mov_metadata(klass, method-&gt;holder()-&gt;constant_encoding());
 366   __ clinit_barrier(klass, thread, &amp;L_skip_barrier /*L_fast_path*/);
 367 
 368   __ jump(RuntimeAddress(SharedRuntime::get_handle_wrong_method_stub()));
 369 
 370   __ bind(L_skip_barrier);
 371 }
 372 
 373 void LIR_Assembler::jobject2reg_with_patching(Register reg, CodeEmitInfo* info) {
 374   jobject o = NULL;
 375   PatchingStub* patch = new PatchingStub(_masm, patching_id(info));
 376   __ movoop(reg, o);
 377   patching_epilog(patch, lir_patch_normal, reg, info);
 378 }
 379 
 380 void LIR_Assembler::klass2reg_with_patching(Register reg, CodeEmitInfo* info) {
 381   Metadata* o = NULL;
 382   PatchingStub* patch = new PatchingStub(_masm, PatchingStub::load_klass_id);
 383   __ mov_metadata(reg, o);
 384   patching_epilog(patch, lir_patch_normal, reg, info);
 385 }
 386 
 387 // This specifies the rsp decrement needed to build the frame
 388 int LIR_Assembler::initial_frame_size_in_bytes() const {
 389   // if rounding, must let FrameMap know!
 390 
 391   // The frame_map records size in slots (32bit word)
 392 
 393   // subtract two words to account for return address and link
 394   return (frame_map()-&gt;framesize() - (2*VMRegImpl::slots_per_word))  * VMRegImpl::stack_slot_size;
 395 }
 396 
 397 
 398 int LIR_Assembler::emit_exception_handler() {
 399   // if the last instruction is a call (typically to do a throw which
 400   // is coming at the end after block reordering) the return address
 401   // must still point into the code area in order to avoid assertion
 402   // failures when searching for the corresponding bci =&gt; add a nop
 403   // (was bug 5/14/1999 - gri)
 404   __ nop();
 405 
 406   // generate code for exception handler
 407   address handler_base = __ start_a_stub(exception_handler_size());
 408   if (handler_base == NULL) {
 409     // not enough space left for the handler
 410     bailout(&quot;exception handler overflow&quot;);
 411     return -1;
 412   }
 413 
 414   int offset = code_offset();
 415 
 416   // the exception oop and pc are in rax, and rdx
 417   // no other registers need to be preserved, so invalidate them
 418   __ invalidate_registers(false, true, true, false, true, true);
 419 
 420   // check that there is really an exception
 421   __ verify_not_null_oop(rax);
 422 
 423   // search an exception handler (rax: exception oop, rdx: throwing pc)
 424   __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::handle_exception_from_callee_id)));
 425   __ should_not_reach_here();
 426   guarantee(code_offset() - offset &lt;= exception_handler_size(), &quot;overflow&quot;);
 427   __ end_a_stub();
 428 
 429   return offset;
 430 }
 431 
 432 
 433 // Emit the code to remove the frame from the stack in the exception
 434 // unwind path.
 435 int LIR_Assembler::emit_unwind_handler() {
 436 #ifndef PRODUCT
 437   if (CommentedAssembly) {
 438     _masm-&gt;block_comment(&quot;Unwind handler&quot;);
 439   }
 440 #endif
 441 
 442   int offset = code_offset();
 443 
 444   // Fetch the exception from TLS and clear out exception related thread state
 445   Register thread = NOT_LP64(rsi) LP64_ONLY(r15_thread);
 446   NOT_LP64(__ get_thread(rsi));
 447   __ movptr(rax, Address(thread, JavaThread::exception_oop_offset()));
 448   __ movptr(Address(thread, JavaThread::exception_oop_offset()), (intptr_t)NULL_WORD);
 449   __ movptr(Address(thread, JavaThread::exception_pc_offset()), (intptr_t)NULL_WORD);
 450 
 451   __ bind(_unwind_handler_entry);
 452   __ verify_not_null_oop(rax);
 453   if (method()-&gt;is_synchronized() || compilation()-&gt;env()-&gt;dtrace_method_probes()) {
 454     __ mov(rbx, rax);  // Preserve the exception (rbx is always callee-saved)
 455   }
 456 
 457   // Preform needed unlocking
 458   MonitorExitStub* stub = NULL;
 459   if (method()-&gt;is_synchronized()) {
 460     monitor_address(0, FrameMap::rax_opr);
 461     stub = new MonitorExitStub(FrameMap::rax_opr, true, 0);
 462     __ unlock_object(rdi, rsi, rax, *stub-&gt;entry());
 463     __ bind(*stub-&gt;continuation());
 464   }
 465 
 466   if (compilation()-&gt;env()-&gt;dtrace_method_probes()) {
 467 #ifdef _LP64
 468     __ mov(rdi, r15_thread);
 469     __ mov_metadata(rsi, method()-&gt;constant_encoding());
 470 #else
 471     __ get_thread(rax);
 472     __ movptr(Address(rsp, 0), rax);
 473     __ mov_metadata(Address(rsp, sizeof(void*)), method()-&gt;constant_encoding());
 474 #endif
 475     __ call(RuntimeAddress(CAST_FROM_FN_PTR(address, SharedRuntime::dtrace_method_exit)));
 476   }
 477 
 478   if (method()-&gt;is_synchronized() || compilation()-&gt;env()-&gt;dtrace_method_probes()) {
 479     __ mov(rax, rbx);  // Restore the exception
 480   }
 481 
 482   // remove the activation and dispatch to the unwind handler
 483   int initial_framesize = initial_frame_size_in_bytes();
 484   __ remove_frame(initial_framesize, needs_stack_repair(), initial_framesize - wordSize);
 485   __ jump(RuntimeAddress(Runtime1::entry_for(Runtime1::unwind_exception_id)));
 486 
 487   // Emit the slow path assembly
 488   if (stub != NULL) {
 489     stub-&gt;emit_code(this);
 490   }
 491 
 492   return offset;
 493 }
 494 
 495 
 496 int LIR_Assembler::emit_deopt_handler() {
 497   // if the last instruction is a call (typically to do a throw which
 498   // is coming at the end after block reordering) the return address
 499   // must still point into the code area in order to avoid assertion
 500   // failures when searching for the corresponding bci =&gt; add a nop
 501   // (was bug 5/14/1999 - gri)
 502   __ nop();
 503 
 504   // generate code for exception handler
 505   address handler_base = __ start_a_stub(deopt_handler_size());
 506   if (handler_base == NULL) {
 507     // not enough space left for the handler
 508     bailout(&quot;deopt handler overflow&quot;);
 509     return -1;
 510   }
 511 
 512   int offset = code_offset();
 513   InternalAddress here(__ pc());
 514 
 515   __ pushptr(here.addr());
 516   __ jump(RuntimeAddress(SharedRuntime::deopt_blob()-&gt;unpack()));
 517   guarantee(code_offset() - offset &lt;= deopt_handler_size(), &quot;overflow&quot;);
 518   __ end_a_stub();
 519 
 520   return offset;
 521 }
 522 
 523 
 524 void LIR_Assembler::return_op(LIR_Opr result) {
 525   assert(result-&gt;is_illegal() || !result-&gt;is_single_cpu() || result-&gt;as_register() == rax, &quot;word returns are in rax,&quot;);
 526   if (!result-&gt;is_illegal() &amp;&amp; result-&gt;is_float_kind() &amp;&amp; !result-&gt;is_xmm_register()) {
 527     assert(result-&gt;fpu() == 0, &quot;result must already be on TOS&quot;);
 528   }
 529 
 530   ciMethod* method = compilation()-&gt;method();
 531   if (ValueTypeReturnedAsFields &amp;&amp; method-&gt;signature()-&gt;returns_never_null()) {
 532     ciType* return_type = method-&gt;return_type();
 533     if (return_type-&gt;is_valuetype()) {
 534       ciValueKlass* vk = return_type-&gt;as_value_klass();
 535       if (vk-&gt;can_be_returned_as_fields()) {
 536 #ifndef _LP64
 537         Unimplemented();
 538 #else
 539         address unpack_handler = vk-&gt;unpack_handler();
 540         assert(unpack_handler != NULL, &quot;must be&quot;);
 541         __ call(RuntimeAddress(unpack_handler));
 542         // At this point, rax points to the value object (for interpreter or C1 caller).
 543         // The fields of the object are copied into registers (for C2 caller).
 544 #endif
 545       }
 546     }
 547   }
 548 
 549   // Pop the stack before the safepoint code
 550   int initial_framesize = initial_frame_size_in_bytes();
 551   __ remove_frame(initial_framesize, needs_stack_repair(), initial_framesize - wordSize);
 552 
 553   if (StackReservedPages &gt; 0 &amp;&amp; compilation()-&gt;has_reserved_stack_access()) {
 554     __ reserved_stack_check();
 555   }
 556 
 557   bool result_is_oop = result-&gt;is_valid() ? result-&gt;is_oop() : false;
 558 
 559   // Note: we do not need to round double result; float result has the right precision
 560   // the poll sets the condition code, but no data registers
 561 
<a name="2" id="anc2"></a><span class="line-modified"> 562 #ifdef _LP64</span>
<span class="line-modified"> 563   const Register poll_addr = rscratch1;</span>

 564   __ movptr(poll_addr, Address(r15_thread, Thread::polling_page_offset()));
 565 #else
<a name="3" id="anc3"></a><span class="line-modified"> 566   const Register poll_addr = rbx;</span>
<span class="line-modified"> 567   assert(FrameMap::is_caller_save_register(poll_addr), &quot;will overwrite&quot;);</span>
<span class="line-modified"> 568   __ get_thread(poll_addr);</span>
<span class="line-modified"> 569   __ movptr(poll_addr, Address(poll_addr, Thread::polling_page_offset()));</span>
 570 #endif
<a name="4" id="anc4"></a><span class="line-modified"> 571   __ relocate(relocInfo::poll_return_type);</span>
<span class="line-modified"> 572   __ testl(rax, Address(poll_addr, 0));</span>











 573   __ ret(0);
 574 }
 575 
 576 
 577 int LIR_Assembler::store_value_type_fields_to_buf(ciValueKlass* vk) {
 578   return (__ store_value_type_fields_to_buf(vk, false));
 579 }
 580 
 581 int LIR_Assembler::safepoint_poll(LIR_Opr tmp, CodeEmitInfo* info) {
 582   guarantee(info != NULL, &quot;Shouldn&#39;t be NULL&quot;);
 583   int offset = __ offset();
<a name="5" id="anc5"></a><span class="line-modified"> 584 #ifdef _LP64</span>
<span class="line-modified"> 585   const Register poll_addr = rscratch1;</span>

 586   __ movptr(poll_addr, Address(r15_thread, Thread::polling_page_offset()));
 587 #else
<a name="6" id="anc6"></a><span class="line-modified"> 588   assert(tmp-&gt;is_cpu_register(), &quot;needed&quot;);</span>
<span class="line-modified"> 589   const Register poll_addr = tmp-&gt;as_register();</span>
<span class="line-modified"> 590   __ get_thread(poll_addr);</span>
<span class="line-modified"> 591   __ movptr(poll_addr, Address(poll_addr, in_bytes(Thread::polling_page_offset())));</span>
 592 #endif
<a name="7" id="anc7"></a><span class="line-modified"> 593   add_debug_info_for_branch(info);</span>
<span class="line-modified"> 594   __ relocate(relocInfo::poll_type);</span>
<span class="line-modified"> 595   address pre_pc = __ pc();</span>
<span class="line-modified"> 596   __ testl(rax, Address(poll_addr, 0));</span>
<span class="line-modified"> 597   address post_pc = __ pc();</span>
<span class="line-modified"> 598   guarantee(pointer_delta(post_pc, pre_pc, 1) == 2 LP64_ONLY(+1), &quot;must be exact length&quot;);</span>













 599   return offset;
 600 }
 601 
 602 
 603 void LIR_Assembler::move_regs(Register from_reg, Register to_reg) {
 604   if (from_reg != to_reg) __ mov(to_reg, from_reg);
 605 }
 606 
 607 void LIR_Assembler::swap_reg(Register a, Register b) {
 608   __ xchgptr(a, b);
 609 }
 610 
 611 
 612 void LIR_Assembler::const2reg(LIR_Opr src, LIR_Opr dest, LIR_PatchCode patch_code, CodeEmitInfo* info) {
 613   assert(src-&gt;is_constant(), &quot;should not call otherwise&quot;);
 614   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
 615   LIR_Const* c = src-&gt;as_constant_ptr();
 616 
 617   switch (c-&gt;type()) {
 618     case T_INT: {
 619       assert(patch_code == lir_patch_none, &quot;no patching handled here&quot;);
 620       __ movl(dest-&gt;as_register(), c-&gt;as_jint());
 621       break;
 622     }
 623 
 624     case T_ADDRESS: {
 625       assert(patch_code == lir_patch_none, &quot;no patching handled here&quot;);
 626       __ movptr(dest-&gt;as_register(), c-&gt;as_jint());
 627       break;
 628     }
 629 
 630     case T_LONG: {
 631       assert(patch_code == lir_patch_none, &quot;no patching handled here&quot;);
 632 #ifdef _LP64
 633       __ movptr(dest-&gt;as_register_lo(), (intptr_t)c-&gt;as_jlong());
 634 #else
 635       __ movptr(dest-&gt;as_register_lo(), c-&gt;as_jint_lo());
 636       __ movptr(dest-&gt;as_register_hi(), c-&gt;as_jint_hi());
 637 #endif // _LP64
 638       break;
 639     }
 640 
 641     case T_VALUETYPE: // Fall through
 642     case T_OBJECT: {
 643       if (patch_code != lir_patch_none) {
 644         jobject2reg_with_patching(dest-&gt;as_register(), info);
 645       } else {
 646         __ movoop(dest-&gt;as_register(), c-&gt;as_jobject());
 647       }
 648       break;
 649     }
 650 
 651     case T_METADATA: {
 652       if (patch_code != lir_patch_none) {
 653         klass2reg_with_patching(dest-&gt;as_register(), info);
 654       } else {
 655         __ mov_metadata(dest-&gt;as_register(), c-&gt;as_metadata());
 656       }
 657       break;
 658     }
 659 
 660     case T_FLOAT: {
 661       if (dest-&gt;is_single_xmm()) {
 662         if (LP64_ONLY(UseAVX &lt;= 2 &amp;&amp;) c-&gt;is_zero_float()) {
 663           __ xorps(dest-&gt;as_xmm_float_reg(), dest-&gt;as_xmm_float_reg());
 664         } else {
 665           __ movflt(dest-&gt;as_xmm_float_reg(),
 666                    InternalAddress(float_constant(c-&gt;as_jfloat())));
 667         }
 668       } else {
 669 #ifndef _LP64
 670         assert(dest-&gt;is_single_fpu(), &quot;must be&quot;);
 671         assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be TOS&quot;);
 672         if (c-&gt;is_zero_float()) {
 673           __ fldz();
 674         } else if (c-&gt;is_one_float()) {
 675           __ fld1();
 676         } else {
 677           __ fld_s (InternalAddress(float_constant(c-&gt;as_jfloat())));
 678         }
 679 #else
 680         ShouldNotReachHere();
 681 #endif // !_LP64
 682       }
 683       break;
 684     }
 685 
 686     case T_DOUBLE: {
 687       if (dest-&gt;is_double_xmm()) {
 688         if (LP64_ONLY(UseAVX &lt;= 2 &amp;&amp;) c-&gt;is_zero_double()) {
 689           __ xorpd(dest-&gt;as_xmm_double_reg(), dest-&gt;as_xmm_double_reg());
 690         } else {
 691           __ movdbl(dest-&gt;as_xmm_double_reg(),
 692                     InternalAddress(double_constant(c-&gt;as_jdouble())));
 693         }
 694       } else {
 695 #ifndef _LP64
 696         assert(dest-&gt;is_double_fpu(), &quot;must be&quot;);
 697         assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be TOS&quot;);
 698         if (c-&gt;is_zero_double()) {
 699           __ fldz();
 700         } else if (c-&gt;is_one_double()) {
 701           __ fld1();
 702         } else {
 703           __ fld_d (InternalAddress(double_constant(c-&gt;as_jdouble())));
 704         }
 705 #else
 706         ShouldNotReachHere();
 707 #endif // !_LP64
 708       }
 709       break;
 710     }
 711 
 712     default:
 713       ShouldNotReachHere();
 714   }
 715 }
 716 
 717 void LIR_Assembler::const2stack(LIR_Opr src, LIR_Opr dest) {
 718   assert(src-&gt;is_constant(), &quot;should not call otherwise&quot;);
 719   assert(dest-&gt;is_stack(), &quot;should not call otherwise&quot;);
 720   LIR_Const* c = src-&gt;as_constant_ptr();
 721 
 722   switch (c-&gt;type()) {
 723     case T_INT:  // fall through
 724     case T_FLOAT:
 725       __ movl(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), c-&gt;as_jint_bits());
 726       break;
 727 
 728     case T_ADDRESS:
 729       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), c-&gt;as_jint_bits());
 730       break;
 731 
 732     case T_VALUETYPE: // Fall through
 733     case T_OBJECT:
 734       __ movoop(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), c-&gt;as_jobject());
 735       break;
 736 
 737     case T_LONG:  // fall through
 738     case T_DOUBLE:
 739 #ifdef _LP64
 740       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(),
 741                                             lo_word_offset_in_bytes), (intptr_t)c-&gt;as_jlong_bits());
 742 #else
 743       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(),
 744                                               lo_word_offset_in_bytes), c-&gt;as_jint_lo_bits());
 745       __ movptr(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(),
 746                                               hi_word_offset_in_bytes), c-&gt;as_jint_hi_bits());
 747 #endif // _LP64
 748       break;
 749 
 750     default:
 751       ShouldNotReachHere();
 752   }
 753 }
 754 
 755 void LIR_Assembler::const2mem(LIR_Opr src, LIR_Opr dest, BasicType type, CodeEmitInfo* info, bool wide) {
 756   assert(src-&gt;is_constant(), &quot;should not call otherwise&quot;);
 757   assert(dest-&gt;is_address(), &quot;should not call otherwise&quot;);
 758   LIR_Const* c = src-&gt;as_constant_ptr();
 759   LIR_Address* addr = dest-&gt;as_address_ptr();
 760 
 761   int null_check_here = code_offset();
 762   switch (type) {
 763     case T_INT:    // fall through
 764     case T_FLOAT:
 765       __ movl(as_Address(addr), c-&gt;as_jint_bits());
 766       break;
 767 
 768     case T_ADDRESS:
 769       __ movptr(as_Address(addr), c-&gt;as_jint_bits());
 770       break;
 771 
 772     case T_VALUETYPE: // fall through
 773     case T_OBJECT:  // fall through
 774     case T_ARRAY:
 775       if (c-&gt;as_jobject() == NULL) {
 776         if (UseCompressedOops &amp;&amp; !wide) {
 777           __ movl(as_Address(addr), (int32_t)NULL_WORD);
 778         } else {
 779 #ifdef _LP64
 780           __ xorptr(rscratch1, rscratch1);
 781           null_check_here = code_offset();
 782           __ movptr(as_Address(addr), rscratch1);
 783 #else
 784           __ movptr(as_Address(addr), NULL_WORD);
 785 #endif
 786         }
 787       } else {
 788         if (is_literal_address(addr)) {
 789           ShouldNotReachHere();
 790           __ movoop(as_Address(addr, noreg), c-&gt;as_jobject());
 791         } else {
 792 #ifdef _LP64
 793           __ movoop(rscratch1, c-&gt;as_jobject());
 794           if (UseCompressedOops &amp;&amp; !wide) {
 795             __ encode_heap_oop(rscratch1);
 796             null_check_here = code_offset();
 797             __ movl(as_Address_lo(addr), rscratch1);
 798           } else {
 799             null_check_here = code_offset();
 800             __ movptr(as_Address_lo(addr), rscratch1);
 801           }
 802 #else
 803           __ movoop(as_Address(addr), c-&gt;as_jobject());
 804 #endif
 805         }
 806       }
 807       break;
 808 
 809     case T_LONG:    // fall through
 810     case T_DOUBLE:
 811 #ifdef _LP64
 812       if (is_literal_address(addr)) {
 813         ShouldNotReachHere();
 814         __ movptr(as_Address(addr, r15_thread), (intptr_t)c-&gt;as_jlong_bits());
 815       } else {
 816         __ movptr(r10, (intptr_t)c-&gt;as_jlong_bits());
 817         null_check_here = code_offset();
 818         __ movptr(as_Address_lo(addr), r10);
 819       }
 820 #else
 821       // Always reachable in 32bit so this doesn&#39;t produce useless move literal
 822       __ movptr(as_Address_hi(addr), c-&gt;as_jint_hi_bits());
 823       __ movptr(as_Address_lo(addr), c-&gt;as_jint_lo_bits());
 824 #endif // _LP64
 825       break;
 826 
 827     case T_BOOLEAN: // fall through
 828     case T_BYTE:
 829       __ movb(as_Address(addr), c-&gt;as_jint() &amp; 0xFF);
 830       break;
 831 
 832     case T_CHAR:    // fall through
 833     case T_SHORT:
 834       __ movw(as_Address(addr), c-&gt;as_jint() &amp; 0xFFFF);
 835       break;
 836 
 837     default:
 838       ShouldNotReachHere();
 839   };
 840 
 841   if (info != NULL) {
 842     add_debug_info_for_null_check(null_check_here, info);
 843   }
 844 }
 845 
 846 
 847 void LIR_Assembler::reg2reg(LIR_Opr src, LIR_Opr dest) {
 848   assert(src-&gt;is_register(), &quot;should not call otherwise&quot;);
 849   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
 850 
 851   // move between cpu-registers
 852   if (dest-&gt;is_single_cpu()) {
 853 #ifdef _LP64
 854     if (src-&gt;type() == T_LONG) {
 855       // Can do LONG -&gt; OBJECT
 856       move_regs(src-&gt;as_register_lo(), dest-&gt;as_register());
 857       return;
 858     }
 859 #endif
 860     assert(src-&gt;is_single_cpu(), &quot;must match&quot;);
 861     if (src-&gt;type() == T_OBJECT || src-&gt;type() == T_VALUETYPE) {
 862       __ verify_oop(src-&gt;as_register());
 863     }
 864     move_regs(src-&gt;as_register(), dest-&gt;as_register());
 865 
 866   } else if (dest-&gt;is_double_cpu()) {
 867 #ifdef _LP64
 868     if (is_reference_type(src-&gt;type())) {
 869       // Surprising to me but we can see move of a long to t_object
 870       __ verify_oop(src-&gt;as_register());
 871       move_regs(src-&gt;as_register(), dest-&gt;as_register_lo());
 872       return;
 873     }
 874 #endif
 875     assert(src-&gt;is_double_cpu(), &quot;must match&quot;);
 876     Register f_lo = src-&gt;as_register_lo();
 877     Register f_hi = src-&gt;as_register_hi();
 878     Register t_lo = dest-&gt;as_register_lo();
 879     Register t_hi = dest-&gt;as_register_hi();
 880 #ifdef _LP64
 881     assert(f_hi == f_lo, &quot;must be same&quot;);
 882     assert(t_hi == t_lo, &quot;must be same&quot;);
 883     move_regs(f_lo, t_lo);
 884 #else
 885     assert(f_lo != f_hi &amp;&amp; t_lo != t_hi, &quot;invalid register allocation&quot;);
 886 
 887 
 888     if (f_lo == t_hi &amp;&amp; f_hi == t_lo) {
 889       swap_reg(f_lo, f_hi);
 890     } else if (f_hi == t_lo) {
 891       assert(f_lo != t_hi, &quot;overwriting register&quot;);
 892       move_regs(f_hi, t_hi);
 893       move_regs(f_lo, t_lo);
 894     } else {
 895       assert(f_hi != t_lo, &quot;overwriting register&quot;);
 896       move_regs(f_lo, t_lo);
 897       move_regs(f_hi, t_hi);
 898     }
 899 #endif // LP64
 900 
 901 #ifndef _LP64
 902     // special moves from fpu-register to xmm-register
 903     // necessary for method results
 904   } else if (src-&gt;is_single_xmm() &amp;&amp; !dest-&gt;is_single_xmm()) {
 905     __ movflt(Address(rsp, 0), src-&gt;as_xmm_float_reg());
 906     __ fld_s(Address(rsp, 0));
 907   } else if (src-&gt;is_double_xmm() &amp;&amp; !dest-&gt;is_double_xmm()) {
 908     __ movdbl(Address(rsp, 0), src-&gt;as_xmm_double_reg());
 909     __ fld_d(Address(rsp, 0));
 910   } else if (dest-&gt;is_single_xmm() &amp;&amp; !src-&gt;is_single_xmm()) {
 911     __ fstp_s(Address(rsp, 0));
 912     __ movflt(dest-&gt;as_xmm_float_reg(), Address(rsp, 0));
 913   } else if (dest-&gt;is_double_xmm() &amp;&amp; !src-&gt;is_double_xmm()) {
 914     __ fstp_d(Address(rsp, 0));
 915     __ movdbl(dest-&gt;as_xmm_double_reg(), Address(rsp, 0));
 916 #endif // !_LP64
 917 
 918     // move between xmm-registers
 919   } else if (dest-&gt;is_single_xmm()) {
 920     assert(src-&gt;is_single_xmm(), &quot;must match&quot;);
 921     __ movflt(dest-&gt;as_xmm_float_reg(), src-&gt;as_xmm_float_reg());
 922   } else if (dest-&gt;is_double_xmm()) {
 923     assert(src-&gt;is_double_xmm(), &quot;must match&quot;);
 924     __ movdbl(dest-&gt;as_xmm_double_reg(), src-&gt;as_xmm_double_reg());
 925 
 926 #ifndef _LP64
 927     // move between fpu-registers (no instruction necessary because of fpu-stack)
 928   } else if (dest-&gt;is_single_fpu() || dest-&gt;is_double_fpu()) {
 929     assert(src-&gt;is_single_fpu() || src-&gt;is_double_fpu(), &quot;must match&quot;);
 930     assert(src-&gt;fpu() == dest-&gt;fpu(), &quot;currently should be nothing to do&quot;);
 931 #endif // !_LP64
 932 
 933   } else {
 934     ShouldNotReachHere();
 935   }
 936 }
 937 
 938 void LIR_Assembler::reg2stack(LIR_Opr src, LIR_Opr dest, BasicType type, bool pop_fpu_stack) {
 939   assert(src-&gt;is_register(), &quot;should not call otherwise&quot;);
 940   assert(dest-&gt;is_stack(), &quot;should not call otherwise&quot;);
 941 
 942   if (src-&gt;is_single_cpu()) {
 943     Address dst = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
 944     if (is_reference_type(type)) {
 945       __ verify_oop(src-&gt;as_register());
 946       __ movptr (dst, src-&gt;as_register());
 947     } else if (type == T_METADATA || type == T_ADDRESS) {
 948       __ movptr (dst, src-&gt;as_register());
 949     } else {
 950       __ movl (dst, src-&gt;as_register());
 951     }
 952 
 953   } else if (src-&gt;is_double_cpu()) {
 954     Address dstLO = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), lo_word_offset_in_bytes);
 955     Address dstHI = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), hi_word_offset_in_bytes);
 956     __ movptr (dstLO, src-&gt;as_register_lo());
 957     NOT_LP64(__ movptr (dstHI, src-&gt;as_register_hi()));
 958 
 959   } else if (src-&gt;is_single_xmm()) {
 960     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
 961     __ movflt(dst_addr, src-&gt;as_xmm_float_reg());
 962 
 963   } else if (src-&gt;is_double_xmm()) {
 964     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix());
 965     __ movdbl(dst_addr, src-&gt;as_xmm_double_reg());
 966 
 967 #ifndef _LP64
 968   } else if (src-&gt;is_single_fpu()) {
 969     assert(src-&gt;fpu_regnr() == 0, &quot;argument must be on TOS&quot;);
 970     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix());
 971     if (pop_fpu_stack)     __ fstp_s (dst_addr);
 972     else                   __ fst_s  (dst_addr);
 973 
 974   } else if (src-&gt;is_double_fpu()) {
 975     assert(src-&gt;fpu_regnrLo() == 0, &quot;argument must be on TOS&quot;);
 976     Address dst_addr = frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix());
 977     if (pop_fpu_stack)     __ fstp_d (dst_addr);
 978     else                   __ fst_d  (dst_addr);
 979 #endif // !_LP64
 980 
 981   } else {
 982     ShouldNotReachHere();
 983   }
 984 }
 985 
 986 
 987 void LIR_Assembler::reg2mem(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool pop_fpu_stack, bool wide, bool /* unaligned */) {
 988   LIR_Address* to_addr = dest-&gt;as_address_ptr();
 989   PatchingStub* patch = NULL;
 990   Register compressed_src = rscratch1;
 991 
 992   if (is_reference_type(type)) {
 993     __ verify_oop(src-&gt;as_register());
 994 #ifdef _LP64
 995     if (UseCompressedOops &amp;&amp; !wide) {
 996       __ movptr(compressed_src, src-&gt;as_register());
 997       __ encode_heap_oop(compressed_src);
 998       if (patch_code != lir_patch_none) {
 999         info-&gt;oop_map()-&gt;set_narrowoop(compressed_src-&gt;as_VMReg());
1000       }
1001     }
1002 #endif
1003   }
1004 
1005   if (patch_code != lir_patch_none) {
1006     patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1007     Address toa = as_Address(to_addr);
1008     assert(toa.disp() != 0, &quot;must have&quot;);
1009   }
1010 
1011   int null_check_here = code_offset();
1012   switch (type) {
1013     case T_FLOAT: {
1014 #ifdef _LP64
1015       assert(src-&gt;is_single_xmm(), &quot;not a float&quot;);
1016       __ movflt(as_Address(to_addr), src-&gt;as_xmm_float_reg());
1017 #else
1018       if (src-&gt;is_single_xmm()) {
1019         __ movflt(as_Address(to_addr), src-&gt;as_xmm_float_reg());
1020       } else {
1021         assert(src-&gt;is_single_fpu(), &quot;must be&quot;);
1022         assert(src-&gt;fpu_regnr() == 0, &quot;argument must be on TOS&quot;);
1023         if (pop_fpu_stack)      __ fstp_s(as_Address(to_addr));
1024         else                    __ fst_s (as_Address(to_addr));
1025       }
1026 #endif // _LP64
1027       break;
1028     }
1029 
1030     case T_DOUBLE: {
1031 #ifdef _LP64
1032       assert(src-&gt;is_double_xmm(), &quot;not a double&quot;);
1033       __ movdbl(as_Address(to_addr), src-&gt;as_xmm_double_reg());
1034 #else
1035       if (src-&gt;is_double_xmm()) {
1036         __ movdbl(as_Address(to_addr), src-&gt;as_xmm_double_reg());
1037       } else {
1038         assert(src-&gt;is_double_fpu(), &quot;must be&quot;);
1039         assert(src-&gt;fpu_regnrLo() == 0, &quot;argument must be on TOS&quot;);
1040         if (pop_fpu_stack)      __ fstp_d(as_Address(to_addr));
1041         else                    __ fst_d (as_Address(to_addr));
1042       }
1043 #endif // _LP64
1044       break;
1045     }
1046 
1047     case T_VALUETYPE: // fall through
1048     case T_ARRAY:   // fall through
1049     case T_OBJECT:  // fall through
1050       if (UseCompressedOops &amp;&amp; !wide) {
1051         __ movl(as_Address(to_addr), compressed_src);
1052       } else {
1053         __ movptr(as_Address(to_addr), src-&gt;as_register());
1054       }
1055       break;
1056     case T_METADATA:
1057       // We get here to store a method pointer to the stack to pass to
1058       // a dtrace runtime call. This can&#39;t work on 64 bit with
1059       // compressed klass ptrs: T_METADATA can be a compressed klass
1060       // ptr or a 64 bit method pointer.
1061       LP64_ONLY(ShouldNotReachHere());
1062       __ movptr(as_Address(to_addr), src-&gt;as_register());
1063       break;
1064     case T_ADDRESS:
1065       __ movptr(as_Address(to_addr), src-&gt;as_register());
1066       break;
1067     case T_INT:
1068       __ movl(as_Address(to_addr), src-&gt;as_register());
1069       break;
1070 
1071     case T_LONG: {
1072       Register from_lo = src-&gt;as_register_lo();
1073       Register from_hi = src-&gt;as_register_hi();
1074 #ifdef _LP64
1075       __ movptr(as_Address_lo(to_addr), from_lo);
1076 #else
1077       Register base = to_addr-&gt;base()-&gt;as_register();
1078       Register index = noreg;
1079       if (to_addr-&gt;index()-&gt;is_register()) {
1080         index = to_addr-&gt;index()-&gt;as_register();
1081       }
1082       if (base == from_lo || index == from_lo) {
1083         assert(base != from_hi, &quot;can&#39;t be&quot;);
1084         assert(index == noreg || (index != base &amp;&amp; index != from_hi), &quot;can&#39;t handle this&quot;);
1085         __ movl(as_Address_hi(to_addr), from_hi);
1086         if (patch != NULL) {
1087           patching_epilog(patch, lir_patch_high, base, info);
1088           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1089           patch_code = lir_patch_low;
1090         }
1091         __ movl(as_Address_lo(to_addr), from_lo);
1092       } else {
1093         assert(index == noreg || (index != base &amp;&amp; index != from_lo), &quot;can&#39;t handle this&quot;);
1094         __ movl(as_Address_lo(to_addr), from_lo);
1095         if (patch != NULL) {
1096           patching_epilog(patch, lir_patch_low, base, info);
1097           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1098           patch_code = lir_patch_high;
1099         }
1100         __ movl(as_Address_hi(to_addr), from_hi);
1101       }
1102 #endif // _LP64
1103       break;
1104     }
1105 
1106     case T_BYTE:    // fall through
1107     case T_BOOLEAN: {
1108       Register src_reg = src-&gt;as_register();
1109       Address dst_addr = as_Address(to_addr);
1110       assert(VM_Version::is_P6() || src_reg-&gt;has_byte_register(), &quot;must use byte registers if not P6&quot;);
1111       __ movb(dst_addr, src_reg);
1112       break;
1113     }
1114 
1115     case T_CHAR:    // fall through
1116     case T_SHORT:
1117       __ movw(as_Address(to_addr), src-&gt;as_register());
1118       break;
1119 
1120     default:
1121       ShouldNotReachHere();
1122   }
1123   if (info != NULL) {
1124     add_debug_info_for_null_check(null_check_here, info);
1125   }
1126 
1127   if (patch_code != lir_patch_none) {
1128     patching_epilog(patch, patch_code, to_addr-&gt;base()-&gt;as_register(), info);
1129   }
1130 }
1131 
1132 
1133 void LIR_Assembler::stack2reg(LIR_Opr src, LIR_Opr dest, BasicType type) {
1134   assert(src-&gt;is_stack(), &quot;should not call otherwise&quot;);
1135   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
1136 
1137   if (dest-&gt;is_single_cpu()) {
1138     if (is_reference_type(type)) {
1139       __ movptr(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));
1140       __ verify_oop(dest-&gt;as_register());
1141     } else if (type == T_METADATA || type == T_ADDRESS) {
1142       __ movptr(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));
1143     } else {
1144       __ movl(dest-&gt;as_register(), frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix()));
1145     }
1146 
1147   } else if (dest-&gt;is_double_cpu()) {
1148     Address src_addr_LO = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix(), lo_word_offset_in_bytes);
1149     Address src_addr_HI = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix(), hi_word_offset_in_bytes);
1150     __ movptr(dest-&gt;as_register_lo(), src_addr_LO);
1151     NOT_LP64(__ movptr(dest-&gt;as_register_hi(), src_addr_HI));
1152 
1153   } else if (dest-&gt;is_single_xmm()) {
1154     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix());
1155     __ movflt(dest-&gt;as_xmm_float_reg(), src_addr);
1156 
1157   } else if (dest-&gt;is_double_xmm()) {
1158     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix());
1159     __ movdbl(dest-&gt;as_xmm_double_reg(), src_addr);
1160 
1161 #ifndef _LP64
1162   } else if (dest-&gt;is_single_fpu()) {
1163     assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be TOS&quot;);
1164     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;single_stack_ix());
1165     __ fld_s(src_addr);
1166 
1167   } else if (dest-&gt;is_double_fpu()) {
1168     assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be TOS&quot;);
1169     Address src_addr = frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix());
1170     __ fld_d(src_addr);
1171 #endif // _LP64
1172 
1173   } else {
1174     ShouldNotReachHere();
1175   }
1176 }
1177 
1178 
1179 void LIR_Assembler::stack2stack(LIR_Opr src, LIR_Opr dest, BasicType type) {
1180   if (src-&gt;is_single_stack()) {
1181     if (is_reference_type(type)) {
1182       __ pushptr(frame_map()-&gt;address_for_slot(src -&gt;single_stack_ix()));
1183       __ popptr (frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()));
1184     } else {
1185 #ifndef _LP64
1186       __ pushl(frame_map()-&gt;address_for_slot(src -&gt;single_stack_ix()));
1187       __ popl (frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()));
1188 #else
1189       //no pushl on 64bits
1190       __ movl(rscratch1, frame_map()-&gt;address_for_slot(src -&gt;single_stack_ix()));
1191       __ movl(frame_map()-&gt;address_for_slot(dest-&gt;single_stack_ix()), rscratch1);
1192 #endif
1193     }
1194 
1195   } else if (src-&gt;is_double_stack()) {
1196 #ifdef _LP64
1197     __ pushptr(frame_map()-&gt;address_for_slot(src -&gt;double_stack_ix()));
1198     __ popptr (frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix()));
1199 #else
1200     __ pushl(frame_map()-&gt;address_for_slot(src -&gt;double_stack_ix(), 0));
1201     // push and pop the part at src + wordSize, adding wordSize for the previous push
1202     __ pushl(frame_map()-&gt;address_for_slot(src -&gt;double_stack_ix(), 2 * wordSize));
1203     __ popl (frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), 2 * wordSize));
1204     __ popl (frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix(), 0));
1205 #endif // _LP64
1206 
1207   } else {
1208     ShouldNotReachHere();
1209   }
1210 }
1211 
1212 
1213 void LIR_Assembler::mem2reg(LIR_Opr src, LIR_Opr dest, BasicType type, LIR_PatchCode patch_code, CodeEmitInfo* info, bool wide, bool /* unaligned */) {
1214   assert(src-&gt;is_address(), &quot;should not call otherwise&quot;);
1215   assert(dest-&gt;is_register(), &quot;should not call otherwise&quot;);
1216 
1217   LIR_Address* addr = src-&gt;as_address_ptr();
1218   Address from_addr = as_Address(addr);
1219 
1220   if (addr-&gt;base()-&gt;type() == T_OBJECT || addr-&gt;base()-&gt;type() == T_VALUETYPE) {
1221     __ verify_oop(addr-&gt;base()-&gt;as_pointer_register());
1222   }
1223 
1224   switch (type) {
1225     case T_BOOLEAN: // fall through
1226     case T_BYTE:    // fall through
1227     case T_CHAR:    // fall through
1228     case T_SHORT:
1229       if (!VM_Version::is_P6() &amp;&amp; !from_addr.uses(dest-&gt;as_register())) {
1230         // on pre P6 processors we may get partial register stalls
1231         // so blow away the value of to_rinfo before loading a
1232         // partial word into it.  Do it here so that it precedes
1233         // the potential patch point below.
1234         __ xorptr(dest-&gt;as_register(), dest-&gt;as_register());
1235       }
1236       break;
1237    default:
1238      break;
1239   }
1240 
1241   PatchingStub* patch = NULL;
1242   if (patch_code != lir_patch_none) {
1243     patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1244     assert(from_addr.disp() != 0, &quot;must have&quot;);
1245   }
1246   if (info != NULL) {
1247     add_debug_info_for_null_check_here(info);
1248   }
1249 
1250   switch (type) {
1251     case T_FLOAT: {
1252       if (dest-&gt;is_single_xmm()) {
1253         __ movflt(dest-&gt;as_xmm_float_reg(), from_addr);
1254       } else {
1255 #ifndef _LP64
1256         assert(dest-&gt;is_single_fpu(), &quot;must be&quot;);
1257         assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be TOS&quot;);
1258         __ fld_s(from_addr);
1259 #else
1260         ShouldNotReachHere();
1261 #endif // !LP64
1262       }
1263       break;
1264     }
1265 
1266     case T_DOUBLE: {
1267       if (dest-&gt;is_double_xmm()) {
1268         __ movdbl(dest-&gt;as_xmm_double_reg(), from_addr);
1269       } else {
1270 #ifndef _LP64
1271         assert(dest-&gt;is_double_fpu(), &quot;must be&quot;);
1272         assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be TOS&quot;);
1273         __ fld_d(from_addr);
1274 #else
1275         ShouldNotReachHere();
1276 #endif // !LP64
1277       }
1278       break;
1279     }
1280 
1281     case T_VALUETYPE: // fall through
1282     case T_OBJECT:  // fall through
1283     case T_ARRAY:   // fall through
1284       if (UseCompressedOops &amp;&amp; !wide) {
1285         __ movl(dest-&gt;as_register(), from_addr);
1286       } else {
1287         __ movptr(dest-&gt;as_register(), from_addr);
1288       }
1289       break;
1290 
1291     case T_ADDRESS:
1292       if (UseCompressedClassPointers &amp;&amp; addr-&gt;disp() == oopDesc::klass_offset_in_bytes()) {
1293         __ movl(dest-&gt;as_register(), from_addr);
1294       } else {
1295         __ movptr(dest-&gt;as_register(), from_addr);
1296       }
1297       break;
1298     case T_INT:
1299       __ movl(dest-&gt;as_register(), from_addr);
1300       break;
1301 
1302     case T_LONG: {
1303       Register to_lo = dest-&gt;as_register_lo();
1304       Register to_hi = dest-&gt;as_register_hi();
1305 #ifdef _LP64
1306       __ movptr(to_lo, as_Address_lo(addr));
1307 #else
1308       Register base = addr-&gt;base()-&gt;as_register();
1309       Register index = noreg;
1310       if (addr-&gt;index()-&gt;is_register()) {
1311         index = addr-&gt;index()-&gt;as_register();
1312       }
1313       if ((base == to_lo &amp;&amp; index == to_hi) ||
1314           (base == to_hi &amp;&amp; index == to_lo)) {
1315         // addresses with 2 registers are only formed as a result of
1316         // array access so this code will never have to deal with
1317         // patches or null checks.
1318         assert(info == NULL &amp;&amp; patch == NULL, &quot;must be&quot;);
1319         __ lea(to_hi, as_Address(addr));
1320         __ movl(to_lo, Address(to_hi, 0));
1321         __ movl(to_hi, Address(to_hi, BytesPerWord));
1322       } else if (base == to_lo || index == to_lo) {
1323         assert(base != to_hi, &quot;can&#39;t be&quot;);
1324         assert(index == noreg || (index != base &amp;&amp; index != to_hi), &quot;can&#39;t handle this&quot;);
1325         __ movl(to_hi, as_Address_hi(addr));
1326         if (patch != NULL) {
1327           patching_epilog(patch, lir_patch_high, base, info);
1328           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1329           patch_code = lir_patch_low;
1330         }
1331         __ movl(to_lo, as_Address_lo(addr));
1332       } else {
1333         assert(index == noreg || (index != base &amp;&amp; index != to_lo), &quot;can&#39;t handle this&quot;);
1334         __ movl(to_lo, as_Address_lo(addr));
1335         if (patch != NULL) {
1336           patching_epilog(patch, lir_patch_low, base, info);
1337           patch = new PatchingStub(_masm, PatchingStub::access_field_id);
1338           patch_code = lir_patch_high;
1339         }
1340         __ movl(to_hi, as_Address_hi(addr));
1341       }
1342 #endif // _LP64
1343       break;
1344     }
1345 
1346     case T_BOOLEAN: // fall through
1347     case T_BYTE: {
1348       Register dest_reg = dest-&gt;as_register();
1349       assert(VM_Version::is_P6() || dest_reg-&gt;has_byte_register(), &quot;must use byte registers if not P6&quot;);
1350       if (VM_Version::is_P6() || from_addr.uses(dest_reg)) {
1351         __ movsbl(dest_reg, from_addr);
1352       } else {
1353         __ movb(dest_reg, from_addr);
1354         __ shll(dest_reg, 24);
1355         __ sarl(dest_reg, 24);
1356       }
1357       break;
1358     }
1359 
1360     case T_CHAR: {
1361       Register dest_reg = dest-&gt;as_register();
1362       assert(VM_Version::is_P6() || dest_reg-&gt;has_byte_register(), &quot;must use byte registers if not P6&quot;);
1363       if (VM_Version::is_P6() || from_addr.uses(dest_reg)) {
1364         __ movzwl(dest_reg, from_addr);
1365       } else {
1366         __ movw(dest_reg, from_addr);
1367       }
1368       break;
1369     }
1370 
1371     case T_SHORT: {
1372       Register dest_reg = dest-&gt;as_register();
1373       if (VM_Version::is_P6() || from_addr.uses(dest_reg)) {
1374         __ movswl(dest_reg, from_addr);
1375       } else {
1376         __ movw(dest_reg, from_addr);
1377         __ shll(dest_reg, 16);
1378         __ sarl(dest_reg, 16);
1379       }
1380       break;
1381     }
1382 
1383     default:
1384       ShouldNotReachHere();
1385   }
1386 
1387   if (patch != NULL) {
1388     patching_epilog(patch, patch_code, addr-&gt;base()-&gt;as_register(), info);
1389   }
1390 
1391   if (is_reference_type(type)) {
1392 #ifdef _LP64
1393     if (UseCompressedOops &amp;&amp; !wide) {
1394       __ decode_heap_oop(dest-&gt;as_register());
1395     }
1396 #endif
1397 
1398     // Load barrier has not yet been applied, so ZGC can&#39;t verify the oop here
1399     if (!UseZGC) {
1400       __ verify_oop(dest-&gt;as_register());
1401     }
1402   } else if (type == T_ADDRESS &amp;&amp; addr-&gt;disp() == oopDesc::klass_offset_in_bytes()) {
1403 #ifdef _LP64
1404     if (UseCompressedClassPointers) {
1405       __ andl(dest-&gt;as_register(), oopDesc::compressed_klass_mask());
1406       __ decode_klass_not_null(dest-&gt;as_register());
1407     } else {
1408       __ shlq(dest-&gt;as_register(), oopDesc::storage_props_nof_bits);
1409       __ shrq(dest-&gt;as_register(), oopDesc::storage_props_nof_bits);
1410     }
1411 #else
1412     __ andl(dest-&gt;as_register(), oopDesc::wide_klass_mask());
1413 #endif
1414   }
1415 }
1416 
1417 
1418 NEEDS_CLEANUP; // This could be static?
1419 Address::ScaleFactor LIR_Assembler::array_element_size(BasicType type) const {
1420   int elem_size = type2aelembytes(type);
1421   switch (elem_size) {
1422     case 1: return Address::times_1;
1423     case 2: return Address::times_2;
1424     case 4: return Address::times_4;
1425     case 8: return Address::times_8;
1426   }
1427   ShouldNotReachHere();
1428   return Address::no_scale;
1429 }
1430 
1431 
1432 void LIR_Assembler::emit_op3(LIR_Op3* op) {
1433   switch (op-&gt;code()) {
1434     case lir_idiv:
1435     case lir_irem:
1436       arithmetic_idiv(op-&gt;code(),
1437                       op-&gt;in_opr1(),
1438                       op-&gt;in_opr2(),
1439                       op-&gt;in_opr3(),
1440                       op-&gt;result_opr(),
1441                       op-&gt;info());
1442       break;
1443     case lir_fmad:
1444       __ fmad(op-&gt;result_opr()-&gt;as_xmm_double_reg(),
1445               op-&gt;in_opr1()-&gt;as_xmm_double_reg(),
1446               op-&gt;in_opr2()-&gt;as_xmm_double_reg(),
1447               op-&gt;in_opr3()-&gt;as_xmm_double_reg());
1448       break;
1449     case lir_fmaf:
1450       __ fmaf(op-&gt;result_opr()-&gt;as_xmm_float_reg(),
1451               op-&gt;in_opr1()-&gt;as_xmm_float_reg(),
1452               op-&gt;in_opr2()-&gt;as_xmm_float_reg(),
1453               op-&gt;in_opr3()-&gt;as_xmm_float_reg());
1454       break;
1455     default:      ShouldNotReachHere(); break;
1456   }
1457 }
1458 
1459 void LIR_Assembler::emit_opBranch(LIR_OpBranch* op) {
1460 #ifdef ASSERT
1461   assert(op-&gt;block() == NULL || op-&gt;block()-&gt;label() == op-&gt;label(), &quot;wrong label&quot;);
1462   if (op-&gt;block() != NULL)  _branch_target_blocks.append(op-&gt;block());
1463   if (op-&gt;ublock() != NULL) _branch_target_blocks.append(op-&gt;ublock());
1464 #endif
1465 
1466   if (op-&gt;cond() == lir_cond_always) {
1467     if (op-&gt;info() != NULL) add_debug_info_for_branch(op-&gt;info());
1468     __ jmp (*(op-&gt;label()));
1469   } else {
1470     Assembler::Condition acond = Assembler::zero;
1471     if (op-&gt;code() == lir_cond_float_branch) {
1472       assert(op-&gt;ublock() != NULL, &quot;must have unordered successor&quot;);
1473       __ jcc(Assembler::parity, *(op-&gt;ublock()-&gt;label()));
1474       switch(op-&gt;cond()) {
1475         case lir_cond_equal:        acond = Assembler::equal;      break;
1476         case lir_cond_notEqual:     acond = Assembler::notEqual;   break;
1477         case lir_cond_less:         acond = Assembler::below;      break;
1478         case lir_cond_lessEqual:    acond = Assembler::belowEqual; break;
1479         case lir_cond_greaterEqual: acond = Assembler::aboveEqual; break;
1480         case lir_cond_greater:      acond = Assembler::above;      break;
1481         default:                         ShouldNotReachHere();
1482       }
1483     } else {
1484       switch (op-&gt;cond()) {
1485         case lir_cond_equal:        acond = Assembler::equal;       break;
1486         case lir_cond_notEqual:     acond = Assembler::notEqual;    break;
1487         case lir_cond_less:         acond = Assembler::less;        break;
1488         case lir_cond_lessEqual:    acond = Assembler::lessEqual;   break;
1489         case lir_cond_greaterEqual: acond = Assembler::greaterEqual;break;
1490         case lir_cond_greater:      acond = Assembler::greater;     break;
1491         case lir_cond_belowEqual:   acond = Assembler::belowEqual;  break;
1492         case lir_cond_aboveEqual:   acond = Assembler::aboveEqual;  break;
1493         default:                         ShouldNotReachHere();
1494       }
1495     }
1496     __ jcc(acond,*(op-&gt;label()));
1497   }
1498 }
1499 
1500 void LIR_Assembler::emit_opConvert(LIR_OpConvert* op) {
1501   LIR_Opr src  = op-&gt;in_opr();
1502   LIR_Opr dest = op-&gt;result_opr();
1503 
1504   switch (op-&gt;bytecode()) {
1505     case Bytecodes::_i2l:
1506 #ifdef _LP64
1507       __ movl2ptr(dest-&gt;as_register_lo(), src-&gt;as_register());
1508 #else
1509       move_regs(src-&gt;as_register(), dest-&gt;as_register_lo());
1510       move_regs(src-&gt;as_register(), dest-&gt;as_register_hi());
1511       __ sarl(dest-&gt;as_register_hi(), 31);
1512 #endif // LP64
1513       break;
1514 
1515     case Bytecodes::_l2i:
1516 #ifdef _LP64
1517       __ movl(dest-&gt;as_register(), src-&gt;as_register_lo());
1518 #else
1519       move_regs(src-&gt;as_register_lo(), dest-&gt;as_register());
1520 #endif
1521       break;
1522 
1523     case Bytecodes::_i2b:
1524       move_regs(src-&gt;as_register(), dest-&gt;as_register());
1525       __ sign_extend_byte(dest-&gt;as_register());
1526       break;
1527 
1528     case Bytecodes::_i2c:
1529       move_regs(src-&gt;as_register(), dest-&gt;as_register());
1530       __ andl(dest-&gt;as_register(), 0xFFFF);
1531       break;
1532 
1533     case Bytecodes::_i2s:
1534       move_regs(src-&gt;as_register(), dest-&gt;as_register());
1535       __ sign_extend_short(dest-&gt;as_register());
1536       break;
1537 
1538 
1539 #ifdef _LP64
1540     case Bytecodes::_f2d:
1541       __ cvtss2sd(dest-&gt;as_xmm_double_reg(), src-&gt;as_xmm_float_reg());
1542       break;
1543 
1544     case Bytecodes::_d2f:
1545       __ cvtsd2ss(dest-&gt;as_xmm_float_reg(), src-&gt;as_xmm_double_reg());
1546       break;
1547 
1548     case Bytecodes::_i2f:
1549       __ cvtsi2ssl(dest-&gt;as_xmm_float_reg(), src-&gt;as_register());
1550       break;
1551 
1552     case Bytecodes::_i2d:
1553       __ cvtsi2sdl(dest-&gt;as_xmm_double_reg(), src-&gt;as_register());
1554       break;
1555 
1556     case Bytecodes::_l2f:
1557       __ cvtsi2ssq(dest-&gt;as_xmm_float_reg(), src-&gt;as_register_lo());
1558       break;
1559 
1560     case Bytecodes::_l2d:
1561       __ cvtsi2sdq(dest-&gt;as_xmm_double_reg(), src-&gt;as_register_lo());
1562       break;
1563 
1564     case Bytecodes::_f2i:
1565       __ convert_f2i(dest-&gt;as_register(), src-&gt;as_xmm_float_reg());
1566       break;
1567 
1568     case Bytecodes::_d2i:
1569       __ convert_d2i(dest-&gt;as_register(), src-&gt;as_xmm_double_reg());
1570       break;
1571 
1572     case Bytecodes::_f2l:
1573       __ convert_f2l(dest-&gt;as_register_lo(), src-&gt;as_xmm_float_reg());
1574       break;
1575 
1576     case Bytecodes::_d2l:
1577       __ convert_d2l(dest-&gt;as_register_lo(), src-&gt;as_xmm_double_reg());
1578       break;
1579 #else
1580     case Bytecodes::_f2d:
1581     case Bytecodes::_d2f:
1582       if (dest-&gt;is_single_xmm()) {
1583         __ cvtsd2ss(dest-&gt;as_xmm_float_reg(), src-&gt;as_xmm_double_reg());
1584       } else if (dest-&gt;is_double_xmm()) {
1585         __ cvtss2sd(dest-&gt;as_xmm_double_reg(), src-&gt;as_xmm_float_reg());
1586       } else {
1587         assert(src-&gt;fpu() == dest-&gt;fpu(), &quot;register must be equal&quot;);
1588         // do nothing (float result is rounded later through spilling)
1589       }
1590       break;
1591 
1592     case Bytecodes::_i2f:
1593     case Bytecodes::_i2d:
1594       if (dest-&gt;is_single_xmm()) {
1595         __ cvtsi2ssl(dest-&gt;as_xmm_float_reg(), src-&gt;as_register());
1596       } else if (dest-&gt;is_double_xmm()) {
1597         __ cvtsi2sdl(dest-&gt;as_xmm_double_reg(), src-&gt;as_register());
1598       } else {
1599         assert(dest-&gt;fpu() == 0, &quot;result must be on TOS&quot;);
1600         __ movl(Address(rsp, 0), src-&gt;as_register());
1601         __ fild_s(Address(rsp, 0));
1602       }
1603       break;
1604 
1605     case Bytecodes::_l2f:
1606     case Bytecodes::_l2d:
1607       assert(!dest-&gt;is_xmm_register(), &quot;result in xmm register not supported (no SSE instruction present)&quot;);
1608       assert(dest-&gt;fpu() == 0, &quot;result must be on TOS&quot;);
1609       __ movptr(Address(rsp, 0),          src-&gt;as_register_lo());
1610       __ movl(Address(rsp, BytesPerWord), src-&gt;as_register_hi());
1611       __ fild_d(Address(rsp, 0));
1612       // float result is rounded later through spilling
1613       break;
1614 
1615     case Bytecodes::_f2i:
1616     case Bytecodes::_d2i:
1617       if (src-&gt;is_single_xmm()) {
1618         __ cvttss2sil(dest-&gt;as_register(), src-&gt;as_xmm_float_reg());
1619       } else if (src-&gt;is_double_xmm()) {
1620         __ cvttsd2sil(dest-&gt;as_register(), src-&gt;as_xmm_double_reg());
1621       } else {
1622         assert(src-&gt;fpu() == 0, &quot;input must be on TOS&quot;);
1623         __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_trunc()));
1624         __ fist_s(Address(rsp, 0));
1625         __ movl(dest-&gt;as_register(), Address(rsp, 0));
1626         __ fldcw(ExternalAddress(StubRoutines::addr_fpu_cntrl_wrd_std()));
1627       }
1628       // IA32 conversion instructions do not match JLS for overflow, underflow and NaN -&gt; fixup in stub
1629       assert(op-&gt;stub() != NULL, &quot;stub required&quot;);
1630       __ cmpl(dest-&gt;as_register(), 0x80000000);
1631       __ jcc(Assembler::equal, *op-&gt;stub()-&gt;entry());
1632       __ bind(*op-&gt;stub()-&gt;continuation());
1633       break;
1634 
1635     case Bytecodes::_f2l:
1636     case Bytecodes::_d2l:
1637       assert(!src-&gt;is_xmm_register(), &quot;input in xmm register not supported (no SSE instruction present)&quot;);
1638       assert(src-&gt;fpu() == 0, &quot;input must be on TOS&quot;);
1639       assert(dest == FrameMap::long0_opr, &quot;runtime stub places result in these registers&quot;);
1640 
1641       // instruction sequence too long to inline it here
1642       {
1643         __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::fpu2long_stub_id)));
1644       }
1645       break;
1646 #endif // _LP64
1647 
1648     default: ShouldNotReachHere();
1649   }
1650 }
1651 
1652 void LIR_Assembler::emit_alloc_obj(LIR_OpAllocObj* op) {
1653   if (op-&gt;init_check()) {
1654     add_debug_info_for_null_check_here(op-&gt;stub()-&gt;info());
1655     __ cmpb(Address(op-&gt;klass()-&gt;as_register(),
1656                     InstanceKlass::init_state_offset()),
1657                     InstanceKlass::fully_initialized);
1658     __ jcc(Assembler::notEqual, *op-&gt;stub()-&gt;entry());
1659   }
1660   __ allocate_object(op-&gt;obj()-&gt;as_register(),
1661                      op-&gt;tmp1()-&gt;as_register(),
1662                      op-&gt;tmp2()-&gt;as_register(),
1663                      op-&gt;header_size(),
1664                      op-&gt;object_size(),
1665                      op-&gt;klass()-&gt;as_register(),
1666                      *op-&gt;stub()-&gt;entry());
1667   __ bind(*op-&gt;stub()-&gt;continuation());
1668 }
1669 
1670 void LIR_Assembler::emit_alloc_array(LIR_OpAllocArray* op) {
1671   Register len =  op-&gt;len()-&gt;as_register();
1672   LP64_ONLY( __ movslq(len, len); )
1673 
1674   if (UseSlowPath || op-&gt;type() == T_VALUETYPE ||
1675       (!UseFastNewObjectArray &amp;&amp; is_reference_type(op-&gt;type())) ||
1676       (!UseFastNewTypeArray   &amp;&amp; !is_reference_type(op-&gt;type()))) {
1677     __ jmp(*op-&gt;stub()-&gt;entry());
1678   } else {
1679     Register tmp1 = op-&gt;tmp1()-&gt;as_register();
1680     Register tmp2 = op-&gt;tmp2()-&gt;as_register();
1681     Register tmp3 = op-&gt;tmp3()-&gt;as_register();
1682     if (len == tmp1) {
1683       tmp1 = tmp3;
1684     } else if (len == tmp2) {
1685       tmp2 = tmp3;
1686     } else if (len == tmp3) {
1687       // everything is ok
1688     } else {
1689       __ mov(tmp3, len);
1690     }
1691     __ allocate_array(op-&gt;obj()-&gt;as_register(),
1692                       len,
1693                       tmp1,
1694                       tmp2,
1695                       arrayOopDesc::header_size(op-&gt;type()),
1696                       array_element_size(op-&gt;type()),
1697                       op-&gt;klass()-&gt;as_register(),
1698                       *op-&gt;stub()-&gt;entry());
1699   }
1700   __ bind(*op-&gt;stub()-&gt;continuation());
1701 }
1702 
1703 void LIR_Assembler::type_profile_helper(Register mdo,
1704                                         ciMethodData *md, ciProfileData *data,
1705                                         Register recv, Label* update_done) {
1706   for (uint i = 0; i &lt; ReceiverTypeData::row_limit(); i++) {
1707     Label next_test;
1708     // See if the receiver is receiver[n].
1709     __ cmpptr(recv, Address(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_offset(i))));
1710     __ jccb(Assembler::notEqual, next_test);
1711     Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_count_offset(i)));
1712     __ addptr(data_addr, DataLayout::counter_increment);
1713     __ jmp(*update_done);
1714     __ bind(next_test);
1715   }
1716 
1717   // Didn&#39;t find receiver; find next empty slot and fill it in
1718   for (uint i = 0; i &lt; ReceiverTypeData::row_limit(); i++) {
1719     Label next_test;
1720     Address recv_addr(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_offset(i)));
1721     __ cmpptr(recv_addr, (intptr_t)NULL_WORD);
1722     __ jccb(Assembler::notEqual, next_test);
1723     __ movptr(recv_addr, recv);
1724     __ movptr(Address(mdo, md-&gt;byte_offset_of_slot(data, ReceiverTypeData::receiver_count_offset(i))), DataLayout::counter_increment);
1725     __ jmp(*update_done);
1726     __ bind(next_test);
1727   }
1728 }
1729 
1730 void LIR_Assembler::emit_typecheck_helper(LIR_OpTypeCheck *op, Label* success, Label* failure, Label* obj_is_null) {
1731   // we always need a stub for the failure case.
1732   CodeStub* stub = op-&gt;stub();
1733   Register obj = op-&gt;object()-&gt;as_register();
1734   Register k_RInfo = op-&gt;tmp1()-&gt;as_register();
1735   Register klass_RInfo = op-&gt;tmp2()-&gt;as_register();
1736   Register dst = op-&gt;result_opr()-&gt;as_register();
1737   ciKlass* k = op-&gt;klass();
1738   Register Rtmp1 = noreg;
1739 
1740   // check if it needs to be profiled
1741   ciMethodData* md = NULL;
1742   ciProfileData* data = NULL;
1743 
1744   if (op-&gt;should_profile()) {
1745     ciMethod* method = op-&gt;profiled_method();
1746     assert(method != NULL, &quot;Should have method&quot;);
1747     int bci = op-&gt;profiled_bci();
1748     md = method-&gt;method_data_or_null();
1749     assert(md != NULL, &quot;Sanity&quot;);
1750     data = md-&gt;bci_to_data(bci);
1751     assert(data != NULL,                &quot;need data for type check&quot;);
1752     assert(data-&gt;is_ReceiverTypeData(), &quot;need ReceiverTypeData for type check&quot;);
1753   }
1754   Label profile_cast_success, profile_cast_failure;
1755   Label *success_target = op-&gt;should_profile() ? &amp;profile_cast_success : success;
1756   Label *failure_target = op-&gt;should_profile() ? &amp;profile_cast_failure : failure;
1757 
1758   if (obj == k_RInfo) {
1759     k_RInfo = dst;
1760   } else if (obj == klass_RInfo) {
1761     klass_RInfo = dst;
1762   }
1763   if (k-&gt;is_loaded() &amp;&amp; !UseCompressedClassPointers) {
1764     select_different_registers(obj, dst, k_RInfo, klass_RInfo);
1765   } else {
1766     Rtmp1 = op-&gt;tmp3()-&gt;as_register();
1767     select_different_registers(obj, dst, k_RInfo, klass_RInfo, Rtmp1);
1768   }
1769 
1770   assert_different_registers(obj, k_RInfo, klass_RInfo);
1771 
1772   if (op-&gt;need_null_check()) {
1773     __ cmpptr(obj, (int32_t)NULL_WORD);
1774     if (op-&gt;should_profile()) {
1775       Label not_null;
1776       __ jccb(Assembler::notEqual, not_null);
1777       // Object is null; update MDO and exit
1778       Register mdo  = klass_RInfo;
1779       __ mov_metadata(mdo, md-&gt;constant_encoding());
1780       Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, DataLayout::flags_offset()));
1781       int header_bits = BitData::null_seen_byte_constant();
1782       __ orb(data_addr, header_bits);
1783       __ jmp(*obj_is_null);
1784       __ bind(not_null);
1785     } else {
1786       __ jcc(Assembler::equal, *obj_is_null);
1787     }
1788   }
1789 
1790   if (!k-&gt;is_loaded()) {
1791     klass2reg_with_patching(k_RInfo, op-&gt;info_for_patch());
1792   } else {
1793 #ifdef _LP64
1794     __ mov_metadata(k_RInfo, k-&gt;constant_encoding());
1795 #endif // _LP64
1796   }
1797   __ verify_oop(obj);
1798 
1799   if (op-&gt;fast_check()) {
1800     // get object class
1801     // not a safepoint as obj null check happens earlier
1802 #ifdef _LP64
1803     if (UseCompressedClassPointers) {
1804       __ load_klass(Rtmp1, obj);
1805       __ cmpptr(k_RInfo, Rtmp1);
1806     } else {
1807       __ cmpptr(k_RInfo, Address(obj, oopDesc::klass_offset_in_bytes()));
1808     }
1809 #else
1810     if (k-&gt;is_loaded()) {
1811       __ cmpklass(Address(obj, oopDesc::klass_offset_in_bytes()), k-&gt;constant_encoding());
1812     } else {
1813       __ cmpptr(k_RInfo, Address(obj, oopDesc::klass_offset_in_bytes()));
1814     }
1815 #endif
1816     __ jcc(Assembler::notEqual, *failure_target);
1817     // successful cast, fall through to profile or jump
1818   } else {
1819     // get object class
1820     // not a safepoint as obj null check happens earlier
1821     __ load_klass(klass_RInfo, obj);
1822     if (k-&gt;is_loaded()) {
1823       // See if we get an immediate positive hit
1824 #ifdef _LP64
1825       __ cmpptr(k_RInfo, Address(klass_RInfo, k-&gt;super_check_offset()));
1826 #else
1827       __ cmpklass(Address(klass_RInfo, k-&gt;super_check_offset()), k-&gt;constant_encoding());
1828 #endif // _LP64
1829       if ((juint)in_bytes(Klass::secondary_super_cache_offset()) != k-&gt;super_check_offset()) {
1830         __ jcc(Assembler::notEqual, *failure_target);
1831         // successful cast, fall through to profile or jump
1832       } else {
1833         // See if we get an immediate positive hit
1834         __ jcc(Assembler::equal, *success_target);
1835         // check for self
1836 #ifdef _LP64
1837         __ cmpptr(klass_RInfo, k_RInfo);
1838 #else
1839         __ cmpklass(klass_RInfo, k-&gt;constant_encoding());
1840 #endif // _LP64
1841         __ jcc(Assembler::equal, *success_target);
1842 
1843         __ push(klass_RInfo);
1844 #ifdef _LP64
1845         __ push(k_RInfo);
1846 #else
1847         __ pushklass(k-&gt;constant_encoding());
1848 #endif // _LP64
1849         __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
1850         __ pop(klass_RInfo);
1851         __ pop(klass_RInfo);
1852         // result is a boolean
1853         __ cmpl(klass_RInfo, 0);
1854         __ jcc(Assembler::equal, *failure_target);
1855         // successful cast, fall through to profile or jump
1856       }
1857     } else {
1858       // perform the fast part of the checking logic
1859       __ check_klass_subtype_fast_path(klass_RInfo, k_RInfo, Rtmp1, success_target, failure_target, NULL);
1860       // call out-of-line instance of __ check_klass_subtype_slow_path(...):
1861       __ push(klass_RInfo);
1862       __ push(k_RInfo);
1863       __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
1864       __ pop(klass_RInfo);
1865       __ pop(k_RInfo);
1866       // result is a boolean
1867       __ cmpl(k_RInfo, 0);
1868       __ jcc(Assembler::equal, *failure_target);
1869       // successful cast, fall through to profile or jump
1870     }
1871   }
1872   if (op-&gt;should_profile()) {
1873     Register mdo  = klass_RInfo, recv = k_RInfo;
1874     __ bind(profile_cast_success);
1875     __ mov_metadata(mdo, md-&gt;constant_encoding());
1876     __ load_klass(recv, obj);
1877     type_profile_helper(mdo, md, data, recv, success);
1878     __ jmp(*success);
1879 
1880     __ bind(profile_cast_failure);
1881     __ mov_metadata(mdo, md-&gt;constant_encoding());
1882     Address counter_addr(mdo, md-&gt;byte_offset_of_slot(data, CounterData::count_offset()));
1883     __ subptr(counter_addr, DataLayout::counter_increment);
1884     __ jmp(*failure);
1885   }
1886   __ jmp(*success);
1887 }
1888 
1889 
1890 void LIR_Assembler::emit_opTypeCheck(LIR_OpTypeCheck* op) {
1891   LIR_Code code = op-&gt;code();
1892   if (code == lir_store_check) {
1893     Register value = op-&gt;object()-&gt;as_register();
1894     Register array = op-&gt;array()-&gt;as_register();
1895     Register k_RInfo = op-&gt;tmp1()-&gt;as_register();
1896     Register klass_RInfo = op-&gt;tmp2()-&gt;as_register();
1897     Register Rtmp1 = op-&gt;tmp3()-&gt;as_register();
1898 
1899     CodeStub* stub = op-&gt;stub();
1900 
1901     // check if it needs to be profiled
1902     ciMethodData* md = NULL;
1903     ciProfileData* data = NULL;
1904 
1905     if (op-&gt;should_profile()) {
1906       ciMethod* method = op-&gt;profiled_method();
1907       assert(method != NULL, &quot;Should have method&quot;);
1908       int bci = op-&gt;profiled_bci();
1909       md = method-&gt;method_data_or_null();
1910       assert(md != NULL, &quot;Sanity&quot;);
1911       data = md-&gt;bci_to_data(bci);
1912       assert(data != NULL,                &quot;need data for type check&quot;);
1913       assert(data-&gt;is_ReceiverTypeData(), &quot;need ReceiverTypeData for type check&quot;);
1914     }
1915     Label profile_cast_success, profile_cast_failure, done;
1916     Label *success_target = op-&gt;should_profile() ? &amp;profile_cast_success : &amp;done;
1917     Label *failure_target = op-&gt;should_profile() ? &amp;profile_cast_failure : stub-&gt;entry();
1918 
1919     __ cmpptr(value, (int32_t)NULL_WORD);
1920     if (op-&gt;should_profile()) {
1921       Label not_null;
1922       __ jccb(Assembler::notEqual, not_null);
1923       // Object is null; update MDO and exit
1924       Register mdo  = klass_RInfo;
1925       __ mov_metadata(mdo, md-&gt;constant_encoding());
1926       Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, DataLayout::flags_offset()));
1927       int header_bits = BitData::null_seen_byte_constant();
1928       __ orb(data_addr, header_bits);
1929       __ jmp(done);
1930       __ bind(not_null);
1931     } else {
1932       __ jcc(Assembler::equal, done);
1933     }
1934 
1935     add_debug_info_for_null_check_here(op-&gt;info_for_exception());
1936     __ load_klass(k_RInfo, array);
1937     __ load_klass(klass_RInfo, value);
1938 
1939     // get instance klass (it&#39;s already uncompressed)
1940     __ movptr(k_RInfo, Address(k_RInfo, ObjArrayKlass::element_klass_offset()));
1941     // perform the fast part of the checking logic
1942     __ check_klass_subtype_fast_path(klass_RInfo, k_RInfo, Rtmp1, success_target, failure_target, NULL);
1943     // call out-of-line instance of __ check_klass_subtype_slow_path(...):
1944     __ push(klass_RInfo);
1945     __ push(k_RInfo);
1946     __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
1947     __ pop(klass_RInfo);
1948     __ pop(k_RInfo);
1949     // result is a boolean
1950     __ cmpl(k_RInfo, 0);
1951     __ jcc(Assembler::equal, *failure_target);
1952     // fall through to the success case
1953 
1954     if (op-&gt;should_profile()) {
1955       Register mdo  = klass_RInfo, recv = k_RInfo;
1956       __ bind(profile_cast_success);
1957       __ mov_metadata(mdo, md-&gt;constant_encoding());
1958       __ load_klass(recv, value);
1959       type_profile_helper(mdo, md, data, recv, &amp;done);
1960       __ jmpb(done);
1961 
1962       __ bind(profile_cast_failure);
1963       __ mov_metadata(mdo, md-&gt;constant_encoding());
1964       Address counter_addr(mdo, md-&gt;byte_offset_of_slot(data, CounterData::count_offset()));
1965       __ subptr(counter_addr, DataLayout::counter_increment);
1966       __ jmp(*stub-&gt;entry());
1967     }
1968 
1969     __ bind(done);
1970   } else
1971     if (code == lir_checkcast) {
1972       Register obj = op-&gt;object()-&gt;as_register();
1973       Register dst = op-&gt;result_opr()-&gt;as_register();
1974       Label success;
1975       emit_typecheck_helper(op, &amp;success, op-&gt;stub()-&gt;entry(), &amp;success);
1976       __ bind(success);
1977       if (dst != obj) {
1978         __ mov(dst, obj);
1979       }
1980     } else
1981       if (code == lir_instanceof) {
1982         Register obj = op-&gt;object()-&gt;as_register();
1983         Register dst = op-&gt;result_opr()-&gt;as_register();
1984         Label success, failure, done;
1985         emit_typecheck_helper(op, &amp;success, &amp;failure, &amp;failure);
1986         __ bind(failure);
1987         __ xorptr(dst, dst);
1988         __ jmpb(done);
1989         __ bind(success);
1990         __ movptr(dst, 1);
1991         __ bind(done);
1992       } else {
1993         ShouldNotReachHere();
1994       }
1995 
1996 }
1997 
1998 void LIR_Assembler::emit_opFlattenedArrayCheck(LIR_OpFlattenedArrayCheck* op) {
1999   // We are loading/storing an array that *may* be a flattened array (the declared type
2000   // Object[], interface[], or VT?[]). If this array is flattened, take slow path.
2001 
2002   __ load_storage_props(op-&gt;tmp()-&gt;as_register(), op-&gt;array()-&gt;as_register());
2003   __ testb(op-&gt;tmp()-&gt;as_register(), ArrayStorageProperties::flattened_value);
2004   __ jcc(Assembler::notZero, *op-&gt;stub()-&gt;entry());
2005   if (!op-&gt;value()-&gt;is_illegal()) {
2006     // We are storing into the array.
2007     Label skip;
2008     __ testb(op-&gt;tmp()-&gt;as_register(), ArrayStorageProperties::null_free_value);
2009     __ jcc(Assembler::zero, skip);
2010     // The array is not flattened, but it is null_free. If we are storing
2011     // a null, take the slow path (which will throw NPE).
2012     __ cmpptr(op-&gt;value()-&gt;as_register(), (int32_t)NULL_WORD);
2013     __ jcc(Assembler::zero, *op-&gt;stub()-&gt;entry());
2014     __ bind(skip);
2015   }
2016 }
2017 
2018 void LIR_Assembler::emit_opNullFreeArrayCheck(LIR_OpNullFreeArrayCheck* op) {
2019   // This is called when we use aastore into a an array declared as &quot;[LVT;&quot;,
2020   // where we know VT is not flattenable (due to ValueArrayElemMaxFlatOops, etc).
2021   // However, we need to do a NULL check if the actual array is a &quot;[QVT;&quot;.
2022 
2023   __ load_storage_props(op-&gt;tmp()-&gt;as_register(), op-&gt;array()-&gt;as_register());
2024   __ testb(op-&gt;tmp()-&gt;as_register(), ArrayStorageProperties::null_free_value);
2025 }
2026 
2027 void LIR_Assembler::emit_opSubstitutabilityCheck(LIR_OpSubstitutabilityCheck* op) {
2028   Label L_oops_equal;
2029   Label L_oops_not_equal;
2030   Label L_end;
2031 
2032   Register left  = op-&gt;left()-&gt;as_register();
2033   Register right = op-&gt;right()-&gt;as_register();
2034 
2035   __ cmpptr(left, right);
2036   __ jcc(Assembler::equal, L_oops_equal);
2037 
2038   // (1) Null check -- if one of the operands is null, the other must not be null (because
2039   //     the two references are not equal), so they are not substitutable,
2040   //     FIXME: do null check only if the operand is nullable
2041   {
2042     __ cmpptr(left, (int32_t)NULL_WORD);
2043     __ jcc(Assembler::equal, L_oops_not_equal);
2044 
2045     __ cmpptr(right, (int32_t)NULL_WORD);
2046     __ jcc(Assembler::equal, L_oops_not_equal);
2047   }
2048 
2049   ciKlass* left_klass = op-&gt;left_klass();
2050   ciKlass* right_klass = op-&gt;right_klass();
2051 
2052   // (2) Value object check -- if either of the operands is not a value object,
2053   //     they are not substitutable. We do this only if we are not sure that the
2054   //     operands are value objects
2055   if ((left_klass == NULL || right_klass == NULL) ||// The klass is still unloaded, or came from a Phi node.
2056       !left_klass-&gt;is_valuetype() || !right_klass-&gt;is_valuetype()) {
2057     Register tmp1  = op-&gt;tmp1()-&gt;as_register();
2058     __ movptr(tmp1, (intptr_t)markWord::always_locked_pattern);
2059     __ andl(tmp1, Address(left, oopDesc::mark_offset_in_bytes()));
2060     __ andl(tmp1, Address(right, oopDesc::mark_offset_in_bytes()));
2061     __ cmpptr(tmp1, (intptr_t)markWord::always_locked_pattern);
2062     __ jcc(Assembler::notEqual, L_oops_not_equal);
2063   }
2064 
2065   // (3) Same klass check: if the operands are of different klasses, they are not substitutable.
2066   if (left_klass != NULL &amp;&amp; left_klass-&gt;is_valuetype() &amp;&amp; left_klass == right_klass) {
2067     // No need to load klass -- the operands are statically known to be the same value klass.
2068     __ jmp(*op-&gt;stub()-&gt;entry());
2069   } else {
2070     Register left_klass_op = op-&gt;left_klass_op()-&gt;as_register();
2071     Register right_klass_op = op-&gt;right_klass_op()-&gt;as_register();
2072 
2073     if (UseCompressedOops) {
2074       __ movl(left_klass_op,  Address(left,  oopDesc::klass_offset_in_bytes()));
2075       __ movl(right_klass_op, Address(right, oopDesc::klass_offset_in_bytes()));
2076       __ cmpl(left_klass_op, right_klass_op);
2077     } else {
2078       __ movptr(left_klass_op,  Address(left,  oopDesc::klass_offset_in_bytes()));
2079       __ movptr(right_klass_op, Address(right, oopDesc::klass_offset_in_bytes()));
2080       __ cmpptr(left_klass_op, right_klass_op);
2081     }
2082 
2083     __ jcc(Assembler::equal, *op-&gt;stub()-&gt;entry()); // same klass -&gt; do slow check
2084     // fall through to L_oops_not_equal
2085   }
2086 
2087   __ bind(L_oops_not_equal);
2088   move(op-&gt;not_equal_result(), op-&gt;result_opr());
2089   __ jmp(L_end);
2090 
2091   __ bind(L_oops_equal);
2092   move(op-&gt;equal_result(), op-&gt;result_opr());
2093   __ jmp(L_end);
2094 
2095   // We&#39;ve returned from the stub. RAX contains 0x0 IFF the two
2096   // operands are not substitutable. (Don&#39;t compare against 0x1 in case the
2097   // C compiler is naughty)
2098   __ bind(*op-&gt;stub()-&gt;continuation());
2099   __ cmpl(rax, 0);
2100   __ jcc(Assembler::equal, L_oops_not_equal); // (call_stub() == 0x0) -&gt; not_equal
2101   move(op-&gt;equal_result(), op-&gt;result_opr()); // (call_stub() != 0x0) -&gt; equal
2102   // fall-through
2103   __ bind(L_end);
2104 }
2105 
2106 void LIR_Assembler::emit_compare_and_swap(LIR_OpCompareAndSwap* op) {
2107   if (LP64_ONLY(false &amp;&amp;) op-&gt;code() == lir_cas_long &amp;&amp; VM_Version::supports_cx8()) {
2108     assert(op-&gt;cmp_value()-&gt;as_register_lo() == rax, &quot;wrong register&quot;);
2109     assert(op-&gt;cmp_value()-&gt;as_register_hi() == rdx, &quot;wrong register&quot;);
2110     assert(op-&gt;new_value()-&gt;as_register_lo() == rbx, &quot;wrong register&quot;);
2111     assert(op-&gt;new_value()-&gt;as_register_hi() == rcx, &quot;wrong register&quot;);
2112     Register addr = op-&gt;addr()-&gt;as_register();
2113     __ lock();
2114     NOT_LP64(__ cmpxchg8(Address(addr, 0)));
2115 
2116   } else if (op-&gt;code() == lir_cas_int || op-&gt;code() == lir_cas_obj ) {
2117     NOT_LP64(assert(op-&gt;addr()-&gt;is_single_cpu(), &quot;must be single&quot;);)
2118     Register addr = (op-&gt;addr()-&gt;is_single_cpu() ? op-&gt;addr()-&gt;as_register() : op-&gt;addr()-&gt;as_register_lo());
2119     Register newval = op-&gt;new_value()-&gt;as_register();
2120     Register cmpval = op-&gt;cmp_value()-&gt;as_register();
2121     assert(cmpval == rax, &quot;wrong register&quot;);
2122     assert(newval != NULL, &quot;new val must be register&quot;);
2123     assert(cmpval != newval, &quot;cmp and new values must be in different registers&quot;);
2124     assert(cmpval != addr, &quot;cmp and addr must be in different registers&quot;);
2125     assert(newval != addr, &quot;new value and addr must be in different registers&quot;);
2126 
2127     if ( op-&gt;code() == lir_cas_obj) {
2128 #ifdef _LP64
2129       if (UseCompressedOops) {
2130         __ encode_heap_oop(cmpval);
2131         __ mov(rscratch1, newval);
2132         __ encode_heap_oop(rscratch1);
2133         __ lock();
2134         // cmpval (rax) is implicitly used by this instruction
2135         __ cmpxchgl(rscratch1, Address(addr, 0));
2136       } else
2137 #endif
2138       {
2139         __ lock();
2140         __ cmpxchgptr(newval, Address(addr, 0));
2141       }
2142     } else {
2143       assert(op-&gt;code() == lir_cas_int, &quot;lir_cas_int expected&quot;);
2144       __ lock();
2145       __ cmpxchgl(newval, Address(addr, 0));
2146     }
2147 #ifdef _LP64
2148   } else if (op-&gt;code() == lir_cas_long) {
2149     Register addr = (op-&gt;addr()-&gt;is_single_cpu() ? op-&gt;addr()-&gt;as_register() : op-&gt;addr()-&gt;as_register_lo());
2150     Register newval = op-&gt;new_value()-&gt;as_register_lo();
2151     Register cmpval = op-&gt;cmp_value()-&gt;as_register_lo();
2152     assert(cmpval == rax, &quot;wrong register&quot;);
2153     assert(newval != NULL, &quot;new val must be register&quot;);
2154     assert(cmpval != newval, &quot;cmp and new values must be in different registers&quot;);
2155     assert(cmpval != addr, &quot;cmp and addr must be in different registers&quot;);
2156     assert(newval != addr, &quot;new value and addr must be in different registers&quot;);
2157     __ lock();
2158     __ cmpxchgq(newval, Address(addr, 0));
2159 #endif // _LP64
2160   } else {
2161     Unimplemented();
2162   }
2163 }
2164 
2165 void LIR_Assembler::move(LIR_Opr src, LIR_Opr dst) {
2166   assert(dst-&gt;is_cpu_register(), &quot;must be&quot;);
2167   assert(dst-&gt;type() == src-&gt;type(), &quot;must be&quot;);
2168 
2169   if (src-&gt;is_cpu_register()) {
2170     reg2reg(src, dst);
2171   } else if (src-&gt;is_stack()) {
2172     stack2reg(src, dst, dst-&gt;type());
2173   } else if (src-&gt;is_constant()) {
2174     const2reg(src, dst, lir_patch_none, NULL);
2175   } else {
2176     ShouldNotReachHere();
2177   }
2178 }
2179 
2180 void LIR_Assembler::cmove(LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, LIR_Opr result, BasicType type) {
2181   Assembler::Condition acond, ncond;
2182   switch (condition) {
2183     case lir_cond_equal:        acond = Assembler::equal;        ncond = Assembler::notEqual;     break;
2184     case lir_cond_notEqual:     acond = Assembler::notEqual;     ncond = Assembler::equal;        break;
2185     case lir_cond_less:         acond = Assembler::less;         ncond = Assembler::greaterEqual; break;
2186     case lir_cond_lessEqual:    acond = Assembler::lessEqual;    ncond = Assembler::greater;      break;
2187     case lir_cond_greaterEqual: acond = Assembler::greaterEqual; ncond = Assembler::less;         break;
2188     case lir_cond_greater:      acond = Assembler::greater;      ncond = Assembler::lessEqual;    break;
2189     case lir_cond_belowEqual:   acond = Assembler::belowEqual;   ncond = Assembler::above;        break;
2190     case lir_cond_aboveEqual:   acond = Assembler::aboveEqual;   ncond = Assembler::below;        break;
2191     default:                    acond = Assembler::equal;        ncond = Assembler::notEqual;
2192                                 ShouldNotReachHere();
2193   }
2194 
2195   if (opr1-&gt;is_cpu_register()) {
2196     reg2reg(opr1, result);
2197   } else if (opr1-&gt;is_stack()) {
2198     stack2reg(opr1, result, result-&gt;type());
2199   } else if (opr1-&gt;is_constant()) {
2200     const2reg(opr1, result, lir_patch_none, NULL);
2201   } else {
2202     ShouldNotReachHere();
2203   }
2204 
2205   if (VM_Version::supports_cmov() &amp;&amp; !opr2-&gt;is_constant()) {
2206     // optimized version that does not require a branch
2207     if (opr2-&gt;is_single_cpu()) {
2208       assert(opr2-&gt;cpu_regnr() != result-&gt;cpu_regnr(), &quot;opr2 already overwritten by previous move&quot;);
2209       __ cmov(ncond, result-&gt;as_register(), opr2-&gt;as_register());
2210     } else if (opr2-&gt;is_double_cpu()) {
2211       assert(opr2-&gt;cpu_regnrLo() != result-&gt;cpu_regnrLo() &amp;&amp; opr2-&gt;cpu_regnrLo() != result-&gt;cpu_regnrHi(), &quot;opr2 already overwritten by previous move&quot;);
2212       assert(opr2-&gt;cpu_regnrHi() != result-&gt;cpu_regnrLo() &amp;&amp; opr2-&gt;cpu_regnrHi() != result-&gt;cpu_regnrHi(), &quot;opr2 already overwritten by previous move&quot;);
2213       __ cmovptr(ncond, result-&gt;as_register_lo(), opr2-&gt;as_register_lo());
2214       NOT_LP64(__ cmovptr(ncond, result-&gt;as_register_hi(), opr2-&gt;as_register_hi());)
2215     } else if (opr2-&gt;is_single_stack()) {
2216       __ cmovl(ncond, result-&gt;as_register(), frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2217     } else if (opr2-&gt;is_double_stack()) {
2218       __ cmovptr(ncond, result-&gt;as_register_lo(), frame_map()-&gt;address_for_slot(opr2-&gt;double_stack_ix(), lo_word_offset_in_bytes));
2219       NOT_LP64(__ cmovptr(ncond, result-&gt;as_register_hi(), frame_map()-&gt;address_for_slot(opr2-&gt;double_stack_ix(), hi_word_offset_in_bytes));)
2220     } else {
2221       ShouldNotReachHere();
2222     }
2223 
2224   } else {
2225     Label skip;
2226     __ jcc (acond, skip);
2227     if (opr2-&gt;is_cpu_register()) {
2228       reg2reg(opr2, result);
2229     } else if (opr2-&gt;is_stack()) {
2230       stack2reg(opr2, result, result-&gt;type());
2231     } else if (opr2-&gt;is_constant()) {
2232       const2reg(opr2, result, lir_patch_none, NULL);
2233     } else {
2234       ShouldNotReachHere();
2235     }
2236     __ bind(skip);
2237   }
2238 }
2239 
2240 
2241 void LIR_Assembler::arith_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dest, CodeEmitInfo* info, bool pop_fpu_stack) {
2242   assert(info == NULL, &quot;should never be used, idiv/irem and ldiv/lrem not handled by this method&quot;);
2243 
2244   if (left-&gt;is_single_cpu()) {
2245     assert(left == dest, &quot;left and dest must be equal&quot;);
2246     Register lreg = left-&gt;as_register();
2247 
2248     if (right-&gt;is_single_cpu()) {
2249       // cpu register - cpu register
2250       Register rreg = right-&gt;as_register();
2251       switch (code) {
2252         case lir_add: __ addl (lreg, rreg); break;
2253         case lir_sub: __ subl (lreg, rreg); break;
2254         case lir_mul: __ imull(lreg, rreg); break;
2255         default:      ShouldNotReachHere();
2256       }
2257 
2258     } else if (right-&gt;is_stack()) {
2259       // cpu register - stack
2260       Address raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2261       switch (code) {
2262         case lir_add: __ addl(lreg, raddr); break;
2263         case lir_sub: __ subl(lreg, raddr); break;
2264         default:      ShouldNotReachHere();
2265       }
2266 
2267     } else if (right-&gt;is_constant()) {
2268       // cpu register - constant
2269       jint c = right-&gt;as_constant_ptr()-&gt;as_jint();
2270       switch (code) {
2271         case lir_add: {
2272           __ incrementl(lreg, c);
2273           break;
2274         }
2275         case lir_sub: {
2276           __ decrementl(lreg, c);
2277           break;
2278         }
2279         default: ShouldNotReachHere();
2280       }
2281 
2282     } else {
2283       ShouldNotReachHere();
2284     }
2285 
2286   } else if (left-&gt;is_double_cpu()) {
2287     assert(left == dest, &quot;left and dest must be equal&quot;);
2288     Register lreg_lo = left-&gt;as_register_lo();
2289     Register lreg_hi = left-&gt;as_register_hi();
2290 
2291     if (right-&gt;is_double_cpu()) {
2292       // cpu register - cpu register
2293       Register rreg_lo = right-&gt;as_register_lo();
2294       Register rreg_hi = right-&gt;as_register_hi();
2295       NOT_LP64(assert_different_registers(lreg_lo, lreg_hi, rreg_lo, rreg_hi));
2296       LP64_ONLY(assert_different_registers(lreg_lo, rreg_lo));
2297       switch (code) {
2298         case lir_add:
2299           __ addptr(lreg_lo, rreg_lo);
2300           NOT_LP64(__ adcl(lreg_hi, rreg_hi));
2301           break;
2302         case lir_sub:
2303           __ subptr(lreg_lo, rreg_lo);
2304           NOT_LP64(__ sbbl(lreg_hi, rreg_hi));
2305           break;
2306         case lir_mul:
2307 #ifdef _LP64
2308           __ imulq(lreg_lo, rreg_lo);
2309 #else
2310           assert(lreg_lo == rax &amp;&amp; lreg_hi == rdx, &quot;must be&quot;);
2311           __ imull(lreg_hi, rreg_lo);
2312           __ imull(rreg_hi, lreg_lo);
2313           __ addl (rreg_hi, lreg_hi);
2314           __ mull (rreg_lo);
2315           __ addl (lreg_hi, rreg_hi);
2316 #endif // _LP64
2317           break;
2318         default:
2319           ShouldNotReachHere();
2320       }
2321 
2322     } else if (right-&gt;is_constant()) {
2323       // cpu register - constant
2324 #ifdef _LP64
2325       jlong c = right-&gt;as_constant_ptr()-&gt;as_jlong_bits();
2326       __ movptr(r10, (intptr_t) c);
2327       switch (code) {
2328         case lir_add:
2329           __ addptr(lreg_lo, r10);
2330           break;
2331         case lir_sub:
2332           __ subptr(lreg_lo, r10);
2333           break;
2334         default:
2335           ShouldNotReachHere();
2336       }
2337 #else
2338       jint c_lo = right-&gt;as_constant_ptr()-&gt;as_jint_lo();
2339       jint c_hi = right-&gt;as_constant_ptr()-&gt;as_jint_hi();
2340       switch (code) {
2341         case lir_add:
2342           __ addptr(lreg_lo, c_lo);
2343           __ adcl(lreg_hi, c_hi);
2344           break;
2345         case lir_sub:
2346           __ subptr(lreg_lo, c_lo);
2347           __ sbbl(lreg_hi, c_hi);
2348           break;
2349         default:
2350           ShouldNotReachHere();
2351       }
2352 #endif // _LP64
2353 
2354     } else {
2355       ShouldNotReachHere();
2356     }
2357 
2358   } else if (left-&gt;is_single_xmm()) {
2359     assert(left == dest, &quot;left and dest must be equal&quot;);
2360     XMMRegister lreg = left-&gt;as_xmm_float_reg();
2361 
2362     if (right-&gt;is_single_xmm()) {
2363       XMMRegister rreg = right-&gt;as_xmm_float_reg();
2364       switch (code) {
2365         case lir_add: __ addss(lreg, rreg);  break;
2366         case lir_sub: __ subss(lreg, rreg);  break;
2367         case lir_mul_strictfp: // fall through
2368         case lir_mul: __ mulss(lreg, rreg);  break;
2369         case lir_div_strictfp: // fall through
2370         case lir_div: __ divss(lreg, rreg);  break;
2371         default: ShouldNotReachHere();
2372       }
2373     } else {
2374       Address raddr;
2375       if (right-&gt;is_single_stack()) {
2376         raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2377       } else if (right-&gt;is_constant()) {
2378         // hack for now
2379         raddr = __ as_Address(InternalAddress(float_constant(right-&gt;as_jfloat())));
2380       } else {
2381         ShouldNotReachHere();
2382       }
2383       switch (code) {
2384         case lir_add: __ addss(lreg, raddr);  break;
2385         case lir_sub: __ subss(lreg, raddr);  break;
2386         case lir_mul_strictfp: // fall through
2387         case lir_mul: __ mulss(lreg, raddr);  break;
2388         case lir_div_strictfp: // fall through
2389         case lir_div: __ divss(lreg, raddr);  break;
2390         default: ShouldNotReachHere();
2391       }
2392     }
2393 
2394   } else if (left-&gt;is_double_xmm()) {
2395     assert(left == dest, &quot;left and dest must be equal&quot;);
2396 
2397     XMMRegister lreg = left-&gt;as_xmm_double_reg();
2398     if (right-&gt;is_double_xmm()) {
2399       XMMRegister rreg = right-&gt;as_xmm_double_reg();
2400       switch (code) {
2401         case lir_add: __ addsd(lreg, rreg);  break;
2402         case lir_sub: __ subsd(lreg, rreg);  break;
2403         case lir_mul_strictfp: // fall through
2404         case lir_mul: __ mulsd(lreg, rreg);  break;
2405         case lir_div_strictfp: // fall through
2406         case lir_div: __ divsd(lreg, rreg);  break;
2407         default: ShouldNotReachHere();
2408       }
2409     } else {
2410       Address raddr;
2411       if (right-&gt;is_double_stack()) {
2412         raddr = frame_map()-&gt;address_for_slot(right-&gt;double_stack_ix());
2413       } else if (right-&gt;is_constant()) {
2414         // hack for now
2415         raddr = __ as_Address(InternalAddress(double_constant(right-&gt;as_jdouble())));
2416       } else {
2417         ShouldNotReachHere();
2418       }
2419       switch (code) {
2420         case lir_add: __ addsd(lreg, raddr);  break;
2421         case lir_sub: __ subsd(lreg, raddr);  break;
2422         case lir_mul_strictfp: // fall through
2423         case lir_mul: __ mulsd(lreg, raddr);  break;
2424         case lir_div_strictfp: // fall through
2425         case lir_div: __ divsd(lreg, raddr);  break;
2426         default: ShouldNotReachHere();
2427       }
2428     }
2429 
2430 #ifndef _LP64
2431   } else if (left-&gt;is_single_fpu()) {
2432     assert(dest-&gt;is_single_fpu(),  &quot;fpu stack allocation required&quot;);
2433 
2434     if (right-&gt;is_single_fpu()) {
2435       arith_fpu_implementation(code, left-&gt;fpu_regnr(), right-&gt;fpu_regnr(), dest-&gt;fpu_regnr(), pop_fpu_stack);
2436 
2437     } else {
2438       assert(left-&gt;fpu_regnr() == 0, &quot;left must be on TOS&quot;);
2439       assert(dest-&gt;fpu_regnr() == 0, &quot;dest must be on TOS&quot;);
2440 
2441       Address raddr;
2442       if (right-&gt;is_single_stack()) {
2443         raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2444       } else if (right-&gt;is_constant()) {
2445         address const_addr = float_constant(right-&gt;as_jfloat());
2446         assert(const_addr != NULL, &quot;incorrect float/double constant maintainance&quot;);
2447         // hack for now
2448         raddr = __ as_Address(InternalAddress(const_addr));
2449       } else {
2450         ShouldNotReachHere();
2451       }
2452 
2453       switch (code) {
2454         case lir_add: __ fadd_s(raddr); break;
2455         case lir_sub: __ fsub_s(raddr); break;
2456         case lir_mul_strictfp: // fall through
2457         case lir_mul: __ fmul_s(raddr); break;
2458         case lir_div_strictfp: // fall through
2459         case lir_div: __ fdiv_s(raddr); break;
2460         default:      ShouldNotReachHere();
2461       }
2462     }
2463 
2464   } else if (left-&gt;is_double_fpu()) {
2465     assert(dest-&gt;is_double_fpu(),  &quot;fpu stack allocation required&quot;);
2466 
2467     if (code == lir_mul_strictfp || code == lir_div_strictfp) {
2468       // Double values require special handling for strictfp mul/div on x86
2469       __ fld_x(ExternalAddress(StubRoutines::addr_fpu_subnormal_bias1()));
2470       __ fmulp(left-&gt;fpu_regnrLo() + 1);
2471     }
2472 
2473     if (right-&gt;is_double_fpu()) {
2474       arith_fpu_implementation(code, left-&gt;fpu_regnrLo(), right-&gt;fpu_regnrLo(), dest-&gt;fpu_regnrLo(), pop_fpu_stack);
2475 
2476     } else {
2477       assert(left-&gt;fpu_regnrLo() == 0, &quot;left must be on TOS&quot;);
2478       assert(dest-&gt;fpu_regnrLo() == 0, &quot;dest must be on TOS&quot;);
2479 
2480       Address raddr;
2481       if (right-&gt;is_double_stack()) {
2482         raddr = frame_map()-&gt;address_for_slot(right-&gt;double_stack_ix());
2483       } else if (right-&gt;is_constant()) {
2484         // hack for now
2485         raddr = __ as_Address(InternalAddress(double_constant(right-&gt;as_jdouble())));
2486       } else {
2487         ShouldNotReachHere();
2488       }
2489 
2490       switch (code) {
2491         case lir_add: __ fadd_d(raddr); break;
2492         case lir_sub: __ fsub_d(raddr); break;
2493         case lir_mul_strictfp: // fall through
2494         case lir_mul: __ fmul_d(raddr); break;
2495         case lir_div_strictfp: // fall through
2496         case lir_div: __ fdiv_d(raddr); break;
2497         default: ShouldNotReachHere();
2498       }
2499     }
2500 
2501     if (code == lir_mul_strictfp || code == lir_div_strictfp) {
2502       // Double values require special handling for strictfp mul/div on x86
2503       __ fld_x(ExternalAddress(StubRoutines::addr_fpu_subnormal_bias2()));
2504       __ fmulp(dest-&gt;fpu_regnrLo() + 1);
2505     }
2506 #endif // !_LP64
2507 
2508   } else if (left-&gt;is_single_stack() || left-&gt;is_address()) {
2509     assert(left == dest, &quot;left and dest must be equal&quot;);
2510 
2511     Address laddr;
2512     if (left-&gt;is_single_stack()) {
2513       laddr = frame_map()-&gt;address_for_slot(left-&gt;single_stack_ix());
2514     } else if (left-&gt;is_address()) {
2515       laddr = as_Address(left-&gt;as_address_ptr());
2516     } else {
2517       ShouldNotReachHere();
2518     }
2519 
2520     if (right-&gt;is_single_cpu()) {
2521       Register rreg = right-&gt;as_register();
2522       switch (code) {
2523         case lir_add: __ addl(laddr, rreg); break;
2524         case lir_sub: __ subl(laddr, rreg); break;
2525         default:      ShouldNotReachHere();
2526       }
2527     } else if (right-&gt;is_constant()) {
2528       jint c = right-&gt;as_constant_ptr()-&gt;as_jint();
2529       switch (code) {
2530         case lir_add: {
2531           __ incrementl(laddr, c);
2532           break;
2533         }
2534         case lir_sub: {
2535           __ decrementl(laddr, c);
2536           break;
2537         }
2538         default: ShouldNotReachHere();
2539       }
2540     } else {
2541       ShouldNotReachHere();
2542     }
2543 
2544   } else {
2545     ShouldNotReachHere();
2546   }
2547 }
2548 
2549 #ifndef _LP64
2550 void LIR_Assembler::arith_fpu_implementation(LIR_Code code, int left_index, int right_index, int dest_index, bool pop_fpu_stack) {
2551   assert(pop_fpu_stack  || (left_index     == dest_index || right_index     == dest_index), &quot;invalid LIR&quot;);
2552   assert(!pop_fpu_stack || (left_index - 1 == dest_index || right_index - 1 == dest_index), &quot;invalid LIR&quot;);
2553   assert(left_index == 0 || right_index == 0, &quot;either must be on top of stack&quot;);
2554 
2555   bool left_is_tos = (left_index == 0);
2556   bool dest_is_tos = (dest_index == 0);
2557   int non_tos_index = (left_is_tos ? right_index : left_index);
2558 
2559   switch (code) {
2560     case lir_add:
2561       if (pop_fpu_stack)       __ faddp(non_tos_index);
2562       else if (dest_is_tos)    __ fadd (non_tos_index);
2563       else                     __ fadda(non_tos_index);
2564       break;
2565 
2566     case lir_sub:
2567       if (left_is_tos) {
2568         if (pop_fpu_stack)     __ fsubrp(non_tos_index);
2569         else if (dest_is_tos)  __ fsub  (non_tos_index);
2570         else                   __ fsubra(non_tos_index);
2571       } else {
2572         if (pop_fpu_stack)     __ fsubp (non_tos_index);
2573         else if (dest_is_tos)  __ fsubr (non_tos_index);
2574         else                   __ fsuba (non_tos_index);
2575       }
2576       break;
2577 
2578     case lir_mul_strictfp: // fall through
2579     case lir_mul:
2580       if (pop_fpu_stack)       __ fmulp(non_tos_index);
2581       else if (dest_is_tos)    __ fmul (non_tos_index);
2582       else                     __ fmula(non_tos_index);
2583       break;
2584 
2585     case lir_div_strictfp: // fall through
2586     case lir_div:
2587       if (left_is_tos) {
2588         if (pop_fpu_stack)     __ fdivrp(non_tos_index);
2589         else if (dest_is_tos)  __ fdiv  (non_tos_index);
2590         else                   __ fdivra(non_tos_index);
2591       } else {
2592         if (pop_fpu_stack)     __ fdivp (non_tos_index);
2593         else if (dest_is_tos)  __ fdivr (non_tos_index);
2594         else                   __ fdiva (non_tos_index);
2595       }
2596       break;
2597 
2598     case lir_rem:
2599       assert(left_is_tos &amp;&amp; dest_is_tos &amp;&amp; right_index == 1, &quot;must be guaranteed by FPU stack allocation&quot;);
2600       __ fremr(noreg);
2601       break;
2602 
2603     default:
2604       ShouldNotReachHere();
2605   }
2606 }
2607 #endif // _LP64
2608 
2609 
2610 void LIR_Assembler::intrinsic_op(LIR_Code code, LIR_Opr value, LIR_Opr tmp, LIR_Opr dest, LIR_Op* op) {
2611   if (value-&gt;is_double_xmm()) {
2612     switch(code) {
2613       case lir_abs :
2614         {
2615 #ifdef _LP64
2616           if (UseAVX &gt; 2 &amp;&amp; !VM_Version::supports_avx512vl()) {
2617             assert(tmp-&gt;is_valid(), &quot;need temporary&quot;);
2618             __ vpandn(dest-&gt;as_xmm_double_reg(), tmp-&gt;as_xmm_double_reg(), value-&gt;as_xmm_double_reg(), 2);
2619           } else
2620 #endif
2621           {
2622             if (dest-&gt;as_xmm_double_reg() != value-&gt;as_xmm_double_reg()) {
2623               __ movdbl(dest-&gt;as_xmm_double_reg(), value-&gt;as_xmm_double_reg());
2624             }
2625             assert(!tmp-&gt;is_valid(), &quot;do not need temporary&quot;);
2626             __ andpd(dest-&gt;as_xmm_double_reg(),
2627                      ExternalAddress((address)double_signmask_pool));
2628           }
2629         }
2630         break;
2631 
2632       case lir_sqrt: __ sqrtsd(dest-&gt;as_xmm_double_reg(), value-&gt;as_xmm_double_reg()); break;
2633       // all other intrinsics are not available in the SSE instruction set, so FPU is used
2634       default      : ShouldNotReachHere();
2635     }
2636 
2637 #ifndef _LP64
2638   } else if (value-&gt;is_double_fpu()) {
2639     assert(value-&gt;fpu_regnrLo() == 0 &amp;&amp; dest-&gt;fpu_regnrLo() == 0, &quot;both must be on TOS&quot;);
2640     switch(code) {
2641       case lir_abs   : __ fabs() ; break;
2642       case lir_sqrt  : __ fsqrt(); break;
2643       default      : ShouldNotReachHere();
2644     }
2645 #endif // !_LP64
2646   } else {
2647     Unimplemented();
2648   }
2649 }
2650 
2651 void LIR_Assembler::logic_op(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dst) {
2652   // assert(left-&gt;destroys_register(), &quot;check&quot;);
2653   if (left-&gt;is_single_cpu()) {
2654     Register reg = left-&gt;as_register();
2655     if (right-&gt;is_constant()) {
2656       int val = right-&gt;as_constant_ptr()-&gt;as_jint();
2657       switch (code) {
2658         case lir_logic_and: __ andl (reg, val); break;
2659         case lir_logic_or:  __ orl  (reg, val); break;
2660         case lir_logic_xor: __ xorl (reg, val); break;
2661         default: ShouldNotReachHere();
2662       }
2663     } else if (right-&gt;is_stack()) {
2664       // added support for stack operands
2665       Address raddr = frame_map()-&gt;address_for_slot(right-&gt;single_stack_ix());
2666       switch (code) {
2667         case lir_logic_and: __ andl (reg, raddr); break;
2668         case lir_logic_or:  __ orl  (reg, raddr); break;
2669         case lir_logic_xor: __ xorl (reg, raddr); break;
2670         default: ShouldNotReachHere();
2671       }
2672     } else {
2673       Register rright = right-&gt;as_register();
2674       switch (code) {
2675         case lir_logic_and: __ andptr (reg, rright); break;
2676         case lir_logic_or : __ orptr  (reg, rright); break;
2677         case lir_logic_xor: __ xorptr (reg, rright); break;
2678         default: ShouldNotReachHere();
2679       }
2680     }
2681     move_regs(reg, dst-&gt;as_register());
2682   } else {
2683     Register l_lo = left-&gt;as_register_lo();
2684     Register l_hi = left-&gt;as_register_hi();
2685     if (right-&gt;is_constant()) {
2686 #ifdef _LP64
2687       __ mov64(rscratch1, right-&gt;as_constant_ptr()-&gt;as_jlong());
2688       switch (code) {
2689         case lir_logic_and:
2690           __ andq(l_lo, rscratch1);
2691           break;
2692         case lir_logic_or:
2693           __ orq(l_lo, rscratch1);
2694           break;
2695         case lir_logic_xor:
2696           __ xorq(l_lo, rscratch1);
2697           break;
2698         default: ShouldNotReachHere();
2699       }
2700 #else
2701       int r_lo = right-&gt;as_constant_ptr()-&gt;as_jint_lo();
2702       int r_hi = right-&gt;as_constant_ptr()-&gt;as_jint_hi();
2703       switch (code) {
2704         case lir_logic_and:
2705           __ andl(l_lo, r_lo);
2706           __ andl(l_hi, r_hi);
2707           break;
2708         case lir_logic_or:
2709           __ orl(l_lo, r_lo);
2710           __ orl(l_hi, r_hi);
2711           break;
2712         case lir_logic_xor:
2713           __ xorl(l_lo, r_lo);
2714           __ xorl(l_hi, r_hi);
2715           break;
2716         default: ShouldNotReachHere();
2717       }
2718 #endif // _LP64
2719     } else {
2720 #ifdef _LP64
2721       Register r_lo;
2722       if (is_reference_type(right-&gt;type())) {
2723         r_lo = right-&gt;as_register();
2724       } else {
2725         r_lo = right-&gt;as_register_lo();
2726       }
2727 #else
2728       Register r_lo = right-&gt;as_register_lo();
2729       Register r_hi = right-&gt;as_register_hi();
2730       assert(l_lo != r_hi, &quot;overwriting registers&quot;);
2731 #endif
2732       switch (code) {
2733         case lir_logic_and:
2734           __ andptr(l_lo, r_lo);
2735           NOT_LP64(__ andptr(l_hi, r_hi);)
2736           break;
2737         case lir_logic_or:
2738           __ orptr(l_lo, r_lo);
2739           NOT_LP64(__ orptr(l_hi, r_hi);)
2740           break;
2741         case lir_logic_xor:
2742           __ xorptr(l_lo, r_lo);
2743           NOT_LP64(__ xorptr(l_hi, r_hi);)
2744           break;
2745         default: ShouldNotReachHere();
2746       }
2747     }
2748 
2749     Register dst_lo = dst-&gt;as_register_lo();
2750     Register dst_hi = dst-&gt;as_register_hi();
2751 
2752 #ifdef _LP64
2753     move_regs(l_lo, dst_lo);
2754 #else
2755     if (dst_lo == l_hi) {
2756       assert(dst_hi != l_lo, &quot;overwriting registers&quot;);
2757       move_regs(l_hi, dst_hi);
2758       move_regs(l_lo, dst_lo);
2759     } else {
2760       assert(dst_lo != l_hi, &quot;overwriting registers&quot;);
2761       move_regs(l_lo, dst_lo);
2762       move_regs(l_hi, dst_hi);
2763     }
2764 #endif // _LP64
2765   }
2766 }
2767 
2768 
2769 // we assume that rax, and rdx can be overwritten
2770 void LIR_Assembler::arithmetic_idiv(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr temp, LIR_Opr result, CodeEmitInfo* info) {
2771 
2772   assert(left-&gt;is_single_cpu(),   &quot;left must be register&quot;);
2773   assert(right-&gt;is_single_cpu() || right-&gt;is_constant(),  &quot;right must be register or constant&quot;);
2774   assert(result-&gt;is_single_cpu(), &quot;result must be register&quot;);
2775 
2776   //  assert(left-&gt;destroys_register(), &quot;check&quot;);
2777   //  assert(right-&gt;destroys_register(), &quot;check&quot;);
2778 
2779   Register lreg = left-&gt;as_register();
2780   Register dreg = result-&gt;as_register();
2781 
2782   if (right-&gt;is_constant()) {
2783     jint divisor = right-&gt;as_constant_ptr()-&gt;as_jint();
2784     assert(divisor &gt; 0 &amp;&amp; is_power_of_2(divisor), &quot;must be&quot;);
2785     if (code == lir_idiv) {
2786       assert(lreg == rax, &quot;must be rax,&quot;);
2787       assert(temp-&gt;as_register() == rdx, &quot;tmp register must be rdx&quot;);
2788       __ cdql(); // sign extend into rdx:rax
2789       if (divisor == 2) {
2790         __ subl(lreg, rdx);
2791       } else {
2792         __ andl(rdx, divisor - 1);
2793         __ addl(lreg, rdx);
2794       }
2795       __ sarl(lreg, log2_jint(divisor));
2796       move_regs(lreg, dreg);
2797     } else if (code == lir_irem) {
2798       Label done;
2799       __ mov(dreg, lreg);
2800       __ andl(dreg, 0x80000000 | (divisor - 1));
2801       __ jcc(Assembler::positive, done);
2802       __ decrement(dreg);
2803       __ orl(dreg, ~(divisor - 1));
2804       __ increment(dreg);
2805       __ bind(done);
2806     } else {
2807       ShouldNotReachHere();
2808     }
2809   } else {
2810     Register rreg = right-&gt;as_register();
2811     assert(lreg == rax, &quot;left register must be rax,&quot;);
2812     assert(rreg != rdx, &quot;right register must not be rdx&quot;);
2813     assert(temp-&gt;as_register() == rdx, &quot;tmp register must be rdx&quot;);
2814 
2815     move_regs(lreg, rax);
2816 
2817     int idivl_offset = __ corrected_idivl(rreg);
2818     if (ImplicitDiv0Checks) {
2819       add_debug_info_for_div0(idivl_offset, info);
2820     }
2821     if (code == lir_irem) {
2822       move_regs(rdx, dreg); // result is in rdx
2823     } else {
2824       move_regs(rax, dreg);
2825     }
2826   }
2827 }
2828 
2829 
2830 void LIR_Assembler::comp_op(LIR_Condition condition, LIR_Opr opr1, LIR_Opr opr2, LIR_Op2* op) {
2831   if (opr1-&gt;is_single_cpu()) {
2832     Register reg1 = opr1-&gt;as_register();
2833     if (opr2-&gt;is_single_cpu()) {
2834       // cpu register - cpu register
2835       if (is_reference_type(opr1-&gt;type())) {
2836         __ cmpoop(reg1, opr2-&gt;as_register());
2837       } else {
2838         assert(!is_reference_type(opr2-&gt;type()), &quot;cmp int, oop?&quot;);
2839         __ cmpl(reg1, opr2-&gt;as_register());
2840       }
2841     } else if (opr2-&gt;is_stack()) {
2842       // cpu register - stack
2843       if (is_reference_type(opr1-&gt;type())) {
2844         __ cmpoop(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2845       } else {
2846         __ cmpl(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2847       }
2848     } else if (opr2-&gt;is_constant()) {
2849       // cpu register - constant
2850       LIR_Const* c = opr2-&gt;as_constant_ptr();
2851       if (c-&gt;type() == T_INT) {
2852         __ cmpl(reg1, c-&gt;as_jint());
2853       } else if (c-&gt;type() == T_METADATA) {
2854         // All we need for now is a comparison with NULL for equality.
2855         assert(condition == lir_cond_equal || condition == lir_cond_notEqual, &quot;oops&quot;);
2856         Metadata* m = c-&gt;as_metadata();
2857         if (m == NULL) {
2858           __ cmpptr(reg1, (int32_t)0);
2859         } else {
2860           ShouldNotReachHere();
2861         }
2862       } else if (is_reference_type(c-&gt;type())) {
2863         // In 64bit oops are single register
2864         jobject o = c-&gt;as_jobject();
2865         if (o == NULL) {
2866           __ cmpptr(reg1, (int32_t)NULL_WORD);
2867         } else {
2868           __ cmpoop(reg1, o);
2869         }
2870       } else {
2871         fatal(&quot;unexpected type: %s&quot;, basictype_to_str(c-&gt;type()));
2872       }
2873       // cpu register - address
2874     } else if (opr2-&gt;is_address()) {
2875       if (op-&gt;info() != NULL) {
2876         add_debug_info_for_null_check_here(op-&gt;info());
2877       }
2878       __ cmpl(reg1, as_Address(opr2-&gt;as_address_ptr()));
2879     } else {
2880       ShouldNotReachHere();
2881     }
2882 
2883   } else if(opr1-&gt;is_double_cpu()) {
2884     Register xlo = opr1-&gt;as_register_lo();
2885     Register xhi = opr1-&gt;as_register_hi();
2886     if (opr2-&gt;is_double_cpu()) {
2887 #ifdef _LP64
2888       __ cmpptr(xlo, opr2-&gt;as_register_lo());
2889 #else
2890       // cpu register - cpu register
2891       Register ylo = opr2-&gt;as_register_lo();
2892       Register yhi = opr2-&gt;as_register_hi();
2893       __ subl(xlo, ylo);
2894       __ sbbl(xhi, yhi);
2895       if (condition == lir_cond_equal || condition == lir_cond_notEqual) {
2896         __ orl(xhi, xlo);
2897       }
2898 #endif // _LP64
2899     } else if (opr2-&gt;is_constant()) {
2900       // cpu register - constant 0
2901       assert(opr2-&gt;as_jlong() == (jlong)0, &quot;only handles zero&quot;);
2902 #ifdef _LP64
2903       __ cmpptr(xlo, (int32_t)opr2-&gt;as_jlong());
2904 #else
2905       assert(condition == lir_cond_equal || condition == lir_cond_notEqual, &quot;only handles equals case&quot;);
2906       __ orl(xhi, xlo);
2907 #endif // _LP64
2908     } else {
2909       ShouldNotReachHere();
2910     }
2911 
2912   } else if (opr1-&gt;is_single_xmm()) {
2913     XMMRegister reg1 = opr1-&gt;as_xmm_float_reg();
2914     if (opr2-&gt;is_single_xmm()) {
2915       // xmm register - xmm register
2916       __ ucomiss(reg1, opr2-&gt;as_xmm_float_reg());
2917     } else if (opr2-&gt;is_stack()) {
2918       // xmm register - stack
2919       __ ucomiss(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;single_stack_ix()));
2920     } else if (opr2-&gt;is_constant()) {
2921       // xmm register - constant
2922       __ ucomiss(reg1, InternalAddress(float_constant(opr2-&gt;as_jfloat())));
2923     } else if (opr2-&gt;is_address()) {
2924       // xmm register - address
2925       if (op-&gt;info() != NULL) {
2926         add_debug_info_for_null_check_here(op-&gt;info());
2927       }
2928       __ ucomiss(reg1, as_Address(opr2-&gt;as_address_ptr()));
2929     } else {
2930       ShouldNotReachHere();
2931     }
2932 
2933   } else if (opr1-&gt;is_double_xmm()) {
2934     XMMRegister reg1 = opr1-&gt;as_xmm_double_reg();
2935     if (opr2-&gt;is_double_xmm()) {
2936       // xmm register - xmm register
2937       __ ucomisd(reg1, opr2-&gt;as_xmm_double_reg());
2938     } else if (opr2-&gt;is_stack()) {
2939       // xmm register - stack
2940       __ ucomisd(reg1, frame_map()-&gt;address_for_slot(opr2-&gt;double_stack_ix()));
2941     } else if (opr2-&gt;is_constant()) {
2942       // xmm register - constant
2943       __ ucomisd(reg1, InternalAddress(double_constant(opr2-&gt;as_jdouble())));
2944     } else if (opr2-&gt;is_address()) {
2945       // xmm register - address
2946       if (op-&gt;info() != NULL) {
2947         add_debug_info_for_null_check_here(op-&gt;info());
2948       }
2949       __ ucomisd(reg1, as_Address(opr2-&gt;pointer()-&gt;as_address()));
2950     } else {
2951       ShouldNotReachHere();
2952     }
2953 
2954 #ifndef _LP64
2955   } else if(opr1-&gt;is_single_fpu() || opr1-&gt;is_double_fpu()) {
2956     assert(opr1-&gt;is_fpu_register() &amp;&amp; opr1-&gt;fpu() == 0, &quot;currently left-hand side must be on TOS (relax this restriction)&quot;);
2957     assert(opr2-&gt;is_fpu_register(), &quot;both must be registers&quot;);
2958     __ fcmp(noreg, opr2-&gt;fpu(), op-&gt;fpu_pop_count() &gt; 0, op-&gt;fpu_pop_count() &gt; 1);
2959 #endif // LP64
2960 
2961   } else if (opr1-&gt;is_address() &amp;&amp; opr2-&gt;is_constant()) {
2962     LIR_Const* c = opr2-&gt;as_constant_ptr();
2963 #ifdef _LP64
2964     if (is_reference_type(c-&gt;type())) {
2965       assert(condition == lir_cond_equal || condition == lir_cond_notEqual, &quot;need to reverse&quot;);
2966       __ movoop(rscratch1, c-&gt;as_jobject());
2967     }
2968 #endif // LP64
2969     if (op-&gt;info() != NULL) {
2970       add_debug_info_for_null_check_here(op-&gt;info());
2971     }
2972     // special case: address - constant
2973     LIR_Address* addr = opr1-&gt;as_address_ptr();
2974     if (c-&gt;type() == T_INT) {
2975       __ cmpl(as_Address(addr), c-&gt;as_jint());
2976     } else if (is_reference_type(c-&gt;type())) {
2977 #ifdef _LP64
2978       // %%% Make this explode if addr isn&#39;t reachable until we figure out a
2979       // better strategy by giving noreg as the temp for as_Address
2980       __ cmpoop(rscratch1, as_Address(addr, noreg));
2981 #else
2982       __ cmpoop(as_Address(addr), c-&gt;as_jobject());
2983 #endif // _LP64
2984     } else {
2985       ShouldNotReachHere();
2986     }
2987 
2988   } else {
2989     ShouldNotReachHere();
2990   }
2991 }
2992 
2993 void LIR_Assembler::comp_fl2i(LIR_Code code, LIR_Opr left, LIR_Opr right, LIR_Opr dst, LIR_Op2* op) {
2994   if (code == lir_cmp_fd2i || code == lir_ucmp_fd2i) {
2995     if (left-&gt;is_single_xmm()) {
2996       assert(right-&gt;is_single_xmm(), &quot;must match&quot;);
2997       __ cmpss2int(left-&gt;as_xmm_float_reg(), right-&gt;as_xmm_float_reg(), dst-&gt;as_register(), code == lir_ucmp_fd2i);
2998     } else if (left-&gt;is_double_xmm()) {
2999       assert(right-&gt;is_double_xmm(), &quot;must match&quot;);
3000       __ cmpsd2int(left-&gt;as_xmm_double_reg(), right-&gt;as_xmm_double_reg(), dst-&gt;as_register(), code == lir_ucmp_fd2i);
3001 
3002     } else {
3003 #ifdef _LP64
3004       ShouldNotReachHere();
3005 #else
3006       assert(left-&gt;is_single_fpu() || left-&gt;is_double_fpu(), &quot;must be&quot;);
3007       assert(right-&gt;is_single_fpu() || right-&gt;is_double_fpu(), &quot;must match&quot;);
3008 
3009       assert(left-&gt;fpu() == 0, &quot;left must be on TOS&quot;);
3010       __ fcmp2int(dst-&gt;as_register(), code == lir_ucmp_fd2i, right-&gt;fpu(),
3011                   op-&gt;fpu_pop_count() &gt; 0, op-&gt;fpu_pop_count() &gt; 1);
3012 #endif // LP64
3013     }
3014   } else {
3015     assert(code == lir_cmp_l2i, &quot;check&quot;);
3016 #ifdef _LP64
3017     Label done;
3018     Register dest = dst-&gt;as_register();
3019     __ cmpptr(left-&gt;as_register_lo(), right-&gt;as_register_lo());
3020     __ movl(dest, -1);
3021     __ jccb(Assembler::less, done);
3022     __ set_byte_if_not_zero(dest);
3023     __ movzbl(dest, dest);
3024     __ bind(done);
3025 #else
3026     __ lcmp2int(left-&gt;as_register_hi(),
3027                 left-&gt;as_register_lo(),
3028                 right-&gt;as_register_hi(),
3029                 right-&gt;as_register_lo());
3030     move_regs(left-&gt;as_register_hi(), dst-&gt;as_register());
3031 #endif // _LP64
3032   }
3033 }
3034 
3035 
3036 void LIR_Assembler::align_call(LIR_Code code) {
3037   // make sure that the displacement word of the call ends up word aligned
3038   int offset = __ offset();
3039   switch (code) {
3040   case lir_static_call:
3041   case lir_optvirtual_call:
3042   case lir_dynamic_call:
3043     offset += NativeCall::displacement_offset;
3044     break;
3045   case lir_icvirtual_call:
3046     offset += NativeCall::displacement_offset + NativeMovConstReg::instruction_size;
3047     break;
3048   case lir_virtual_call:  // currently, sparc-specific for niagara
3049   default: ShouldNotReachHere();
3050   }
3051   __ align(BytesPerWord, offset);
3052 }
3053 
3054 
3055 void LIR_Assembler::call(LIR_OpJavaCall* op, relocInfo::relocType rtype) {
3056   assert((__ offset() + NativeCall::displacement_offset) % BytesPerWord == 0,
3057          &quot;must be aligned&quot;);
3058   __ call(AddressLiteral(op-&gt;addr(), rtype));
3059   add_call_info(code_offset(), op-&gt;info(), op-&gt;maybe_return_as_fields());
3060 }
3061 
3062 
3063 void LIR_Assembler::ic_call(LIR_OpJavaCall* op) {
3064   __ ic_call(op-&gt;addr());
3065   add_call_info(code_offset(), op-&gt;info(), op-&gt;maybe_return_as_fields());
3066   assert((__ offset() - NativeCall::instruction_size + NativeCall::displacement_offset) % BytesPerWord == 0,
3067          &quot;must be aligned&quot;);
3068 }
3069 
3070 
3071 /* Currently, vtable-dispatch is only enabled for sparc platforms */
3072 void LIR_Assembler::vtable_call(LIR_OpJavaCall* op) {
3073   ShouldNotReachHere();
3074 }
3075 
3076 
3077 void LIR_Assembler::emit_static_call_stub() {
3078   address call_pc = __ pc();
3079   address stub = __ start_a_stub(call_stub_size());
3080   if (stub == NULL) {
3081     bailout(&quot;static call stub overflow&quot;);
3082     return;
3083   }
3084 
3085   int start = __ offset();
3086 
3087   // make sure that the displacement word of the call ends up word aligned
3088   __ align(BytesPerWord, __ offset() + NativeMovConstReg::instruction_size + NativeCall::displacement_offset);
3089   __ relocate(static_stub_Relocation::spec(call_pc, false /* is_aot */));
3090   __ mov_metadata(rbx, (Metadata*)NULL);
3091   // must be set to -1 at code generation time
3092   assert(((__ offset() + 1) % BytesPerWord) == 0, &quot;must be aligned&quot;);
3093   // On 64bit this will die since it will take a movq &amp; jmp, must be only a jmp
3094   __ jump(RuntimeAddress(__ pc()));
3095 
3096   if (UseAOT) {
3097     // Trampoline to aot code
3098     __ relocate(static_stub_Relocation::spec(call_pc, true /* is_aot */));
3099 #ifdef _LP64
3100     __ mov64(rax, CONST64(0));  // address is zapped till fixup time.
3101 #else
3102     __ movl(rax, 0xdeadffff);  // address is zapped till fixup time.
3103 #endif
3104     __ jmp(rax);
3105   }
3106   assert(__ offset() - start &lt;= call_stub_size(), &quot;stub too big&quot;);
3107   __ end_a_stub();
3108 }
3109 
3110 
3111 void LIR_Assembler::throw_op(LIR_Opr exceptionPC, LIR_Opr exceptionOop, CodeEmitInfo* info) {
3112   assert(exceptionOop-&gt;as_register() == rax, &quot;must match&quot;);
3113   assert(exceptionPC-&gt;as_register() == rdx, &quot;must match&quot;);
3114 
3115   // exception object is not added to oop map by LinearScan
3116   // (LinearScan assumes that no oops are in fixed registers)
3117   info-&gt;add_register_oop(exceptionOop);
3118   Runtime1::StubID unwind_id;
3119 
3120   // get current pc information
3121   // pc is only needed if the method has an exception handler, the unwind code does not need it.
3122   int pc_for_athrow_offset = __ offset();
3123   InternalAddress pc_for_athrow(__ pc());
3124   __ lea(exceptionPC-&gt;as_register(), pc_for_athrow);
3125   add_call_info(pc_for_athrow_offset, info); // for exception handler
3126 
3127   __ verify_not_null_oop(rax);
3128   // search an exception handler (rax: exception oop, rdx: throwing pc)
3129   if (compilation()-&gt;has_fpu_code()) {
3130     unwind_id = Runtime1::handle_exception_id;
3131   } else {
3132     unwind_id = Runtime1::handle_exception_nofpu_id;
3133   }
3134   __ call(RuntimeAddress(Runtime1::entry_for(unwind_id)));
3135 
3136   // enough room for two byte trap
3137   __ nop();
3138 }
3139 
3140 
3141 void LIR_Assembler::unwind_op(LIR_Opr exceptionOop) {
3142   assert(exceptionOop-&gt;as_register() == rax, &quot;must match&quot;);
3143 
3144   __ jmp(_unwind_handler_entry);
3145 }
3146 
3147 
3148 void LIR_Assembler::shift_op(LIR_Code code, LIR_Opr left, LIR_Opr count, LIR_Opr dest, LIR_Opr tmp) {
3149 
3150   // optimized version for linear scan:
3151   // * count must be already in ECX (guaranteed by LinearScan)
3152   // * left and dest must be equal
3153   // * tmp must be unused
3154   assert(count-&gt;as_register() == SHIFT_count, &quot;count must be in ECX&quot;);
3155   assert(left == dest, &quot;left and dest must be equal&quot;);
3156   assert(tmp-&gt;is_illegal(), &quot;wasting a register if tmp is allocated&quot;);
3157 
3158   if (left-&gt;is_single_cpu()) {
3159     Register value = left-&gt;as_register();
3160     assert(value != SHIFT_count, &quot;left cannot be ECX&quot;);
3161 
3162     switch (code) {
3163       case lir_shl:  __ shll(value); break;
3164       case lir_shr:  __ sarl(value); break;
3165       case lir_ushr: __ shrl(value); break;
3166       default: ShouldNotReachHere();
3167     }
3168   } else if (left-&gt;is_double_cpu()) {
3169     Register lo = left-&gt;as_register_lo();
3170     Register hi = left-&gt;as_register_hi();
3171     assert(lo != SHIFT_count &amp;&amp; hi != SHIFT_count, &quot;left cannot be ECX&quot;);
3172 #ifdef _LP64
3173     switch (code) {
3174       case lir_shl:  __ shlptr(lo);        break;
3175       case lir_shr:  __ sarptr(lo);        break;
3176       case lir_ushr: __ shrptr(lo);        break;
3177       default: ShouldNotReachHere();
3178     }
3179 #else
3180 
3181     switch (code) {
3182       case lir_shl:  __ lshl(hi, lo);        break;
3183       case lir_shr:  __ lshr(hi, lo, true);  break;
3184       case lir_ushr: __ lshr(hi, lo, false); break;
3185       default: ShouldNotReachHere();
3186     }
3187 #endif // LP64
3188   } else {
3189     ShouldNotReachHere();
3190   }
3191 }
3192 
3193 
3194 void LIR_Assembler::shift_op(LIR_Code code, LIR_Opr left, jint count, LIR_Opr dest) {
3195   if (dest-&gt;is_single_cpu()) {
3196     // first move left into dest so that left is not destroyed by the shift
3197     Register value = dest-&gt;as_register();
3198     count = count &amp; 0x1F; // Java spec
3199 
3200     move_regs(left-&gt;as_register(), value);
3201     switch (code) {
3202       case lir_shl:  __ shll(value, count); break;
3203       case lir_shr:  __ sarl(value, count); break;
3204       case lir_ushr: __ shrl(value, count); break;
3205       default: ShouldNotReachHere();
3206     }
3207   } else if (dest-&gt;is_double_cpu()) {
3208 #ifndef _LP64
3209     Unimplemented();
3210 #else
3211     // first move left into dest so that left is not destroyed by the shift
3212     Register value = dest-&gt;as_register_lo();
3213     count = count &amp; 0x1F; // Java spec
3214 
3215     move_regs(left-&gt;as_register_lo(), value);
3216     switch (code) {
3217       case lir_shl:  __ shlptr(value, count); break;
3218       case lir_shr:  __ sarptr(value, count); break;
3219       case lir_ushr: __ shrptr(value, count); break;
3220       default: ShouldNotReachHere();
3221     }
3222 #endif // _LP64
3223   } else {
3224     ShouldNotReachHere();
3225   }
3226 }
3227 
3228 
3229 void LIR_Assembler::store_parameter(Register r, int offset_from_rsp_in_words) {
3230   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3231   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3232   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3233   __ movptr (Address(rsp, offset_from_rsp_in_bytes), r);
3234 }
3235 
3236 
3237 void LIR_Assembler::store_parameter(jint c,     int offset_from_rsp_in_words) {
3238   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3239   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3240   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3241   __ movptr (Address(rsp, offset_from_rsp_in_bytes), c);
3242 }
3243 
3244 
3245 void LIR_Assembler::store_parameter(jobject o,  int offset_from_rsp_in_words) {
3246   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3247   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3248   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3249   __ movoop (Address(rsp, offset_from_rsp_in_bytes), o);
3250 }
3251 
3252 
3253 void LIR_Assembler::store_parameter(Metadata* m,  int offset_from_rsp_in_words) {
3254   assert(offset_from_rsp_in_words &gt;= 0, &quot;invalid offset from rsp&quot;);
3255   int offset_from_rsp_in_bytes = offset_from_rsp_in_words * BytesPerWord;
3256   assert(offset_from_rsp_in_bytes &lt; frame_map()-&gt;reserved_argument_area_size(), &quot;invalid offset&quot;);
3257   __ mov_metadata(Address(rsp, offset_from_rsp_in_bytes), m);
3258 }
3259 
3260 
3261 void LIR_Assembler::arraycopy_valuetype_check(Register obj, Register tmp, CodeStub* slow_path, bool is_dest, bool null_check) {
3262   if (null_check) {
3263     __ testptr(obj, obj);
3264     __ jcc(Assembler::zero, *slow_path-&gt;entry());
3265   }
3266   __ load_storage_props(tmp, obj);
3267   if (is_dest) {
3268     // We also take slow path if it&#39;s a null_free destination array, just in case the source array
3269     // contains NULLs.
3270     __ testb(tmp, ArrayStorageProperties::flattened_value | ArrayStorageProperties::null_free_value);
3271   } else {
3272     __ testb(tmp, ArrayStorageProperties::flattened_value);
3273   }
3274   __ jcc(Assembler::notEqual, *slow_path-&gt;entry());
3275 }
3276 
3277 
3278 // This code replaces a call to arraycopy; no exception may
3279 // be thrown in this code, they must be thrown in the System.arraycopy
3280 // activation frame; we could save some checks if this would not be the case
3281 void LIR_Assembler::emit_arraycopy(LIR_OpArrayCopy* op) {
3282   ciArrayKlass* default_type = op-&gt;expected_type();
3283   Register src = op-&gt;src()-&gt;as_register();
3284   Register dst = op-&gt;dst()-&gt;as_register();
3285   Register src_pos = op-&gt;src_pos()-&gt;as_register();
3286   Register dst_pos = op-&gt;dst_pos()-&gt;as_register();
3287   Register length  = op-&gt;length()-&gt;as_register();
3288   Register tmp = op-&gt;tmp()-&gt;as_register();
3289 
3290   __ resolve(ACCESS_READ, src);
3291   __ resolve(ACCESS_WRITE, dst);
3292 
3293   CodeStub* stub = op-&gt;stub();
3294   int flags = op-&gt;flags();
3295   BasicType basic_type = default_type != NULL ? default_type-&gt;element_type()-&gt;basic_type() : T_ILLEGAL;
3296   if (is_reference_type(basic_type)) basic_type = T_OBJECT;
3297 
3298   if (flags &amp; LIR_OpArrayCopy::always_slow_path) {
3299     __ jmp(*stub-&gt;entry());
3300     __ bind(*stub-&gt;continuation());
3301     return;
3302   }
3303 
3304   if (flags &amp; LIR_OpArrayCopy::src_valuetype_check) {
3305     arraycopy_valuetype_check(src, tmp, stub, false, (flags &amp; LIR_OpArrayCopy::src_null_check));
3306   }
3307 
3308   if (flags &amp; LIR_OpArrayCopy::dst_valuetype_check) {
3309     arraycopy_valuetype_check(dst, tmp, stub, true, (flags &amp; LIR_OpArrayCopy::dst_null_check));
3310   }
3311 
3312   // if we don&#39;t know anything, just go through the generic arraycopy
3313   if (default_type == NULL) {
3314     // save outgoing arguments on stack in case call to System.arraycopy is needed
3315     // HACK ALERT. This code used to push the parameters in a hardwired fashion
3316     // for interpreter calling conventions. Now we have to do it in new style conventions.
3317     // For the moment until C1 gets the new register allocator I just force all the
3318     // args to the right place (except the register args) and then on the back side
3319     // reload the register args properly if we go slow path. Yuck
3320 
3321     // These are proper for the calling convention
3322     store_parameter(length, 2);
3323     store_parameter(dst_pos, 1);
3324     store_parameter(dst, 0);
3325 
3326     // these are just temporary placements until we need to reload
3327     store_parameter(src_pos, 3);
3328     store_parameter(src, 4);
3329     NOT_LP64(assert(src == rcx &amp;&amp; src_pos == rdx, &quot;mismatch in calling convention&quot;);)
3330 
3331     address copyfunc_addr = StubRoutines::generic_arraycopy();
3332     assert(copyfunc_addr != NULL, &quot;generic arraycopy stub required&quot;);
3333 
3334     // pass arguments: may push as this is not a safepoint; SP must be fix at each safepoint
3335 #ifdef _LP64
3336     // The arguments are in java calling convention so we can trivially shift them to C
3337     // convention
3338     assert_different_registers(c_rarg0, j_rarg1, j_rarg2, j_rarg3, j_rarg4);
3339     __ mov(c_rarg0, j_rarg0);
3340     assert_different_registers(c_rarg1, j_rarg2, j_rarg3, j_rarg4);
3341     __ mov(c_rarg1, j_rarg1);
3342     assert_different_registers(c_rarg2, j_rarg3, j_rarg4);
3343     __ mov(c_rarg2, j_rarg2);
3344     assert_different_registers(c_rarg3, j_rarg4);
3345     __ mov(c_rarg3, j_rarg3);
3346 #ifdef _WIN64
3347     // Allocate abi space for args but be sure to keep stack aligned
3348     __ subptr(rsp, 6*wordSize);
3349     store_parameter(j_rarg4, 4);
3350 #ifndef PRODUCT
3351     if (PrintC1Statistics) {
3352       __ incrementl(ExternalAddress((address)&amp;Runtime1::_generic_arraycopystub_cnt));
3353     }
3354 #endif
3355     __ call(RuntimeAddress(copyfunc_addr));
3356     __ addptr(rsp, 6*wordSize);
3357 #else
3358     __ mov(c_rarg4, j_rarg4);
3359 #ifndef PRODUCT
3360     if (PrintC1Statistics) {
3361       __ incrementl(ExternalAddress((address)&amp;Runtime1::_generic_arraycopystub_cnt));
3362     }
3363 #endif
3364     __ call(RuntimeAddress(copyfunc_addr));
3365 #endif // _WIN64
3366 #else
3367     __ push(length);
3368     __ push(dst_pos);
3369     __ push(dst);
3370     __ push(src_pos);
3371     __ push(src);
3372 
3373 #ifndef PRODUCT
3374     if (PrintC1Statistics) {
3375       __ incrementl(ExternalAddress((address)&amp;Runtime1::_generic_arraycopystub_cnt));
3376     }
3377 #endif
3378     __ call_VM_leaf(copyfunc_addr, 5); // removes pushed parameter from the stack
3379 
3380 #endif // _LP64
3381 
3382     __ cmpl(rax, 0);
3383     __ jcc(Assembler::equal, *stub-&gt;continuation());
3384 
3385     __ mov(tmp, rax);
3386     __ xorl(tmp, -1);
3387 
3388     // Reload values from the stack so they are where the stub
3389     // expects them.
3390     __ movptr   (dst,     Address(rsp, 0*BytesPerWord));
3391     __ movptr   (dst_pos, Address(rsp, 1*BytesPerWord));
3392     __ movptr   (length,  Address(rsp, 2*BytesPerWord));
3393     __ movptr   (src_pos, Address(rsp, 3*BytesPerWord));
3394     __ movptr   (src,     Address(rsp, 4*BytesPerWord));
3395 
3396     __ subl(length, tmp);
3397     __ addl(src_pos, tmp);
3398     __ addl(dst_pos, tmp);
3399     __ jmp(*stub-&gt;entry());
3400 
3401     __ bind(*stub-&gt;continuation());
3402     return;
3403   }
3404 
3405   assert(default_type != NULL &amp;&amp; default_type-&gt;is_array_klass() &amp;&amp; default_type-&gt;is_loaded(), &quot;must be true at this point&quot;);
3406 
3407   int elem_size = type2aelembytes(basic_type);
3408   Address::ScaleFactor scale;
3409 
3410   switch (elem_size) {
3411     case 1 :
3412       scale = Address::times_1;
3413       break;
3414     case 2 :
3415       scale = Address::times_2;
3416       break;
3417     case 4 :
3418       scale = Address::times_4;
3419       break;
3420     case 8 :
3421       scale = Address::times_8;
3422       break;
3423     default:
3424       scale = Address::no_scale;
3425       ShouldNotReachHere();
3426   }
3427 
3428   Address src_length_addr = Address(src, arrayOopDesc::length_offset_in_bytes());
3429   Address dst_length_addr = Address(dst, arrayOopDesc::length_offset_in_bytes());
3430   Address src_klass_addr = Address(src, oopDesc::klass_offset_in_bytes());
3431   Address dst_klass_addr = Address(dst, oopDesc::klass_offset_in_bytes());
3432 
3433   // length and pos&#39;s are all sign extended at this point on 64bit
3434 
3435   // test for NULL
3436   if (flags &amp; LIR_OpArrayCopy::src_null_check) {
3437     __ testptr(src, src);
3438     __ jcc(Assembler::zero, *stub-&gt;entry());
3439   }
3440   if (flags &amp; LIR_OpArrayCopy::dst_null_check) {
3441     __ testptr(dst, dst);
3442     __ jcc(Assembler::zero, *stub-&gt;entry());
3443   }
3444 
3445   // If the compiler was not able to prove that exact type of the source or the destination
3446   // of the arraycopy is an array type, check at runtime if the source or the destination is
3447   // an instance type.
3448   if (flags &amp; LIR_OpArrayCopy::type_check) {
3449     if (!(flags &amp; LIR_OpArrayCopy::dst_objarray)) {
3450       __ load_klass(tmp, dst);
3451       __ cmpl(Address(tmp, in_bytes(Klass::layout_helper_offset())), Klass::_lh_neutral_value);
3452       __ jcc(Assembler::greaterEqual, *stub-&gt;entry());
3453     }
3454 
3455     if (!(flags &amp; LIR_OpArrayCopy::src_objarray)) {
3456       __ load_klass(tmp, src);
3457       __ cmpl(Address(tmp, in_bytes(Klass::layout_helper_offset())), Klass::_lh_neutral_value);
3458       __ jcc(Assembler::greaterEqual, *stub-&gt;entry());
3459     }
3460   }
3461 
3462   // check if negative
3463   if (flags &amp; LIR_OpArrayCopy::src_pos_positive_check) {
3464     __ testl(src_pos, src_pos);
3465     __ jcc(Assembler::less, *stub-&gt;entry());
3466   }
3467   if (flags &amp; LIR_OpArrayCopy::dst_pos_positive_check) {
3468     __ testl(dst_pos, dst_pos);
3469     __ jcc(Assembler::less, *stub-&gt;entry());
3470   }
3471 
3472   if (flags &amp; LIR_OpArrayCopy::src_range_check) {
3473     __ lea(tmp, Address(src_pos, length, Address::times_1, 0));
3474     __ cmpl(tmp, src_length_addr);
3475     __ jcc(Assembler::above, *stub-&gt;entry());
3476   }
3477   if (flags &amp; LIR_OpArrayCopy::dst_range_check) {
3478     __ lea(tmp, Address(dst_pos, length, Address::times_1, 0));
3479     __ cmpl(tmp, dst_length_addr);
3480     __ jcc(Assembler::above, *stub-&gt;entry());
3481   }
3482 
3483   if (flags &amp; LIR_OpArrayCopy::length_positive_check) {
3484     __ testl(length, length);
3485     __ jcc(Assembler::less, *stub-&gt;entry());
3486   }
3487 
3488 #ifdef _LP64
3489   __ movl2ptr(src_pos, src_pos); //higher 32bits must be null
3490   __ movl2ptr(dst_pos, dst_pos); //higher 32bits must be null
3491 #endif
3492 
3493   if (flags &amp; LIR_OpArrayCopy::type_check) {
3494     // We don&#39;t know the array types are compatible
3495     if (basic_type != T_OBJECT) {
3496       // Simple test for basic type arrays
3497       if (UseCompressedClassPointers) {
3498         __ movl(tmp, src_klass_addr);
3499         __ cmpl(tmp, dst_klass_addr);
3500       } else {
3501         __ movptr(tmp, src_klass_addr);
3502         __ cmpptr(tmp, dst_klass_addr);
3503       }
3504       __ jcc(Assembler::notEqual, *stub-&gt;entry());
3505     } else {
3506       // For object arrays, if src is a sub class of dst then we can
3507       // safely do the copy.
3508       Label cont, slow;
3509 
3510       __ push(src);
3511       __ push(dst);
3512 
3513       __ load_klass(src, src);
3514       __ load_klass(dst, dst);
3515 
3516       __ check_klass_subtype_fast_path(src, dst, tmp, &amp;cont, &amp;slow, NULL);
3517 
3518       __ push(src);
3519       __ push(dst);
3520       __ call(RuntimeAddress(Runtime1::entry_for(Runtime1::slow_subtype_check_id)));
3521       __ pop(dst);
3522       __ pop(src);
3523 
3524       __ cmpl(src, 0);
3525       __ jcc(Assembler::notEqual, cont);
3526 
3527       __ bind(slow);
3528       __ pop(dst);
3529       __ pop(src);
3530 
3531       address copyfunc_addr = StubRoutines::checkcast_arraycopy();
3532       if (copyfunc_addr != NULL) { // use stub if available
3533         // src is not a sub class of dst so we have to do a
3534         // per-element check.
3535 
3536         int mask = LIR_OpArrayCopy::src_objarray|LIR_OpArrayCopy::dst_objarray;
3537         if ((flags &amp; mask) != mask) {
3538           // Check that at least both of them object arrays.
3539           assert(flags &amp; mask, &quot;one of the two should be known to be an object array&quot;);
3540 
3541           if (!(flags &amp; LIR_OpArrayCopy::src_objarray)) {
3542             __ load_klass(tmp, src);
3543           } else if (!(flags &amp; LIR_OpArrayCopy::dst_objarray)) {
3544             __ load_klass(tmp, dst);
3545           }
3546           int lh_offset = in_bytes(Klass::layout_helper_offset());
3547           Address klass_lh_addr(tmp, lh_offset);
3548           jint objArray_lh = Klass::array_layout_helper(T_OBJECT);
3549           __ cmpl(klass_lh_addr, objArray_lh);
3550           __ jcc(Assembler::notEqual, *stub-&gt;entry());
3551         }
3552 
3553        // Spill because stubs can use any register they like and it&#39;s
3554        // easier to restore just those that we care about.
3555        store_parameter(dst, 0);
3556        store_parameter(dst_pos, 1);
3557        store_parameter(length, 2);
3558        store_parameter(src_pos, 3);
3559        store_parameter(src, 4);
3560 
3561 #ifndef _LP64
3562         __ movptr(tmp, dst_klass_addr);
3563         __ movptr(tmp, Address(tmp, ObjArrayKlass::element_klass_offset()));
3564         __ push(tmp);
3565         __ movl(tmp, Address(tmp, Klass::super_check_offset_offset()));
3566         __ push(tmp);
3567         __ push(length);
3568         __ lea(tmp, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3569         __ push(tmp);
3570         __ lea(tmp, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3571         __ push(tmp);
3572 
3573         __ call_VM_leaf(copyfunc_addr, 5);
3574 #else
3575         __ movl2ptr(length, length); //higher 32bits must be null
3576 
3577         __ lea(c_rarg0, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3578         assert_different_registers(c_rarg0, dst, dst_pos, length);
3579         __ lea(c_rarg1, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3580         assert_different_registers(c_rarg1, dst, length);
3581 
3582         __ mov(c_rarg2, length);
3583         assert_different_registers(c_rarg2, dst);
3584 
3585 #ifdef _WIN64
3586         // Allocate abi space for args but be sure to keep stack aligned
3587         __ subptr(rsp, 6*wordSize);
3588         __ load_klass(c_rarg3, dst);
3589         __ movptr(c_rarg3, Address(c_rarg3, ObjArrayKlass::element_klass_offset()));
3590         store_parameter(c_rarg3, 4);
3591         __ movl(c_rarg3, Address(c_rarg3, Klass::super_check_offset_offset()));
3592         __ call(RuntimeAddress(copyfunc_addr));
3593         __ addptr(rsp, 6*wordSize);
3594 #else
3595         __ load_klass(c_rarg4, dst);
3596         __ movptr(c_rarg4, Address(c_rarg4, ObjArrayKlass::element_klass_offset()));
3597         __ movl(c_rarg3, Address(c_rarg4, Klass::super_check_offset_offset()));
3598         __ call(RuntimeAddress(copyfunc_addr));
3599 #endif
3600 
3601 #endif
3602 
3603 #ifndef PRODUCT
3604         if (PrintC1Statistics) {
3605           Label failed;
3606           __ testl(rax, rax);
3607           __ jcc(Assembler::notZero, failed);
3608           __ incrementl(ExternalAddress((address)&amp;Runtime1::_arraycopy_checkcast_cnt));
3609           __ bind(failed);
3610         }
3611 #endif
3612 
3613         __ testl(rax, rax);
3614         __ jcc(Assembler::zero, *stub-&gt;continuation());
3615 
3616 #ifndef PRODUCT
3617         if (PrintC1Statistics) {
3618           __ incrementl(ExternalAddress((address)&amp;Runtime1::_arraycopy_checkcast_attempt_cnt));
3619         }
3620 #endif
3621 
3622         __ mov(tmp, rax);
3623 
3624         __ xorl(tmp, -1);
3625 
3626         // Restore previously spilled arguments
3627         __ movptr   (dst,     Address(rsp, 0*BytesPerWord));
3628         __ movptr   (dst_pos, Address(rsp, 1*BytesPerWord));
3629         __ movptr   (length,  Address(rsp, 2*BytesPerWord));
3630         __ movptr   (src_pos, Address(rsp, 3*BytesPerWord));
3631         __ movptr   (src,     Address(rsp, 4*BytesPerWord));
3632 
3633 
3634         __ subl(length, tmp);
3635         __ addl(src_pos, tmp);
3636         __ addl(dst_pos, tmp);
3637       }
3638 
3639       __ jmp(*stub-&gt;entry());
3640 
3641       __ bind(cont);
3642       __ pop(dst);
3643       __ pop(src);
3644     }
3645   }
3646 
3647 #ifdef ASSERT
3648   if (basic_type != T_OBJECT || !(flags &amp; LIR_OpArrayCopy::type_check)) {
3649     // Sanity check the known type with the incoming class.  For the
3650     // primitive case the types must match exactly with src.klass and
3651     // dst.klass each exactly matching the default type.  For the
3652     // object array case, if no type check is needed then either the
3653     // dst type is exactly the expected type and the src type is a
3654     // subtype which we can&#39;t check or src is the same array as dst
3655     // but not necessarily exactly of type default_type.
3656     Label known_ok, halt;
3657     __ mov_metadata(tmp, default_type-&gt;constant_encoding());
3658 #ifdef _LP64
3659     if (UseCompressedClassPointers) {
3660       __ encode_klass_not_null(tmp);
3661     }
3662 #endif
3663 
3664     if (basic_type != T_OBJECT) {
3665 
3666       if (UseCompressedClassPointers)          __ cmpl(tmp, dst_klass_addr);
3667       else                   __ cmpptr(tmp, dst_klass_addr);
3668       __ jcc(Assembler::notEqual, halt);
3669       if (UseCompressedClassPointers)          __ cmpl(tmp, src_klass_addr);
3670       else                   __ cmpptr(tmp, src_klass_addr);
3671       __ jcc(Assembler::equal, known_ok);
3672     } else {
3673       if (UseCompressedClassPointers)          __ cmpl(tmp, dst_klass_addr);
3674       else                   __ cmpptr(tmp, dst_klass_addr);
3675       __ jcc(Assembler::equal, known_ok);
3676       __ cmpptr(src, dst);
3677       __ jcc(Assembler::equal, known_ok);
3678     }
3679     __ bind(halt);
3680     __ stop(&quot;incorrect type information in arraycopy&quot;);
3681     __ bind(known_ok);
3682   }
3683 #endif
3684 
3685 #ifndef PRODUCT
3686   if (PrintC1Statistics) {
3687     __ incrementl(ExternalAddress(Runtime1::arraycopy_count_address(basic_type)));
3688   }
3689 #endif
3690 
3691 #ifdef _LP64
3692   assert_different_registers(c_rarg0, dst, dst_pos, length);
3693   __ lea(c_rarg0, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3694   assert_different_registers(c_rarg1, length);
3695   __ lea(c_rarg1, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3696   __ mov(c_rarg2, length);
3697 
3698 #else
3699   __ lea(tmp, Address(src, src_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3700   store_parameter(tmp, 0);
3701   __ lea(tmp, Address(dst, dst_pos, scale, arrayOopDesc::base_offset_in_bytes(basic_type)));
3702   store_parameter(tmp, 1);
3703   store_parameter(length, 2);
3704 #endif // _LP64
3705 
3706   bool disjoint = (flags &amp; LIR_OpArrayCopy::overlapping) == 0;
3707   bool aligned = (flags &amp; LIR_OpArrayCopy::unaligned) == 0;
3708   const char *name;
3709   address entry = StubRoutines::select_arraycopy_function(basic_type, aligned, disjoint, name, false);
3710   __ call_VM_leaf(entry, 0);
3711 
3712   __ bind(*stub-&gt;continuation());
3713 }
3714 
3715 void LIR_Assembler::emit_updatecrc32(LIR_OpUpdateCRC32* op) {
3716   assert(op-&gt;crc()-&gt;is_single_cpu(),  &quot;crc must be register&quot;);
3717   assert(op-&gt;val()-&gt;is_single_cpu(),  &quot;byte value must be register&quot;);
3718   assert(op-&gt;result_opr()-&gt;is_single_cpu(), &quot;result must be register&quot;);
3719   Register crc = op-&gt;crc()-&gt;as_register();
3720   Register val = op-&gt;val()-&gt;as_register();
3721   Register res = op-&gt;result_opr()-&gt;as_register();
3722 
3723   assert_different_registers(val, crc, res);
3724 
3725   __ lea(res, ExternalAddress(StubRoutines::crc_table_addr()));
3726   __ notl(crc); // ~crc
3727   __ update_byte_crc32(crc, val, res);
3728   __ notl(crc); // ~crc
3729   __ mov(res, crc);
3730 }
3731 
3732 void LIR_Assembler::emit_lock(LIR_OpLock* op) {
3733   Register obj = op-&gt;obj_opr()-&gt;as_register();  // may not be an oop
3734   Register hdr = op-&gt;hdr_opr()-&gt;as_register();
3735   Register lock = op-&gt;lock_opr()-&gt;as_register();
3736   if (!UseFastLocking) {
3737     __ jmp(*op-&gt;stub()-&gt;entry());
3738   } else if (op-&gt;code() == lir_lock) {
3739     Register scratch = noreg;
3740     if (UseBiasedLocking) {
3741       scratch = op-&gt;scratch_opr()-&gt;as_register();
3742     }
3743     assert(BasicLock::displaced_header_offset_in_bytes() == 0, &quot;lock_reg must point to the displaced header&quot;);
3744     __ resolve(ACCESS_READ | ACCESS_WRITE, obj);
3745     // add debug info for NullPointerException only if one is possible
3746     int null_check_offset = __ lock_object(hdr, obj, lock, scratch, *op-&gt;stub()-&gt;entry());
3747     if (op-&gt;info() != NULL) {
3748       add_debug_info_for_null_check(null_check_offset, op-&gt;info());
3749     }
3750     // done
3751   } else if (op-&gt;code() == lir_unlock) {
3752     assert(BasicLock::displaced_header_offset_in_bytes() == 0, &quot;lock_reg must point to the displaced header&quot;);
3753     __ unlock_object(hdr, obj, lock, *op-&gt;stub()-&gt;entry());
3754   } else {
3755     Unimplemented();
3756   }
3757   __ bind(*op-&gt;stub()-&gt;continuation());
3758 }
3759 
3760 
3761 void LIR_Assembler::emit_profile_call(LIR_OpProfileCall* op) {
3762   ciMethod* method = op-&gt;profiled_method();
3763   int bci          = op-&gt;profiled_bci();
3764   ciMethod* callee = op-&gt;profiled_callee();
3765 
3766   // Update counter for all call types
3767   ciMethodData* md = method-&gt;method_data_or_null();
3768   assert(md != NULL, &quot;Sanity&quot;);
3769   ciProfileData* data = md-&gt;bci_to_data(bci);
3770   assert(data != NULL &amp;&amp; data-&gt;is_CounterData(), &quot;need CounterData for calls&quot;);
3771   assert(op-&gt;mdo()-&gt;is_single_cpu(),  &quot;mdo must be allocated&quot;);
3772   Register mdo  = op-&gt;mdo()-&gt;as_register();
3773   __ mov_metadata(mdo, md-&gt;constant_encoding());
3774   Address counter_addr(mdo, md-&gt;byte_offset_of_slot(data, CounterData::count_offset()));
3775   // Perform additional virtual call profiling for invokevirtual and
3776   // invokeinterface bytecodes
3777   if (op-&gt;should_profile_receiver_type()) {
3778     assert(op-&gt;recv()-&gt;is_single_cpu(), &quot;recv must be allocated&quot;);
3779     Register recv = op-&gt;recv()-&gt;as_register();
3780     assert_different_registers(mdo, recv);
3781     assert(data-&gt;is_VirtualCallData(), &quot;need VirtualCallData for virtual calls&quot;);
3782     ciKlass* known_klass = op-&gt;known_holder();
3783     if (C1OptimizeVirtualCallProfiling &amp;&amp; known_klass != NULL) {
3784       // We know the type that will be seen at this call site; we can
3785       // statically update the MethodData* rather than needing to do
3786       // dynamic tests on the receiver type
3787 
3788       // NOTE: we should probably put a lock around this search to
3789       // avoid collisions by concurrent compilations
3790       ciVirtualCallData* vc_data = (ciVirtualCallData*) data;
3791       uint i;
3792       for (i = 0; i &lt; VirtualCallData::row_limit(); i++) {
3793         ciKlass* receiver = vc_data-&gt;receiver(i);
3794         if (known_klass-&gt;equals(receiver)) {
3795           Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, VirtualCallData::receiver_count_offset(i)));
3796           __ addptr(data_addr, DataLayout::counter_increment);
3797           return;
3798         }
3799       }
3800 
3801       // Receiver type not found in profile data; select an empty slot
3802 
3803       // Note that this is less efficient than it should be because it
3804       // always does a write to the receiver part of the
3805       // VirtualCallData rather than just the first time
3806       for (i = 0; i &lt; VirtualCallData::row_limit(); i++) {
3807         ciKlass* receiver = vc_data-&gt;receiver(i);
3808         if (receiver == NULL) {
3809           Address recv_addr(mdo, md-&gt;byte_offset_of_slot(data, VirtualCallData::receiver_offset(i)));
3810           __ mov_metadata(recv_addr, known_klass-&gt;constant_encoding());
3811           Address data_addr(mdo, md-&gt;byte_offset_of_slot(data, VirtualCallData::receiver_count_offset(i)));
3812           __ addptr(data_addr, DataLayout::counter_increment);
3813           return;
3814         }
3815       }
3816     } else {
3817       __ load_klass(recv, recv);
3818       Label update_done;
3819       type_profile_helper(mdo, md, data, recv, &amp;update_done);
3820       // Receiver did not match any saved receiver and there is no empty row for it.
3821       // Increment total counter to indicate polymorphic case.
3822       __ addptr(counter_addr, DataLayout::counter_increment);
3823 
3824       __ bind(update_done);
3825     }
3826   } else {
3827     // Static call
3828     __ addptr(counter_addr, DataLayout::counter_increment);
3829   }
3830 }
3831 
3832 void LIR_Assembler::emit_profile_type(LIR_OpProfileType* op) {
3833   Register obj = op-&gt;obj()-&gt;as_register();
3834   Register tmp = op-&gt;tmp()-&gt;as_pointer_register();
3835   Address mdo_addr = as_Address(op-&gt;mdp()-&gt;as_address_ptr());
3836   ciKlass* exact_klass = op-&gt;exact_klass();
3837   intptr_t current_klass = op-&gt;current_klass();
3838   bool not_null = op-&gt;not_null();
3839   bool no_conflict = op-&gt;no_conflict();
3840 
3841   Label update, next, none;
3842 
3843   bool do_null = !not_null;
3844   bool exact_klass_set = exact_klass != NULL &amp;&amp; ciTypeEntries::valid_ciklass(current_klass) == exact_klass;
3845   bool do_update = !TypeEntries::is_type_unknown(current_klass) &amp;&amp; !exact_klass_set;
3846 
3847   assert(do_null || do_update, &quot;why are we here?&quot;);
3848   assert(!TypeEntries::was_null_seen(current_klass) || do_update, &quot;why are we here?&quot;);
3849 
3850   __ verify_oop(obj);
3851 
3852   if (tmp != obj) {
3853     __ mov(tmp, obj);
3854   }
3855   if (do_null) {
3856     __ testptr(tmp, tmp);
3857     __ jccb(Assembler::notZero, update);
3858     if (!TypeEntries::was_null_seen(current_klass)) {
3859       __ orptr(mdo_addr, TypeEntries::null_seen);
3860     }
3861     if (do_update) {
3862 #ifndef ASSERT
3863       __ jmpb(next);
3864     }
3865 #else
3866       __ jmp(next);
3867     }
3868   } else {
3869     __ testptr(tmp, tmp);
3870     __ jcc(Assembler::notZero, update);
3871     __ stop(&quot;unexpect null obj&quot;);
3872 #endif
3873   }
3874 
3875   __ bind(update);
3876 
3877   if (do_update) {
3878 #ifdef ASSERT
3879     if (exact_klass != NULL) {
3880       Label ok;
3881       __ load_klass(tmp, tmp);
3882       __ push(tmp);
3883       __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3884       __ cmpptr(tmp, Address(rsp, 0));
3885       __ jcc(Assembler::equal, ok);
3886       __ stop(&quot;exact klass and actual klass differ&quot;);
3887       __ bind(ok);
3888       __ pop(tmp);
3889     }
3890 #endif
3891     if (!no_conflict) {
3892       if (exact_klass == NULL || TypeEntries::is_type_none(current_klass)) {
3893         if (exact_klass != NULL) {
3894           __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3895         } else {
3896           __ load_klass(tmp, tmp);
3897         }
3898 
3899         __ xorptr(tmp, mdo_addr);
3900         __ testptr(tmp, TypeEntries::type_klass_mask);
3901         // klass seen before, nothing to do. The unknown bit may have been
3902         // set already but no need to check.
3903         __ jccb(Assembler::zero, next);
3904 
3905         __ testptr(tmp, TypeEntries::type_unknown);
3906         __ jccb(Assembler::notZero, next); // already unknown. Nothing to do anymore.
3907 
3908         if (TypeEntries::is_type_none(current_klass)) {
3909           __ cmpptr(mdo_addr, 0);
3910           __ jccb(Assembler::equal, none);
3911           __ cmpptr(mdo_addr, TypeEntries::null_seen);
3912           __ jccb(Assembler::equal, none);
3913           // There is a chance that the checks above (re-reading profiling
3914           // data from memory) fail if another thread has just set the
3915           // profiling to this obj&#39;s klass
3916           __ xorptr(tmp, mdo_addr);
3917           __ testptr(tmp, TypeEntries::type_klass_mask);
3918           __ jccb(Assembler::zero, next);
3919         }
3920       } else {
3921         assert(ciTypeEntries::valid_ciklass(current_klass) != NULL &amp;&amp;
3922                ciTypeEntries::valid_ciklass(current_klass) != exact_klass, &quot;conflict only&quot;);
3923 
3924         __ movptr(tmp, mdo_addr);
3925         __ testptr(tmp, TypeEntries::type_unknown);
3926         __ jccb(Assembler::notZero, next); // already unknown. Nothing to do anymore.
3927       }
3928 
3929       // different than before. Cannot keep accurate profile.
3930       __ orptr(mdo_addr, TypeEntries::type_unknown);
3931 
3932       if (TypeEntries::is_type_none(current_klass)) {
3933         __ jmpb(next);
3934 
3935         __ bind(none);
3936         // first time here. Set profile type.
3937         __ movptr(mdo_addr, tmp);
3938       }
3939     } else {
3940       // There&#39;s a single possible klass at this profile point
3941       assert(exact_klass != NULL, &quot;should be&quot;);
3942       if (TypeEntries::is_type_none(current_klass)) {
3943         __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3944         __ xorptr(tmp, mdo_addr);
3945         __ testptr(tmp, TypeEntries::type_klass_mask);
3946 #ifdef ASSERT
3947         __ jcc(Assembler::zero, next);
3948 
3949         {
3950           Label ok;
3951           __ push(tmp);
3952           __ cmpptr(mdo_addr, 0);
3953           __ jcc(Assembler::equal, ok);
3954           __ cmpptr(mdo_addr, TypeEntries::null_seen);
3955           __ jcc(Assembler::equal, ok);
3956           // may have been set by another thread
3957           __ mov_metadata(tmp, exact_klass-&gt;constant_encoding());
3958           __ xorptr(tmp, mdo_addr);
3959           __ testptr(tmp, TypeEntries::type_mask);
3960           __ jcc(Assembler::zero, ok);
3961 
3962           __ stop(&quot;unexpected profiling mismatch&quot;);
3963           __ bind(ok);
3964           __ pop(tmp);
3965         }
3966 #else
3967         __ jccb(Assembler::zero, next);
3968 #endif
3969         // first time here. Set profile type.
3970         __ movptr(mdo_addr, tmp);
3971       } else {
3972         assert(ciTypeEntries::valid_ciklass(current_klass) != NULL &amp;&amp;
3973                ciTypeEntries::valid_ciklass(current_klass) != exact_klass, &quot;inconsistent&quot;);
3974 
3975         __ movptr(tmp, mdo_addr);
3976         __ testptr(tmp, TypeEntries::type_unknown);
3977         __ jccb(Assembler::notZero, next); // already unknown. Nothing to do anymore.
3978 
3979         __ orptr(mdo_addr, TypeEntries::type_unknown);
3980       }
3981     }
3982 
3983     __ bind(next);
3984   }
3985 }
3986 
3987 void LIR_Assembler::emit_delay(LIR_OpDelay*) {
3988   Unimplemented();
3989 }
3990 
3991 
3992 void LIR_Assembler::monitor_address(int monitor_no, LIR_Opr dst) {
3993   __ lea(dst-&gt;as_register(), frame_map()-&gt;address_for_monitor_lock(monitor_no));
3994 }
3995 
3996 
3997 void LIR_Assembler::align_backward_branch_target() {
3998   __ align(BytesPerWord);
3999 }
4000 
4001 
4002 void LIR_Assembler::negate(LIR_Opr left, LIR_Opr dest, LIR_Opr tmp) {
4003   if (left-&gt;is_single_cpu()) {
4004     __ negl(left-&gt;as_register());
4005     move_regs(left-&gt;as_register(), dest-&gt;as_register());
4006 
4007   } else if (left-&gt;is_double_cpu()) {
4008     Register lo = left-&gt;as_register_lo();
4009 #ifdef _LP64
4010     Register dst = dest-&gt;as_register_lo();
4011     __ movptr(dst, lo);
4012     __ negptr(dst);
4013 #else
4014     Register hi = left-&gt;as_register_hi();
4015     __ lneg(hi, lo);
4016     if (dest-&gt;as_register_lo() == hi) {
4017       assert(dest-&gt;as_register_hi() != lo, &quot;destroying register&quot;);
4018       move_regs(hi, dest-&gt;as_register_hi());
4019       move_regs(lo, dest-&gt;as_register_lo());
4020     } else {
4021       move_regs(lo, dest-&gt;as_register_lo());
4022       move_regs(hi, dest-&gt;as_register_hi());
4023     }
4024 #endif // _LP64
4025 
4026   } else if (dest-&gt;is_single_xmm()) {
4027 #ifdef _LP64
4028     if (UseAVX &gt; 2 &amp;&amp; !VM_Version::supports_avx512vl()) {
4029       assert(tmp-&gt;is_valid(), &quot;need temporary&quot;);
4030       assert_different_registers(left-&gt;as_xmm_float_reg(), tmp-&gt;as_xmm_float_reg());
4031       __ vpxor(dest-&gt;as_xmm_float_reg(), tmp-&gt;as_xmm_float_reg(), left-&gt;as_xmm_float_reg(), 2);
4032     }
4033     else
4034 #endif
4035     {
4036       assert(!tmp-&gt;is_valid(), &quot;do not need temporary&quot;);
4037       if (left-&gt;as_xmm_float_reg() != dest-&gt;as_xmm_float_reg()) {
4038         __ movflt(dest-&gt;as_xmm_float_reg(), left-&gt;as_xmm_float_reg());
4039       }
4040       __ xorps(dest-&gt;as_xmm_float_reg(),
4041                ExternalAddress((address)float_signflip_pool));
4042     }
4043   } else if (dest-&gt;is_double_xmm()) {
4044 #ifdef _LP64
4045     if (UseAVX &gt; 2 &amp;&amp; !VM_Version::supports_avx512vl()) {
4046       assert(tmp-&gt;is_valid(), &quot;need temporary&quot;);
4047       assert_different_registers(left-&gt;as_xmm_double_reg(), tmp-&gt;as_xmm_double_reg());
4048       __ vpxor(dest-&gt;as_xmm_double_reg(), tmp-&gt;as_xmm_double_reg(), left-&gt;as_xmm_double_reg(), 2);
4049     }
4050     else
4051 #endif
4052     {
4053       assert(!tmp-&gt;is_valid(), &quot;do not need temporary&quot;);
4054       if (left-&gt;as_xmm_double_reg() != dest-&gt;as_xmm_double_reg()) {
4055         __ movdbl(dest-&gt;as_xmm_double_reg(), left-&gt;as_xmm_double_reg());
4056       }
4057       __ xorpd(dest-&gt;as_xmm_double_reg(),
4058                ExternalAddress((address)double_signflip_pool));
4059     }
4060 #ifndef _LP64
4061   } else if (left-&gt;is_single_fpu() || left-&gt;is_double_fpu()) {
4062     assert(left-&gt;fpu() == 0, &quot;arg must be on TOS&quot;);
4063     assert(dest-&gt;fpu() == 0, &quot;dest must be TOS&quot;);
4064     __ fchs();
4065 #endif // !_LP64
4066 
4067   } else {
4068     ShouldNotReachHere();
4069   }
4070 }
4071 
4072 
4073 void LIR_Assembler::leal(LIR_Opr src, LIR_Opr dest, LIR_PatchCode patch_code, CodeEmitInfo* info) {
4074   assert(src-&gt;is_address(), &quot;must be an address&quot;);
4075   assert(dest-&gt;is_register(), &quot;must be a register&quot;);
4076 
4077   PatchingStub* patch = NULL;
4078   if (patch_code != lir_patch_none) {
4079     patch = new PatchingStub(_masm, PatchingStub::access_field_id);
4080   }
4081 
4082   Register reg = dest-&gt;as_pointer_register();
4083   LIR_Address* addr = src-&gt;as_address_ptr();
4084   __ lea(reg, as_Address(addr));
4085 
4086   if (patch != NULL) {
4087     patching_epilog(patch, patch_code, addr-&gt;base()-&gt;as_register(), info);
4088   }
4089 }
4090 
4091 
4092 
4093 void LIR_Assembler::rt_call(LIR_Opr result, address dest, const LIR_OprList* args, LIR_Opr tmp, CodeEmitInfo* info) {
4094   assert(!tmp-&gt;is_valid(), &quot;don&#39;t need temporary&quot;);
4095   __ call(RuntimeAddress(dest));
4096   if (info != NULL) {
4097     add_call_info_here(info);
4098   }
4099 }
4100 
4101 
4102 void LIR_Assembler::volatile_move_op(LIR_Opr src, LIR_Opr dest, BasicType type, CodeEmitInfo* info) {
4103   assert(type == T_LONG, &quot;only for volatile long fields&quot;);
4104 
4105   if (info != NULL) {
4106     add_debug_info_for_null_check_here(info);
4107   }
4108 
4109   if (src-&gt;is_double_xmm()) {
4110     if (dest-&gt;is_double_cpu()) {
4111 #ifdef _LP64
4112       __ movdq(dest-&gt;as_register_lo(), src-&gt;as_xmm_double_reg());
4113 #else
4114       __ movdl(dest-&gt;as_register_lo(), src-&gt;as_xmm_double_reg());
4115       __ psrlq(src-&gt;as_xmm_double_reg(), 32);
4116       __ movdl(dest-&gt;as_register_hi(), src-&gt;as_xmm_double_reg());
4117 #endif // _LP64
4118     } else if (dest-&gt;is_double_stack()) {
4119       __ movdbl(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix()), src-&gt;as_xmm_double_reg());
4120     } else if (dest-&gt;is_address()) {
4121       __ movdbl(as_Address(dest-&gt;as_address_ptr()), src-&gt;as_xmm_double_reg());
4122     } else {
4123       ShouldNotReachHere();
4124     }
4125 
4126   } else if (dest-&gt;is_double_xmm()) {
4127     if (src-&gt;is_double_stack()) {
4128       __ movdbl(dest-&gt;as_xmm_double_reg(), frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix()));
4129     } else if (src-&gt;is_address()) {
4130       __ movdbl(dest-&gt;as_xmm_double_reg(), as_Address(src-&gt;as_address_ptr()));
4131     } else {
4132       ShouldNotReachHere();
4133     }
4134 
4135 #ifndef _LP64
4136   } else if (src-&gt;is_double_fpu()) {
4137     assert(src-&gt;fpu_regnrLo() == 0, &quot;must be TOS&quot;);
4138     if (dest-&gt;is_double_stack()) {
4139       __ fistp_d(frame_map()-&gt;address_for_slot(dest-&gt;double_stack_ix()));
4140     } else if (dest-&gt;is_address()) {
4141       __ fistp_d(as_Address(dest-&gt;as_address_ptr()));
4142     } else {
4143       ShouldNotReachHere();
4144     }
4145 
4146   } else if (dest-&gt;is_double_fpu()) {
4147     assert(dest-&gt;fpu_regnrLo() == 0, &quot;must be TOS&quot;);
4148     if (src-&gt;is_double_stack()) {
4149       __ fild_d(frame_map()-&gt;address_for_slot(src-&gt;double_stack_ix()));
4150     } else if (src-&gt;is_address()) {
4151       __ fild_d(as_Address(src-&gt;as_address_ptr()));
4152     } else {
4153       ShouldNotReachHere();
4154     }
4155 #endif // !_LP64
4156 
4157   } else {
4158     ShouldNotReachHere();
4159   }
4160 }
4161 
4162 #ifdef ASSERT
4163 // emit run-time assertion
4164 void LIR_Assembler::emit_assert(LIR_OpAssert* op) {
4165   assert(op-&gt;code() == lir_assert, &quot;must be&quot;);
4166 
4167   if (op-&gt;in_opr1()-&gt;is_valid()) {
4168     assert(op-&gt;in_opr2()-&gt;is_valid(), &quot;both operands must be valid&quot;);
4169     comp_op(op-&gt;condition(), op-&gt;in_opr1(), op-&gt;in_opr2(), op);
4170   } else {
4171     assert(op-&gt;in_opr2()-&gt;is_illegal(), &quot;both operands must be illegal&quot;);
4172     assert(op-&gt;condition() == lir_cond_always, &quot;no other conditions allowed&quot;);
4173   }
4174 
4175   Label ok;
4176   if (op-&gt;condition() != lir_cond_always) {
4177     Assembler::Condition acond = Assembler::zero;
4178     switch (op-&gt;condition()) {
4179       case lir_cond_equal:        acond = Assembler::equal;       break;
4180       case lir_cond_notEqual:     acond = Assembler::notEqual;    break;
4181       case lir_cond_less:         acond = Assembler::less;        break;
4182       case lir_cond_lessEqual:    acond = Assembler::lessEqual;   break;
4183       case lir_cond_greaterEqual: acond = Assembler::greaterEqual;break;
4184       case lir_cond_greater:      acond = Assembler::greater;     break;
4185       case lir_cond_belowEqual:   acond = Assembler::belowEqual;  break;
4186       case lir_cond_aboveEqual:   acond = Assembler::aboveEqual;  break;
4187       default:                    ShouldNotReachHere();
4188     }
4189     __ jcc(acond, ok);
4190   }
4191   if (op-&gt;halt()) {
4192     const char* str = __ code_string(op-&gt;msg());
4193     __ stop(str);
4194   } else {
4195     breakpoint();
4196   }
4197   __ bind(ok);
4198 }
4199 #endif
4200 
4201 void LIR_Assembler::membar() {
4202   // QQQ sparc TSO uses this,
4203   __ membar( Assembler::Membar_mask_bits(Assembler::StoreLoad));
4204 }
4205 
4206 void LIR_Assembler::membar_acquire() {
4207   // No x86 machines currently require load fences
4208 }
4209 
4210 void LIR_Assembler::membar_release() {
4211   // No x86 machines currently require store fences
4212 }
4213 
4214 void LIR_Assembler::membar_loadload() {
4215   // no-op
4216   //__ membar(Assembler::Membar_mask_bits(Assembler::loadload));
4217 }
4218 
4219 void LIR_Assembler::membar_storestore() {
4220   // no-op
4221   //__ membar(Assembler::Membar_mask_bits(Assembler::storestore));
4222 }
4223 
4224 void LIR_Assembler::membar_loadstore() {
4225   // no-op
4226   //__ membar(Assembler::Membar_mask_bits(Assembler::loadstore));
4227 }
4228 
4229 void LIR_Assembler::membar_storeload() {
4230   __ membar(Assembler::Membar_mask_bits(Assembler::StoreLoad));
4231 }
4232 
4233 void LIR_Assembler::on_spin_wait() {
4234   __ pause ();
4235 }
4236 
4237 void LIR_Assembler::get_thread(LIR_Opr result_reg) {
4238   assert(result_reg-&gt;is_register(), &quot;check&quot;);
4239 #ifdef _LP64
4240   // __ get_thread(result_reg-&gt;as_register_lo());
4241   __ mov(result_reg-&gt;as_register(), r15_thread);
4242 #else
4243   __ get_thread(result_reg-&gt;as_register());
4244 #endif // _LP64
4245 }
4246 
4247 void LIR_Assembler::check_orig_pc() {
4248   __ cmpptr(frame_map()-&gt;address_for_orig_pc_addr(), (int32_t)NULL_WORD);
4249 }
4250 
4251 void LIR_Assembler::peephole(LIR_List*) {
4252   // do nothing for now
4253 }
4254 
4255 void LIR_Assembler::atomic_op(LIR_Code code, LIR_Opr src, LIR_Opr data, LIR_Opr dest, LIR_Opr tmp) {
4256   assert(data == dest, &quot;xchg/xadd uses only 2 operands&quot;);
4257 
4258   if (data-&gt;type() == T_INT) {
4259     if (code == lir_xadd) {
4260       __ lock();
4261       __ xaddl(as_Address(src-&gt;as_address_ptr()), data-&gt;as_register());
4262     } else {
4263       __ xchgl(data-&gt;as_register(), as_Address(src-&gt;as_address_ptr()));
4264     }
4265   } else if (data-&gt;is_oop()) {
4266     assert (code == lir_xchg, &quot;xadd for oops&quot;);
4267     Register obj = data-&gt;as_register();
4268 #ifdef _LP64
4269     if (UseCompressedOops) {
4270       __ encode_heap_oop(obj);
4271       __ xchgl(obj, as_Address(src-&gt;as_address_ptr()));
4272       __ decode_heap_oop(obj);
4273     } else {
4274       __ xchgptr(obj, as_Address(src-&gt;as_address_ptr()));
4275     }
4276 #else
4277     __ xchgl(obj, as_Address(src-&gt;as_address_ptr()));
4278 #endif
4279   } else if (data-&gt;type() == T_LONG) {
4280 #ifdef _LP64
4281     assert(data-&gt;as_register_lo() == data-&gt;as_register_hi(), &quot;should be a single register&quot;);
4282     if (code == lir_xadd) {
4283       __ lock();
4284       __ xaddq(as_Address(src-&gt;as_address_ptr()), data-&gt;as_register_lo());
4285     } else {
4286       __ xchgq(data-&gt;as_register_lo(), as_Address(src-&gt;as_address_ptr()));
4287     }
4288 #else
4289     ShouldNotReachHere();
4290 #endif
4291   } else {
4292     ShouldNotReachHere();
4293   }
4294 }
4295 
4296 #undef __
<a name="8" id="anc8"></a><b style="font-size: large; color: red">--- EOF ---</b>
















































































</pre>
<input id="eof" value="8" type="hidden" />
</body>
</html>