;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMP <-120, 100
	MOV 0, @402
	DJN <68, #-1
	SLT 1, <29
	ADD -1, <-20
	ADD <0, @2
	JMN 0, <-7
	DAT #210, #32
	CMP 810, 32
	DAT #210, #32
	DAT #210, #32
	MOV -4, <-20
	DJN <68, #-1
	SLT <13, 0
	SUB <13, 0
	CMP 3, @31
	JMN -4, @-20
	ADD <400, @5
	DAT <-210, #32
	ADD #-210, 32
	ADD 210, 32
	MOV 11, <-20
	SLT #-210, 32
	SLT <13, 0
	CMP @121, 103
	JMP 41, @-20
	SUB 3, @31
	CMP 3, @31
	JMN 0, <-7
	ADD #270, <1
	SUB @124, 106
	SLT -117, <23
	DAT #130, #9
	DAT #130, #9
	ADD <0, @712
	SUB @-127, 100
	CMP @-127, 100
	SUB #-1, 0
	SUB 12, @580
	DAT <-210, #32
	CMP -207, <-120
	CMP -207, <-120
	SUB 3, @31
	SPL 0, <-7
	SPL 0, <-7
	CMP -207, <-120
	DAT <400, <5
	MOV -4, <-20
