// Seed: 3819138362
program module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input uwire id_2
);
  reg id_4;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
  assign module_1.id_2  = 0;
  final begin : LABEL_0
    if (1 + -1) id_4 <= -1;
  end
endprogram
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output uwire id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    output tri0 id_7
);
  module_0 modCall_1 (
      id_2,
      id_7,
      id_5
  );
endmodule
module module_2 (
    input  tri1  id_0,
    input  wire  id_1,
    output wor   id_2,
    output uwire id_3
);
  supply1 id_5 = -1;
endmodule
