
---------- Begin Simulation Statistics ----------
final_tick                               145347440000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 339884                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708612                       # Number of bytes of host memory used
host_op_rate                                   370947                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   294.22                       # Real time elapsed on the host
host_tick_rate                              494012291                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.145347                       # Number of seconds simulated
sim_ticks                                145347440000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.352521                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8056190                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8538394                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                475                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88912                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15687199                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287878                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          465720                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           177842                       # Number of indirect misses.
system.cpu.branchPred.lookups                19521195                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1048876                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          989                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.453474                       # CPI: cycles per instruction
system.cpu.discardedOps                        422605                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48709030                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17518520                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10076074                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        24606334                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.688007                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        145347440                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       120741106                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        37565                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         83479                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          269                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           54                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1685447                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4291                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3373167                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4345                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 145347440000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               8027                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36397                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1114                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8027                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       129447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 129447                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5271360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5271360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               45968                       # Request fanout histogram
system.membus.respLayer1.occupancy          249777500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           229067000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 145347440000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1647763                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        87593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1630383                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39959                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39959                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1630612                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17151                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4891607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       169282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5060889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    208703680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6931584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              215635264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           41303                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2329408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1729025                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002701                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052499                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1724409     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4562      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     54      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1729025                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6736325000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         171333996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4891836999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 145347440000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst              1629988                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11764                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1641752                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1629988                       # number of overall hits
system.l2.overall_hits::.cpu.data               11764                       # number of overall hits
system.l2.overall_hits::total                 1641752                       # number of overall hits
system.l2.demand_misses::.cpu.inst                624                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              45346                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45970                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               624                       # number of overall misses
system.l2.overall_misses::.cpu.data             45346                       # number of overall misses
system.l2.overall_misses::total                 45970                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     61753000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4783219000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4844972000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61753000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4783219000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4844972000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          1630612                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            57110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1687722                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1630612                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           57110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1687722                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000383                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.794012                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.027238                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000383                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.794012                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.027238                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98963.141026                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105482.710713                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 105394.213618                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98963.141026                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105482.710713                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 105394.213618                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36397                       # number of writebacks
system.l2.writebacks::total                     36397                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         45345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45968                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        45345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45968                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     49219000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3876232000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3925451000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49219000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3876232000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3925451000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.793994                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.027237                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.793994                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.027237                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79003.210273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85483.118315                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85395.296728                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79003.210273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85483.118315                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85395.296728                       # average overall mshr miss latency
system.l2.replacements                          41303                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        51196                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            51196                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        51196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        51196                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1630326                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1630326                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1630326                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1630326                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          553                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           553                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2018                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2018                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3972842000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3972842000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39959                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.949498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949498                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104711.051369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104711.051369                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3214022000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3214022000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.949498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949498                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84711.051369                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84711.051369                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        1629988                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1629988                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              624                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61753000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61753000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      1630612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1630612                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000383                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98963.141026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98963.141026                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          623                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          623                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49219000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49219000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000382                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79003.210273                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79003.210273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          9746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              9746                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7405                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7405                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    810377000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    810377000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.431753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.431753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109436.461850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109436.461850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7404                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7404                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    662210000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    662210000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.431695                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.431695                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89439.492166                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89439.492166                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 145347440000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7965.326270                       # Cycle average of tags in use
system.l2.tags.total_refs                     3372343                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     49495                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     68.135024                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     291.082414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        38.405032                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7635.838825                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.035533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004688                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.932109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972330                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1836                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6171                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6795291                       # Number of tag accesses
system.l2.tags.data_accesses                  6795291                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 145347440000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          39872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2902080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2941952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2329408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2329408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           45345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               45968                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36397                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36397                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            274322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19966502                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              20240824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       274322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           274322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       16026481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16026481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       16026481                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           274322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19966502                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             36267305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     36397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003616306500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2034                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2034                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              165043                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34401                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       45968                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36397                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36397                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3496                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2257                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.06                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    699850500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  229710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1561263000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15233.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33983.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13509                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   26916                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.95                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45968                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36397                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   44154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        41895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.754386                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.416845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   158.205292                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28485     67.99%     67.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         9598     22.91%     90.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1648      3.93%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          452      1.08%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          351      0.84%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          299      0.71%     97.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          303      0.72%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          323      0.77%     98.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          436      1.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        41895                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.585054                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.326371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     85.539352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2028     99.71%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.05%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.10%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2034                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.884956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.871964                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.665753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              193      9.49%      9.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.05%      9.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1688     82.99%     92.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              151      7.42%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2034                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2940288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1664                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2328192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2941952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2329408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        20.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        16.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     20.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  145344682000                       # Total gap between requests
system.mem_ctrls.avgGap                    1764641.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2900416                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2328192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 274321.997002492775                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 19955053.903942167759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 16018114.938935285434                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        45345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        36397                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17228750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1544034250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3348246732500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27654.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34050.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  91992382.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    49.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            143649660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             76351605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           158265240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           92587140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     11473484880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28212733110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      32055325920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        72212397555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        496.826071                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  83035357250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4853420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  57458662750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            155480640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             82639920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           169760640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           97306020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     11473484880.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29421519000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31037400960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        72437592060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        498.375424                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  80375544500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4853420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  60118475500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    145347440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 145347440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     25033083                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25033083                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     25033083                       # number of overall hits
system.cpu.icache.overall_hits::total        25033083                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1630612                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1630612                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1630612                       # number of overall misses
system.cpu.icache.overall_misses::total       1630612                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  42444985000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  42444985000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  42444985000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  42444985000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26663695                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26663695                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26663695                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26663695                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.061155                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.061155                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.061155                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.061155                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26030.094836                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26030.094836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26030.094836                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26030.094836                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1630383                       # number of writebacks
system.cpu.icache.writebacks::total           1630383                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1630612                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1630612                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1630612                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1630612                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  39183761000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  39183761000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  39183761000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  39183761000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.061155                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.061155                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.061155                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.061155                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24030.094836                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24030.094836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24030.094836                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24030.094836                       # average overall mshr miss latency
system.cpu.icache.replacements                1630383                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     25033083                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25033083                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1630612                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1630612                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  42444985000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  42444985000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26663695                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26663695                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.061155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.061155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26030.094836                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26030.094836                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1630612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1630612                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  39183761000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  39183761000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.061155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.061155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24030.094836                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24030.094836                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 145347440000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           228.957882                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26663695                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1630612                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             16.351956                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   228.957882                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.894367                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.894367                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          229                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28294307                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28294307                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 145347440000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 145347440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 145347440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     35092675                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35092675                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35095761                       # number of overall hits
system.cpu.dcache.overall_hits::total        35095761                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        77931                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          77931                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        77974                       # number of overall misses
system.cpu.dcache.overall_misses::total         77974                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6768091000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6768091000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6768091000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6768091000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35170606                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35170606                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35173735                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35173735                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002216                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002216                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002217                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002217                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86847.223826                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86847.223826                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86799.330546                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86799.330546                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        51196                       # number of writebacks
system.cpu.dcache.writebacks::total             51196                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20860                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20860                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20860                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        57071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        57071                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        57110                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        57110                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5219998000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5219998000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5222678000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5222678000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001623                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001623                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001624                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001624                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91464.982215                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91464.982215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91449.448433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91449.448433                       # average overall mshr miss latency
system.cpu.dcache.replacements                  55062                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20883589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20883589                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1258144000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1258144000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20903620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20903620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62809.844741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62809.844741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2918                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2918                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17113                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17113                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1075783000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1075783000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000819                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62863.495588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62863.495588                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14209086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14209086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        57900                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        57900                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5509947000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5509947000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004058                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95163.160622                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95163.160622                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        17942                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17942                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39958                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39958                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4144215000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4144215000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002801                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002801                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 103714.274989                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 103714.274989                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3086                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3086                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           43                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           43                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.013742                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.013742                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           39                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           39                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2680000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2680000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.012464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012464                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 68717.948718                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68717.948718                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 145347440000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2031.362045                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35324091                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             57110                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            618.527246                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2031.362045                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          171                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1414                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          443                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35402065                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35402065                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 145347440000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 145347440000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
