A virtual hardware implementation of CRC generator and checker.

CRC takes some time to generate and check and it is often 
not implemented in hardware

So a software implementation which is benchmarked at 10 times faster
is defined.

The polynomials can be manually changed in the code