<profile>
    <ReportVersion>
        <Version>2022.1.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>tiled_conv</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>40137217</Best-caseLatency>
            <Average-caseLatency>40137217</Average-caseLatency>
            <Worst-caseLatency>40137217</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.401 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.401 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.401 sec</Worst-caseRealTimeLatency>
            <Interval-min>40137218</Interval-min>
            <Interval-max>40137218</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <TILE_ROW_TILE_COL>
                <TripCount>512</TripCount>
                <Latency>40137216</Latency>
                <AbsoluteTimeLatency>401372160</AbsoluteTimeLatency>
                <IterationLatency>78393</IterationLatency>
                <InstanceList/>
                <TILE_DEPTH>
                    <TripCount>16</TripCount>
                    <Latency>71200</Latency>
                    <AbsoluteTimeLatency>712000</AbsoluteTimeLatency>
                    <IterationLatency>4450</IterationLatency>
                    <InstanceList/>
                </TILE_DEPTH>
            </TILE_ROW_TILE_COL>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>279</DSP>
            <FF>39616</FF>
            <LUT>49260</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>tiled_conv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>tiled_conv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>tiled_conv</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWADDR</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWLEN</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWSIZE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWBURST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWLOCK</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWCACHE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWPROT</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWQOS</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWREGION</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_AWUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WDATA</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WSTRB</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WLAST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_WUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARADDR</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARLEN</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARSIZE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARBURST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARLOCK</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARCACHE</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARPROT</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARQOS</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARREGION</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_ARUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RDATA</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RLAST</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_RRESP</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BVALID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BREADY</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BRESP</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BID</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_fm_BUSER</name>
            <Object>fm</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWADDR</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWLEN</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWSIZE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWBURST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWLOCK</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWCACHE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWPROT</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWQOS</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWREGION</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_AWUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WDATA</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WSTRB</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WLAST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_WUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARADDR</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARLEN</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARSIZE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARBURST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARLOCK</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARCACHE</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARPROT</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARQOS</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARREGION</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_ARUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RDATA</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RLAST</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_RRESP</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BVALID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BREADY</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BRESP</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BID</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_wt_BUSER</name>
            <Object>wt</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>tiled_conv</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1301</InstName>
                    <ModuleName>tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1301</ID>
                    <BindInstances>add_ln39_1_fu_3507_p2 add_ln34_2_fu_3358_p2 add_ln34_fu_3409_p2 mul_2ns_22ns_23_1_1_U1 add_ln34_1_fu_3794_p2 add_ln37_fu_3446_p2 add_ln39_2_fu_3542_p2 add_ln46_1_fu_3477_p2 add_ln46_fu_3750_p2 add_ln49_2_fu_3802_p2 add_ln42_fu_3483_p2 add_ln37_1_fu_3376_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_1464</InstName>
                    <ModuleName>tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1464</ID>
                    <BindInstances>add_ln73_1_fu_355_p2 add_ln73_fu_373_p2 add_ln76_fu_423_p2 add_ln79_fu_542_p2 add_ln82_fu_574_p2 add_ln79_1_fu_449_p2 add_ln76_1_fu_463_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_tiled_conv_Pipeline_BIAS_fu_1483</InstName>
                    <ModuleName>tiled_conv_Pipeline_BIAS</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1483</ID>
                    <BindInstances>add_ln91_fu_199_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv_7x7_fu_1498</InstName>
                    <ModuleName>conv_7x7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1498</ID>
                    <BindInstances>add_ln43_18_fu_4753_p2 add_ln43_fu_4762_p2 empty_41_fu_4968_p2 add_ln43_1_fu_5251_p2 add_ln43_2_fu_5257_p2 add_ln43_3_fu_5263_p2 add_ln43_4_fu_5279_p2 add_ln43_5_fu_5285_p2 add_ln43_6_fu_5291_p2 add_ln43_7_fu_5304_p2 add_ln43_8_fu_5310_p2 add_ln43_9_fu_5316_p2 add_ln43_10_fu_5326_p2 add_ln43_11_fu_5331_p2 add_ln43_12_fu_5336_p2 add_ln43_13_fu_5348_p2 add_ln43_14_fu_5353_p2 add_ln43_15_fu_5358_p2 add_ln43_16_fu_5370_p2 add_ln43_17_fu_5375_p2 add_ln46_fu_4822_p2 empty_44_fu_5044_p2 mul_mul_16s_16s_29_1_1_U254 mul_mul_16s_16s_29_1_1_U255 mul_mul_16s_16s_29_1_1_U256 mul_mul_16s_16s_29_1_1_U257 add_ln1393_3_fu_10048_p2 add_ln1393_4_fu_10071_p2 add_ln1393_5_fu_10094_p2 add_ln1393_fu_10110_p2 add_ln1393_1_fu_10125_p2 add_ln1393_2_fu_10140_p2 add_ln1393_6_fu_10155_p2 mac_muladd_16s_16s_29ns_29_1_1_U392 mac_muladd_16s_16s_29ns_29_1_1_U392 mac_muladd_16s_16s_29ns_29_1_1_U393 mac_muladd_16s_16s_29ns_29_1_1_U393 mac_muladd_16s_16s_29ns_29_1_1_U394 mac_muladd_16s_16s_29ns_29_1_1_U394 mac_muladd_16s_16s_29ns_29_1_1_U346 mac_muladd_16s_16s_29ns_29_1_1_U346 mac_muladd_16s_16s_29ns_29_1_1_U395 mac_muladd_16s_16s_29ns_29_1_1_U395 mac_muladd_16s_16s_29ns_29_1_1_U396 mac_muladd_16s_16s_29ns_29_1_1_U396 mac_muladd_16s_16s_29ns_29_1_1_U397 mac_muladd_16s_16s_29ns_29_1_1_U397 mac_muladd_16s_16s_29ns_29_1_1_U347 mac_muladd_16s_16s_29ns_29_1_1_U347 mul_mul_16s_16s_29_1_1_U258 mul_mul_16s_16s_29_1_1_U259 mul_mul_16s_16s_29_1_1_U260 mul_mul_16s_16s_29_1_1_U261 add_ln1393_18_fu_10218_p2 add_ln1393_19_fu_10241_p2 add_ln1393_20_fu_10264_p2 add_ln1393_15_fu_10280_p2 add_ln1393_16_fu_10295_p2 add_ln1393_17_fu_10310_p2 add_ln1393_21_fu_10325_p2 mac_muladd_16s_16s_29ns_29_1_1_U398 mac_muladd_16s_16s_29ns_29_1_1_U398 mac_muladd_16s_16s_29ns_29_1_1_U399 mac_muladd_16s_16s_29ns_29_1_1_U399 mac_muladd_16s_16s_29ns_29_1_1_U400 mac_muladd_16s_16s_29ns_29_1_1_U400 mac_muladd_16s_16s_29ns_29_1_1_U348 mac_muladd_16s_16s_29ns_29_1_1_U348 mac_muladd_16s_16s_29ns_29_1_1_U401 mac_muladd_16s_16s_29ns_29_1_1_U401 mac_muladd_16s_16s_29ns_29_1_1_U402 mac_muladd_16s_16s_29ns_29_1_1_U402 mac_muladd_16s_16s_29ns_29_1_1_U403 mac_muladd_16s_16s_29ns_29_1_1_U403 mac_muladd_16s_16s_29ns_29_1_1_U349 mac_muladd_16s_16s_29ns_29_1_1_U349 mul_mul_16s_16s_29_1_1_U262 mul_mul_16s_16s_29_1_1_U263 mul_mul_16s_16s_29_1_1_U264 mul_mul_16s_16s_29_1_1_U265 add_ln1393_33_fu_10388_p2 add_ln1393_34_fu_10411_p2 add_ln1393_35_fu_10434_p2 add_ln1393_30_fu_10450_p2 add_ln1393_31_fu_10465_p2 add_ln1393_32_fu_10480_p2 add_ln1393_36_fu_10495_p2 mac_muladd_16s_16s_29ns_29_1_1_U404 mac_muladd_16s_16s_29ns_29_1_1_U404 mac_muladd_16s_16s_29ns_29_1_1_U405 mac_muladd_16s_16s_29ns_29_1_1_U405 mac_muladd_16s_16s_29ns_29_1_1_U406 mac_muladd_16s_16s_29ns_29_1_1_U406 mac_muladd_16s_16s_29ns_29_1_1_U350 mac_muladd_16s_16s_29ns_29_1_1_U350 mac_muladd_16s_16s_29ns_29_1_1_U407 mac_muladd_16s_16s_29ns_29_1_1_U407 mac_muladd_16s_16s_29ns_29_1_1_U408 mac_muladd_16s_16s_29ns_29_1_1_U408 mac_muladd_16s_16s_29ns_29_1_1_U409 mac_muladd_16s_16s_29ns_29_1_1_U409 mac_muladd_16s_16s_29ns_29_1_1_U351 mac_muladd_16s_16s_29ns_29_1_1_U351 mul_mul_16s_16s_29_1_1_U266 mul_mul_16s_16s_29_1_1_U267 mul_mul_16s_16s_29_1_1_U268 mul_mul_16s_16s_29_1_1_U269 add_ln1393_48_fu_10558_p2 add_ln1393_49_fu_10581_p2 add_ln1393_50_fu_10604_p2 add_ln1393_45_fu_10620_p2 add_ln1393_46_fu_10635_p2 add_ln1393_47_fu_10650_p2 add_ln1393_51_fu_10665_p2 mac_muladd_16s_16s_29ns_29_1_1_U410 mac_muladd_16s_16s_29ns_29_1_1_U410 mac_muladd_16s_16s_29ns_29_1_1_U411 mac_muladd_16s_16s_29ns_29_1_1_U411 mac_muladd_16s_16s_29ns_29_1_1_U412 mac_muladd_16s_16s_29ns_29_1_1_U412 mac_muladd_16s_16s_29ns_29_1_1_U352 mac_muladd_16s_16s_29ns_29_1_1_U352 mac_muladd_16s_16s_29ns_29_1_1_U413 mac_muladd_16s_16s_29ns_29_1_1_U413 mac_muladd_16s_16s_29ns_29_1_1_U414 mac_muladd_16s_16s_29ns_29_1_1_U414 mac_muladd_16s_16s_29ns_29_1_1_U415 mac_muladd_16s_16s_29ns_29_1_1_U415 mac_muladd_16s_16s_29ns_29_1_1_U353 mac_muladd_16s_16s_29ns_29_1_1_U353 mul_mul_16s_16s_29_1_1_U270 mul_mul_16s_16s_29_1_1_U271 mul_mul_16s_16s_29_1_1_U272 mul_mul_16s_16s_29_1_1_U273 add_ln1393_63_fu_10728_p2 add_ln1393_64_fu_10751_p2 add_ln1393_65_fu_10774_p2 add_ln1393_60_fu_10790_p2 add_ln1393_61_fu_10805_p2 add_ln1393_62_fu_10820_p2 add_ln1393_66_fu_10835_p2 mac_muladd_16s_16s_29ns_29_1_1_U416 mac_muladd_16s_16s_29ns_29_1_1_U416 mac_muladd_16s_16s_29ns_29_1_1_U417 mac_muladd_16s_16s_29ns_29_1_1_U417 mac_muladd_16s_16s_29ns_29_1_1_U418 mac_muladd_16s_16s_29ns_29_1_1_U418 mac_muladd_16s_16s_29ns_29_1_1_U354 mac_muladd_16s_16s_29ns_29_1_1_U354 mac_muladd_16s_16s_29ns_29_1_1_U419 mac_muladd_16s_16s_29ns_29_1_1_U419 mac_muladd_16s_16s_29ns_29_1_1_U420 mac_muladd_16s_16s_29ns_29_1_1_U420 mac_muladd_16s_16s_29ns_29_1_1_U421 mac_muladd_16s_16s_29ns_29_1_1_U421 mac_muladd_16s_16s_29ns_29_1_1_U355 mac_muladd_16s_16s_29ns_29_1_1_U355 mul_mul_16s_16s_29_1_1_U274 mul_mul_16s_16s_29_1_1_U275 mul_mul_16s_16s_29_1_1_U276 mul_mul_16s_16s_29_1_1_U277 add_ln1393_78_fu_10898_p2 add_ln1393_79_fu_10921_p2 add_ln1393_80_fu_10944_p2 add_ln1393_75_fu_10960_p2 add_ln1393_76_fu_10975_p2 add_ln1393_77_fu_10990_p2 add_ln1393_81_fu_11005_p2 mac_muladd_16s_16s_29ns_29_1_1_U422 mac_muladd_16s_16s_29ns_29_1_1_U422 mac_muladd_16s_16s_29ns_29_1_1_U423 mac_muladd_16s_16s_29ns_29_1_1_U423 mac_muladd_16s_16s_29ns_29_1_1_U424 mac_muladd_16s_16s_29ns_29_1_1_U424 mac_muladd_16s_16s_29ns_29_1_1_U356 mac_muladd_16s_16s_29ns_29_1_1_U356 mac_muladd_16s_16s_29ns_29_1_1_U425 mac_muladd_16s_16s_29ns_29_1_1_U425 mac_muladd_16s_16s_29ns_29_1_1_U426 mac_muladd_16s_16s_29ns_29_1_1_U426 mac_muladd_16s_16s_29ns_29_1_1_U427 mac_muladd_16s_16s_29ns_29_1_1_U427 mac_muladd_16s_16s_29ns_29_1_1_U357 mac_muladd_16s_16s_29ns_29_1_1_U357 mul_mul_16s_16s_29_1_1_U278 mul_mul_16s_16s_29_1_1_U279 mul_mul_16s_16s_29_1_1_U280 mul_mul_16s_16s_29_1_1_U281 add_ln1393_93_fu_11068_p2 add_ln1393_94_fu_11091_p2 add_ln1393_95_fu_11114_p2 add_ln1393_90_fu_11130_p2 add_ln1393_91_fu_11145_p2 add_ln1393_92_fu_11160_p2 add_ln1393_96_fu_11175_p2 mac_muladd_16s_16s_29ns_29_1_1_U428 mac_muladd_16s_16s_29ns_29_1_1_U428 mac_muladd_16s_16s_29ns_29_1_1_U429 mac_muladd_16s_16s_29ns_29_1_1_U429 mac_muladd_16s_16s_29ns_29_1_1_U430 mac_muladd_16s_16s_29ns_29_1_1_U430 mac_muladd_16s_16s_29ns_29_1_1_U358 mac_muladd_16s_16s_29ns_29_1_1_U358 mac_muladd_16s_16s_29ns_29_1_1_U431 mac_muladd_16s_16s_29ns_29_1_1_U431 mac_muladd_16s_16s_29ns_29_1_1_U432 mac_muladd_16s_16s_29ns_29_1_1_U432 mac_muladd_16s_16s_29ns_29_1_1_U433 mac_muladd_16s_16s_29ns_29_1_1_U433 mac_muladd_16s_16s_29ns_29_1_1_U359 mac_muladd_16s_16s_29ns_29_1_1_U359 mul_mul_16s_16s_29_1_1_U282 mul_mul_16s_16s_29_1_1_U283 mul_mul_16s_16s_29_1_1_U284 mul_mul_16s_16s_29_1_1_U285 add_ln1393_108_fu_11238_p2 add_ln1393_109_fu_11261_p2 add_ln1393_110_fu_11284_p2 add_ln1393_105_fu_11300_p2 add_ln1393_106_fu_11315_p2 add_ln1393_107_fu_11330_p2 add_ln1393_111_fu_11345_p2 mac_muladd_16s_16s_29ns_29_1_1_U434 mac_muladd_16s_16s_29ns_29_1_1_U434 mac_muladd_16s_16s_29ns_29_1_1_U435 mac_muladd_16s_16s_29ns_29_1_1_U435 mac_muladd_16s_16s_29ns_29_1_1_U436 mac_muladd_16s_16s_29ns_29_1_1_U436 mac_muladd_16s_16s_29ns_29_1_1_U360 mac_muladd_16s_16s_29ns_29_1_1_U360 mac_muladd_16s_16s_29ns_29_1_1_U437 mac_muladd_16s_16s_29ns_29_1_1_U437 mac_muladd_16s_16s_29ns_29_1_1_U438 mac_muladd_16s_16s_29ns_29_1_1_U438 mac_muladd_16s_16s_29ns_29_1_1_U439 mac_muladd_16s_16s_29ns_29_1_1_U439 mac_muladd_16s_16s_29ns_29_1_1_U361 mac_muladd_16s_16s_29ns_29_1_1_U361 mul_mul_16s_16s_29_1_1_U286 mul_mul_16s_16s_29_1_1_U287 mul_mul_16s_16s_29_1_1_U288 mul_mul_16s_16s_29_1_1_U289 add_ln1393_123_fu_11408_p2 add_ln1393_124_fu_11431_p2 add_ln1393_125_fu_11454_p2 add_ln1393_120_fu_11470_p2 add_ln1393_121_fu_11485_p2 add_ln1393_122_fu_11500_p2 add_ln1393_126_fu_11515_p2 mac_muladd_16s_16s_29ns_29_1_1_U440 mac_muladd_16s_16s_29ns_29_1_1_U440 mac_muladd_16s_16s_29ns_29_1_1_U441 mac_muladd_16s_16s_29ns_29_1_1_U441 mac_muladd_16s_16s_29ns_29_1_1_U442 mac_muladd_16s_16s_29ns_29_1_1_U442 mac_muladd_16s_16s_29ns_29_1_1_U362 mac_muladd_16s_16s_29ns_29_1_1_U362 mac_muladd_16s_16s_29ns_29_1_1_U443 mac_muladd_16s_16s_29ns_29_1_1_U443 mac_muladd_16s_16s_29ns_29_1_1_U444 mac_muladd_16s_16s_29ns_29_1_1_U444 mac_muladd_16s_16s_29ns_29_1_1_U445 mac_muladd_16s_16s_29ns_29_1_1_U445 mac_muladd_16s_16s_29ns_29_1_1_U363 mac_muladd_16s_16s_29ns_29_1_1_U363 mul_mul_16s_16s_29_1_1_U290 mul_mul_16s_16s_29_1_1_U291 mul_mul_16s_16s_29_1_1_U292 mul_mul_16s_16s_29_1_1_U293 add_ln1393_138_fu_11578_p2 add_ln1393_139_fu_11601_p2 add_ln1393_140_fu_11624_p2 add_ln1393_135_fu_11640_p2 add_ln1393_136_fu_11655_p2 add_ln1393_137_fu_11670_p2 add_ln1393_141_fu_11685_p2 mac_muladd_16s_16s_29ns_29_1_1_U446 mac_muladd_16s_16s_29ns_29_1_1_U446 mac_muladd_16s_16s_29ns_29_1_1_U447 mac_muladd_16s_16s_29ns_29_1_1_U447 mac_muladd_16s_16s_29ns_29_1_1_U448 mac_muladd_16s_16s_29ns_29_1_1_U448 mac_muladd_16s_16s_29ns_29_1_1_U364 mac_muladd_16s_16s_29ns_29_1_1_U364 mac_muladd_16s_16s_29ns_29_1_1_U449 mac_muladd_16s_16s_29ns_29_1_1_U449 mac_muladd_16s_16s_29ns_29_1_1_U450 mac_muladd_16s_16s_29ns_29_1_1_U450 mac_muladd_16s_16s_29ns_29_1_1_U451 mac_muladd_16s_16s_29ns_29_1_1_U451 mac_muladd_16s_16s_29ns_29_1_1_U365 mac_muladd_16s_16s_29ns_29_1_1_U365 mul_mul_16s_16s_29_1_1_U294 mul_mul_16s_16s_29_1_1_U295 mul_mul_16s_16s_29_1_1_U296 mul_mul_16s_16s_29_1_1_U297 add_ln1393_153_fu_11748_p2 add_ln1393_154_fu_11771_p2 add_ln1393_155_fu_11794_p2 add_ln1393_150_fu_11810_p2 add_ln1393_151_fu_11825_p2 add_ln1393_152_fu_11840_p2 add_ln1393_156_fu_11855_p2 mac_muladd_16s_16s_29ns_29_1_1_U452 mac_muladd_16s_16s_29ns_29_1_1_U452 mac_muladd_16s_16s_29ns_29_1_1_U453 mac_muladd_16s_16s_29ns_29_1_1_U453 mac_muladd_16s_16s_29ns_29_1_1_U454 mac_muladd_16s_16s_29ns_29_1_1_U454 mac_muladd_16s_16s_29ns_29_1_1_U366 mac_muladd_16s_16s_29ns_29_1_1_U366 mac_muladd_16s_16s_29ns_29_1_1_U455 mac_muladd_16s_16s_29ns_29_1_1_U455 mac_muladd_16s_16s_29ns_29_1_1_U456 mac_muladd_16s_16s_29ns_29_1_1_U456 mac_muladd_16s_16s_29ns_29_1_1_U457 mac_muladd_16s_16s_29ns_29_1_1_U457 mac_muladd_16s_16s_29ns_29_1_1_U367 mac_muladd_16s_16s_29ns_29_1_1_U367 mul_mul_16s_16s_29_1_1_U298 mul_mul_16s_16s_29_1_1_U299 mul_mul_16s_16s_29_1_1_U300 mul_mul_16s_16s_29_1_1_U301 add_ln1393_168_fu_11918_p2 add_ln1393_169_fu_11941_p2 add_ln1393_170_fu_11964_p2 add_ln1393_165_fu_11980_p2 add_ln1393_166_fu_11995_p2 add_ln1393_167_fu_12010_p2 add_ln1393_171_fu_12025_p2 mac_muladd_16s_16s_29ns_29_1_1_U458 mac_muladd_16s_16s_29ns_29_1_1_U458 mac_muladd_16s_16s_29ns_29_1_1_U459 mac_muladd_16s_16s_29ns_29_1_1_U459 mac_muladd_16s_16s_29ns_29_1_1_U460 mac_muladd_16s_16s_29ns_29_1_1_U460 mac_muladd_16s_16s_29ns_29_1_1_U368 mac_muladd_16s_16s_29ns_29_1_1_U368 mac_muladd_16s_16s_29ns_29_1_1_U461 mac_muladd_16s_16s_29ns_29_1_1_U461 mac_muladd_16s_16s_29ns_29_1_1_U462 mac_muladd_16s_16s_29ns_29_1_1_U462 mac_muladd_16s_16s_29ns_29_1_1_U463 mac_muladd_16s_16s_29ns_29_1_1_U463 mac_muladd_16s_16s_29ns_29_1_1_U369 mac_muladd_16s_16s_29ns_29_1_1_U369 mul_mul_16s_16s_29_1_1_U302 mul_mul_16s_16s_29_1_1_U303 mul_mul_16s_16s_29_1_1_U304 mul_mul_16s_16s_29_1_1_U305 add_ln1393_183_fu_12088_p2 add_ln1393_184_fu_12111_p2 add_ln1393_185_fu_12134_p2 add_ln1393_180_fu_12150_p2 add_ln1393_181_fu_12165_p2 add_ln1393_182_fu_12180_p2 add_ln1393_186_fu_12195_p2 mac_muladd_16s_16s_29ns_29_1_1_U464 mac_muladd_16s_16s_29ns_29_1_1_U464 mac_muladd_16s_16s_29ns_29_1_1_U465 mac_muladd_16s_16s_29ns_29_1_1_U465 mac_muladd_16s_16s_29ns_29_1_1_U466 mac_muladd_16s_16s_29ns_29_1_1_U466 mac_muladd_16s_16s_29ns_29_1_1_U370 mac_muladd_16s_16s_29ns_29_1_1_U370 mac_muladd_16s_16s_29ns_29_1_1_U467 mac_muladd_16s_16s_29ns_29_1_1_U467 mac_muladd_16s_16s_29ns_29_1_1_U468 mac_muladd_16s_16s_29ns_29_1_1_U468 mac_muladd_16s_16s_29ns_29_1_1_U469 mac_muladd_16s_16s_29ns_29_1_1_U469 mac_muladd_16s_16s_29ns_29_1_1_U371 mac_muladd_16s_16s_29ns_29_1_1_U371 mul_mul_16s_16s_29_1_1_U306 mul_mul_16s_16s_29_1_1_U307 mul_mul_16s_16s_29_1_1_U308 mul_mul_16s_16s_29_1_1_U309 add_ln1393_198_fu_12258_p2 add_ln1393_199_fu_12281_p2 add_ln1393_200_fu_12304_p2 add_ln1393_195_fu_12320_p2 add_ln1393_196_fu_12335_p2 add_ln1393_197_fu_12350_p2 add_ln1393_201_fu_12365_p2 mac_muladd_16s_16s_29ns_29_1_1_U470 mac_muladd_16s_16s_29ns_29_1_1_U470 mac_muladd_16s_16s_29ns_29_1_1_U471 mac_muladd_16s_16s_29ns_29_1_1_U471 mac_muladd_16s_16s_29ns_29_1_1_U472 mac_muladd_16s_16s_29ns_29_1_1_U472 mac_muladd_16s_16s_29ns_29_1_1_U372 mac_muladd_16s_16s_29ns_29_1_1_U372 mac_muladd_16s_16s_29ns_29_1_1_U473 mac_muladd_16s_16s_29ns_29_1_1_U473 mac_muladd_16s_16s_29ns_29_1_1_U474 mac_muladd_16s_16s_29ns_29_1_1_U474 mac_muladd_16s_16s_29ns_29_1_1_U475 mac_muladd_16s_16s_29ns_29_1_1_U475 mac_muladd_16s_16s_29ns_29_1_1_U373 mac_muladd_16s_16s_29ns_29_1_1_U373 mul_mul_16s_16s_29_1_1_U310 mul_mul_16s_16s_29_1_1_U311 mul_mul_16s_16s_29_1_1_U312 mul_mul_16s_16s_29_1_1_U313 add_ln1393_213_fu_12428_p2 add_ln1393_214_fu_12451_p2 add_ln1393_215_fu_12474_p2 add_ln1393_210_fu_12490_p2 add_ln1393_211_fu_12505_p2 add_ln1393_212_fu_12520_p2 add_ln1393_216_fu_12535_p2 mac_muladd_16s_16s_29ns_29_1_1_U476 mac_muladd_16s_16s_29ns_29_1_1_U476 mac_muladd_16s_16s_29ns_29_1_1_U477 mac_muladd_16s_16s_29ns_29_1_1_U477 mac_muladd_16s_16s_29ns_29_1_1_U478 mac_muladd_16s_16s_29ns_29_1_1_U478 mac_muladd_16s_16s_29ns_29_1_1_U374 mac_muladd_16s_16s_29ns_29_1_1_U374 mac_muladd_16s_16s_29ns_29_1_1_U479 mac_muladd_16s_16s_29ns_29_1_1_U479 mac_muladd_16s_16s_29ns_29_1_1_U480 mac_muladd_16s_16s_29ns_29_1_1_U480 mac_muladd_16s_16s_29ns_29_1_1_U481 mac_muladd_16s_16s_29ns_29_1_1_U481 mac_muladd_16s_16s_29ns_29_1_1_U375 mac_muladd_16s_16s_29ns_29_1_1_U375 mul_mul_16s_16s_29_1_1_U314 mul_mul_16s_16s_29_1_1_U315 mul_mul_16s_16s_29_1_1_U316 mul_mul_16s_16s_29_1_1_U317 add_ln1393_228_fu_12598_p2 add_ln1393_229_fu_12621_p2 add_ln1393_230_fu_12644_p2 add_ln1393_225_fu_12660_p2 add_ln1393_226_fu_12675_p2 add_ln1393_227_fu_12690_p2 add_ln1393_231_fu_12705_p2 mac_muladd_16s_16s_29ns_29_1_1_U482 mac_muladd_16s_16s_29ns_29_1_1_U482 mac_muladd_16s_16s_29ns_29_1_1_U483 mac_muladd_16s_16s_29ns_29_1_1_U483 mac_muladd_16s_16s_29ns_29_1_1_U484 mac_muladd_16s_16s_29ns_29_1_1_U484 mac_muladd_16s_16s_29ns_29_1_1_U376 mac_muladd_16s_16s_29ns_29_1_1_U376 mac_muladd_16s_16s_29ns_29_1_1_U485 mac_muladd_16s_16s_29ns_29_1_1_U485 mac_muladd_16s_16s_29ns_29_1_1_U486 mac_muladd_16s_16s_29ns_29_1_1_U486 mac_muladd_16s_16s_29ns_29_1_1_U487 mac_muladd_16s_16s_29ns_29_1_1_U487 mac_muladd_16s_16s_29ns_29_1_1_U377 mac_muladd_16s_16s_29ns_29_1_1_U377 mul_mul_16s_16s_29_1_1_U318 mul_mul_16s_16s_29_1_1_U319 mul_mul_16s_16s_29_1_1_U320 mul_mul_16s_16s_29_1_1_U321 add_ln1393_243_fu_12768_p2 add_ln1393_244_fu_12791_p2 add_ln1393_245_fu_12814_p2 add_ln1393_240_fu_12830_p2 add_ln1393_241_fu_12845_p2 add_ln1393_242_fu_12860_p2 add_ln1393_246_fu_12875_p2 mac_muladd_16s_16s_29ns_29_1_1_U488 mac_muladd_16s_16s_29ns_29_1_1_U488 mac_muladd_16s_16s_29ns_29_1_1_U489 mac_muladd_16s_16s_29ns_29_1_1_U489 mac_muladd_16s_16s_29ns_29_1_1_U490 mac_muladd_16s_16s_29ns_29_1_1_U490 mac_muladd_16s_16s_29ns_29_1_1_U378 mac_muladd_16s_16s_29ns_29_1_1_U378 mac_muladd_16s_16s_29ns_29_1_1_U491 mac_muladd_16s_16s_29ns_29_1_1_U491 mac_muladd_16s_16s_29ns_29_1_1_U492 mac_muladd_16s_16s_29ns_29_1_1_U492 mac_muladd_16s_16s_29ns_29_1_1_U493 mac_muladd_16s_16s_29ns_29_1_1_U493 mac_muladd_16s_16s_29ns_29_1_1_U379 mac_muladd_16s_16s_29ns_29_1_1_U379 mul_mul_16s_16s_29_1_1_U322 mul_mul_16s_16s_29_1_1_U323 mul_mul_16s_16s_29_1_1_U324 mul_mul_16s_16s_29_1_1_U325 add_ln1393_258_fu_12938_p2 add_ln1393_259_fu_12961_p2 add_ln1393_260_fu_12984_p2 add_ln1393_255_fu_13000_p2 add_ln1393_256_fu_13015_p2 add_ln1393_257_fu_13030_p2 add_ln1393_261_fu_13045_p2 mac_muladd_16s_16s_29ns_29_1_1_U494 mac_muladd_16s_16s_29ns_29_1_1_U494 mac_muladd_16s_16s_29ns_29_1_1_U495 mac_muladd_16s_16s_29ns_29_1_1_U495 mac_muladd_16s_16s_29ns_29_1_1_U496 mac_muladd_16s_16s_29ns_29_1_1_U496 mac_muladd_16s_16s_29ns_29_1_1_U380 mac_muladd_16s_16s_29ns_29_1_1_U380 mac_muladd_16s_16s_29ns_29_1_1_U497 mac_muladd_16s_16s_29ns_29_1_1_U497 mac_muladd_16s_16s_29ns_29_1_1_U498 mac_muladd_16s_16s_29ns_29_1_1_U498 mac_muladd_16s_16s_29ns_29_1_1_U499 mac_muladd_16s_16s_29ns_29_1_1_U499 mac_muladd_16s_16s_29ns_29_1_1_U381 mac_muladd_16s_16s_29ns_29_1_1_U381 mul_mul_16s_16s_29_1_1_U326 mul_mul_16s_16s_29_1_1_U327 mul_mul_16s_16s_29_1_1_U328 mul_mul_16s_16s_29_1_1_U329 add_ln1393_273_fu_13108_p2 add_ln1393_274_fu_13131_p2 add_ln1393_275_fu_13154_p2 add_ln1393_270_fu_13170_p2 add_ln1393_271_fu_13185_p2 add_ln1393_272_fu_13200_p2 add_ln1393_276_fu_13215_p2 mac_muladd_16s_16s_29ns_29_1_1_U500 mac_muladd_16s_16s_29ns_29_1_1_U500 mac_muladd_16s_16s_29ns_29_1_1_U501 mac_muladd_16s_16s_29ns_29_1_1_U501 mac_muladd_16s_16s_29ns_29_1_1_U502 mac_muladd_16s_16s_29ns_29_1_1_U502 mac_muladd_16s_16s_29ns_29_1_1_U382 mac_muladd_16s_16s_29ns_29_1_1_U382 mac_muladd_16s_16s_29ns_29_1_1_U503 mac_muladd_16s_16s_29ns_29_1_1_U503 mac_muladd_16s_16s_29ns_29_1_1_U504 mac_muladd_16s_16s_29ns_29_1_1_U504 mac_muladd_16s_16s_29ns_29_1_1_U505 mac_muladd_16s_16s_29ns_29_1_1_U505 mac_muladd_16s_16s_29ns_29_1_1_U383 mac_muladd_16s_16s_29ns_29_1_1_U383 mul_mul_16s_16s_29_1_1_U330 mul_mul_16s_16s_29_1_1_U331 mul_mul_16s_16s_29_1_1_U332 mul_mul_16s_16s_29_1_1_U333 add_ln1393_288_fu_13278_p2 add_ln1393_289_fu_13301_p2 add_ln1393_290_fu_13324_p2 add_ln1393_285_fu_13340_p2 add_ln1393_286_fu_13355_p2 add_ln1393_287_fu_13370_p2 add_ln1393_291_fu_13385_p2 mac_muladd_16s_16s_29ns_29_1_1_U506 mac_muladd_16s_16s_29ns_29_1_1_U506 mac_muladd_16s_16s_29ns_29_1_1_U507 mac_muladd_16s_16s_29ns_29_1_1_U507 mac_muladd_16s_16s_29ns_29_1_1_U508 mac_muladd_16s_16s_29ns_29_1_1_U508 mac_muladd_16s_16s_29ns_29_1_1_U384 mac_muladd_16s_16s_29ns_29_1_1_U384 mac_muladd_16s_16s_29ns_29_1_1_U509 mac_muladd_16s_16s_29ns_29_1_1_U509 mac_muladd_16s_16s_29ns_29_1_1_U510 mac_muladd_16s_16s_29ns_29_1_1_U510 mac_muladd_16s_16s_29ns_29_1_1_U511 mac_muladd_16s_16s_29ns_29_1_1_U511 mac_muladd_16s_16s_29ns_29_1_1_U385 mac_muladd_16s_16s_29ns_29_1_1_U385 mul_mul_16s_16s_29_1_1_U334 mul_mul_16s_16s_29_1_1_U335 mul_mul_16s_16s_29_1_1_U336 mul_mul_16s_16s_29_1_1_U337 add_ln1393_303_fu_13448_p2 add_ln1393_304_fu_13471_p2 add_ln1393_305_fu_13494_p2 add_ln1393_300_fu_13510_p2 add_ln1393_301_fu_13525_p2 add_ln1393_302_fu_13540_p2 add_ln1393_306_fu_13555_p2 mac_muladd_16s_16s_29ns_29_1_1_U512 mac_muladd_16s_16s_29ns_29_1_1_U512 mac_muladd_16s_16s_29ns_29_1_1_U513 mac_muladd_16s_16s_29ns_29_1_1_U513 mac_muladd_16s_16s_29ns_29_1_1_U514 mac_muladd_16s_16s_29ns_29_1_1_U514 mac_muladd_16s_16s_29ns_29_1_1_U386 mac_muladd_16s_16s_29ns_29_1_1_U386 mac_muladd_16s_16s_29ns_29_1_1_U515 mac_muladd_16s_16s_29ns_29_1_1_U515 mac_muladd_16s_16s_29ns_29_1_1_U516 mac_muladd_16s_16s_29ns_29_1_1_U516 mac_muladd_16s_16s_29ns_29_1_1_U517 mac_muladd_16s_16s_29ns_29_1_1_U517 mac_muladd_16s_16s_29ns_29_1_1_U387 mac_muladd_16s_16s_29ns_29_1_1_U387 mul_mul_16s_16s_29_1_1_U338 mul_mul_16s_16s_29_1_1_U339 mul_mul_16s_16s_29_1_1_U340 mul_mul_16s_16s_29_1_1_U341 add_ln1393_318_fu_13618_p2 add_ln1393_319_fu_13641_p2 add_ln1393_320_fu_13664_p2 add_ln1393_315_fu_13680_p2 add_ln1393_316_fu_13695_p2 add_ln1393_317_fu_13710_p2 add_ln1393_321_fu_13725_p2 mac_muladd_16s_16s_29ns_29_1_1_U518 mac_muladd_16s_16s_29ns_29_1_1_U518 mac_muladd_16s_16s_29ns_29_1_1_U519 mac_muladd_16s_16s_29ns_29_1_1_U519 mac_muladd_16s_16s_29ns_29_1_1_U520 mac_muladd_16s_16s_29ns_29_1_1_U520 mac_muladd_16s_16s_29ns_29_1_1_U388 mac_muladd_16s_16s_29ns_29_1_1_U388 mac_muladd_16s_16s_29ns_29_1_1_U521 mac_muladd_16s_16s_29ns_29_1_1_U521 mac_muladd_16s_16s_29ns_29_1_1_U522 mac_muladd_16s_16s_29ns_29_1_1_U522 mac_muladd_16s_16s_29ns_29_1_1_U523 mac_muladd_16s_16s_29ns_29_1_1_U523 mac_muladd_16s_16s_29ns_29_1_1_U389 mac_muladd_16s_16s_29ns_29_1_1_U389 mul_mul_16s_16s_29_1_1_U342 mul_mul_16s_16s_29_1_1_U343 mul_mul_16s_16s_29_1_1_U344 mul_mul_16s_16s_29_1_1_U345 add_ln1393_333_fu_13788_p2 add_ln1393_334_fu_13811_p2 add_ln1393_335_fu_13834_p2 add_ln1393_330_fu_13850_p2 add_ln1393_331_fu_13865_p2 add_ln1393_332_fu_13880_p2 add_ln1393_336_fu_13895_p2 mac_muladd_16s_16s_29ns_29_1_1_U524 mac_muladd_16s_16s_29ns_29_1_1_U524 mac_muladd_16s_16s_29ns_29_1_1_U525 mac_muladd_16s_16s_29ns_29_1_1_U525 mac_muladd_16s_16s_29ns_29_1_1_U526 mac_muladd_16s_16s_29ns_29_1_1_U526 mac_muladd_16s_16s_29ns_29_1_1_U390 mac_muladd_16s_16s_29ns_29_1_1_U390 mac_muladd_16s_16s_29ns_29_1_1_U527 mac_muladd_16s_16s_29ns_29_1_1_U527 mac_muladd_16s_16s_29ns_29_1_1_U528 mac_muladd_16s_16s_29ns_29_1_1_U528 mac_muladd_16s_16s_29ns_29_1_1_U529 mac_muladd_16s_16s_29ns_29_1_1_U529 mac_muladd_16s_16s_29ns_29_1_1_U391 mac_muladd_16s_16s_29ns_29_1_1_U391 add_ln49_fu_5207_p2 add_ln46_2_fu_5212_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1763</InstName>
                    <ModuleName>tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1763</ID>
                    <BindInstances>empty_fu_1672_p2 mul_mul_6ns_19ns_25_1_1_U823 add_ln130_fu_1818_p2 empty_27_fu_1826_p2 add_ln130_3_fu_2007_p2 grp_fu_1654_p0 add_ln119_fu_1680_p2 p_mid1102_fu_1696_p2 mul_mul_6ns_19ns_25_1_1_U824 add_ln130_4_fu_1865_p2 add_ln130_5_fu_2017_p2 add_ln122_fu_1772_p2 p_mid189_fu_1873_p2 add_ln130_8_fu_2024_p2 add_ln125_fu_1799_p2 add_ln122_1_fu_1712_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>conv_in_buf_V_U conv_in_buf_V_1_U conv_in_buf_V_2_U conv_in_buf_V_3_U conv_in_buf_V_4_U conv_in_buf_V_5_U conv_in_buf_V_6_U conv_in_buf_V_7_U conv_in_buf_V_8_U conv_in_buf_V_9_U conv_in_buf_V_10_U conv_in_buf_V_11_U conv_in_buf_V_12_U conv_in_buf_V_13_U conv_in_buf_V_14_U conv_in_buf_V_15_U conv_in_buf_V_16_U conv_in_buf_V_17_U conv_in_buf_V_18_U conv_in_buf_V_19_U conv_in_buf_V_20_U conv_in_buf_V_21_U conv_in_buf_V_22_U conv_in_buf_V_23_U conv_in_buf_V_24_U conv_in_buf_V_25_U conv_in_buf_V_26_U conv_in_buf_V_27_U conv_in_buf_V_28_U conv_in_buf_V_29_U conv_in_buf_V_30_U conv_in_buf_V_31_U conv_in_buf_V_32_U conv_in_buf_V_33_U conv_in_buf_V_34_U conv_in_buf_V_35_U conv_in_buf_V_36_U conv_in_buf_V_37_U conv_in_buf_V_38_U conv_in_buf_V_39_U conv_in_buf_V_40_U conv_in_buf_V_41_U conv_in_buf_V_42_U conv_in_buf_V_43_U conv_in_buf_V_44_U conv_in_buf_V_45_U conv_in_buf_V_46_U conv_in_buf_V_47_U conv_in_buf_V_48_U conv_in_buf_V_49_U conv_in_buf_V_50_U conv_in_buf_V_51_U conv_in_buf_V_52_U conv_in_buf_V_53_U conv_in_buf_V_54_U conv_in_buf_V_55_U conv_in_buf_V_56_U conv_in_buf_V_57_U conv_in_buf_V_58_U conv_in_buf_V_59_U conv_in_buf_V_60_U conv_in_buf_V_61_U conv_in_buf_V_62_U conv_in_buf_V_63_U conv_in_buf_V_64_U conv_in_buf_V_65_U conv_in_buf_V_66_U conv_in_buf_V_67_U conv_in_buf_V_68_U conv_in_buf_V_69_U conv_in_buf_V_70_U conv_in_buf_V_71_U conv_in_buf_V_72_U conv_in_buf_V_73_U conv_in_buf_V_74_U conv_in_buf_V_75_U conv_in_buf_V_76_U conv_in_buf_V_77_U conv_in_buf_V_78_U conv_in_buf_V_79_U conv_in_buf_V_80_U conv_in_buf_V_81_U conv_in_buf_V_82_U conv_in_buf_V_83_U conv_in_buf_V_84_U conv_in_buf_V_85_U conv_in_buf_V_86_U conv_in_buf_V_87_U conv_in_buf_V_88_U conv_in_buf_V_89_U conv_in_buf_V_90_U conv_in_buf_V_91_U conv_in_buf_V_92_U conv_in_buf_V_93_U conv_in_buf_V_94_U conv_in_buf_V_95_U conv_in_buf_V_96_U conv_in_buf_V_97_U conv_in_buf_V_98_U conv_in_buf_V_99_U conv_in_buf_V_100_U conv_in_buf_V_101_U conv_in_buf_V_102_U conv_in_buf_V_103_U conv_in_buf_V_104_U conv_in_buf_V_105_U conv_in_buf_V_106_U conv_in_buf_V_107_U conv_in_buf_V_108_U conv_in_buf_V_109_U conv_in_buf_V_110_U conv_in_buf_V_111_U conv_in_buf_V_112_U conv_in_buf_V_113_U conv_in_buf_V_114_U conv_in_buf_V_115_U conv_in_buf_V_116_U conv_in_buf_V_117_U conv_in_buf_V_118_U conv_in_buf_V_119_U conv_in_buf_V_120_U conv_in_buf_V_121_U conv_in_buf_V_122_U conv_in_buf_V_123_U conv_in_buf_V_124_U conv_in_buf_V_125_U conv_in_buf_V_126_U conv_in_buf_V_127_U conv_in_buf_V_128_U conv_in_buf_V_129_U conv_in_buf_V_130_U conv_in_buf_V_131_U conv_in_buf_V_132_U conv_in_buf_V_133_U conv_in_buf_V_134_U conv_in_buf_V_135_U conv_in_buf_V_136_U conv_in_buf_V_137_U conv_in_buf_V_138_U conv_in_buf_V_139_U conv_in_buf_V_140_U conv_in_buf_V_141_U conv_in_buf_V_142_U conv_in_buf_V_143_U conv_in_buf_V_144_U conv_in_buf_V_145_U conv_in_buf_V_146_U conv_in_buf_V_147_U conv_in_buf_V_148_U conv_in_buf_V_149_U conv_in_buf_V_150_U conv_in_buf_V_151_U conv_in_buf_V_152_U conv_wt_buf_V_U conv_wt_buf_V_1_U conv_wt_buf_V_2_U conv_wt_buf_V_3_U conv_wt_buf_V_4_U conv_wt_buf_V_5_U conv_wt_buf_V_6_U conv_wt_buf_V_7_U conv_wt_buf_V_8_U conv_wt_buf_V_9_U conv_wt_buf_V_10_U conv_wt_buf_V_11_U conv_out_buf_V_U conv_out_buf_0_1_U conv_out_buf_0_2_U conv_out_buf_0_3_U conv_out_buf_0_4_U conv_out_buf_0_5_U conv_out_buf_0_6_U conv_out_buf_0_7_U conv_out_buf_0_8_U conv_out_buf_0_9_U conv_out_buf_0_10_U conv_out_buf_0_11_U conv_out_buf_0_12_U conv_out_buf_0_13_U conv_out_buf_0_14_U conv_out_buf_0_15_U conv_out_buf_0_16_U conv_out_buf_0_17_U conv_out_buf_0_18_U conv_out_buf_0_19_U conv_out_buf_0_20_U conv_out_buf_0_21_U conv_out_buf_0_22_U conv_out_buf_1_0_U conv_out_buf_1_1_U conv_out_buf_1_2_U conv_out_buf_1_3_U conv_out_buf_1_4_U conv_out_buf_1_5_U conv_out_buf_1_6_U conv_out_buf_1_7_U conv_out_buf_1_8_U conv_out_buf_1_9_U conv_out_buf_1_10_U conv_out_buf_1_11_U conv_out_buf_1_12_U conv_out_buf_1_13_U conv_out_buf_1_14_U conv_out_buf_1_15_U conv_out_buf_1_16_U conv_out_buf_1_17_U conv_out_buf_1_18_U conv_out_buf_1_19_U conv_out_buf_1_20_U conv_out_buf_1_21_U conv_out_buf_1_22_U conv_out_buf_2_0_U conv_out_buf_2_1_U conv_out_buf_2_2_U conv_out_buf_2_3_U conv_out_buf_2_4_U conv_out_buf_2_5_U conv_out_buf_2_6_U conv_out_buf_2_7_U conv_out_buf_2_8_U conv_out_buf_2_9_U conv_out_buf_2_10_U conv_out_buf_2_11_U conv_out_buf_2_12_U conv_out_buf_2_13_U conv_out_buf_2_14_U conv_out_buf_2_15_U conv_out_buf_2_16_U conv_out_buf_2_17_U conv_out_buf_2_18_U conv_out_buf_2_19_U conv_out_buf_2_20_U conv_out_buf_2_21_U conv_out_buf_2_22_U conv_out_buf_3_0_U conv_out_buf_3_1_U conv_out_buf_3_2_U conv_out_buf_3_3_U conv_out_buf_3_4_U conv_out_buf_3_5_U conv_out_buf_3_6_U conv_out_buf_3_7_U conv_out_buf_3_8_U conv_out_buf_3_9_U conv_out_buf_3_10_U conv_out_buf_3_11_U conv_out_buf_3_12_U conv_out_buf_3_13_U conv_out_buf_3_14_U conv_out_buf_3_15_U conv_out_buf_3_16_U conv_out_buf_3_17_U conv_out_buf_3_18_U conv_out_buf_3_19_U conv_out_buf_3_20_U conv_out_buf_3_21_U conv_out_buf_3_22_U add_ln56_1_fu_1894_p2 add_ln56_fu_1906_p2 mul_5ns_6ns_9_1_1_U930 mac_muladd_5ns_6ns_3s_11_1_1_U931 mac_muladd_5ns_6ns_3s_11_1_1_U931 add_ln46_1_fu_1973_p2 add_ln130_fu_2008_p2 add_ln74_1_fu_2056_p2 add_ln74_fu_2068_p2 add_ln70_fu_2078_p2 add_ln70_1_fu_2109_p2 add_ln59_fu_2124_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH</Name>
            <Loops>
                <INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7189</Best-caseLatency>
                    <Average-caseLatency>7189</Average-caseLatency>
                    <Worst-caseLatency>7189</Worst-caseLatency>
                    <Best-caseRealTimeLatency>71.890 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>71.890 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>71.890 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7189</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH>
                        <Name>INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH</Name>
                        <TripCount>7176</TripCount>
                        <Latency>7187</Latency>
                        <AbsoluteTimeLatency>71.870 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>11204</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>5600</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_1_fu_3507_p2" SOURCE="utils.cpp:39" URAM="0" VARIABLE="add_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_2_fu_3358_p2" SOURCE="utils.cpp:34" URAM="0" VARIABLE="add_ln34_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_3409_p2" SOURCE="utils.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_2ns_22ns_23_1_1_U1" SOURCE="utils.cpp:34" URAM="0" VARIABLE="mul_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_1_fu_3794_p2" SOURCE="utils.cpp:34" URAM="0" VARIABLE="add_ln34_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_3446_p2" SOURCE="utils.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_2_fu_3542_p2" SOURCE="utils.cpp:39" URAM="0" VARIABLE="add_ln39_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_3477_p2" SOURCE="utils.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_3750_p2" SOURCE="utils.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_2_fu_3802_p2" SOURCE="utils.cpp:49" URAM="0" VARIABLE="add_ln49_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_3483_p2" SOURCE="utils.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_3376_p2" SOURCE="utils.cpp:37" URAM="0" VARIABLE="add_ln37_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH</Name>
            <Loops>
                <WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>591</Best-caseLatency>
                    <Average-caseLatency>591</Average-caseLatency>
                    <Worst-caseLatency>591</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.910 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.910 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.910 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>591</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH>
                        <Name>WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH</Name>
                        <TripCount>588</TripCount>
                        <Latency>589</Latency>
                        <AbsoluteTimeLatency>5.890 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>75</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>344</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_1_fu_355_p2" SOURCE="utils.cpp:73" URAM="0" VARIABLE="add_ln73_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_373_p2" SOURCE="utils.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_423_p2" SOURCE="utils.cpp:76" URAM="0" VARIABLE="add_ln76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_542_p2" SOURCE="utils.cpp:79" URAM="0" VARIABLE="add_ln79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_574_p2" SOURCE="utils.cpp:82" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_1_fu_449_p2" SOURCE="utils.cpp:79" URAM="0" VARIABLE="add_ln79_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_463_p2" SOURCE="utils.cpp:76" URAM="0" VARIABLE="add_ln76_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv_Pipeline_BIAS</Name>
            <Loops>
                <BIAS/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>7</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <BIAS>
                        <Name>BIAS</Name>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </BIAS>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>93</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="BIAS" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_199_p2" SOURCE="utils.cpp:91" URAM="0" VARIABLE="add_ln91"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv_7x7</Name>
            <Loops>
                <KERN_I_KERN_J_WIDTH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.282</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1967</Best-caseLatency>
                    <Average-caseLatency>1967</Average-caseLatency>
                    <Worst-caseLatency>1967</Worst-caseLatency>
                    <Best-caseRealTimeLatency>19.670 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>19.670 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.670 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1967</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <KERN_I_KERN_J_WIDTH>
                        <Name>KERN_I_KERN_J_WIDTH</Name>
                        <TripCount>980</TripCount>
                        <Latency>1965</Latency>
                        <AbsoluteTimeLatency>19.650 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </KERN_I_KERN_J_WIDTH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>276</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>125</UTIL_DSP>
                    <FF>16307</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>20935</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>39</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_18_fu_4753_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_4762_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="sub" PRAGMA="" RTLNAME="empty_41_fu_4968_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_1_fu_5251_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_2_fu_5257_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_3_fu_5263_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_4_fu_5279_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_5_fu_5285_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_6_fu_5291_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_7_fu_5304_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_8_fu_5310_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_9_fu_5316_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_10_fu_5326_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_11_fu_5331_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_12_fu_5336_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_13_fu_5348_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_14_fu_5353_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_15_fu_5358_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_16_fu_5370_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_17_fu_5375_p2" SOURCE="conv_7x7.cpp:43" URAM="0" VARIABLE="add_ln43_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_4822_p2" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_5044_p2" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="empty_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U254" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U255" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U256" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U257" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_3_fu_10048_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_4_fu_10071_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_5_fu_10094_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_fu_10110_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_1_fu_10125_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_2_fu_10140_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_6_fu_10155_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U392" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U392" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U393" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U393" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U394" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U394" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U346" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U346" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U395" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U395" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U396" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U396" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U397" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U397" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U347" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U347" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U258" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U259" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U260" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U261" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_18_fu_10218_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_19_fu_10241_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_20_fu_10264_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_15_fu_10280_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_16_fu_10295_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_17_fu_10310_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_21_fu_10325_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U398" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U398" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U399" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U399" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U400" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U400" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U348" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U348" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U401" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U401" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U402" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U402" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U403" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U403" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U349" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U349" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U262" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U263" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U264" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U265" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_33_fu_10388_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_34_fu_10411_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_35_fu_10434_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_30_fu_10450_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_31_fu_10465_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_32_fu_10480_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_36_fu_10495_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U404" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U404" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U405" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U405" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U406" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U406" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U350" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U350" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U407" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U407" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U408" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U408" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U409" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U409" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U351" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U351" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U266" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U267" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U268" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U269" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_48_fu_10558_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_49_fu_10581_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_50_fu_10604_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_45_fu_10620_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_46_fu_10635_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_47_fu_10650_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_51_fu_10665_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U410" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U410" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U411" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U411" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U412" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U412" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U352" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U352" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U413" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U413" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U414" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U414" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U415" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U415" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U353" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U353" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U270" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U271" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U272" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U273" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_63_fu_10728_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_64_fu_10751_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_65_fu_10774_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_60_fu_10790_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_61_fu_10805_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_62_fu_10820_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_66_fu_10835_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U416" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U416" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U417" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U417" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U418" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U418" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U354" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U354" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U419" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U419" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U420" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U420" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U421" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U421" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U355" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U355" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U274" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U275" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U276" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U277" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_78_fu_10898_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_79_fu_10921_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_80_fu_10944_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_75_fu_10960_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_76_fu_10975_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_77_fu_10990_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_81_fu_11005_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U422" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U422" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U423" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U423" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U424" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U424" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U356" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U356" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U425" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U425" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U426" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U426" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U427" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U427" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U357" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U357" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U278" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U279" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U280" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U281" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_93_fu_11068_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_94_fu_11091_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_95_fu_11114_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_90_fu_11130_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_91_fu_11145_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_92_fu_11160_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_96_fu_11175_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U428" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U428" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U429" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U429" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U430" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U430" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U358" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U358" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U431" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U431" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U432" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U432" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U433" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U433" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U359" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U359" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U282" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U283" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U284" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U285" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_108_fu_11238_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_109_fu_11261_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_110_fu_11284_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_105_fu_11300_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_106_fu_11315_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_107_fu_11330_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_111_fu_11345_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U434" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U434" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U435" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U435" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U436" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U436" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U360" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U360" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U437" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U437" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U438" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U438" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U439" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U439" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U361" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U361" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U286" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U287" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U288" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U289" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_123_fu_11408_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_124_fu_11431_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_125_fu_11454_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_120_fu_11470_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_121_fu_11485_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_122_fu_11500_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_126_fu_11515_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U440" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U440" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U441" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U441" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U442" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U442" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U362" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U362" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U443" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U443" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U444" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U444" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U445" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U445" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U363" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U363" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U290" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U291" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U292" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U293" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_138_fu_11578_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_139_fu_11601_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_140_fu_11624_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_135_fu_11640_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_136_fu_11655_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_137_fu_11670_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_141_fu_11685_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U446" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U446" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U447" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U447" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U448" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U448" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U364" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U364" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U449" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U449" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U450" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U450" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U451" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U451" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U365" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U365" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U294" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U295" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U296" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U297" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_153_fu_11748_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_154_fu_11771_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_155_fu_11794_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_150_fu_11810_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_151_fu_11825_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_152_fu_11840_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_156_fu_11855_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U452" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U452" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U453" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U453" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U454" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U454" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U366" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U366" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U455" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U455" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U456" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U456" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U457" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U457" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U367" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U367" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U298" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U299" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U300" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U301" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_168_fu_11918_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_169_fu_11941_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_170_fu_11964_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_165_fu_11980_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_166_fu_11995_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_167_fu_12010_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_171_fu_12025_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U458" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U458" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U459" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U459" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U460" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U460" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U368" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U368" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U461" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U461" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U462" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U462" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U463" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U463" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U369" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U369" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U302" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U303" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U304" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U305" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_183_fu_12088_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_184_fu_12111_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_185_fu_12134_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_180_fu_12150_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_181_fu_12165_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_182_fu_12180_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_186_fu_12195_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U464" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U464" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U465" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U465" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U466" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U466" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U370" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U370" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U467" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U467" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U468" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U468" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U469" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U469" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U371" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U371" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U306" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U307" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U308" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U309" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_198_fu_12258_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_199_fu_12281_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_200_fu_12304_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_195_fu_12320_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_196_fu_12335_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_197_fu_12350_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_201_fu_12365_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U470" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U470" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U471" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U471" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U472" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U472" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U372" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U372" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U473" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U473" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U474" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U474" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U475" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U475" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U373" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U373" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U310" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U311" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U312" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U313" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_213_fu_12428_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_214_fu_12451_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_215_fu_12474_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_210_fu_12490_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_211_fu_12505_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_212_fu_12520_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_216_fu_12535_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U476" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U476" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U477" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U477" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U478" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U478" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U374" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U374" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U479" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U479" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U480" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U480" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U481" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U481" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U375" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U375" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U314" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U315" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U316" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U317" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_228_fu_12598_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_229_fu_12621_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_230_fu_12644_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_225_fu_12660_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_226_fu_12675_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_227_fu_12690_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_231_fu_12705_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U482" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U482" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U483" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U483" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U484" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U484" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U376" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U376" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U485" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U485" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U486" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U486" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U487" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U487" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U377" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U377" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U318" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U319" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U320" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U321" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_243_fu_12768_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_244_fu_12791_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_245_fu_12814_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_240_fu_12830_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_241_fu_12845_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_242_fu_12860_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_246_fu_12875_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U488" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U488" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U489" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U489" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U490" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U490" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U378" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U378" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U491" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U491" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U492" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U492" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U493" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U493" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U379" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U379" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U322" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U323" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U324" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U325" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_258_fu_12938_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_259_fu_12961_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_260_fu_12984_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_255_fu_13000_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_256_fu_13015_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_257_fu_13030_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_261_fu_13045_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U494" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U494" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U495" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U495" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U496" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U496" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U380" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U380" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U497" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U497" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U498" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U498" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U499" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U499" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U381" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U381" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U326" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U327" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U328" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U329" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_273_fu_13108_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_274_fu_13131_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_275_fu_13154_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_270_fu_13170_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_271_fu_13185_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_272_fu_13200_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_276_fu_13215_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U500" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U500" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U501" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U501" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U502" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U502" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U382" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U382" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U503" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U503" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U504" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U504" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U505" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U505" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U383" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U383" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U330" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U331" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U332" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U333" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_288_fu_13278_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_289_fu_13301_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_290_fu_13324_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_285_fu_13340_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_286_fu_13355_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_287_fu_13370_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_291_fu_13385_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U506" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U506" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U507" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U507" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U508" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U508" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U384" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U384" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U509" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U509" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U510" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U510" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U511" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U511" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U385" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U385" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U334" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U335" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U336" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U337" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_303_fu_13448_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_304_fu_13471_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_305_fu_13494_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_300_fu_13510_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_301_fu_13525_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_302_fu_13540_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_306_fu_13555_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U512" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U512" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U513" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U513" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U514" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U514" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U386" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U386" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U515" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U515" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U516" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U516" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U517" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U517" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U387" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U387" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U338" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U339" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U340" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U341" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_318_fu_13618_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_319_fu_13641_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_320_fu_13664_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_315_fu_13680_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_316_fu_13695_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_317_fu_13710_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_321_fu_13725_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U518" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U518" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U519" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U519" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U520" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U520" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U388" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U388" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U521" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U521" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U522" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U522" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U523" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U523" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U389" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U389" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U342" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U343" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U344" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1319" URAM="0" VARIABLE="mul_ln1319_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_16s_29_1_1_U345" SOURCE="conv_7x7.cpp:69" URAM="0" VARIABLE="mul_ln69_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_333_fu_13788_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_334_fu_13811_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_335_fu_13834_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_330_fu_13850_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_331_fu_13865_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_332_fu_13880_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1393_336_fu_13895_p2" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U524" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U524" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U525" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U525" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U526" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U526" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U390" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U390" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U527" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U527" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U528" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U528" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U529" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U529" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U391" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="mul_ln1393_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_16s_29ns_29_1_1_U391" SOURCE="/tools/software/xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_fixed_base.h:1393" URAM="0" VARIABLE="add_ln1393_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_5207_p2" SOURCE="conv_7x7.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="KERN_I_KERN_J_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_5212_p2" SOURCE="conv_7x7.cpp:46" URAM="0" VARIABLE="add_ln46_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH</Name>
            <Loops>
                <OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1862</Best-caseLatency>
                    <Average-caseLatency>1862</Average-caseLatency>
                    <Worst-caseLatency>1862</Worst-caseLatency>
                    <Best-caseRealTimeLatency>18.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>18.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1862</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH>
                        <Name>OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH</Name>
                        <TripCount>1840</TripCount>
                        <Latency>1860</Latency>
                        <AbsoluteTimeLatency>18.600 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>22</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1448</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2034</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_1672_p2" SOURCE="utils.cpp:119" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_6ns_19ns_25_1_1_U823" SOURCE="utils.cpp:130" URAM="0" VARIABLE="mul_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_1818_p2" SOURCE="utils.cpp:130" URAM="0" VARIABLE="add_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="empty_27_fu_1826_p2" SOURCE="utils.cpp:122" URAM="0" VARIABLE="empty_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_3_fu_2007_p2" SOURCE="utils.cpp:130" URAM="0" VARIABLE="add_ln130_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_1654_p0" SOURCE="utils.cpp:119" URAM="0" VARIABLE="add_ln119_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_1680_p2" SOURCE="utils.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1102_fu_1696_p2" SOURCE="utils.cpp:119" URAM="0" VARIABLE="p_mid1102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_6ns_19ns_25_1_1_U824" SOURCE="utils.cpp:130" URAM="0" VARIABLE="mul_ln130_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_4_fu_1865_p2" SOURCE="utils.cpp:130" URAM="0" VARIABLE="add_ln130_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_5_fu_2017_p2" SOURCE="utils.cpp:130" URAM="0" VARIABLE="add_ln130_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_1772_p2" SOURCE="utils.cpp:122" URAM="0" VARIABLE="add_ln122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="p_mid189_fu_1873_p2" SOURCE="utils.cpp:122" URAM="0" VARIABLE="p_mid189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_8_fu_2024_p2" SOURCE="utils.cpp:130" URAM="0" VARIABLE="add_ln130_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln125_fu_1799_p2" SOURCE="utils.cpp:125" URAM="0" VARIABLE="add_ln125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_1_fu_1712_p2" SOURCE="utils.cpp:122" URAM="0" VARIABLE="add_ln122_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>tiled_conv</Name>
            <Loops>
                <TILE_ROW_TILE_COL>
                    <TILE_DEPTH/>
                </TILE_ROW_TILE_COL>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>40137217</Best-caseLatency>
                    <Average-caseLatency>40137217</Average-caseLatency>
                    <Worst-caseLatency>40137217</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.401 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.401 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.401 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>40137218</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <TILE_ROW_TILE_COL>
                        <Name>TILE_ROW_TILE_COL</Name>
                        <TripCount>512</TripCount>
                        <Latency>40137216</Latency>
                        <AbsoluteTimeLatency>0.401 sec</AbsoluteTimeLatency>
                        <IterationLatency>78393</IterationLatency>
                        <PipelineDepth>78393</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_tiled_conv_Pipeline_INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_fu_1301</Instance>
                        </InstanceList>
                        <TILE_DEPTH>
                            <Name>TILE_DEPTH</Name>
                            <TripCount>16</TripCount>
                            <Latency>71200</Latency>
                            <AbsoluteTimeLatency>0.712 ms</AbsoluteTimeLatency>
                            <IterationLatency>4450</IterationLatency>
                            <PipelineDepth>4450</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList>
                                <Instance>grp_tiled_conv_Pipeline_WEIGHT_KERNEL_NUM_WEIGHT_KERNEL_HEIGHT_WEIGHT_KERNEL_WIDTH_fu_1464</Instance>
                                <Instance>grp_tiled_conv_Pipeline_BIAS_fu_1483</Instance>
                                <Instance>grp_conv_7x7_fu_1498</Instance>
                                <Instance>grp_tiled_conv_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_fu_1763</Instance>
                            </InstanceList>
                        </TILE_DEPTH>
                    </TILE_ROW_TILE_COL>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>279</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>126</UTIL_DSP>
                    <FF>39616</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>37</UTIL_FF>
                    <LUT>49260</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>92</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_1_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_2_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_3_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_4_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_5_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_6_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_7_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_8_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_9_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_10_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_11_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_12_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_13_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_14_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_15_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_16_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_17_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_18_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_19_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_20_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_21_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_22_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_23_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_24_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_25_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_26_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_27_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_27"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_28_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_28"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_29_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_29"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_30_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_30"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_31_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_31"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_32_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_32"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_33_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_33"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_34_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_34"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_35_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_35"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_36_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_36"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_37_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_37"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_38_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_38"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_39_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_39"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_40_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_40"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_41_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_41"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_42_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_42"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_43_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_43"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_44_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_44"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_45_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_45"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_46_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_46"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_47_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_47"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_48_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_48"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_49_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_49"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_50_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_50"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_51_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_51"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_52_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_52"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_53_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_53"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_54_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_54"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_55_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_55"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_56_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_56"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_57_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_57"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_58_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_58"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_59_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_59"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_60_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_60"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_61_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_61"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_62_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_62"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_63_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_63"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_64_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_64"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_65_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_65"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_66_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_66"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_67_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_67"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_68_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_68"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_69_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_69"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_70_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_70"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_71_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_71"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_72_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_72"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_73_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_73"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_74_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_74"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_75_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_75"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_76_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_76"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_77_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_77"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_78_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_78"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_79_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_79"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_80_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_80"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_81_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_81"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_82_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_82"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_83_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_83"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_84_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_84"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_85_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_85"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_86_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_86"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_87_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_87"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_88_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_88"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_89_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_89"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_90_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_90"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_91_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_91"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_92_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_92"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_93_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_93"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_94_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_94"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_95_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_95"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_96_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_96"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_97_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_97"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_98_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_98"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_99_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_99"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_100_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_100"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_101_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_101"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_102_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_102"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_103_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_103"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_104_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_104"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_105_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_105"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_106_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_106"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_107_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_107"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_108_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_108"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_109_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_109"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_110_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_110"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_111_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_111"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_112_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_112"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_113_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_113"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_114_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_114"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_115_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_115"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_116_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_116"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_117_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_117"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_118_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_118"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_119_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_119"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_120_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_120"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_121_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_121"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_122_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_122"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_123_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_123"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_124_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_124"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_125_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_125"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_126_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_126"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_127_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_127"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_128_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_128"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_129_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_129"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_130_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_130"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_131_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_131"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_132_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_132"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_133_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_133"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_134_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_134"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_135_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_135"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_136_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_136"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_137_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_137"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_138_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_138"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_139_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_139"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_140_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_140"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_141_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_141"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_142_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_142"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_143_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_143"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_144_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_144"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_145_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_145"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_146_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_146"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_147_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_147"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_148_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_148"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_149_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_149"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_150_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_150"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_151_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_151"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_in_buf_V_152_U" SOURCE="tiled_conv.cpp:34" URAM="0" VARIABLE="conv_in_buf_V_152"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_1_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_2_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_3_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_4_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_5_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_6_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_7_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_8_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_9_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_10_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="conv_wt_buf_V_11_U" SOURCE="tiled_conv.cpp:35" URAM="0" VARIABLE="conv_wt_buf_V_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_V_U" SOURCE="tiled_conv.cpp:37" URAM="0" VARIABLE="conv_out_buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_1_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_2_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_3_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_4_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_5_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_6_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_7_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_8_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_9_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_10_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_11_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_12_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_13_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_14_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_15_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_16_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_17_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_18_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_19_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_20_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_21_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_0_22_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_0_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_0_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_1_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_2_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_3_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_4_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_5_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_6_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_7_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_8_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_9_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_10_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_11_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_12_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_13_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_14_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_15_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_16_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_17_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_18_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_19_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_20_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_21_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_1_22_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_1_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_0_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_1_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_2_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_3_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_4_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_5_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_6_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_7_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_8_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_9_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_10_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_11_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_12_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_13_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_14_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_15_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_16_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_17_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_18_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_19_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_20_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_21_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="conv_out_buf_2_22_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_2_22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_0_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_1_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_2_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_3_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_4_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_5_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_6_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_7_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_8_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_9_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_10_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_11_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_12_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_13_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_14_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_15_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_16_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_16"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_17_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_17"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_18_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_18"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_19_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_20_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_21_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv_out_buf_3_22_U" SOURCE="" URAM="0" VARIABLE="conv_out_buf_3_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_1_fu_1894_p2" SOURCE="tiled_conv.cpp:56" URAM="0" VARIABLE="add_ln56_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln56_fu_1906_p2" SOURCE="tiled_conv.cpp:56" URAM="0" VARIABLE="add_ln56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="TILE_ROW_TILE_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_6ns_9_1_1_U930" SOURCE="utils.cpp:39" URAM="0" VARIABLE="mul_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="TILE_ROW_TILE_COL" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_3s_11_1_1_U931" SOURCE="utils.cpp:39" URAM="0" VARIABLE="mul_ln39_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="0" LOOP="TILE_ROW_TILE_COL" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_3s_11_1_1_U931" SOURCE="utils.cpp:39" URAM="0" VARIABLE="add_ln39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_1973_p2" SOURCE="utils.cpp:46" URAM="0" VARIABLE="add_ln46_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln130_fu_2008_p2" SOURCE="utils.cpp:130" URAM="0" VARIABLE="add_ln130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_1_fu_2056_p2" SOURCE="tiled_conv.cpp:74" URAM="0" VARIABLE="add_ln74_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_2068_p2" SOURCE="tiled_conv.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_2078_p2" SOURCE="utils.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_DEPTH" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_1_fu_2109_p2" SOURCE="utils.cpp:70" URAM="0" VARIABLE="add_ln70_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="TILE_ROW_TILE_COL" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_2124_p2" SOURCE="tiled_conv.cpp:59" URAM="0" VARIABLE="add_ln59"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
        <config_schedule enable_dsp_full_reg="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input_feature_map" index="0" direction="inout" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_fm" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="input_feature_map_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_feature_map_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer_weights" index="1" direction="in" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_wt" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="layer_bias" index="2" direction="in" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_wt" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="layer_bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_feature_map" index="3" direction="inout" srcType="ap_fixed&lt;16, 3, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_fm" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="output_feature_map_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_feature_map_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_feature_map_1" access="W" description="Data signal of input_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_feature_map" access="W" description="Bit 31 to 0 of input_feature_map"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_feature_map_2" access="W" description="Data signal of input_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_feature_map" access="W" description="Bit 63 to 32 of input_feature_map"/>
                    </fields>
                </register>
                <register offset="0x1c" name="layer_weights_1" access="W" description="Data signal of layer_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_weights" access="W" description="Bit 31 to 0 of layer_weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="layer_weights_2" access="W" description="Data signal of layer_weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_weights" access="W" description="Bit 63 to 32 of layer_weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="layer_bias_1" access="W" description="Data signal of layer_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_bias" access="W" description="Bit 31 to 0 of layer_bias"/>
                    </fields>
                </register>
                <register offset="0x2c" name="layer_bias_2" access="W" description="Data signal of layer_bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="layer_bias" access="W" description="Bit 63 to 32 of layer_bias"/>
                    </fields>
                </register>
                <register offset="0x34" name="output_feature_map_1" access="W" description="Data signal of output_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_feature_map" access="W" description="Bit 31 to 0 of output_feature_map"/>
                    </fields>
                </register>
                <register offset="0x38" name="output_feature_map_2" access="W" description="Data signal of output_feature_map" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_feature_map" access="W" description="Bit 63 to 32 of output_feature_map"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input_feature_map"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="layer_weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="layer_bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="output_feature_map"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_fm:m_axi_wt</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_fm" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_fm_" paramPrefix="C_M_AXI_FM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_fm_ARADDR</port>
                <port>m_axi_fm_ARBURST</port>
                <port>m_axi_fm_ARCACHE</port>
                <port>m_axi_fm_ARID</port>
                <port>m_axi_fm_ARLEN</port>
                <port>m_axi_fm_ARLOCK</port>
                <port>m_axi_fm_ARPROT</port>
                <port>m_axi_fm_ARQOS</port>
                <port>m_axi_fm_ARREADY</port>
                <port>m_axi_fm_ARREGION</port>
                <port>m_axi_fm_ARSIZE</port>
                <port>m_axi_fm_ARUSER</port>
                <port>m_axi_fm_ARVALID</port>
                <port>m_axi_fm_AWADDR</port>
                <port>m_axi_fm_AWBURST</port>
                <port>m_axi_fm_AWCACHE</port>
                <port>m_axi_fm_AWID</port>
                <port>m_axi_fm_AWLEN</port>
                <port>m_axi_fm_AWLOCK</port>
                <port>m_axi_fm_AWPROT</port>
                <port>m_axi_fm_AWQOS</port>
                <port>m_axi_fm_AWREADY</port>
                <port>m_axi_fm_AWREGION</port>
                <port>m_axi_fm_AWSIZE</port>
                <port>m_axi_fm_AWUSER</port>
                <port>m_axi_fm_AWVALID</port>
                <port>m_axi_fm_BID</port>
                <port>m_axi_fm_BREADY</port>
                <port>m_axi_fm_BRESP</port>
                <port>m_axi_fm_BUSER</port>
                <port>m_axi_fm_BVALID</port>
                <port>m_axi_fm_RDATA</port>
                <port>m_axi_fm_RID</port>
                <port>m_axi_fm_RLAST</port>
                <port>m_axi_fm_RREADY</port>
                <port>m_axi_fm_RRESP</port>
                <port>m_axi_fm_RUSER</port>
                <port>m_axi_fm_RVALID</port>
                <port>m_axi_fm_WDATA</port>
                <port>m_axi_fm_WID</port>
                <port>m_axi_fm_WLAST</port>
                <port>m_axi_fm_WREADY</port>
                <port>m_axi_fm_WSTRB</port>
                <port>m_axi_fm_WUSER</port>
                <port>m_axi_fm_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="input_feature_map"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="input_feature_map"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="output_feature_map"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="output_feature_map"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_wt" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_wt_" paramPrefix="C_M_AXI_WT_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_wt_ARADDR</port>
                <port>m_axi_wt_ARBURST</port>
                <port>m_axi_wt_ARCACHE</port>
                <port>m_axi_wt_ARID</port>
                <port>m_axi_wt_ARLEN</port>
                <port>m_axi_wt_ARLOCK</port>
                <port>m_axi_wt_ARPROT</port>
                <port>m_axi_wt_ARQOS</port>
                <port>m_axi_wt_ARREADY</port>
                <port>m_axi_wt_ARREGION</port>
                <port>m_axi_wt_ARSIZE</port>
                <port>m_axi_wt_ARUSER</port>
                <port>m_axi_wt_ARVALID</port>
                <port>m_axi_wt_AWADDR</port>
                <port>m_axi_wt_AWBURST</port>
                <port>m_axi_wt_AWCACHE</port>
                <port>m_axi_wt_AWID</port>
                <port>m_axi_wt_AWLEN</port>
                <port>m_axi_wt_AWLOCK</port>
                <port>m_axi_wt_AWPROT</port>
                <port>m_axi_wt_AWQOS</port>
                <port>m_axi_wt_AWREADY</port>
                <port>m_axi_wt_AWREGION</port>
                <port>m_axi_wt_AWSIZE</port>
                <port>m_axi_wt_AWUSER</port>
                <port>m_axi_wt_AWVALID</port>
                <port>m_axi_wt_BID</port>
                <port>m_axi_wt_BREADY</port>
                <port>m_axi_wt_BRESP</port>
                <port>m_axi_wt_BUSER</port>
                <port>m_axi_wt_BVALID</port>
                <port>m_axi_wt_RDATA</port>
                <port>m_axi_wt_RID</port>
                <port>m_axi_wt_RLAST</port>
                <port>m_axi_wt_RREADY</port>
                <port>m_axi_wt_RRESP</port>
                <port>m_axi_wt_RUSER</port>
                <port>m_axi_wt_RVALID</port>
                <port>m_axi_wt_WDATA</port>
                <port>m_axi_wt_WID</port>
                <port>m_axi_wt_WLAST</port>
                <port>m_axi_wt_WREADY</port>
                <port>m_axi_wt_WSTRB</port>
                <port>m_axi_wt_WUSER</port>
                <port>m_axi_wt_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="layer_weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="layer_weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="layer_bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="16" final_bitwidth="16" argName="layer_bias"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_fm">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_wt">16 -&gt; 16, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_feature_map_1, 0x10, 32, W, Data signal of input_feature_map, </column>
                    <column name="s_axi_control">input_feature_map_2, 0x14, 32, W, Data signal of input_feature_map, </column>
                    <column name="s_axi_control">layer_weights_1, 0x1c, 32, W, Data signal of layer_weights, </column>
                    <column name="s_axi_control">layer_weights_2, 0x20, 32, W, Data signal of layer_weights, </column>
                    <column name="s_axi_control">layer_bias_1, 0x28, 32, W, Data signal of layer_bias, </column>
                    <column name="s_axi_control">layer_bias_2, 0x2c, 32, W, Data signal of layer_bias, </column>
                    <column name="s_axi_control">output_feature_map_1, 0x34, 32, W, Data signal of output_feature_map, </column>
                    <column name="s_axi_control">output_feature_map_2, 0x38, 32, W, Data signal of output_feature_map, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_feature_map">inout, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer_weights">in, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="layer_bias">in, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output_feature_map">inout, ap_fixed&lt;16 3 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input_feature_map">m_axi_fm, interface, , </column>
                    <column name="input_feature_map">s_axi_control, register, offset, name=input_feature_map_1 offset=0x10 range=32</column>
                    <column name="input_feature_map">s_axi_control, register, offset, name=input_feature_map_2 offset=0x14 range=32</column>
                    <column name="layer_weights">m_axi_wt, interface, , </column>
                    <column name="layer_weights">s_axi_control, register, offset, name=layer_weights_1 offset=0x1c range=32</column>
                    <column name="layer_weights">s_axi_control, register, offset, name=layer_weights_2 offset=0x20 range=32</column>
                    <column name="layer_bias">m_axi_wt, interface, , </column>
                    <column name="layer_bias">s_axi_control, register, offset, name=layer_bias_1 offset=0x28 range=32</column>
                    <column name="layer_bias">s_axi_control, register, offset, name=layer_bias_2 offset=0x2c range=32</column>
                    <column name="output_feature_map">m_axi_fm, interface, , </column>
                    <column name="output_feature_map">s_axi_control, register, offset, name=output_feature_map_1 offset=0x34 range=32</column>
                    <column name="output_feature_map">s_axi_control, register, offset, name=output_feature_map_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_wt">WEIGHT_KERNEL_NUM, read, 588, 16, utils.cpp:73:5</column>
                    <column name="m_axi_wt">BIAS, read, 4, 16, utils.cpp:91:5</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_fm">input_feature_map, INPUT_BUFFER_WIDTH, Access load is in the conditional branch, 214-232, utils.cpp:42:13</column>
                    <column name="m_axi_fm">output_feature_map, OUTPUT_BUFFER_WIDTH, Access store is in the conditional branch, 214-232, utils.cpp:125:13</column>
                    <column name="m_axi_fm">output_feature_map, OUTPUT_BUFFER_WIDTH, Access store is in the conditional branch, 214-232, utils.cpp:125:13</column>
                    <column name="m_axi_wt">layer_weights, , Access is clobbered by call, 214-231, utils.cpp:73:5</column>
                    <column name="m_axi_wt">layer_bias, , Access is clobbered by call, 214-231, utils.cpp:91:5</column>
                    <column name="m_axi_wt">layer_bias, BIAS, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, utils.cpp:91:5</column>
                    <column name="m_axi_wt">layer_weights, WEIGHT_KERNEL_WIDTH, Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0, 214-353, utils.cpp:82:14</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="unroll" location="conv_7x7.cpp:61" status="valid" parentFunction="conv_7x7" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="conv_7x7.cpp:65" status="valid" parentFunction="conv_7x7" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="tiled_conv.cpp:23" status="valid" parentFunction="tiled_conv" variable="input_feature_map" isDirective="0" options="m_axi depth=1 port=input_feature_map bundle=fm"/>
        <Pragma type="interface" location="tiled_conv.cpp:24" status="valid" parentFunction="tiled_conv" variable="layer_weights" isDirective="0" options="m_axi depth=1 port=layer_weights bundle=wt"/>
        <Pragma type="interface" location="tiled_conv.cpp:25" status="valid" parentFunction="tiled_conv" variable="layer_bias" isDirective="0" options="m_axi depth=1 port=layer_bias bundle=wt"/>
        <Pragma type="interface" location="tiled_conv.cpp:26" status="valid" parentFunction="tiled_conv" variable="output_feature_map" isDirective="0" options="m_axi depth=1 port=output_feature_map bundle=fm"/>
        <Pragma type="interface" location="tiled_conv.cpp:28" status="valid" parentFunction="tiled_conv" variable="return" isDirective="0" options="s_axilite register port=return"/>
        <Pragma type="array_partition" location="tiled_conv.cpp:40" status="valid" parentFunction="tiled_conv" variable="conv_out_buf" isDirective="0" options="variable=conv_out_buf complete dim=1"/>
        <Pragma type="array_partition" location="tiled_conv.cpp:41" status="valid" parentFunction="tiled_conv" variable="conv_out_buf" isDirective="0" options="variable=conv_out_buf complete dim=2"/>
        <Pragma type="array_partition" location="tiled_conv.cpp:43" status="valid" parentFunction="tiled_conv" variable="conv_wt_buf" isDirective="0" options="variable=conv_wt_buf complete dim=1"/>
        <Pragma type="array_partition" location="tiled_conv.cpp:44" status="valid" parentFunction="tiled_conv" variable="conv_wt_buf" isDirective="0" options="variable=conv_wt_buf complete dim=2"/>
        <Pragma type="array_partition" location="tiled_conv.cpp:46" status="valid" parentFunction="tiled_conv" variable="conv_in_buf" isDirective="0" options="variable=conv_in_buf complete dim=1"/>
        <Pragma type="array_partition" location="tiled_conv.cpp:47" status="valid" parentFunction="tiled_conv" variable="conv_in_buf" isDirective="0" options="variable=conv_in_buf complete dim=2"/>
        <Pragma type="array_partition" location="tiled_conv.cpp:49" status="valid" parentFunction="tiled_conv" variable="conv_bias_buf" isDirective="0" options="variable=conv_bias_buf complete dim=1"/>
    </PragmaReport>
</profile>

