  **** HLS Build v2025.1 6135595
INFO: [HLS 200-2005] Using work_dir C:/Users/marianoandre/Documents/test1/test/test 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/marianoandre/Documents/test1/test/test/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/Users/marianoandre/Documents/test1/test/test'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file C:/Users/marianoandre/Documents/test1/test/hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=knn.h' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file 'C:/Users/marianoandre/Documents/test1/test/knn.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=knn_axis.cpp' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file 'C:/Users/marianoandre/Documents/test1/test/knn_axis.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=knn_test.cpp' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/marianoandre/Documents/test1/test/knn_test.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=knn' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vitis' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vitis'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1465] Applying config ini 'part=xc7z014sclg400-1' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z014s-clg400-1'
INFO: [HLS 200-1465] Applying config ini 'csim.clean=1' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(7)
INFO: [HLS 200-1465] Applying config ini 'csim.code_analyzer=0' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying config ini 'csim.setup=1' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(5)
INFO: [HLS 200-1465] Applying config ini 'sim.O=1' from C:/Users/marianoandre/Documents/test1/test/hls_config.cfg(8)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/Users/marianoandre/Documents/test1/test/test/vitis-comp.json
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building optimized C Simulation binaries
   Compiling ../../../../knn_test.cpp in release mode
   Compiling ../../../../knn_axis.cpp in release mode
   Generating csim.exe
Makefile.rules:348: recipe for target 'csim.exe' failed
In file included from ../../../../knn_test.cpp:3:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_axi_sdata.h:15:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../knn_axis.cpp:1:
In file included from ../../../../knn.h:2:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_axi_sdata.h:15:
In file included from C:/Xilinx/2025.1/Vitis/include/ap_int.h:10:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_common.h:677:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/ap_private.h:68:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
ld.lld: error: duplicate symbol: knn_axis(hls::stream<hls::axis<ap_uint<32>, 0ull, 0ull, 0ull, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ull, 0ull, 0ull, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ull, 0ull, 0ull, (unsigned char)56, false>, 0>&, hls::stream<hls::axis<ap_uint<32>, 0ull, 0ull, 0ull, (unsigned char)56, false>, 0>&)
>>> defined at obj/knn_test.o
>>> defined at obj/knn_axis.o
clang++: error: linker command failed with exit code 1 (use -v to see invocation)
make: *** [csim.exe] Error 1
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
ERROR: 5
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 3 seconds. Total elapsed time: 23.716 seconds; peak allocated memory: 152.078 MB.
