* Name of circuit:  circuits/s349.bench
* Primary inputs :
  START B0 B1 B2 B3 A0 A1 A2 A3 CT2 CT1 CT0 ACVQN3 
  ACVQN2 ACVQN1 ACVQN0 MRVQN3 MRVQN2 MRVQN1 MRVQN0 AX3 AX2 AX1 AX0 
  
* Primary outputs:
  READY_EXTRA P7_EXTRA P6_EXTRA P5_EXTRA P4_EXTRA P3_EXTRA P2_EXTRA P1_EXTRA P0_EXTRA AM3 AM2 AM1 AM0 
  CNTVCON2 ACVG4VD1 ACVG3VD1 ACVG2VD1 ACVG1VD1 CNTVCO2 CNTVG3VD CNTVG2VD CNTVG1VD MRVG4VD MRVG3VD 
  MRVG2VD MRVG1VD 
  

* Test patterns and fault free responses:

   1: 110001011000011100010001 01000111011011111100001110
   2: 000000100101110100001011 10010111110111110101010000
   3: 011000000101111111110110 10000000001101111101011111
   4: 011010010011100011001010 00111001110101011101000110
   5: 001001010001100011010101 00111001001011110000100110
   6: 010100000011011100001001 01000111110011011101000000
   7: 000100000000001001001010 01101101100001001000011011
   8: 001101011110010110110110 01010010001101101001111101
   9: 001010011010111101100111 00000100101111110000110011
  10: 000110111001000011001111 01111001111111000000101110
  11: 001110111000101101000111 00100101111101101100010001
  12: 110110111111000101100000 01110100100000111110001011
  13: 100101111101001111001001 11100001110011111100001100
  14: 001011001111010101100111 01010100101110011110000011
  15: 100010100001011111111100 01000000011001111100001111
  16: 011111011100101001100110 00101100101101101001010011
  17: 010110100011110111111110 00010000011101111001001111
  18: 000101111111111011101011 00001000110110100110001111
  19: 000111101011000001100101 01111100101011010101001011
  20: 000011101100001010100001 01101010100011100001011101
  21: 011110111101100010001101 10111011111011100001011000
  22: 111000001000011011110110 01001000010001111100001100
