#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Dec  9 09:24:00 2024
# Process ID: 9287
# Current directory: /home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/vivado.log
# Journal file: /home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/vivado.jou
# Running On        :eecs-digital-35
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :800.811 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :33325 MB
# Swap memory       :8589 MB
# Total Virtual     :41915 MB
# Available Virtual :40657 MB
#-----------------------------------------------------------
source build.tcl
# set_param general.maxThreads 2
# set partNum xc7a100tcsg324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
obj is empty
# set sources_sv [ glob ./hdl/*.sv ]
# read_verilog -sv $sources_sv
# set sources_v [ glob -nocomplain ./hdl/*.v ]
# if {[llength $sources_v] > 0 } {
#     read_verilog $sources_v
# }
# read_xdc [ glob ./xdc/*.xdc ]
# set sources_mem [ glob -nocomplain ./data/*.mem ]
# if {[llength $sources_mem] > 0} {
#     read_mem $sources_mem
# }
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set sources_ip [ glob -nocomplain -directory ./ip -tails * ]
# puts $sources_ip
float_add float_sqrt float_mul float_div fixed_to_float float_to_fixed blk_mem_gen_0 float_fused_mul_add float_lt
# foreach ip_source $sources_ip {
#     if {[file isdirectory ./ip/$ip_source]} {
# 	read_ip ./ip/$ip_source/$ip_source.xci
#     }
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/float_add/float_add.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/float_sqrt/float_sqrt.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_sqrt'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/float_mul/float_mul.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/float_div/float_div.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_div'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/fixed_to_float/fixed_to_float.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/fixed_to_float'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/float_to_fixed/float_to_fixed.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_to_fixed'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/float_fused_mul_add/float_fused_mul_add.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/float_lt/float_lt.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/blk_mem_gen_0/blk_mem_gen_0.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top blk_mem_gen_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9307
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2224.141 ; gain = 411.746 ; free physical = 27296 ; free virtual = 37334
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 57600 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 16 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 16 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 57600 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 16 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 24 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 8 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.457774 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_8' declared at '/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_8' [/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (0#1) [/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[15] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[14] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[13] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SLEEP in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_RST[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MEM_LAT_RST in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MUX_REGCE[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WE in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[15] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[14] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[13] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[12] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[11] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[10] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[9] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[8] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[7] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[6] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[5] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[4] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[3] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[2] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[1] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR_IN[0] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[511] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[510] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[509] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[508] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERRIN[507] in module blk_mem_gen_mux__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2530.617 ; gain = 718.223 ; free physical = 26976 ; free virtual = 37015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2530.617 ; gain = 718.223 ; free physical = 26976 ; free virtual = 37015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2530.617 ; gain = 718.223 ; free physical = 26976 ; free virtual = 37015
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2530.617 ; gain = 0.000 ; free physical = 26982 ; free virtual = 37021
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37020
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37020
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26971 ; free virtual = 37010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26971 ; free virtual = 37010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26971 ; free virtual = 37010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26969 ; free virtual = 37009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26969 ; free virtual = 37009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26971 ; free virtual = 37011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26972 ; free virtual = 37012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26972 ; free virtual = 37012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26974 ; free virtual = 37013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26974 ; free virtual = 37013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26973 ; free virtual = 37013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26973 ; free virtual = 37013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26973 ; free virtual = 37013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26973 ; free virtual = 37013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     2|
|2     |LUT3     |    10|
|3     |LUT4     |     2|
|4     |LUT5     |    30|
|5     |LUT6     |    82|
|6     |MUXF7    |    36|
|7     |MUXF8    |    18|
|8     |RAMB18E1 |     8|
|12    |RAMB36E1 |    24|
|16    |FDRE     |    20|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26973 ; free virtual = 37013
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.656 ; gain = 718.223 ; free physical = 26973 ; free virtual = 37013
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2610.656 ; gain = 798.262 ; free physical = 26973 ; free virtual = 37013
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 27233 ; free virtual = 37273
INFO: [Netlist 29-17] Analyzing 86 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clka. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:54]
INFO: [Vivado 12-4761] HD.CLK_SRC property is set on port clkb. The net connecting to the port drives either clock PIN or hierarchical black box. Use the create_clock constraint to create a clock on this port prior to setting HD.CLK_SRC.  [/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc:57]
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 27246 ; free virtual = 37286
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c77b6d5c
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2610.656 ; gain = 1150.238 ; free physical = 27246 ; free virtual = 37286
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2358.095; main = 2072.300; forked = 444.887
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3612.141; main = 2578.645; forked = 1033.496
INFO: [Coretcl 2-1174] Renamed 66 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 27246 ; free virtual = 37286
INFO: [Common 17-1381] The checkpoint '/home/fpga/worker_place/project_1.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' has been generated.
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/fixed_to_float/fixed_to_float.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/float_add/float_add.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/float_div/float_div.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/float_fused_mul_add/float_fused_mul_add.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/float_lt/float_lt.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
WARNING: [Vivado 12-13650] The IP file '/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/float_mul/float_mul.xci' has been moved from its original location, as a result the outputs for this IP will now be generated in '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul'. Alternatively a copy of the IP can be imported into the project using one of the 'import_ip' or 'import_files' commands.
Command: synth_design -top float_mul -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26986 ; free virtual = 37033
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_mul' [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/synth/float_mul.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:81887]
INFO: [Synth 8-6155] done synthesizing module 'float_mul' (0#1) [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/synth/float_mul.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[7] in module carry_chain__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_9_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[38] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[37] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[36] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[35] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[34] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[33] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[32] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[31] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[30] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[29] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[28] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[27] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[26] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[25] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[24] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[23] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[22] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[21] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[20] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[19] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[18] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[17] in module flt_mult_round is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37029
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37029
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37028
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDE => FDRE: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37028
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26980 ; free virtual = 37027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26980 ; free virtual = 37027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26980 ; free virtual = 37027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37029
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized3) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized3) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26981 ; free virtual = 37029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26979 ; free virtual = 37027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26979 ; free virtual = 37027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26979 ; free virtual = 37027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26976 ; free virtual = 37024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26976 ; free virtual = 37024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26976 ; free virtual = 37024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26976 ; free virtual = 37024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26976 ; free virtual = 37024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26976 ; free virtual = 37024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | (C+(A'*B')')'         | 24     | 17     | 0      | -      | 17     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|dsp         | (PCIN>>17+(A'*B'')')' | 0      | 7      | -      | -      | 43     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     2|
|3     |LUT1    |     5|
|4     |LUT2    |    19|
|5     |LUT3    |   127|
|6     |LUT4    |     9|
|7     |LUT5    |    10|
|8     |LUT6    |    23|
|9     |MUXCY   |    50|
|10    |SRL16E  |    15|
|11    |XORCY   |    43|
|12    |FDE     |     5|
|13    |FDRE    |   310|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26976 ; free virtual = 37024
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26976 ; free virtual = 37024
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 26976 ; free virtual = 37024
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:00 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 27247 ; free virtual = 37295
INFO: [Netlist 29-17] Analyzing 100 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 27246 ; free virtual = 37294
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 15 instances
  FDE => FDRE: 5 instances

Synth Design complete | Checksum: cd584d9b
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2610.656 ; gain = 0.000 ; free physical = 27246 ; free virtual = 37294
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2368.003; main = 2075.315; forked = 443.412
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3626.586; main = 2594.652; forked = 1031.934
INFO: [Coretcl 2-1174] Renamed 74 cell refs.
ERROR: [Common 17-176] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp]
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/float_sqrt/float_sqrt.xci
INFO: [Vivado 12-3435] The given sub-design is up-to-date, no action was taken.  If a regeneration is desired, use the '-force' option: /home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/ip/float_to_fixed/float_to_fixed.xci
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2610.656 ; gain = 1150.238 ; free physical = 27246 ; free virtual = 37295
INFO: [Common 17-2834] synth_ip peak Physical Memory [PSS] (MB): overall = 2368.003; main = 2076.089; forked = 443.412
INFO: [Common 17-2834] synth_ip peak Virtual Memory [VSS] (MB): overall = 3626.586; main = 2594.652; forked = 1031.934
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7a100tcsg324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2642.672 ; gain = 0.000 ; free physical = 26943 ; free virtual = 36991
---------------------------------------------------------------------------------
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/ray_intersect.sv:4]
WARNING: [Synth 8-6901] identifier 'KERNEL_SIZE' is used before its declaration [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/line_buffer.sv:10]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_fused_mul_add.sv:4]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_mul_pow2.sv:4]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/ray_from_pixel.sv:4]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_mul.sv:4]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_add.sv:4]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'bto7s' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/bto7s.sv:38]
INFO: [Synth 8-9937] previous definition of design element 'bto7s' is here [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/lab05_ssc.sv:143]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_min.sv:4]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_norm.sv:4]
WARNING: [Synth 8-6901] identifier 'TOTAL_PIXELS' is used before its declaration [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/video_sig_gen.sv:15]
WARNING: [Synth 8-6901] identifier 'TOTAL_LINES' is used before its declaration [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/video_sig_gen.sv:16]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_argmin.sv:4]
WARNING: [Synth 8-9661] initial value of parameter 'START_X' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/renderer_sig_gen.sv:3]
WARNING: [Synth 8-9661] initial value of parameter 'END_X' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/renderer_sig_gen.sv:4]
WARNING: [Synth 8-9661] initial value of parameter 'START_Y' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/renderer_sig_gen.sv:5]
WARNING: [Synth 8-9661] initial value of parameter 'END_Y' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/renderer_sig_gen.sv:6]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/quadratic.sv:4]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_sum3.sv:4]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/kernels.sv:10]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/kernels.sv:11]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/kernels.sv:12]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/kernels.sv:13]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/kernels.sv:14]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/kernels.sv:15]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/kernels.sv:16]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/kernels.sv:17]
WARNING: [Synth 8-6901] identifier 'coeffs_i' is used before its declaration [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/kernels.sv:18]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_clamp.sv:5]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/lambert.sv:4]
WARNING: [Synth 8-6901] identifier 'KERNEL_SIZE' is used before its declaration [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/convolution.sv:7]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_to_pixel_color.sv:4]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_clamp.sv:5]
WARNING: [Synth 8-9661] initial value of parameter 'SIZE' is omitted [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_dot.sv:4]
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'cw_hdmi_clk_wiz' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/cw_hdmi_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73643]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 37.125000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82388]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'cw_hdmi_clk_wiz' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/cw_hdmi_clk_wiz.v:69]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_hdmi_clk_wiz' is unconnected for instance 'wizard_hdmi' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/top_level.sv:36]
WARNING: [Synth 8-7023] instance 'wizard_hdmi' of module 'cw_hdmi_clk_wiz' has 5 connections declared, but only 4 given [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/top_level.sv:36]
INFO: [Synth 8-6157] synthesizing module 'cw_fast_clk_wiz' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/cw_fast_clk_wiz.v:71]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/tools/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:114750]
INFO: [Synth 8-6155] done synthesizing module 'cw_fast_clk_wiz' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/cw_fast_clk_wiz.v:71]
WARNING: [Synth 8-7071] port 'clk_mig' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/top_level.sv:42]
WARNING: [Synth 8-7071] port 'locked' of module 'cw_fast_clk_wiz' is unconnected for instance 'wizard_migcam' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/top_level.sv:42]
WARNING: [Synth 8-7023] instance 'wizard_migcam' of module 'cw_fast_clk_wiz' has 7 connections declared, but only 5 given [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/top_level.sv:42]
INFO: [Synth 8-6157] synthesizing module 'vga_sig_gen' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vga_sig_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/counter.sv:1]
WARNING: [Synth 8-689] width (11) of port connection 'count_out' does not match port width (32) of module 'counter' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vga_sig_gen.sv:30]
INFO: [Synth 8-6157] synthesizing module 'evt_counter' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/evt_counter.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'evt_counter' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/evt_counter.sv:2]
WARNING: [Synth 8-689] width (10) of port connection 'count_out' does not match port width (32) of module 'evt_counter' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vga_sig_gen.sv:38]
WARNING: [Synth 8-689] width (6) of port connection 'count_out' does not match port width (32) of module 'evt_counter' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vga_sig_gen.sv:46]
INFO: [Synth 8-6155] done synthesizing module 'vga_sig_gen' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vga_sig_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'renderer_sig_gen' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/renderer_sig_gen.sv:1]
	Parameter START_X bound to: 11'b00110000110 
	Parameter END_X bound to: 11'b01001111010 
	Parameter START_Y bound to: 10'b0110000110 
	Parameter END_Y bound to: 10'b1011111101 
INFO: [Synth 8-6155] done synthesizing module 'renderer_sig_gen' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/renderer_sig_gen.sv:1]
INFO: [Synth 8-6157] synthesizing module 'full_renderer' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/full_renderer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 11 - type: integer 
	Parameter LATENCY bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized0' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 10 - type: integer 
	Parameter LATENCY bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized0' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ray_from_pixel' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/ray_from_pixel.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fixed_to_float' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/fixed_to_float_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fixed_to_float' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/fixed_to_float_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 's_axis_a_tdata' does not match port width (32) of module 'fixed_to_float' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/ray_from_pixel.sv:42]
WARNING: [Synth 8-689] width (10) of port connection 's_axis_a_tdata' does not match port width (32) of module 'fixed_to_float' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/ray_from_pixel.sv:53]
INFO: [Synth 8-6157] synthesizing module 'float_fused_mul_add' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/float_fused_mul_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_fused_mul_add' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/float_fused_mul_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ray_from_pixel' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/ray_from_pixel.sv:4]
INFO: [Synth 8-6157] synthesizing module 'check_objects' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/check_objects.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ray_intersect' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/ray_intersect.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vec_add' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_add.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'float_add' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/float_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_add' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/float_add_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vec_add' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_add.sv:4]
INFO: [Synth 8-6157] synthesizing module 'vec_dot' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_dot.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'float_mul' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/float_mul_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_mul' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/float_mul_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'float_sum3' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_sum3.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized1' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter LATENCY bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized1' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'float_sum3' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_sum3.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'vec_dot' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_dot.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized2' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 96 - type: integer 
	Parameter LATENCY bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized2' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized3' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter LATENCY bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized3' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized4' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter LATENCY bound to: 74 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized4' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized5' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter LATENCY bound to: 168 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized5' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized6' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter LATENCY bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized6' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized7' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter LATENCY bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized7' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'float_mul_pow2' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_mul_pow2.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter POW bound to: -2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'float_mul_pow2' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_mul_pow2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'float_mul_pow2__parameterized0' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_mul_pow2.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter POW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'float_mul_pow2__parameterized0' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_mul_pow2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'quadratic' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/quadratic.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'float_mul_pow2__parameterized1' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_mul_pow2.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter POW bound to: 2 - type: integer 
	Parameter NEGATE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'float_mul_pow2__parameterized1' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_mul_pow2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized8' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter LATENCY bound to: 73 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized8' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'float_sqrt' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/float_sqrt_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_sqrt' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/float_sqrt_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized9' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter LATENCY bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized9' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized10' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter LATENCY bound to: 50 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized10' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'float_min' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_min.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized11' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter LATENCY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized11' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'float_lt' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/float_lt_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_lt' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/float_lt_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_min' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_min.sv:4]
INFO: [Synth 8-6157] synthesizing module 'float_div' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/float_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_div' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/float_div_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'quadratic' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/quadratic.sv:4]
INFO: [Synth 8-6157] synthesizing module 'float_mul_pow2__parameterized2' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_mul_pow2.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter POW bound to: -1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'float_mul_pow2__parameterized2' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_mul_pow2.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'ray_intersect' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/ray_intersect.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized12' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 192 - type: integer 
	Parameter LATENCY bound to: 168 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized12' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized13' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 11 - type: integer 
	Parameter LATENCY bound to: 251 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized13' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized14' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 10 - type: integer 
	Parameter LATENCY bound to: 251 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized14' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized15' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter LATENCY bound to: 168 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized15' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized16' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter LATENCY bound to: 83 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized16' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized17' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter LATENCY bound to: 83 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized17' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'hit_point' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/hit_point.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vec_fused_mul_add' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_fused_mul_add.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vec_fused_mul_add' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_fused_mul_add.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized18' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 96 - type: integer 
	Parameter LATENCY bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized18' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized19' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 96 - type: integer 
	Parameter LATENCY bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized19' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_result_tdata' does not match port width (8) of module 'float_lt' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/hit_point.sv:168]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized20' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter LATENCY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized20' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized21' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter LATENCY bound to: 65 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized21' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized22' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter LATENCY bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized22' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized23' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 96 - type: integer 
	Parameter LATENCY bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized23' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'vec_mul' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_mul.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vec_mul' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_mul.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized24' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 96 - type: integer 
	Parameter LATENCY bound to: 42 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized24' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized25' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 96 - type: integer 
	Parameter LATENCY bound to: 66 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized25' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'hit_point' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/hit_point.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized26' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 11 - type: integer 
	Parameter LATENCY bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized26' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized27' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 10 - type: integer 
	Parameter LATENCY bound to: 13 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized27' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized28' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter LATENCY bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized28' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized29' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 192 - type: integer 
	Parameter LATENCY bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized29' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'float_multi_argmin' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_multi_argmin.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'float_argmin' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_argmin.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized30' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 36 - type: integer 
	Parameter LATENCY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized30' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'float_argmin' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_argmin.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'float_multi_argmin' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_multi_argmin.sv:4]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 192 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter RAM_PERFORMANCE bound to: LOW_LATENCY - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-7071] port 'douta' of module 'xilinx_true_dual_port_read_first_2_clock_ram' is unconnected for instance 'ram' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/check_objects.sv:350]
WARNING: [Synth 8-7023] instance 'ram' of module 'xilinx_true_dual_port_read_first_2_clock_ram' has 16 connections declared, but only 15 given [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/check_objects.sv:350]
INFO: [Synth 8-6155] done synthesizing module 'check_objects' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/check_objects.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized31' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter LATENCY bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized31' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'lambert' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/lambert.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'float_mul_pow2__parameterized3' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_mul_pow2.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
	Parameter POW bound to: -6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'float_mul_pow2__parameterized3' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_mul_pow2.sv:4]
INFO: [Synth 8-6157] synthesizing module 'vec_to_pixel_color' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_to_pixel_color.sv:4]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vec_clamp' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_clamp.sv:5]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'float_clamp' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_clamp.sv:5]
	Parameter SIZE bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'float_clamp' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/float_clamp.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'vec_clamp' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_clamp.sv:5]
INFO: [Synth 8-6157] synthesizing module 'float_to_fixed' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/float_to_fixed_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'float_to_fixed' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/.Xil/Vivado-9287-eecs-digital-35/realtime/float_to_fixed_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vec_to_pixel_color' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/vec_to_pixel_color.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'lambert' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/lambert.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized32' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 11 - type: integer 
	Parameter LATENCY bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized32' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized33' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 10 - type: integer 
	Parameter LATENCY bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized33' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'full_renderer' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/full_renderer.sv:4]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/seven_segment_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/bto7s.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/bto7s.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/seven_segment_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter RAM_DEPTH bound to: 91500 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:55]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:61]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
WARNING: [Synth 8-7071] port 'douta' of module 'xilinx_true_dual_port_read_first_2_clock_ram' is unconnected for instance 'renderer_buffer' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/top_level.sv:185]
WARNING: [Synth 8-7023] instance 'renderer_buffer' of module 'xilinx_true_dual_port_read_first_2_clock_ram' has 16 connections declared, but only 15 given [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/top_level.sv:185]
INFO: [Synth 8-6157] synthesizing module 'axi_pipe__parameterized34' [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
	Parameter SIZE bound to: 1 - type: integer 
	Parameter LATENCY bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_pipe__parameterized34' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/axi_pipe.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/top_level.sv:4]
WARNING: [Synth 8-6014] Unused sequential element hp_reg_reg[1][5] was removed.  [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/check_objects.sv:339]
WARNING: [Synth 8-6014] Unused sequential element hp_reg_reg[1][4] was removed.  [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/check_objects.sv:339]
WARNING: [Synth 8-6014] Unused sequential element hp_reg_reg[1][3] was removed.  [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/check_objects.sv:339]
WARNING: [Synth 8-6014] Unused sequential element hp_reg_reg[1][2] was removed.  [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/check_objects.sv:339]
WARNING: [Synth 8-6014] Unused sequential element hp_reg_reg[1][1] was removed.  [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/check_objects.sv:339]
WARNING: [Synth 8-6014] Unused sequential element hp_reg_reg[1][0] was removed.  [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/check_objects.sv:339]
WARNING: [Synth 8-6014] Unused sequential element hit_point_axis_tvalid_reg was removed.  [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/check_objects.sv:373]
WARNING: [Synth 8-6014] Unused sequential element ray_reg_reg[3] was removed.  [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/hdl/check_objects.sv:116]
WARNING: [Synth 8-7129] Port rsta in module xilinx_true_dual_port_read_first_2_clock_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rstb in module xilinx_true_dual_port_read_first_2_clock_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xilinx_true_dual_port_read_first_2_clock_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xilinx_true_dual_port_read_first_2_clock_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port hit_point_axis_tready in module check_objects is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2761.629 ; gain = 118.957 ; free physical = 26726 ; free virtual = 36780
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2761.629 ; gain = 118.957 ; free physical = 26734 ; free virtual = 36788
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2761.629 ; gain = 118.957 ; free physical = 26734 ; free virtual = 36788
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2761.629 ; gain = 0.000 ; free physical = 26733 ; free virtual = 36787
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/oc/add_1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/oc/add_1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/oc/add_2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/oc/add_2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/oc/add_3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/oc/add_3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dd/sum/sum1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dd/sum/sum1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dd/sum/sum2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dd/sum/sum2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dca/sum/sum1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dca/sum/sum1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dca/sum/sum2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dca/sum/sum2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ocd/sum/sum1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ocd/sum/sum1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ocd/sum/sum2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ocd/sum/sum2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/occa/sum/sum1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/occa/sum/sum1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/occa/sum/sum2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/occa/sum/sum2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ococ/sum/sum1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ococ/sum/sum1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ococ/sum/sum2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ococ/sum/sum2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/c'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/c'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/disc'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/disc'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/pm_p'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/pm_p'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/pm_m'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/pm_m'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/pre_normal/add_1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/pre_normal/add_1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/pre_normal/add_2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/pre_normal/add_2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/pre_normal/add_3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/pre_normal/add_3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/dot/sum/sum1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/dot/sum/sum1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/dot/sum/sum2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/dot/sum/sum2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/normal/add_1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/normal/add_1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/normal/add_2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/normal/add_2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/normal/add_3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/check_objects/hp/normal/add_3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/lam/light_dir/add_1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/lam/light_dir/add_1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/lam/light_dir/add_2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/lam/light_dir/add_2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/lam/light_dir/add_3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/lam/light_dir/add_3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/lam/dot/sum/sum1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/lam/dot/sum/sum1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/lam/dot/sum/sum2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add/float_add_in_context.xdc] for cell 'full_render/lam/dot/sum/sum2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_sqrt/float_sqrt/float_sqrt_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/sqrt'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_sqrt/float_sqrt/float_sqrt_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/sqrt'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dd/mul_1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dd/mul_1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dd/mul_2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dd/mul_2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dd/mul_3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dd/mul_3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dca/mul_1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dca/mul_1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dca/mul_2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dca/mul_2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dca/mul_3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/dca/mul_3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ocd/mul_1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ocd/mul_1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ocd/mul_2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ocd/mul_2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ocd/mul_3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ocd/mul_3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/occa/mul_1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/occa/mul_1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/occa/mul_2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/occa/mul_2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/occa/mul_3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/occa/mul_3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ococ/mul_1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ococ/mul_1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ococ/mul_2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ococ/mul_2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ococ/mul_3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/ococ/mul_3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/b_sq'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/b_sq'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/ac'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/ac'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/hp/dot/mul_1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/hp/dot/mul_1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/hp/dot/mul_2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/hp/dot/mul_2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/hp/dot/mul_3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/hp/dot/mul_3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/hp/mul/mul1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/hp/mul/mul1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/hp/mul/mul2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/hp/mul/mul2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/hp/mul/mul3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/check_objects/hp/mul/mul3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/lam/dot/mul_1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/lam/dot/mul_1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/lam/dot/mul_2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/lam/dot/mul_2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/lam/dot/mul_3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/lam/dot/mul_3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/lam/color/mul1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/lam/color/mul1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/lam/color/mul2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/lam/color/mul2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/lam/color/mul3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul/float_mul_in_context.xdc] for cell 'full_render/lam/color/mul3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_div/float_div/float_div_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/div'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_div/float_div/float_div_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/div'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/fixed_to_float/fixed_to_float/fixed_to_float_in_context.xdc] for cell 'full_render/rfp/float_hcount'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/fixed_to_float/fixed_to_float/fixed_to_float_in_context.xdc] for cell 'full_render/rfp/float_hcount'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/fixed_to_float/fixed_to_float/fixed_to_float_in_context.xdc] for cell 'full_render/rfp/float_vcount'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/fixed_to_float/fixed_to_float/fixed_to_float_in_context.xdc] for cell 'full_render/rfp/float_vcount'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_to_fixed/float_to_fixed/float_to_fixed_in_context.xdc] for cell 'full_render/lam/pixel/ff1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_to_fixed/float_to_fixed/float_to_fixed_in_context.xdc] for cell 'full_render/lam/pixel/ff1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_to_fixed/float_to_fixed/float_to_fixed_in_context.xdc] for cell 'full_render/lam/pixel/ff2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_to_fixed/float_to_fixed/float_to_fixed_in_context.xdc] for cell 'full_render/lam/pixel/ff2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_to_fixed/float_to_fixed/float_to_fixed_in_context.xdc] for cell 'full_render/lam/pixel/ff3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_to_fixed/float_to_fixed/float_to_fixed_in_context.xdc] for cell 'full_render/lam/pixel/ff3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/rfp/px'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/rfp/px'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/rfp/py'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/rfp/py'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/a'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/a'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/b'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/b'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/prec'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/check_objects/r_intersect/prec'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/check_objects/hp/hit_point/mul1'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/check_objects/hp/hit_point/mul1'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/check_objects/hp/hit_point/mul2'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/check_objects/hp/hit_point/mul2'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/check_objects/hp/hit_point/mul3'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add/float_fused_mul_add_in_context.xdc] for cell 'full_render/check_objects/hp/hit_point/mul3'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/cmp/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/r_intersect/quad/cmp/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/hp/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/hp/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_11/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_11/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_12/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_12/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_13/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_13/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_14/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_14/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_15/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_15/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_16/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_16/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_17/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_17/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_18/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_18/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_21/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_21/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_22/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_22/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_23/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_23/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_24/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_24/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_31/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_31/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_32/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_32/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_41/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/check_objects/t_argmin/cmp_41/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/lam/pixel/clamp/clamp1/min/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/lam/pixel/clamp/clamp1/min/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/lam/pixel/clamp/clamp2/min/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/lam/pixel/clamp/clamp2/min/cmp'
Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/lam/pixel/clamp/clamp3/min/cmp'
Finished Parsing XDC File [/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt/float_lt_in_context.xdc] for cell 'full_render/lam/pixel/clamp/clamp3/min/cmp'
Parsing XDC File [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'DP'. [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/xdc/top_level.xdc:64]
Finished Parsing XDC File [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/xdc/top_level.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/xdc/top_level.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_level_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2915.254 ; gain = 0.000 ; free physical = 26701 ; free virtual = 36755
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2919.172 ; gain = 0.000 ; free physical = 26695 ; free virtual = 36749
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/dot/mul_1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/dot/mul_2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/dot/mul_3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/dot/sum/sum1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/dot/sum/sum2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/hit_point/mul1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/hit_point/mul2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/hit_point/mul3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/mul/mul1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/mul/mul2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/mul/mul3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/normal/add_1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/normal/add_2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/normal/add_3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/pre_normal/add_1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/pre_normal/add_2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/hp/pre_normal/add_3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/a' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/b' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/c' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/prec' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/dca/mul_1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/dca/mul_2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/dca/mul_3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/dca/sum/sum1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/dca/sum/sum2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/dd/mul_1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/dd/mul_2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/dd/mul_3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/dd/sum/sum1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/dd/sum/sum2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/oc/add_1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/oc/add_2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/oc/add_3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/occa/mul_1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/occa/mul_2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/occa/mul_3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/occa/sum/sum1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/occa/sum/sum2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/ocd/mul_1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/ocd/mul_2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/ocd/mul_3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/ocd/sum/sum1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/ocd/sum/sum2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/ococ/mul_1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/ococ/mul_2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/ococ/mul_3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/ococ/sum/sum1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/ococ/sum/sum2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/quad/ac' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/quad/b_sq' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/quad/disc' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/quad/div' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/quad/pm_m' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/quad/pm_p' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/quad/sqrt' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/r_intersect/quad/cmp/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_11/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_12/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_13/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_14/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_15/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_16/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_17/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_18/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_21/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_22/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_23/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_24/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_31/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_32/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/check_objects/t_argmin/cmp_41/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/color/mul1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/color/mul2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/color/mul3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/dot/mul_1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/dot/mul_2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/dot/mul_3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/dot/sum/sum1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/dot/sum/sum2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/light_dir/add_1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/light_dir/add_2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/light_dir/add_3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/pixel/ff1' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/pixel/ff2' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/pixel/ff3' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/pixel/clamp/clamp1/min/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/pixel/clamp/clamp2/min/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/lam/pixel/clamp/clamp3/min/cmp' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/rfp/float_hcount' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/rfp/float_vcount' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/rfp/px' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'full_render/rfp/py' at clock pin 'aclk' is different from the actual clock period '13.468', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 26017 ; free virtual = 36071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 26017 ; free virtual = 36071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/oc/add_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/pre_normal/add_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/normal/add_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/light_dir/add_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/oc/add_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/pre_normal/add_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/normal/add_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/light_dir/add_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/oc/add_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/pre_normal/add_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/normal/add_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/light_dir/add_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/c. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/quad/disc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/quad/pm_m. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/quad/pm_p. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/dd/sum/sum1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/dca/sum/sum1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/ocd/sum/sum1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/occa/sum/sum1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/ococ/sum/sum1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/dot/sum/sum1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/dot/sum/sum1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/dd/sum/sum2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/dca/sum/sum2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/ocd/sum/sum2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/occa/sum/sum2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/ococ/sum/sum2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/dot/sum/sum2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/dot/sum/sum2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/quad/sqrt. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/quad/ac. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/quad/b_sq. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/mul/mul1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/color/mul1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/mul/mul2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/color/mul2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/mul/mul3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/color/mul3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/dd/mul_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/dca/mul_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/ocd/mul_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/occa/mul_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/ococ/mul_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/dot/mul_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/dot/mul_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/dd/mul_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/dca/mul_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/ocd/mul_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/occa/mul_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/ococ/mul_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/dot/mul_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/dot/mul_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/dd/mul_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/dca/mul_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/ocd/mul_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/occa/mul_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/ococ/mul_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/dot/mul_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/dot/mul_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/quad/div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/rfp/float_hcount. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/rfp/float_vcount. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/pixel/ff1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/pixel/ff2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/pixel/ff3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/a. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/b. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/hit_point/mul1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/hit_point/mul2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/hit_point/mul3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/prec. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/rfp/px. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/rfp/py. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/r_intersect/quad/cmp/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/hp/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_11/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_12/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_13/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_14/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_15/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_16/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_17/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_18/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_21/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_22/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_23/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_24/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_31/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_32/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/check_objects/t_argmin/cmp_41/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/pixel/clamp/clamp1/min/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/pixel/clamp/clamp2/min/cmp. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for full_render/lam/pixel/clamp/clamp3/min/cmp. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 25712 ; free virtual = 35766
---------------------------------------------------------------------------------
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram:/BRAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "xilinx_true_dual_port_read_first_2_clock_ram__parameterized0:/BRAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 25050 ; free virtual = 35111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element ram/BRAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element renderer_buffer/BRAM_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 24270 ; free virtual = 34376
---------------------------------------------------------------------------------
 Sort Area is top_level__GC0 ram_addrb0_3 : 0 0 : 547 660 : Used 1 time 0
 Sort Area is top_level__GC0 ram_addrb0_3 : 0 1 : 113 660 : Used 1 time 0
 Sort Area is top_level__GC0 ram_addra0_0 : 0 0 : 515 596 : Used 1 time 0
 Sort Area is top_level__GC0 ram_addra0_0 : 0 1 : 81 596 : Used 1 time 0
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 24271 ; free virtual = 34377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:41 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 24275 ; free virtual = 34382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance full_render/check_objects/ram/BRAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance full_render/check_objects/ram/BRAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance full_render/check_objects/ram/BRAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance renderer_buffer/BRAM_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:48 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 24267 ; free virtual = 34375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 24269 ; free virtual = 34377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 24269 ; free virtual = 34377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 24269 ; free virtual = 34377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 24269 ; free virtual = 34377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 24269 ; free virtual = 34377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 24269 ; free virtual = 34377
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_level   | D'+A*B       | 30     | 8      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|top_level   | PCIN+A':B'+C | 0      | 11     | -      | -      | 17     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|top_level   | D'+A*B       | 30     | 8      | -      | 10     | 0      | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|top_level   | PCIN+A:B'+C  | 0      | 11     | -      | -      | 17     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |float_lt            |        20|
|2     |float_mul           |        29|
|3     |float_add           |        30|
|4     |float_fused_mul_add |         8|
|5     |float_sqrt          |         1|
|6     |float_div           |         1|
|7     |float_to_fixed      |         3|
|8     |fixed_to_float      |         2|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |fixed_to_float      |     2|
|3     |float_add           |    30|
|33    |float_div           |     1|
|34    |float_fused_mul_add |     8|
|42    |float_lt            |    20|
|62    |float_mul           |    29|
|91    |float_sqrt          |     1|
|92    |float_to_fixed      |     3|
|95    |BUFG                |     8|
|96    |CARRY4              |    53|
|97    |DSP48E1             |     4|
|100   |LUT1                |    31|
|101   |LUT2                |  1436|
|102   |LUT3                |  1363|
|103   |LUT4                |  1258|
|104   |LUT5                |   603|
|105   |LUT6                |   726|
|106   |MMCME2_ADV          |     1|
|107   |PLLE2_ADV           |     1|
|108   |RAMB36E1            |    39|
|112   |SRL16E              |   742|
|113   |SRLC32E             |  1542|
|114   |FDRE                |  9503|
|115   |FDSE                |   490|
|116   |IBUF                |     3|
|117   |OBUF                |    30|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 24269 ; free virtual = 34377
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:49 . Memory (MB): peak = 2919.172 ; gain = 118.957 ; free physical = 26933 ; free virtual = 37041
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:54 . Memory (MB): peak = 2919.172 ; gain = 276.500 ; free physical = 26933 ; free virtual = 37041
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp' for cell 'full_render/check_objects/hp/cmp'
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp' for cell 'full_render/check_objects/hp/dot/mul_1'
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp' for cell 'full_render/check_objects/hp/dot/sum/sum1'
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add.dcp' for cell 'full_render/check_objects/hp/hit_point/mul1'
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_sqrt/float_sqrt.dcp' for cell 'full_render/check_objects/r_intersect/quad/sqrt'
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_div/float_div.dcp' for cell 'full_render/check_objects/r_intersect/quad/div'
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_to_fixed/float_to_fixed.dcp' for cell 'full_render/lam/pixel/ff1'
INFO: [Project 1-454] Reading design checkpoint '/home/fpga/worker_place/project_1.gen/sources_1/ip/fixed_to_float/fixed_to_float.dcp' for cell 'full_render/rfp/float_hcount'
Netlist sorting complete. Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2919.172 ; gain = 0.000 ; free physical = 26935 ; free virtual = 37043
INFO: [Netlist 29-17] Analyzing 2524 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. wizard_hdmi/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
Parsing XDC File [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/xdc/top_level.xdc]
WARNING: [Vivado 12-584] No ports matched 'DP'. [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/xdc/top_level.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/xdc/top_level.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/xdc/top_level.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_add/float_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_sqrt/float_sqrt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_mul/float_mul.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_div/float_div.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/fixed_to_float/fixed_to_float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/fixed_to_float/fixed_to_float.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_to_fixed/float_to_fixed.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_to_fixed/float_to_fixed.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_to_fixed/float_to_fixed.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_fused_mul_add/float_fused_mul_add.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/fpga/worker_place/project_1.gen/sources_1/ip/float_lt/float_lt.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2919.172 ; gain = 0.000 ; free physical = 26935 ; free virtual = 37043
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: efce12ef
INFO: [Common 17-83] Releasing license: Synthesis
312 Infos, 164 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:03 . Memory (MB): peak = 2919.172 ; gain = 308.516 ; free physical = 26935 ; free virtual = 37043
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4974.560; main = 2339.944; forked = 2974.489
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 8307.023; main = 2915.258; forked = 5391.766
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3020.488 ; gain = 101.316 ; free physical = 26777 ; free virtual = 36886
# report_utilization -file $outputDir/post_synth_util.rpt -hierarchical -hierarchical_depth 4
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3020.488 ; gain = 0.000 ; free physical = 26783 ; free virtual = 36891

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1f96fcebe

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3020.488 ; gain = 0.000 ; free physical = 26783 ; free virtual = 36891

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1f96fcebe

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3231.457 ; gain = 0.000 ; free physical = 26569 ; free virtual = 36678

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f96fcebe

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3231.457 ; gain = 0.000 ; free physical = 26569 ; free virtual = 36678
Phase 1 Initialization | Checksum: 1f96fcebe

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3231.457 ; gain = 0.000 ; free physical = 26569 ; free virtual = 36678

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f96fcebe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3231.457 ; gain = 0.000 ; free physical = 26569 ; free virtual = 36677

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f96fcebe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 3231.457 ; gain = 0.000 ; free physical = 26569 ; free virtual = 36677
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f96fcebe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3231.457 ; gain = 0.000 ; free physical = 26569 ; free virtual = 36677

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 47 inverter(s) to 411 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2422c18e0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3231.457 ; gain = 0.000 ; free physical = 26569 ; free virtual = 36677
Retarget | Checksum: 2422c18e0
INFO: [Opt 31-389] Phase Retarget created 1982 cells and removed 2177 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 280acd58b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3231.457 ; gain = 0.000 ; free physical = 26570 ; free virtual = 36678
Constant propagation | Checksum: 280acd58b
INFO: [Opt 31-389] Phase Constant propagation created 1818 cells and removed 5900 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 190db4f5c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3231.457 ; gain = 0.000 ; free physical = 26570 ; free virtual = 36678
Sweep | Checksum: 190db4f5c
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1730 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 190db4f5c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3247.465 ; gain = 16.008 ; free physical = 26569 ; free virtual = 36678
BUFG optimization | Checksum: 190db4f5c
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 220e5bb7f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3247.465 ; gain = 16.008 ; free physical = 26569 ; free virtual = 36677
Shift Register Optimization | Checksum: 220e5bb7f
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 24a14d205

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3247.465 ; gain = 16.008 ; free physical = 26570 ; free virtual = 36678
Post Processing Netlist | Checksum: 24a14d205
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 232331bd6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3247.465 ; gain = 16.008 ; free physical = 26569 ; free virtual = 36677

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3247.465 ; gain = 0.000 ; free physical = 26570 ; free virtual = 36678
Phase 9.2 Verifying Netlist Connectivity | Checksum: 232331bd6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3247.465 ; gain = 16.008 ; free physical = 26570 ; free virtual = 36678
Phase 9 Finalization | Checksum: 232331bd6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3247.465 ; gain = 16.008 ; free physical = 26570 ; free virtual = 36678
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1982  |            2177  |                                              1  |
|  Constant propagation         |            1818  |            5900  |                                              0  |
|  Sweep                        |               0  |            1730  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 232331bd6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3247.465 ; gain = 16.008 ; free physical = 26570 ; free virtual = 36678

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 39 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports
Number of BRAM Ports augmented: 36 newly gated: 15 Total Ports: 78
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 1de492d09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26500 ; free virtual = 36608
Ending Power Optimization Task | Checksum: 1de492d09

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3350.562 ; gain = 103.098 ; free physical = 26500 ; free virtual = 36608

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 24fcf1e2e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26499 ; free virtual = 36607
Ending Final Cleanup Task | Checksum: 24fcf1e2e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26499 ; free virtual = 36607

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26499 ; free virtual = 36607
Ending Netlist Obfuscation Task | Checksum: 24fcf1e2e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26499 ; free virtual = 36607
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3350.562 ; gain = 330.074 ; free physical = 26499 ; free virtual = 36607
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 30 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26501 ; free virtual = 36609
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18059691a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26501 ; free virtual = 36609
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26501 ; free virtual = 36609

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 189b3ba19

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26509 ; free virtual = 36617

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 234d7ada3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26515 ; free virtual = 36624

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 234d7ada3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26515 ; free virtual = 36624
Phase 1 Placer Initialization | Checksum: 234d7ada3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26515 ; free virtual = 36623

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19fade12c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26516 ; free virtual = 36624

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d20497ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26517 ; free virtual = 36625

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1d20497ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26517 ; free virtual = 36625

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2d03c7c6c

Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26522 ; free virtual = 36630

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2222 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1022 nets or LUTs. Breaked 0 LUT, combined 1022 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26521 ; free virtual = 36629

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1022  |                  1022  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |           1022  |                  1022  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1fbb35d67

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26521 ; free virtual = 36630
Phase 2.4 Global Placement Core | Checksum: 2be44abc4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26525 ; free virtual = 36633
Phase 2 Global Placement | Checksum: 2be44abc4

Time (s): cpu = 00:00:41 ; elapsed = 00:00:29 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26525 ; free virtual = 36633

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2ec9bff83

Time (s): cpu = 00:00:43 ; elapsed = 00:00:30 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26525 ; free virtual = 36633

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2f71c5429

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26525 ; free virtual = 36634

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 300450eaf

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26525 ; free virtual = 36633

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2249c57dc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:33 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26525 ; free virtual = 36633

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2d403e618

Time (s): cpu = 00:00:53 ; elapsed = 00:00:39 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26523 ; free virtual = 36632

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 275b9dc7e

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26523 ; free virtual = 36631

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2109c691c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:40 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26523 ; free virtual = 36631
Phase 3 Detail Placement | Checksum: 2109c691c

Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26523 ; free virtual = 36631

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 235e0805d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.186 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1ef9f9e66

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26525 ; free virtual = 36633
INFO: [Place 46-33] Processed net full_render/check_objects/r_intersect/quad/div/inst/i_synth/i_nd_to_rdy/ce_internal_core, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net full_render/check_objects/hp/hit_point/mul1/inst/i_synth/i_nd_to_rdy/ce_internal_core, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net full_render/check_objects/hp/hit_point/mul2/inst/i_synth/i_nd_to_rdy/ce_internal_core, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net full_render/check_objects/hp/hit_point/mul3/inst/i_synth/i_nd_to_rdy/ce_internal_core, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net full_render/check_objects/r_intersect/a/inst/i_synth/i_nd_to_rdy/ce_internal_core, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net full_render/check_objects/r_intersect/b/inst/i_synth/i_nd_to_rdy/ce_internal_core, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net full_render/check_objects/r_intersect/prec/inst/i_synth/i_nd_to_rdy/ce_internal_core, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net full_render/rfp/px/inst/i_synth/i_nd_to_rdy/ce_internal_core, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net full_render/rfp/py/inst/i_synth/i_nd_to_rdy/ce_internal_core, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 9 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 9, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2c4c8ccd9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26525 ; free virtual = 36633
Phase 4.1.1.1 BUFG Insertion | Checksum: 235e0805d

Time (s): cpu = 00:01:07 ; elapsed = 00:00:49 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26525 ; free virtual = 36633

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.186. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2f0595768

Time (s): cpu = 00:01:07 ; elapsed = 00:00:50 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26525 ; free virtual = 36633

Time (s): cpu = 00:01:07 ; elapsed = 00:00:50 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26525 ; free virtual = 36633
Phase 4.1 Post Commit Optimization | Checksum: 2f0595768

Time (s): cpu = 00:01:07 ; elapsed = 00:00:50 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26525 ; free virtual = 36633

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2f0595768

Time (s): cpu = 00:01:08 ; elapsed = 00:00:50 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26525 ; free virtual = 36633

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2f0595768

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26525 ; free virtual = 36633
Phase 4.3 Placer Reporting | Checksum: 2f0595768

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26531 ; free virtual = 36639

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26531 ; free virtual = 36639

Time (s): cpu = 00:01:08 ; elapsed = 00:00:51 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26531 ; free virtual = 36639
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2d6f9919c

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26531 ; free virtual = 36639
Ending Placer Task | Checksum: 1dbf351f9

Time (s): cpu = 00:01:09 ; elapsed = 00:00:51 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26531 ; free virtual = 36639
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:53 . Memory (MB): peak = 3350.562 ; gain = 0.000 ; free physical = 26531 ; free virtual = 36639
# report_clock_utilization -file $outputDir/clock_util.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 63e43775 ConstDB: 0 ShapeSum: c63cbaee RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 75770e44 | NumContArr: 136950d4 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 20e325452

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3366.828 ; gain = 16.266 ; free physical = 26469 ; free virtual = 36578

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 20e325452

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3366.828 ; gain = 16.266 ; free physical = 26461 ; free virtual = 36570

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 20e325452

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3366.828 ; gain = 16.266 ; free physical = 26462 ; free virtual = 36571
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e590fc4d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 3417.156 ; gain = 66.594 ; free physical = 26419 ; free virtual = 36528
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.238  | TNS=0.000  | WHS=-0.247 | THS=-1193.221|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 61015
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 61015
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 122cc137f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 3417.156 ; gain = 66.594 ; free physical = 26417 ; free virtual = 36526

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 122cc137f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:23 . Memory (MB): peak = 3417.156 ; gain = 66.594 ; free physical = 26417 ; free virtual = 36526

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 319074bb6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:31 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26354 ; free virtual = 36463
Phase 4 Initial Routing | Checksum: 319074bb6

Time (s): cpu = 00:00:50 ; elapsed = 00:00:32 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26354 ; free virtual = 36463

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2744
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.471  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2fa3f344c

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26374 ; free virtual = 36483

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.471  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 1bd958cc9

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26375 ; free virtual = 36484
Phase 5 Rip-up And Reroute | Checksum: 1bd958cc9

Time (s): cpu = 00:01:15 ; elapsed = 00:00:50 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26375 ; free virtual = 36484

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 29afd8854

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26377 ; free virtual = 36486
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.479  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 29afd8854

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26377 ; free virtual = 36485

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 29afd8854

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26377 ; free virtual = 36485
Phase 6 Delay and Skew Optimization | Checksum: 29afd8854

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26377 ; free virtual = 36485

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.479  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1f7de0ebc

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26376 ; free virtual = 36485
Phase 7 Post Hold Fix | Checksum: 1f7de0ebc

Time (s): cpu = 00:01:20 ; elapsed = 00:00:54 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26376 ; free virtual = 36485

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.5129 %
  Global Horizontal Routing Utilization  = 11.2488 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1f7de0ebc

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26376 ; free virtual = 36485

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1f7de0ebc

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26375 ; free virtual = 36484

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 212c38156

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26375 ; free virtual = 36484

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 212c38156

Time (s): cpu = 00:01:23 ; elapsed = 00:00:55 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26375 ; free virtual = 36484

Phase 12 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=1.512  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 12 Post Router Timing | Checksum: 219d9df0c

Time (s): cpu = 00:01:32 ; elapsed = 00:01:01 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26373 ; free virtual = 36482
INFO: [Route 35-61] The design met the timing requirement.
Total Elapsed time in route_design: 60.95 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 16c0ab683

Time (s): cpu = 00:01:33 ; elapsed = 00:01:01 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26373 ; free virtual = 36482
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 16c0ab683

Time (s): cpu = 00:01:33 ; elapsed = 00:01:02 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26373 ; free virtual = 36482

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 3465.156 ; gain = 114.594 ; free physical = 26372 ; free virtual = 36481
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3465.156 ; gain = 0.000 ; free physical = 26367 ; free virtual = 36476
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/worker_place/temp/1c595a12eaef47b490c3e286097508d4/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ram_addra output ram_addra/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP ram_addrb output ram_addrb/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/hp/dot/sum/sum1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/hp/dot/sum/sum2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/hp/normal/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/hp/normal/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/hp/normal/add_3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/hp/pre_normal/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/hp/pre_normal/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/hp/pre_normal/add_3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/c/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/dca/sum/sum1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/dca/sum/sum2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/dd/sum/sum1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/dd/sum/sum2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/oc/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/oc/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/oc/add_3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/occa/sum/sum1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/occa/sum/sum2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/ocd/sum/sum1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/ocd/sum/sum2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/ococ/sum/sum1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/ococ/sum/sum2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/quad/disc/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/quad/pm_m/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/check_objects/r_intersect/quad/pm_p/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/lam/dot/sum/sum1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/lam/dot/sum/sum2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/lam/light_dir/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/lam/light_dir/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: full_render/lam/light_dir/add_3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/i_no_versal_es1_workaround.DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/hp/dot/sum/sum1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/hp/dot/sum/sum2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/hp/normal/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/hp/normal/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/hp/normal/add_3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/hp/pre_normal/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/hp/pre_normal/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/hp/pre_normal/add_3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/c/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/dca/sum/sum1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/dca/sum/sum2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/dd/sum/sum1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/dd/sum/sum2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/oc/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/oc/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/oc/add_3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/occa/sum/sum1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/occa/sum/sum2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/ocd/sum/sum1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/ocd/sum/sum2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/ococ/sum/sum1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/ococ/sum/sum2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/quad/disc/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/quad/pm_m/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/check_objects/r_intersect/quad/pm_p/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/lam/dot/sum/sum1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/lam/dot/sum/sum2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/lam/light_dir/add_1/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/lam/light_dir/add_2/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: full_render/lam/light_dir/add_3/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings, 60 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 3785.539 ; gain = 312.379 ; free physical = 26060 ; free virtual = 36173
INFO: [Common 17-206] Exiting Vivado at Mon Dec  9 09:28:55 2024...
