// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "10/23/2024 00:02:37"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Register (
	clk,
	write_enable,
	read_addr1,
	read_addr2,
	write_addr,
	write_data,
	read_data1,
	read_data2);
input 	clk;
input 	write_enable;
input 	[4:0] read_addr1;
input 	[4:0] read_addr2;
input 	[4:0] write_addr;
input 	[31:0] write_data;
output 	[31:0] read_data1;
output 	[31:0] read_data2;

// Design Ports Information
// read_data1[0]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[1]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[2]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[3]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[4]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[5]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[6]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[7]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[8]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[9]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[10]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[11]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[12]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[13]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[14]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[15]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[16]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[17]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[18]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[19]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[20]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[21]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[22]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[23]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[24]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[25]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[26]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[27]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[28]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[29]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[30]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data1[31]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[0]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[1]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[2]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[3]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[4]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[5]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[6]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[7]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[8]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[9]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[10]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[11]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[12]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[13]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[14]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[15]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[16]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[17]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[18]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[19]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[20]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[21]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[22]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[23]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[24]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[25]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[26]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[27]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[28]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[29]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[30]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_data2[31]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_addr1[3]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_addr1[4]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_addr1[0]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_addr1[1]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_addr1[2]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_addr2[3]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_addr2[4]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_addr2[0]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_addr2[1]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_addr2[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[0]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_addr[2]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_addr[3]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_addr[4]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_addr[1]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_addr[0]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_enable	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[1]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[2]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[3]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[4]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[5]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[6]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[7]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[8]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[9]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[10]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[11]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[12]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[13]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[14]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[15]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[16]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[17]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[18]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[19]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[20]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[21]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[22]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[23]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[24]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[25]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[26]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[27]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[28]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[29]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[30]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write_data[31]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \read_addr1[4]~input_o ;
wire \read_addr1[0]~input_o ;
wire \read_addr1[2]~input_o ;
wire \read_addr1[3]~input_o ;
wire \read_addr1[1]~input_o ;
wire \Equal0~0_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \write_data[0]~input_o ;
wire \write_addr[1]~input_o ;
wire \write_addr[3]~input_o ;
wire \write_enable~input_o ;
wire \write_addr[0]~input_o ;
wire \write_addr[4]~input_o ;
wire \write_addr[2]~input_o ;
wire \registers~2906_combout ;
wire \registers~576_q ;
wire \registers~608feeder_combout ;
wire \registers~2904_combout ;
wire \registers~608_q ;
wire \registers~544feeder_combout ;
wire \registers~2903_combout ;
wire \registers~544_q ;
wire \registers~2905_combout ;
wire \registers~512_q ;
wire \registers~2053_combout ;
wire \registers~2894_combout ;
wire \registers~704_q ;
wire \registers~2892_combout ;
wire \registers~736_q ;
wire \registers~2891_combout ;
wire \registers~672_q ;
wire \registers~2893_combout ;
wire \registers~640_q ;
wire \registers~1032_combout ;
wire \registers~2902_combout ;
wire \registers~320_q ;
wire \registers~2899_combout ;
wire \registers~288_q ;
wire \registers~2900_combout ;
wire \registers~352_q ;
wire \registers~2901_combout ;
wire \registers~256_q ;
wire \registers~2049_combout ;
wire \registers~2890_combout ;
wire \registers~448_q ;
wire \registers~2888_combout ;
wire \registers~480_q ;
wire \registers~2887_combout ;
wire \registers~416_q ;
wire \registers~2889_combout ;
wire \registers~384_q ;
wire \registers~1028_combout ;
wire \registers~800feeder_combout ;
wire \registers~2907_combout ;
wire \registers~800_q ;
wire \registers~2910_combout ;
wire \registers~832_q ;
wire \registers~2908_combout ;
wire \registers~864_q ;
wire \registers~2909_combout ;
wire \registers~768_q ;
wire \registers~2057_combout ;
wire \registers~2898_combout ;
wire \registers~960_q ;
wire \registers~928feeder_combout ;
wire \registers~2895_combout ;
wire \registers~928_q ;
wire \registers~2896_combout ;
wire \registers~992_q ;
wire \registers~2897_combout ;
wire \registers~896_q ;
wire \registers~1036_combout ;
wire \registers~160feeder_combout ;
wire \registers~2880_combout ;
wire \registers~160_q ;
wire \registers~2886_combout ;
wire \registers~192_q ;
wire \registers~2881_combout ;
wire \registers~224_q ;
wire \registers~32feeder_combout ;
wire \registers~2883_combout ;
wire \registers~32_q ;
wire \registers~2885_combout ;
wire \registers~64_q ;
wire \registers~2884_combout ;
wire \registers~96_q ;
wire \registers~2048_combout ;
wire \registers~2882_combout ;
wire \registers~128_q ;
wire \registers~1024_combout ;
wire \read_data1~124_combout ;
wire \write_data[1]~input_o ;
wire \registers~801_q ;
wire \registers~833_q ;
wire \registers~865feeder_combout ;
wire \registers~865_q ;
wire \registers~769_q ;
wire \registers~2070_combout ;
wire \registers~961_q ;
wire \registers~993_q ;
wire \registers~929_q ;
wire \registers~897_q ;
wire \registers~1052_combout ;
wire \registers~673feeder_combout ;
wire \registers~673_q ;
wire \registers~737feeder_combout ;
wire \registers~737_q ;
wire \registers~705_q ;
wire \registers~577_q ;
wire \registers~545feeder_combout ;
wire \registers~545_q ;
wire \registers~609_q ;
wire \registers~513_q ;
wire \registers~2066_combout ;
wire \registers~641_q ;
wire \registers~1048_combout ;
wire \registers~481_q ;
wire \registers~417_q ;
wire \registers~449_q ;
wire \registers~353feeder_combout ;
wire \registers~353_q ;
wire \registers~321_q ;
wire \registers~289feeder_combout ;
wire \registers~289_q ;
wire \registers~257_q ;
wire \registers~2062_combout ;
wire \registers~385_q ;
wire \registers~1044_combout ;
wire \registers~33feeder_combout ;
wire \registers~33_q ;
wire \registers~65_q ;
wire \registers~97_q ;
wire \registers~2061_combout ;
wire \registers~193_q ;
wire \registers~161_q ;
wire \registers~225_q ;
wire \registers~129_q ;
wire \registers~1040_combout ;
wire \read_data1~120_combout ;
wire \write_data[2]~input_o ;
wire \registers~994_q ;
wire \registers~962_q ;
wire \registers~930_q ;
wire \registers~802feeder_combout ;
wire \registers~802_q ;
wire \registers~866_q ;
wire \registers~834_q ;
wire \registers~770_q ;
wire \registers~2083_combout ;
wire \registers~898_q ;
wire \registers~1068_combout ;
wire \registers~674_q ;
wire \registers~706_q ;
wire \registers~578_q ;
wire \registers~610feeder_combout ;
wire \registers~610_q ;
wire \registers~546feeder_combout ;
wire \registers~546_q ;
wire \registers~514_q ;
wire \registers~2079_combout ;
wire \registers~738_q ;
wire \registers~642_q ;
wire \registers~1064_combout ;
wire \registers~482_q ;
wire \registers~450_q ;
wire \registers~418_q ;
wire \registers~290feeder_combout ;
wire \registers~290_q ;
wire \registers~322_q ;
wire \registers~354feeder_combout ;
wire \registers~354_q ;
wire \registers~258_q ;
wire \registers~2075_combout ;
wire \registers~386_q ;
wire \registers~1060_combout ;
wire \registers~66_q ;
wire \registers~98_q ;
wire \registers~34_q ;
wire \registers~2074_combout ;
wire \registers~194_q ;
wire \registers~226feeder_combout ;
wire \registers~226_q ;
wire \registers~162_q ;
wire \registers~130_q ;
wire \registers~1056_combout ;
wire \read_data1~116_combout ;
wire \write_data[3]~input_o ;
wire \registers~291feeder_combout ;
wire \registers~291_q ;
wire \registers~323_q ;
wire \registers~355feeder_combout ;
wire \registers~355_q ;
wire \registers~259_q ;
wire \registers~2088_combout ;
wire \registers~451_q ;
wire \registers~483_q ;
wire \registers~419feeder_combout ;
wire \registers~419_q ;
wire \registers~387_q ;
wire \registers~1076_combout ;
wire \registers~611feeder_combout ;
wire \registers~611_q ;
wire \registers~579_q ;
wire \registers~547_q ;
wire \registers~515_q ;
wire \registers~2092_combout ;
wire \registers~739feeder_combout ;
wire \registers~739_q ;
wire \registers~707_q ;
wire \registers~675feeder_combout ;
wire \registers~675_q ;
wire \registers~643_q ;
wire \registers~1080_combout ;
wire \registers~995feeder_combout ;
wire \registers~995_q ;
wire \registers~931_q ;
wire \registers~963_q ;
wire \registers~835_q ;
wire \registers~867_q ;
wire \registers~803feeder_combout ;
wire \registers~803_q ;
wire \registers~771_q ;
wire \registers~2096_combout ;
wire \registers~899_q ;
wire \registers~1084_combout ;
wire \registers~227_q ;
wire \registers~163feeder_combout ;
wire \registers~163_q ;
wire \registers~195_q ;
wire \registers~35feeder_combout ;
wire \registers~35_q ;
wire \registers~99_q ;
wire \registers~67_q ;
wire \registers~2087_combout ;
wire \registers~131_q ;
wire \registers~1072_combout ;
wire \read_data1~112_combout ;
wire \write_data[4]~input_o ;
wire \registers~740_q ;
wire \registers~708_q ;
wire \registers~676feeder_combout ;
wire \registers~676_q ;
wire \registers~580_q ;
wire \registers~548_q ;
wire \registers~612feeder_combout ;
wire \registers~612_q ;
wire \registers~516_q ;
wire \registers~2105_combout ;
wire \registers~644_q ;
wire \registers~1096_combout ;
wire \registers~484_q ;
wire \registers~452_q ;
wire \registers~324_q ;
wire \registers~292feeder_combout ;
wire \registers~292_q ;
wire \registers~356feeder_combout ;
wire \registers~356_q ;
wire \registers~260_q ;
wire \registers~2101_combout ;
wire \registers~420feeder_combout ;
wire \registers~420_q ;
wire \registers~388_q ;
wire \registers~1092_combout ;
wire \registers~932feeder_combout ;
wire \registers~932_q ;
wire \registers~836_q ;
wire \registers~868feeder_combout ;
wire \registers~868_q ;
wire \registers~804feeder_combout ;
wire \registers~804_q ;
wire \registers~772_q ;
wire \registers~2109_combout ;
wire \registers~964_q ;
wire \registers~996_q ;
wire \registers~900_q ;
wire \registers~1100_combout ;
wire \registers~164_q ;
wire \registers~196_q ;
wire \registers~228_q ;
wire \registers~68_q ;
wire \registers~100_q ;
wire \registers~36feeder_combout ;
wire \registers~36_q ;
wire \registers~2100_combout ;
wire \registers~132_q ;
wire \registers~1088_combout ;
wire \read_data1~108_combout ;
wire \write_data[5]~input_o ;
wire \registers~933_q ;
wire \registers~965_q ;
wire \registers~997feeder_combout ;
wire \registers~997_q ;
wire \registers~869feeder_combout ;
wire \registers~869_q ;
wire \registers~837_q ;
wire \registers~805feeder_combout ;
wire \registers~805_q ;
wire \registers~773_q ;
wire \registers~2122_combout ;
wire \registers~901_q ;
wire \registers~1116_combout ;
wire \registers~549feeder_combout ;
wire \registers~549_q ;
wire \registers~613feeder_combout ;
wire \registers~613_q ;
wire \registers~581_q ;
wire \registers~517_q ;
wire \registers~2118_combout ;
wire \registers~709_q ;
wire \registers~677feeder_combout ;
wire \registers~677_q ;
wire \registers~741feeder_combout ;
wire \registers~741_q ;
wire \registers~645_q ;
wire \registers~1112_combout ;
wire \registers~421_q ;
wire \registers~485_q ;
wire \registers~453_q ;
wire \registers~357feeder_combout ;
wire \registers~357_q ;
wire \registers~325_q ;
wire \registers~293_q ;
wire \registers~261_q ;
wire \registers~2114_combout ;
wire \registers~389_q ;
wire \registers~1108_combout ;
wire \registers~165_q ;
wire \registers~197_q ;
wire \registers~229feeder_combout ;
wire \registers~229_q ;
wire \registers~37feeder_combout ;
wire \registers~37_q ;
wire \registers~101_q ;
wire \registers~69_q ;
wire \registers~2113_combout ;
wire \registers~133_q ;
wire \registers~1104_combout ;
wire \read_data1~104_combout ;
wire \write_data[6]~input_o ;
wire \registers~998feeder_combout ;
wire \registers~998_q ;
wire \registers~838_q ;
wire \registers~870feeder_combout ;
wire \registers~870_q ;
wire \registers~806feeder_combout ;
wire \registers~806_q ;
wire \registers~774_q ;
wire \registers~2135_combout ;
wire \registers~966_q ;
wire \registers~934feeder_combout ;
wire \registers~934_q ;
wire \registers~902_q ;
wire \registers~1132_combout ;
wire \registers~326_q ;
wire \registers~294_q ;
wire \registers~358_q ;
wire \registers~262_q ;
wire \registers~2127_combout ;
wire \registers~454_q ;
wire \registers~422_q ;
wire \registers~486_q ;
wire \registers~390_q ;
wire \registers~1124_combout ;
wire \registers~742_q ;
wire \registers~710_q ;
wire \registers~678_q ;
wire \registers~582_q ;
wire \registers~614feeder_combout ;
wire \registers~614_q ;
wire \registers~550feeder_combout ;
wire \registers~550_q ;
wire \registers~518_q ;
wire \registers~2131_combout ;
wire \registers~646_q ;
wire \registers~1128_combout ;
wire \registers~38feeder_combout ;
wire \registers~38_q ;
wire \registers~70_q ;
wire \registers~102_q ;
wire \registers~2126_combout ;
wire \registers~198_q ;
wire \registers~166_q ;
wire \registers~230_q ;
wire \registers~134_q ;
wire \registers~1120_combout ;
wire \read_data1~100_combout ;
wire \write_data[7]~input_o ;
wire \registers~935feeder_combout ;
wire \registers~935_q ;
wire \registers~967_q ;
wire \registers~999_q ;
wire \registers~871feeder_combout ;
wire \registers~871_q ;
wire \registers~839_q ;
wire \registers~807feeder_combout ;
wire \registers~807_q ;
wire \registers~775_q ;
wire \registers~2148_combout ;
wire \registers~903_q ;
wire \registers~1148_combout ;
wire \registers~743feeder_combout ;
wire \registers~743_q ;
wire \registers~679_q ;
wire \registers~711_q ;
wire \registers~615feeder_combout ;
wire \registers~615_q ;
wire \registers~583_q ;
wire \registers~551feeder_combout ;
wire \registers~551_q ;
wire \registers~519_q ;
wire \registers~2144_combout ;
wire \registers~647_q ;
wire \registers~1144_combout ;
wire \registers~295_q ;
wire \registers~327_q ;
wire \registers~359feeder_combout ;
wire \registers~359_q ;
wire \registers~263_q ;
wire \registers~2140_combout ;
wire \registers~455_q ;
wire \registers~487feeder_combout ;
wire \registers~487_q ;
wire \registers~423_q ;
wire \registers~391_q ;
wire \registers~1140_combout ;
wire \registers~167_q ;
wire \registers~199_q ;
wire \registers~71_q ;
wire \registers~103_q ;
wire \registers~39feeder_combout ;
wire \registers~39_q ;
wire \registers~2139_combout ;
wire \registers~231_q ;
wire \registers~135_q ;
wire \registers~1136_combout ;
wire \read_data1~96_combout ;
wire \write_data[8]~input_o ;
wire \registers~296feeder_combout ;
wire \registers~296_q ;
wire \registers~328_q ;
wire \registers~360feeder_combout ;
wire \registers~360_q ;
wire \registers~264_q ;
wire \registers~2153_combout ;
wire \registers~488_q ;
wire \registers~456_q ;
wire \registers~424feeder_combout ;
wire \registers~424_q ;
wire \registers~392_q ;
wire \registers~1156_combout ;
wire \registers~808feeder_combout ;
wire \registers~808_q ;
wire \registers~872_q ;
wire \registers~840_q ;
wire \registers~776_q ;
wire \registers~2161_combout ;
wire \registers~936_q ;
wire \registers~968_q ;
wire \registers~1000feeder_combout ;
wire \registers~1000_q ;
wire \registers~904_q ;
wire \registers~1164_combout ;
wire \registers~680feeder_combout ;
wire \registers~680_q ;
wire \registers~712_q ;
wire \registers~744feeder_combout ;
wire \registers~744_q ;
wire \registers~584_q ;
wire \registers~552_q ;
wire \registers~616feeder_combout ;
wire \registers~616_q ;
wire \registers~520_q ;
wire \registers~2157_combout ;
wire \registers~648_q ;
wire \registers~1160_combout ;
wire \registers~168_q ;
wire \registers~200_q ;
wire \registers~72_q ;
wire \registers~104_q ;
wire \registers~40_q ;
wire \registers~2152_combout ;
wire \registers~232feeder_combout ;
wire \registers~232_q ;
wire \registers~136_q ;
wire \registers~1152_combout ;
wire \read_data1~92_combout ;
wire \write_data[9]~input_o ;
wire \registers~425_q ;
wire \registers~457_q ;
wire \registers~489_q ;
wire \registers~329_q ;
wire \registers~297feeder_combout ;
wire \registers~297_q ;
wire \registers~361feeder_combout ;
wire \registers~361_q ;
wire \registers~265_q ;
wire \registers~2166_combout ;
wire \registers~393_q ;
wire \registers~1172_combout ;
wire \registers~745_q ;
wire \registers~713_q ;
wire \registers~681_q ;
wire \registers~585_q ;
wire \registers~553feeder_combout ;
wire \registers~553_q ;
wire \registers~617feeder_combout ;
wire \registers~617_q ;
wire \registers~521_q ;
wire \registers~2170_combout ;
wire \registers~649_q ;
wire \registers~1176_combout ;
wire \registers~873feeder_combout ;
wire \registers~873_q ;
wire \registers~841_q ;
wire \registers~809feeder_combout ;
wire \registers~809_q ;
wire \registers~777_q ;
wire \registers~2174_combout ;
wire \registers~969_q ;
wire \registers~1001feeder_combout ;
wire \registers~1001_q ;
wire \registers~937feeder_combout ;
wire \registers~937_q ;
wire \registers~905_q ;
wire \registers~1180_combout ;
wire \registers~41feeder_combout ;
wire \registers~41_q ;
wire \registers~105_q ;
wire \registers~73_q ;
wire \registers~2165_combout ;
wire \registers~233feeder_combout ;
wire \registers~233_q ;
wire \registers~201_q ;
wire \registers~169feeder_combout ;
wire \registers~169_q ;
wire \registers~137_q ;
wire \registers~1168_combout ;
wire \read_data1~88_combout ;
wire \write_data[10]~input_o ;
wire \registers~842_q ;
wire \registers~874_q ;
wire \registers~810feeder_combout ;
wire \registers~810_q ;
wire \registers~778_q ;
wire \registers~2187_combout ;
wire \registers~970_q ;
wire \registers~1002feeder_combout ;
wire \registers~1002_q ;
wire \registers~938feeder_combout ;
wire \registers~938_q ;
wire \registers~906_q ;
wire \registers~1196_combout ;
wire \registers~682_q ;
wire \registers~554feeder_combout ;
wire \registers~554_q ;
wire \registers~586_q ;
wire \registers~618_q ;
wire \registers~522_q ;
wire \registers~2183_combout ;
wire \registers~714_q ;
wire \registers~746_q ;
wire \registers~650_q ;
wire \registers~1192_combout ;
wire \registers~426_q ;
wire \registers~458_q ;
wire \registers~362_q ;
wire \registers~330_q ;
wire \registers~298_q ;
wire \registers~266_q ;
wire \registers~2179_combout ;
wire \registers~490_q ;
wire \registers~394_q ;
wire \registers~1188_combout ;
wire \registers~74_q ;
wire \registers~106_q ;
wire \registers~42_q ;
wire \registers~2178_combout ;
wire \registers~170feeder_combout ;
wire \registers~170_q ;
wire \registers~202_q ;
wire \registers~234feeder_combout ;
wire \registers~234_q ;
wire \registers~138_q ;
wire \registers~1184_combout ;
wire \read_data1~84_combout ;
wire \write_data[11]~input_o ;
wire \registers~427_q ;
wire \registers~459_q ;
wire \registers~299feeder_combout ;
wire \registers~299_q ;
wire \registers~331_q ;
wire \registers~363feeder_combout ;
wire \registers~363_q ;
wire \registers~267_q ;
wire \registers~2192_combout ;
wire \registers~491feeder_combout ;
wire \registers~491_q ;
wire \registers~395_q ;
wire \registers~1204_combout ;
wire \registers~683_q ;
wire \registers~715_q ;
wire \registers~587_q ;
wire \registers~555_q ;
wire \registers~619feeder_combout ;
wire \registers~619_q ;
wire \registers~523_q ;
wire \registers~2196_combout ;
wire \registers~747feeder_combout ;
wire \registers~747_q ;
wire \registers~651_q ;
wire \registers~1208_combout ;
wire \registers~939_q ;
wire \registers~971_q ;
wire \registers~1003feeder_combout ;
wire \registers~1003_q ;
wire \registers~843_q ;
wire \registers~811feeder_combout ;
wire \registers~811_q ;
wire \registers~875_q ;
wire \registers~779_q ;
wire \registers~2200_combout ;
wire \registers~907_q ;
wire \registers~1212_combout ;
wire \registers~171feeder_combout ;
wire \registers~171_q ;
wire \registers~203_q ;
wire \registers~235feeder_combout ;
wire \registers~235_q ;
wire \registers~75_q ;
wire \registers~107_q ;
wire \registers~43_q ;
wire \registers~2191_combout ;
wire \registers~139_q ;
wire \registers~1200_combout ;
wire \read_data1~80_combout ;
wire \write_data[12]~input_o ;
wire \registers~940feeder_combout ;
wire \registers~940_q ;
wire \registers~972_q ;
wire \registers~844_q ;
wire \registers~812feeder_combout ;
wire \registers~812_q ;
wire \registers~876feeder_combout ;
wire \registers~876_q ;
wire \registers~780_q ;
wire \registers~2213_combout ;
wire \registers~1004_q ;
wire \registers~908_q ;
wire \registers~1228_combout ;
wire \registers~684feeder_combout ;
wire \registers~684_q ;
wire \registers~748_q ;
wire \registers~716_q ;
wire \registers~588_q ;
wire \registers~620feeder_combout ;
wire \registers~620_q ;
wire \registers~556_q ;
wire \registers~524_q ;
wire \registers~2209_combout ;
wire \registers~652_q ;
wire \registers~1224_combout ;
wire \registers~364_q ;
wire \registers~332_q ;
wire \registers~300_q ;
wire \registers~268_q ;
wire \registers~2205_combout ;
wire \registers~460_q ;
wire \registers~428feeder_combout ;
wire \registers~428_q ;
wire \registers~492feeder_combout ;
wire \registers~492_q ;
wire \registers~396_q ;
wire \registers~1220_combout ;
wire \registers~76_q ;
wire \registers~108_q ;
wire \registers~44feeder_combout ;
wire \registers~44_q ;
wire \registers~2204_combout ;
wire \registers~204_q ;
wire \registers~172_q ;
wire \registers~236_q ;
wire \registers~140_q ;
wire \registers~1216_combout ;
wire \read_data1~76_combout ;
wire \write_data[13]~input_o ;
wire \registers~365_q ;
wire \registers~333_q ;
wire \registers~301_q ;
wire \registers~269_q ;
wire \registers~2218_combout ;
wire \registers~461_q ;
wire \registers~493_q ;
wire \registers~429_q ;
wire \registers~397_q ;
wire \registers~1236_combout ;
wire \registers~1005_q ;
wire \registers~941feeder_combout ;
wire \registers~941_q ;
wire \registers~973_q ;
wire \registers~813feeder_combout ;
wire \registers~813_q ;
wire \registers~845_q ;
wire \registers~877feeder_combout ;
wire \registers~877_q ;
wire \registers~781_q ;
wire \registers~2226_combout ;
wire \registers~909_q ;
wire \registers~1244_combout ;
wire \registers~749_q ;
wire \registers~717_q ;
wire \registers~557_q ;
wire \registers~589_q ;
wire \registers~621_q ;
wire \registers~525_q ;
wire \registers~2222_combout ;
wire \registers~685_q ;
wire \registers~653_q ;
wire \registers~1240_combout ;
wire \registers~173feeder_combout ;
wire \registers~173_q ;
wire \registers~205_q ;
wire \registers~237feeder_combout ;
wire \registers~237_q ;
wire \registers~45_q ;
wire \registers~109_q ;
wire \registers~77_q ;
wire \registers~2217_combout ;
wire \registers~141_q ;
wire \registers~1232_combout ;
wire \read_data1~72_combout ;
wire \write_data[14]~input_o ;
wire \registers~494feeder_combout ;
wire \registers~494_q ;
wire \registers~462_q ;
wire \registers~302_q ;
wire \registers~366feeder_combout ;
wire \registers~366_q ;
wire \registers~334_q ;
wire \registers~270_q ;
wire \registers~2231_combout ;
wire \registers~430_q ;
wire \registers~398_q ;
wire \registers~1252_combout ;
wire \registers~814feeder_combout ;
wire \registers~814_q ;
wire \registers~846_q ;
wire \registers~878feeder_combout ;
wire \registers~878_q ;
wire \registers~782_q ;
wire \registers~2239_combout ;
wire \registers~974_q ;
wire \registers~1006_q ;
wire \registers~942feeder_combout ;
wire \registers~942_q ;
wire \registers~910_q ;
wire \registers~1260_combout ;
wire \registers~750feeder_combout ;
wire \registers~750_q ;
wire \registers~718_q ;
wire \registers~686_q ;
wire \registers~622feeder_combout ;
wire \registers~622_q ;
wire \registers~558_q ;
wire \registers~590_q ;
wire \registers~526_q ;
wire \registers~2235_combout ;
wire \registers~654_q ;
wire \registers~1256_combout ;
wire \registers~174_q ;
wire \registers~206_q ;
wire \registers~78_q ;
wire \registers~46_q ;
wire \registers~110_q ;
wire \registers~2230_combout ;
wire \registers~238_q ;
wire \registers~142_q ;
wire \registers~1248_combout ;
wire \read_data1~68_combout ;
wire \write_data[15]~input_o ;
wire \registers~431feeder_combout ;
wire \registers~431_q ;
wire \registers~463_q ;
wire \registers~495feeder_combout ;
wire \registers~495_q ;
wire \registers~335_q ;
wire \registers~303_q ;
wire \registers~367_q ;
wire \registers~271_q ;
wire \registers~2244_combout ;
wire \registers~399_q ;
wire \registers~1268_combout ;
wire \registers~751feeder_combout ;
wire \registers~751_q ;
wire \registers~719_q ;
wire \registers~591_q ;
wire \registers~559_q ;
wire \registers~623feeder_combout ;
wire \registers~623_q ;
wire \registers~527_q ;
wire \registers~2248_combout ;
wire \registers~687_q ;
wire \registers~655_q ;
wire \registers~1272_combout ;
wire \registers~847_q ;
wire \registers~815_q ;
wire \registers~879feeder_combout ;
wire \registers~879_q ;
wire \registers~783_q ;
wire \registers~2252_combout ;
wire \registers~975_q ;
wire \registers~1007feeder_combout ;
wire \registers~1007_q ;
wire \registers~943_q ;
wire \registers~911_q ;
wire \registers~1276_combout ;
wire \registers~239_q ;
wire \registers~207_q ;
wire \registers~47feeder_combout ;
wire \registers~47_q ;
wire \registers~111_q ;
wire \registers~79_q ;
wire \registers~2243_combout ;
wire \registers~175_q ;
wire \registers~143_q ;
wire \registers~1264_combout ;
wire \read_data1~64_combout ;
wire \write_data[16]~input_o ;
wire \registers~1008feeder_combout ;
wire \registers~1008_q ;
wire \registers~976_q ;
wire \registers~944_q ;
wire \registers~848_q ;
wire \registers~880_q ;
wire \registers~816_q ;
wire \registers~784_q ;
wire \registers~2265_combout ;
wire \registers~912_q ;
wire \registers~1292_combout ;
wire \registers~752feeder_combout ;
wire \registers~752_q ;
wire \registers~720_q ;
wire \registers~624_q ;
wire \registers~592_q ;
wire \registers~560_q ;
wire \registers~528_q ;
wire \registers~2261_combout ;
wire \registers~688feeder_combout ;
wire \registers~688_q ;
wire \registers~656_q ;
wire \registers~1288_combout ;
wire \registers~432_q ;
wire \registers~368_q ;
wire \registers~336_q ;
wire \registers~304_q ;
wire \registers~272_q ;
wire \registers~2257_combout ;
wire \registers~464_q ;
wire \registers~496feeder_combout ;
wire \registers~496_q ;
wire \registers~400_q ;
wire \registers~1284_combout ;
wire \registers~48feeder_combout ;
wire \registers~48_q ;
wire \registers~112_q ;
wire \registers~80_q ;
wire \registers~2256_combout ;
wire \registers~208_q ;
wire \registers~176_q ;
wire \registers~240feeder_combout ;
wire \registers~240_q ;
wire \registers~144_q ;
wire \registers~1280_combout ;
wire \read_data1~60_combout ;
wire \write_data[17]~input_o ;
wire \registers~305feeder_combout ;
wire \registers~305_q ;
wire \registers~369feeder_combout ;
wire \registers~369_q ;
wire \registers~337_q ;
wire \registers~273_q ;
wire \registers~2270_combout ;
wire \registers~465_q ;
wire \registers~433feeder_combout ;
wire \registers~433_q ;
wire \registers~497feeder_combout ;
wire \registers~497_q ;
wire \registers~401_q ;
wire \registers~1300_combout ;
wire \registers~689_q ;
wire \registers~593_q ;
wire \registers~561feeder_combout ;
wire \registers~561_q ;
wire \registers~625_q ;
wire \registers~529_q ;
wire \registers~2274_combout ;
wire \registers~721_q ;
wire \registers~753_q ;
wire \registers~657_q ;
wire \registers~1304_combout ;
wire \registers~945feeder_combout ;
wire \registers~945_q ;
wire \registers~1009feeder_combout ;
wire \registers~1009_q ;
wire \registers~977_q ;
wire \registers~881_q ;
wire \registers~849_q ;
wire \registers~817_q ;
wire \registers~785_q ;
wire \registers~2278_combout ;
wire \registers~913_q ;
wire \registers~1308_combout ;
wire \registers~49_q ;
wire \registers~113_q ;
wire \registers~81_q ;
wire \registers~2269_combout ;
wire \registers~209_q ;
wire \registers~241_q ;
wire \registers~177_q ;
wire \registers~145_q ;
wire \registers~1296_combout ;
wire \read_data1~56_combout ;
wire \write_data[18]~input_o ;
wire \registers~754feeder_combout ;
wire \registers~754_q ;
wire \registers~722_q ;
wire \registers~626feeder_combout ;
wire \registers~626_q ;
wire \registers~594_q ;
wire \registers~562_q ;
wire \registers~530_q ;
wire \registers~2287_combout ;
wire \registers~690feeder_combout ;
wire \registers~690_q ;
wire \registers~658_q ;
wire \registers~1320_combout ;
wire \registers~306feeder_combout ;
wire \registers~306_q ;
wire \registers~338_q ;
wire \registers~370feeder_combout ;
wire \registers~370_q ;
wire \registers~274_q ;
wire \registers~2283_combout ;
wire \registers~434feeder_combout ;
wire \registers~434_q ;
wire \registers~466_q ;
wire \registers~498_q ;
wire \registers~402_q ;
wire \registers~1316_combout ;
wire \registers~1010_q ;
wire \registers~978_q ;
wire \registers~946_q ;
wire \registers~882feeder_combout ;
wire \registers~882_q ;
wire \registers~850_q ;
wire \registers~818feeder_combout ;
wire \registers~818_q ;
wire \registers~786_q ;
wire \registers~2291_combout ;
wire \registers~914_q ;
wire \registers~1324_combout ;
wire \registers~242_q ;
wire \registers~210_q ;
wire \registers~50_q ;
wire \registers~114_q ;
wire \registers~82_q ;
wire \registers~2282_combout ;
wire \registers~178_q ;
wire \registers~146_q ;
wire \registers~1312_combout ;
wire \read_data1~52_combout ;
wire \write_data[19]~input_o ;
wire \registers~627_q ;
wire \registers~595_q ;
wire \registers~563feeder_combout ;
wire \registers~563_q ;
wire \registers~531_q ;
wire \registers~2300_combout ;
wire \registers~755feeder_combout ;
wire \registers~755_q ;
wire \registers~723_q ;
wire \registers~691_q ;
wire \registers~659_q ;
wire \registers~1336_combout ;
wire \registers~435feeder_combout ;
wire \registers~435_q ;
wire \registers~499feeder_combout ;
wire \registers~499_q ;
wire \registers~467_q ;
wire \registers~371feeder_combout ;
wire \registers~371_q ;
wire \registers~339_q ;
wire \registers~307feeder_combout ;
wire \registers~307_q ;
wire \registers~275_q ;
wire \registers~2296_combout ;
wire \registers~403_q ;
wire \registers~1332_combout ;
wire \registers~819feeder_combout ;
wire \registers~819_q ;
wire \registers~851_q ;
wire \registers~883_q ;
wire \registers~787_q ;
wire \registers~2304_combout ;
wire \registers~979_q ;
wire \registers~1011feeder_combout ;
wire \registers~1011_q ;
wire \registers~947feeder_combout ;
wire \registers~947_q ;
wire \registers~915_q ;
wire \registers~1340_combout ;
wire \registers~83_q ;
wire \registers~115_q ;
wire \registers~51feeder_combout ;
wire \registers~51_q ;
wire \registers~2295_combout ;
wire \registers~211_q ;
wire \registers~243feeder_combout ;
wire \registers~243_q ;
wire \registers~179feeder_combout ;
wire \registers~179_q ;
wire \registers~147_q ;
wire \registers~1328_combout ;
wire \read_data1~48_combout ;
wire \write_data[20]~input_o ;
wire \registers~948feeder_combout ;
wire \registers~948_q ;
wire \registers~980_q ;
wire \registers~852_q ;
wire \registers~884_q ;
wire \registers~820feeder_combout ;
wire \registers~820_q ;
wire \registers~788_q ;
wire \registers~2317_combout ;
wire \registers~1012feeder_combout ;
wire \registers~1012_q ;
wire \registers~916_q ;
wire \registers~1356_combout ;
wire \registers~756feeder_combout ;
wire \registers~756_q ;
wire \registers~724_q ;
wire \registers~564feeder_combout ;
wire \registers~564_q ;
wire \registers~596_q ;
wire \registers~628feeder_combout ;
wire \registers~628_q ;
wire \registers~532_q ;
wire \registers~2313_combout ;
wire \registers~692_q ;
wire \registers~660_q ;
wire \registers~1352_combout ;
wire \registers~308_q ;
wire \registers~340_q ;
wire \registers~372feeder_combout ;
wire \registers~372_q ;
wire \registers~276_q ;
wire \registers~2309_combout ;
wire \registers~468_q ;
wire \registers~436_q ;
wire \registers~500feeder_combout ;
wire \registers~500_q ;
wire \registers~404_q ;
wire \registers~1348_combout ;
wire \registers~180feeder_combout ;
wire \registers~180_q ;
wire \registers~244feeder_combout ;
wire \registers~244_q ;
wire \registers~212_q ;
wire \registers~84_q ;
wire \registers~116_q ;
wire \registers~52_q ;
wire \registers~2308_combout ;
wire \registers~148_q ;
wire \registers~1344_combout ;
wire \read_data1~44_combout ;
wire \write_data[21]~input_o ;
wire \registers~597_q ;
wire \registers~629_q ;
wire \registers~565_q ;
wire \registers~533_q ;
wire \registers~2326_combout ;
wire \registers~725_q ;
wire \registers~757_q ;
wire \registers~693_q ;
wire \registers~661_q ;
wire \registers~1368_combout ;
wire \registers~373feeder_combout ;
wire \registers~373_q ;
wire \registers~341_q ;
wire \registers~309_q ;
wire \registers~277_q ;
wire \registers~2322_combout ;
wire \registers~469_q ;
wire \registers~437feeder_combout ;
wire \registers~437_q ;
wire \registers~501feeder_combout ;
wire \registers~501_q ;
wire \registers~405_q ;
wire \registers~1364_combout ;
wire \registers~949_q ;
wire \registers~885_q ;
wire \registers~853_q ;
wire \registers~821_q ;
wire \registers~789_q ;
wire \registers~2330_combout ;
wire \registers~981_q ;
wire \registers~1013_q ;
wire \registers~917_q ;
wire \registers~1372_combout ;
wire \registers~85_q ;
wire \registers~117_q ;
wire \registers~53_q ;
wire \registers~2321_combout ;
wire \registers~213_q ;
wire \registers~245_q ;
wire \registers~181_q ;
wire \registers~149_q ;
wire \registers~1360_combout ;
wire \read_data1~40_combout ;
wire \write_data[22]~input_o ;
wire \registers~694feeder_combout ;
wire \registers~694_q ;
wire \registers~726_q ;
wire \registers~758feeder_combout ;
wire \registers~758_q ;
wire \registers~598_q ;
wire \registers~566_q ;
wire \registers~630feeder_combout ;
wire \registers~630_q ;
wire \registers~534_q ;
wire \registers~2339_combout ;
wire \registers~662_q ;
wire \registers~1384_combout ;
wire \registers~374_q ;
wire \registers~342_q ;
wire \registers~310feeder_combout ;
wire \registers~310_q ;
wire \registers~278_q ;
wire \registers~2335_combout ;
wire \registers~470_q ;
wire \registers~502feeder_combout ;
wire \registers~502_q ;
wire \registers~438_q ;
wire \registers~406_q ;
wire \registers~1380_combout ;
wire \registers~950_q ;
wire \registers~982_q ;
wire \registers~854_q ;
wire \registers~822_q ;
wire \registers~886_q ;
wire \registers~790_q ;
wire \registers~2343_combout ;
wire \registers~1014_q ;
wire \registers~918_q ;
wire \registers~1388_combout ;
wire \registers~182_q ;
wire \registers~214_q ;
wire \registers~86_q ;
wire \registers~118_q ;
wire \registers~54_q ;
wire \registers~2334_combout ;
wire \registers~246feeder_combout ;
wire \registers~246_q ;
wire \registers~150_q ;
wire \registers~1376_combout ;
wire \read_data1~36_combout ;
wire \write_data[23]~input_o ;
wire \registers~439feeder_combout ;
wire \registers~439_q ;
wire \registers~471_q ;
wire \registers~503feeder_combout ;
wire \registers~503_q ;
wire \registers~311feeder_combout ;
wire \registers~311_q ;
wire \registers~343_q ;
wire \registers~375_q ;
wire \registers~279_q ;
wire \registers~2348_combout ;
wire \registers~407_q ;
wire \registers~1396_combout ;
wire \registers~599_q ;
wire \registers~567feeder_combout ;
wire \registers~567_q ;
wire \registers~631feeder_combout ;
wire \registers~631_q ;
wire \registers~535_q ;
wire \registers~2352_combout ;
wire \registers~759feeder_combout ;
wire \registers~759_q ;
wire \registers~727_q ;
wire \registers~695feeder_combout ;
wire \registers~695_q ;
wire \registers~663_q ;
wire \registers~1400_combout ;
wire \registers~887_q ;
wire \registers~855_q ;
wire \registers~823_q ;
wire \registers~791_q ;
wire \registers~2356_combout ;
wire \registers~983_q ;
wire \registers~1015_q ;
wire \registers~951feeder_combout ;
wire \registers~951_q ;
wire \registers~919_q ;
wire \registers~1404_combout ;
wire \registers~247feeder_combout ;
wire \registers~247_q ;
wire \registers~55feeder_combout ;
wire \registers~55_q ;
wire \registers~119_q ;
wire \registers~87_q ;
wire \registers~2347_combout ;
wire \registers~215_q ;
wire \registers~183feeder_combout ;
wire \registers~183_q ;
wire \registers~151_q ;
wire \registers~1392_combout ;
wire \read_data1~32_combout ;
wire \write_data[24]~input_o ;
wire \registers~1016feeder_combout ;
wire \registers~1016_q ;
wire \registers~952feeder_combout ;
wire \registers~952_q ;
wire \registers~984_q ;
wire \registers~888feeder_combout ;
wire \registers~888_q ;
wire \registers~856_q ;
wire \registers~824feeder_combout ;
wire \registers~824_q ;
wire \registers~792_q ;
wire \registers~2369_combout ;
wire \registers~920_q ;
wire \registers~1420_combout ;
wire \registers~760feeder_combout ;
wire \registers~760_q ;
wire \registers~728_q ;
wire \registers~600_q ;
wire \registers~568_q ;
wire \registers~632feeder_combout ;
wire \registers~632_q ;
wire \registers~536_q ;
wire \registers~2365_combout ;
wire \registers~696_q ;
wire \registers~664_q ;
wire \registers~1416_combout ;
wire \registers~312feeder_combout ;
wire \registers~312_q ;
wire \registers~344_q ;
wire \registers~376feeder_combout ;
wire \registers~376_q ;
wire \registers~280_q ;
wire \registers~2361_combout ;
wire \registers~504feeder_combout ;
wire \registers~504_q ;
wire \registers~472_q ;
wire \registers~440_q ;
wire \registers~408_q ;
wire \registers~1412_combout ;
wire \registers~56feeder_combout ;
wire \registers~56_q ;
wire \registers~120_q ;
wire \registers~88_q ;
wire \registers~2360_combout ;
wire \registers~216_q ;
wire \registers~184feeder_combout ;
wire \registers~184_q ;
wire \registers~248feeder_combout ;
wire \registers~248_q ;
wire \registers~152_q ;
wire \registers~1408_combout ;
wire \read_data1~28_combout ;
wire \write_data[25]~input_o ;
wire \registers~761feeder_combout ;
wire \registers~761_q ;
wire \registers~729_q ;
wire \registers~697feeder_combout ;
wire \registers~697_q ;
wire \registers~601_q ;
wire \registers~633_q ;
wire \registers~569feeder_combout ;
wire \registers~569_q ;
wire \registers~537_q ;
wire \registers~2378_combout ;
wire \registers~665_q ;
wire \registers~1432_combout ;
wire \registers~889_q ;
wire \registers~857_q ;
wire \registers~825_q ;
wire \registers~793_q ;
wire \registers~2382_combout ;
wire \registers~1017feeder_combout ;
wire \registers~1017_q ;
wire \registers~985_q ;
wire \registers~953feeder_combout ;
wire \registers~953_q ;
wire \registers~921_q ;
wire \registers~1436_combout ;
wire \registers~441_q ;
wire \registers~473_q ;
wire \registers~505_q ;
wire \registers~313_q ;
wire \registers~345_q ;
wire \registers~377_q ;
wire \registers~281_q ;
wire \registers~2374_combout ;
wire \registers~409_q ;
wire \registers~1428_combout ;
wire \registers~57feeder_combout ;
wire \registers~57_q ;
wire \registers~121_q ;
wire \registers~89_q ;
wire \registers~2373_combout ;
wire \registers~217_q ;
wire \registers~249feeder_combout ;
wire \registers~249_q ;
wire \registers~185feeder_combout ;
wire \registers~185_q ;
wire \registers~153_q ;
wire \registers~1424_combout ;
wire \read_data1~24_combout ;
wire \write_data[26]~input_o ;
wire \registers~858_q ;
wire \registers~890feeder_combout ;
wire \registers~890_q ;
wire \registers~826_q ;
wire \registers~794_q ;
wire \registers~2395_combout ;
wire \registers~1018_q ;
wire \registers~986_q ;
wire \registers~954feeder_combout ;
wire \registers~954_q ;
wire \registers~922_q ;
wire \registers~1452_combout ;
wire \registers~762_q ;
wire \registers~730_q ;
wire \registers~698feeder_combout ;
wire \registers~698_q ;
wire \registers~634_q ;
wire \registers~602_q ;
wire \registers~570feeder_combout ;
wire \registers~570_q ;
wire \registers~538_q ;
wire \registers~2391_combout ;
wire \registers~666_q ;
wire \registers~1448_combout ;
wire \registers~378_q ;
wire \registers~346_q ;
wire \registers~314feeder_combout ;
wire \registers~314_q ;
wire \registers~282_q ;
wire \registers~2387_combout ;
wire \registers~474_q ;
wire \registers~506_q ;
wire \registers~442feeder_combout ;
wire \registers~442_q ;
wire \registers~410_q ;
wire \registers~1444_combout ;
wire \registers~250_q ;
wire \registers~186_q ;
wire \registers~218_q ;
wire \registers~90_q ;
wire \registers~122_q ;
wire \registers~58feeder_combout ;
wire \registers~58_q ;
wire \registers~2386_combout ;
wire \registers~154_q ;
wire \registers~1440_combout ;
wire \read_data1~20_combout ;
wire \write_data[27]~input_o ;
wire \registers~443_q ;
wire \registers~475_q ;
wire \registers~507feeder_combout ;
wire \registers~507_q ;
wire \registers~379feeder_combout ;
wire \registers~379_q ;
wire \registers~347_q ;
wire \registers~315feeder_combout ;
wire \registers~315_q ;
wire \registers~283_q ;
wire \registers~2400_combout ;
wire \registers~411_q ;
wire \registers~1460_combout ;
wire \registers~763_q ;
wire \registers~699_q ;
wire \registers~731_q ;
wire \registers~571_q ;
wire \registers~603_q ;
wire \registers~635_q ;
wire \registers~539_q ;
wire \registers~2404_combout ;
wire \registers~667_q ;
wire \registers~1464_combout ;
wire \registers~1019feeder_combout ;
wire \registers~1019_q ;
wire \registers~987_q ;
wire \registers~955feeder_combout ;
wire \registers~955_q ;
wire \registers~859_q ;
wire \registers~827feeder_combout ;
wire \registers~827_q ;
wire \registers~891feeder_combout ;
wire \registers~891_q ;
wire \registers~795_q ;
wire \registers~2408_combout ;
wire \registers~923_q ;
wire \registers~1468_combout ;
wire \registers~251_q ;
wire \registers~219_q ;
wire \registers~187feeder_combout ;
wire \registers~187_q ;
wire \registers~59feeder_combout ;
wire \registers~59_q ;
wire \registers~123_q ;
wire \registers~91_q ;
wire \registers~2399_combout ;
wire \registers~155_q ;
wire \registers~1456_combout ;
wire \read_data1~16_combout ;
wire \write_data[28]~input_o ;
wire \registers~700feeder_combout ;
wire \registers~700_q ;
wire \registers~732_q ;
wire \registers~604_q ;
wire \registers~572feeder_combout ;
wire \registers~572_q ;
wire \registers~636feeder_combout ;
wire \registers~636_q ;
wire \registers~540_q ;
wire \registers~2417_combout ;
wire \registers~764feeder_combout ;
wire \registers~764_q ;
wire \registers~668_q ;
wire \registers~1480_combout ;
wire \registers~956feeder_combout ;
wire \registers~956_q ;
wire \registers~988_q ;
wire \registers~860_q ;
wire \registers~892feeder_combout ;
wire \registers~892_q ;
wire \registers~828feeder_combout ;
wire \registers~828_q ;
wire \registers~796_q ;
wire \registers~2421_combout ;
wire \registers~1020_q ;
wire \registers~924_q ;
wire \registers~1484_combout ;
wire \registers~380feeder_combout ;
wire \registers~380_q ;
wire \registers~348_q ;
wire \registers~316feeder_combout ;
wire \registers~316_q ;
wire \registers~284_q ;
wire \registers~2413_combout ;
wire \registers~476_q ;
wire \registers~508feeder_combout ;
wire \registers~508_q ;
wire \registers~444feeder_combout ;
wire \registers~444_q ;
wire \registers~412_q ;
wire \registers~1476_combout ;
wire \registers~92_q ;
wire \registers~124_q ;
wire \registers~60_q ;
wire \registers~2412_combout ;
wire \registers~220_q ;
wire \registers~252feeder_combout ;
wire \registers~252_q ;
wire \registers~188feeder_combout ;
wire \registers~188_q ;
wire \registers~156_q ;
wire \registers~1472_combout ;
wire \read_data1~12_combout ;
wire \write_data[29]~input_o ;
wire \registers~701_q ;
wire \registers~765_q ;
wire \registers~733_q ;
wire \registers~605_q ;
wire \registers~573feeder_combout ;
wire \registers~573_q ;
wire \registers~637feeder_combout ;
wire \registers~637_q ;
wire \registers~541_q ;
wire \registers~2430_combout ;
wire \registers~669_q ;
wire \registers~1496_combout ;
wire \registers~509_q ;
wire \registers~477_q ;
wire \registers~317_q ;
wire \registers~349_q ;
wire \registers~381feeder_combout ;
wire \registers~381_q ;
wire \registers~285_q ;
wire \registers~2426_combout ;
wire \registers~445_q ;
wire \registers~413_q ;
wire \registers~1492_combout ;
wire \registers~893feeder_combout ;
wire \registers~893_q ;
wire \registers~861_q ;
wire \registers~829feeder_combout ;
wire \registers~829_q ;
wire \registers~797_q ;
wire \registers~2434_combout ;
wire \registers~989_q ;
wire \registers~957feeder_combout ;
wire \registers~957_q ;
wire \registers~1021feeder_combout ;
wire \registers~1021_q ;
wire \registers~925_q ;
wire \registers~1500_combout ;
wire \registers~253feeder_combout ;
wire \registers~253_q ;
wire \registers~93_q ;
wire \registers~61_q ;
wire \registers~125_q ;
wire \registers~2425_combout ;
wire \registers~221_q ;
wire \registers~189feeder_combout ;
wire \registers~189_q ;
wire \registers~157_q ;
wire \registers~1488_combout ;
wire \read_data1~8_combout ;
wire \write_data[30]~input_o ;
wire \registers~1022feeder_combout ;
wire \registers~1022_q ;
wire \registers~894_q ;
wire \registers~862_q ;
wire \registers~830_q ;
wire \registers~798_q ;
wire \registers~2447_combout ;
wire \registers~990_q ;
wire \registers~958_q ;
wire \registers~926_q ;
wire \registers~1516_combout ;
wire \registers~766feeder_combout ;
wire \registers~766_q ;
wire \registers~574_q ;
wire \registers~606_q ;
wire \registers~638feeder_combout ;
wire \registers~638_q ;
wire \registers~542_q ;
wire \registers~2443_combout ;
wire \registers~734_q ;
wire \registers~702feeder_combout ;
wire \registers~702_q ;
wire \registers~670_q ;
wire \registers~1512_combout ;
wire \registers~510_q ;
wire \registers~446feeder_combout ;
wire \registers~446_q ;
wire \registers~478_q ;
wire \registers~382_q ;
wire \registers~350_q ;
wire \registers~318feeder_combout ;
wire \registers~318_q ;
wire \registers~286_q ;
wire \registers~2439_combout ;
wire \registers~414_q ;
wire \registers~1508_combout ;
wire \registers~94_q ;
wire \registers~126_q ;
wire \registers~62_q ;
wire \registers~2438_combout ;
wire \registers~222_q ;
wire \registers~254feeder_combout ;
wire \registers~254_q ;
wire \registers~190feeder_combout ;
wire \registers~190_q ;
wire \registers~158_q ;
wire \registers~1504_combout ;
wire \read_data1~4_combout ;
wire \write_data[31]~input_o ;
wire \registers~703feeder_combout ;
wire \registers~703_q ;
wire \registers~767_q ;
wire \registers~735_q ;
wire \registers~575feeder_combout ;
wire \registers~575_q ;
wire \registers~607_q ;
wire \registers~639_q ;
wire \registers~543_q ;
wire \registers~2456_combout ;
wire \registers~671_q ;
wire \registers~1528_combout ;
wire \registers~447_q ;
wire \registers~479_q ;
wire \registers~511_q ;
wire \registers~351_q ;
wire \registers~319_q ;
wire \registers~383_q ;
wire \registers~287_q ;
wire \registers~2452_combout ;
wire \registers~415_q ;
wire \registers~1524_combout ;
wire \registers~863_q ;
wire \registers~895_q ;
wire \registers~831feeder_combout ;
wire \registers~831_q ;
wire \registers~799_q ;
wire \registers~2460_combout ;
wire \registers~991_q ;
wire \registers~959_q ;
wire \registers~1023_q ;
wire \registers~927_q ;
wire \registers~1532_combout ;
wire \registers~191feeder_combout ;
wire \registers~191_q ;
wire \registers~223_q ;
wire \registers~255feeder_combout ;
wire \registers~255_q ;
wire \registers~95_q ;
wire \registers~127_q ;
wire \registers~63feeder_combout ;
wire \registers~63_q ;
wire \registers~2451_combout ;
wire \registers~159_q ;
wire \registers~1520_combout ;
wire \read_data1~0_combout ;
wire \read_addr2[1]~input_o ;
wire \read_addr2[2]~input_o ;
wire \read_addr2[0]~input_o ;
wire \read_addr2[4]~input_o ;
wire \read_addr2[3]~input_o ;
wire \Equal1~0_combout ;
wire \registers~2473_combout ;
wire \registers~1548_combout ;
wire \registers~2469_combout ;
wire \registers~1544_combout ;
wire \registers~2465_combout ;
wire \registers~1540_combout ;
wire \registers~2464_combout ;
wire \registers~1536_combout ;
wire \read_data2~124_combout ;
wire \registers~2482_combout ;
wire \registers~1560_combout ;
wire \registers~2478_combout ;
wire \registers~1556_combout ;
wire \registers~2486_combout ;
wire \registers~1564_combout ;
wire \registers~2477_combout ;
wire \registers~1552_combout ;
wire \read_data2~120_combout ;
wire \registers~2499_combout ;
wire \registers~1580_combout ;
wire \registers~2495_combout ;
wire \registers~1576_combout ;
wire \registers~2491_combout ;
wire \registers~1572_combout ;
wire \registers~2490_combout ;
wire \registers~1568_combout ;
wire \read_data2~116_combout ;
wire \registers~2512_combout ;
wire \registers~1596_combout ;
wire \registers~2508_combout ;
wire \registers~1592_combout ;
wire \registers~2504_combout ;
wire \registers~1588_combout ;
wire \registers~2503_combout ;
wire \registers~1584_combout ;
wire \read_data2~112_combout ;
wire \registers~2517_combout ;
wire \registers~1604_combout ;
wire \registers~2521_combout ;
wire \registers~1608_combout ;
wire \registers~2525_combout ;
wire \registers~1612_combout ;
wire \registers~2516_combout ;
wire \registers~1600_combout ;
wire \read_data2~108_combout ;
wire \registers~2538_combout ;
wire \registers~1628_combout ;
wire \registers~2534_combout ;
wire \registers~1624_combout ;
wire \registers~2530_combout ;
wire \registers~1620_combout ;
wire \registers~2529_combout ;
wire \registers~1616_combout ;
wire \read_data2~104_combout ;
wire \registers~2543_combout ;
wire \registers~1636_combout ;
wire \registers~2547_combout ;
wire \registers~1640_combout ;
wire \registers~2551_combout ;
wire \registers~1644_combout ;
wire \registers~2542_combout ;
wire \registers~1632_combout ;
wire \read_data2~100_combout ;
wire \registers~2560_combout ;
wire \registers~1656_combout ;
wire \registers~2564_combout ;
wire \registers~1660_combout ;
wire \registers~2556_combout ;
wire \registers~1652_combout ;
wire \registers~2555_combout ;
wire \registers~1648_combout ;
wire \read_data2~96_combout ;
wire \registers~2569_combout ;
wire \registers~1668_combout ;
wire \registers~2573_combout ;
wire \registers~1672_combout ;
wire \registers~2577_combout ;
wire \registers~1676_combout ;
wire \registers~2568_combout ;
wire \registers~1664_combout ;
wire \read_data2~92_combout ;
wire \registers~2582_combout ;
wire \registers~1684_combout ;
wire \registers~2586_combout ;
wire \registers~1688_combout ;
wire \registers~2590_combout ;
wire \registers~1692_combout ;
wire \registers~2581_combout ;
wire \registers~1680_combout ;
wire \read_data2~88_combout ;
wire \registers~2595_combout ;
wire \registers~1700_combout ;
wire \registers~2599_combout ;
wire \registers~1704_combout ;
wire \registers~2603_combout ;
wire \registers~1708_combout ;
wire \registers~2594_combout ;
wire \registers~1696_combout ;
wire \read_data2~84_combout ;
wire \registers~2616_combout ;
wire \registers~1724_combout ;
wire \registers~2608_combout ;
wire \registers~1716_combout ;
wire \registers~2612_combout ;
wire \registers~1720_combout ;
wire \registers~2607_combout ;
wire \registers~1712_combout ;
wire \read_data2~80_combout ;
wire \registers~2625_combout ;
wire \registers~1736_combout ;
wire \registers~2621_combout ;
wire \registers~1732_combout ;
wire \registers~2629_combout ;
wire \registers~1740_combout ;
wire \registers~2620_combout ;
wire \registers~1728_combout ;
wire \read_data2~76_combout ;
wire \registers~2642_combout ;
wire \registers~1756_combout ;
wire \registers~2638_combout ;
wire \registers~1752_combout ;
wire \registers~2634_combout ;
wire \registers~1748_combout ;
wire \registers~2633_combout ;
wire \registers~1744_combout ;
wire \read_data2~72_combout ;
wire \registers~2647_combout ;
wire \registers~1764_combout ;
wire \registers~2651_combout ;
wire \registers~1768_combout ;
wire \registers~2655_combout ;
wire \registers~1772_combout ;
wire \registers~2646_combout ;
wire \registers~1760_combout ;
wire \read_data2~68_combout ;
wire \registers~2660_combout ;
wire \registers~1780_combout ;
wire \registers~2664_combout ;
wire \registers~1784_combout ;
wire \registers~2668_combout ;
wire \registers~1788_combout ;
wire \registers~2659_combout ;
wire \registers~1776_combout ;
wire \read_data2~64_combout ;
wire \registers~2673_combout ;
wire \registers~1796_combout ;
wire \registers~2677_combout ;
wire \registers~1800_combout ;
wire \registers~2681_combout ;
wire \registers~1804_combout ;
wire \registers~2672_combout ;
wire \registers~1792_combout ;
wire \read_data2~60_combout ;
wire \registers~2694_combout ;
wire \registers~1820_combout ;
wire \registers~2690_combout ;
wire \registers~1816_combout ;
wire \registers~2686_combout ;
wire \registers~1812_combout ;
wire \registers~2685_combout ;
wire \registers~1808_combout ;
wire \read_data2~56_combout ;
wire \registers~2699_combout ;
wire \registers~1828_combout ;
wire \registers~2703_combout ;
wire \registers~1832_combout ;
wire \registers~2707_combout ;
wire \registers~1836_combout ;
wire \registers~2698_combout ;
wire \registers~1824_combout ;
wire \read_data2~52_combout ;
wire \registers~2712_combout ;
wire \registers~1844_combout ;
wire \registers~2716_combout ;
wire \registers~1848_combout ;
wire \registers~2720_combout ;
wire \registers~1852_combout ;
wire \registers~2711_combout ;
wire \registers~1840_combout ;
wire \read_data2~48_combout ;
wire \registers~2733_combout ;
wire \registers~1868_combout ;
wire \registers~2729_combout ;
wire \registers~1864_combout ;
wire \registers~2725_combout ;
wire \registers~1860_combout ;
wire \registers~2724_combout ;
wire \registers~1856_combout ;
wire \read_data2~44_combout ;
wire \registers~2746_combout ;
wire \registers~1884_combout ;
wire \registers~2742_combout ;
wire \registers~1880_combout ;
wire \registers~2738_combout ;
wire \registers~1876_combout ;
wire \registers~2737_combout ;
wire \registers~1872_combout ;
wire \read_data2~40_combout ;
wire \registers~2759_combout ;
wire \registers~1900_combout ;
wire \registers~2755_combout ;
wire \registers~1896_combout ;
wire \registers~2751_combout ;
wire \registers~1892_combout ;
wire \registers~2750_combout ;
wire \registers~1888_combout ;
wire \read_data2~36_combout ;
wire \registers~2768_combout ;
wire \registers~1912_combout ;
wire \registers~2764_combout ;
wire \registers~1908_combout ;
wire \registers~2772_combout ;
wire \registers~1916_combout ;
wire \registers~2763_combout ;
wire \registers~1904_combout ;
wire \read_data2~32_combout ;
wire \registers~2785_combout ;
wire \registers~1932_combout ;
wire \registers~2781_combout ;
wire \registers~1928_combout ;
wire \registers~2777_combout ;
wire \registers~1924_combout ;
wire \registers~2776_combout ;
wire \registers~1920_combout ;
wire \read_data2~28_combout ;
wire \registers~2790_combout ;
wire \registers~1940_combout ;
wire \registers~2794_combout ;
wire \registers~1944_combout ;
wire \registers~2798_combout ;
wire \registers~1948_combout ;
wire \registers~2789_combout ;
wire \registers~1936_combout ;
wire \read_data2~24_combout ;
wire \registers~2807_combout ;
wire \registers~1960_combout ;
wire \registers~2803_combout ;
wire \registers~1956_combout ;
wire \registers~2811_combout ;
wire \registers~1964_combout ;
wire \registers~2802_combout ;
wire \registers~1952_combout ;
wire \read_data2~20_combout ;
wire \registers~2816_combout ;
wire \registers~1972_combout ;
wire \registers~2824_combout ;
wire \registers~1980_combout ;
wire \registers~2820_combout ;
wire \registers~1976_combout ;
wire \registers~2815_combout ;
wire \registers~1968_combout ;
wire \read_data2~16_combout ;
wire \registers~2833_combout ;
wire \registers~1992_combout ;
wire \registers~2829_combout ;
wire \registers~1988_combout ;
wire \registers~2837_combout ;
wire \registers~1996_combout ;
wire \registers~2828_combout ;
wire \registers~1984_combout ;
wire \read_data2~12_combout ;
wire \registers~2846_combout ;
wire \registers~2008_combout ;
wire \registers~2842_combout ;
wire \registers~2004_combout ;
wire \registers~2850_combout ;
wire \registers~2012_combout ;
wire \registers~2841_combout ;
wire \registers~2000_combout ;
wire \read_data2~8_combout ;
wire \registers~2859_combout ;
wire \registers~2024_combout ;
wire \registers~2863_combout ;
wire \registers~2028_combout ;
wire \registers~2855_combout ;
wire \registers~2020_combout ;
wire \registers~2854_combout ;
wire \registers~2016_combout ;
wire \read_data2~4_combout ;
wire \registers~2868_combout ;
wire \registers~2036_combout ;
wire \registers~2872_combout ;
wire \registers~2040_combout ;
wire \registers~2876_combout ;
wire \registers~2044_combout ;
wire \registers~2867_combout ;
wire \registers~2032_combout ;
wire \read_data2~0_combout ;


// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \read_data1[0]~output (
	.i(\read_data1~124_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[0]),
	.obar());
// synopsys translate_off
defparam \read_data1[0]~output .bus_hold = "false";
defparam \read_data1[0]~output .open_drain_output = "false";
defparam \read_data1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \read_data1[1]~output (
	.i(\read_data1~120_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[1]),
	.obar());
// synopsys translate_off
defparam \read_data1[1]~output .bus_hold = "false";
defparam \read_data1[1]~output .open_drain_output = "false";
defparam \read_data1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \read_data1[2]~output (
	.i(\read_data1~116_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[2]),
	.obar());
// synopsys translate_off
defparam \read_data1[2]~output .bus_hold = "false";
defparam \read_data1[2]~output .open_drain_output = "false";
defparam \read_data1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \read_data1[3]~output (
	.i(\read_data1~112_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[3]),
	.obar());
// synopsys translate_off
defparam \read_data1[3]~output .bus_hold = "false";
defparam \read_data1[3]~output .open_drain_output = "false";
defparam \read_data1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \read_data1[4]~output (
	.i(\read_data1~108_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[4]),
	.obar());
// synopsys translate_off
defparam \read_data1[4]~output .bus_hold = "false";
defparam \read_data1[4]~output .open_drain_output = "false";
defparam \read_data1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \read_data1[5]~output (
	.i(\read_data1~104_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[5]),
	.obar());
// synopsys translate_off
defparam \read_data1[5]~output .bus_hold = "false";
defparam \read_data1[5]~output .open_drain_output = "false";
defparam \read_data1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \read_data1[6]~output (
	.i(\read_data1~100_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[6]),
	.obar());
// synopsys translate_off
defparam \read_data1[6]~output .bus_hold = "false";
defparam \read_data1[6]~output .open_drain_output = "false";
defparam \read_data1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \read_data1[7]~output (
	.i(\read_data1~96_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[7]),
	.obar());
// synopsys translate_off
defparam \read_data1[7]~output .bus_hold = "false";
defparam \read_data1[7]~output .open_drain_output = "false";
defparam \read_data1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \read_data1[8]~output (
	.i(\read_data1~92_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[8]),
	.obar());
// synopsys translate_off
defparam \read_data1[8]~output .bus_hold = "false";
defparam \read_data1[8]~output .open_drain_output = "false";
defparam \read_data1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \read_data1[9]~output (
	.i(\read_data1~88_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[9]),
	.obar());
// synopsys translate_off
defparam \read_data1[9]~output .bus_hold = "false";
defparam \read_data1[9]~output .open_drain_output = "false";
defparam \read_data1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \read_data1[10]~output (
	.i(\read_data1~84_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[10]),
	.obar());
// synopsys translate_off
defparam \read_data1[10]~output .bus_hold = "false";
defparam \read_data1[10]~output .open_drain_output = "false";
defparam \read_data1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \read_data1[11]~output (
	.i(\read_data1~80_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[11]),
	.obar());
// synopsys translate_off
defparam \read_data1[11]~output .bus_hold = "false";
defparam \read_data1[11]~output .open_drain_output = "false";
defparam \read_data1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \read_data1[12]~output (
	.i(\read_data1~76_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[12]),
	.obar());
// synopsys translate_off
defparam \read_data1[12]~output .bus_hold = "false";
defparam \read_data1[12]~output .open_drain_output = "false";
defparam \read_data1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \read_data1[13]~output (
	.i(\read_data1~72_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[13]),
	.obar());
// synopsys translate_off
defparam \read_data1[13]~output .bus_hold = "false";
defparam \read_data1[13]~output .open_drain_output = "false";
defparam \read_data1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \read_data1[14]~output (
	.i(\read_data1~68_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[14]),
	.obar());
// synopsys translate_off
defparam \read_data1[14]~output .bus_hold = "false";
defparam \read_data1[14]~output .open_drain_output = "false";
defparam \read_data1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \read_data1[15]~output (
	.i(\read_data1~64_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[15]),
	.obar());
// synopsys translate_off
defparam \read_data1[15]~output .bus_hold = "false";
defparam \read_data1[15]~output .open_drain_output = "false";
defparam \read_data1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \read_data1[16]~output (
	.i(\read_data1~60_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[16]),
	.obar());
// synopsys translate_off
defparam \read_data1[16]~output .bus_hold = "false";
defparam \read_data1[16]~output .open_drain_output = "false";
defparam \read_data1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \read_data1[17]~output (
	.i(\read_data1~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[17]),
	.obar());
// synopsys translate_off
defparam \read_data1[17]~output .bus_hold = "false";
defparam \read_data1[17]~output .open_drain_output = "false";
defparam \read_data1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \read_data1[18]~output (
	.i(\read_data1~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[18]),
	.obar());
// synopsys translate_off
defparam \read_data1[18]~output .bus_hold = "false";
defparam \read_data1[18]~output .open_drain_output = "false";
defparam \read_data1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \read_data1[19]~output (
	.i(\read_data1~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[19]),
	.obar());
// synopsys translate_off
defparam \read_data1[19]~output .bus_hold = "false";
defparam \read_data1[19]~output .open_drain_output = "false";
defparam \read_data1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \read_data1[20]~output (
	.i(\read_data1~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[20]),
	.obar());
// synopsys translate_off
defparam \read_data1[20]~output .bus_hold = "false";
defparam \read_data1[20]~output .open_drain_output = "false";
defparam \read_data1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \read_data1[21]~output (
	.i(\read_data1~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[21]),
	.obar());
// synopsys translate_off
defparam \read_data1[21]~output .bus_hold = "false";
defparam \read_data1[21]~output .open_drain_output = "false";
defparam \read_data1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \read_data1[22]~output (
	.i(\read_data1~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[22]),
	.obar());
// synopsys translate_off
defparam \read_data1[22]~output .bus_hold = "false";
defparam \read_data1[22]~output .open_drain_output = "false";
defparam \read_data1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \read_data1[23]~output (
	.i(\read_data1~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[23]),
	.obar());
// synopsys translate_off
defparam \read_data1[23]~output .bus_hold = "false";
defparam \read_data1[23]~output .open_drain_output = "false";
defparam \read_data1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \read_data1[24]~output (
	.i(\read_data1~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[24]),
	.obar());
// synopsys translate_off
defparam \read_data1[24]~output .bus_hold = "false";
defparam \read_data1[24]~output .open_drain_output = "false";
defparam \read_data1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \read_data1[25]~output (
	.i(\read_data1~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[25]),
	.obar());
// synopsys translate_off
defparam \read_data1[25]~output .bus_hold = "false";
defparam \read_data1[25]~output .open_drain_output = "false";
defparam \read_data1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \read_data1[26]~output (
	.i(\read_data1~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[26]),
	.obar());
// synopsys translate_off
defparam \read_data1[26]~output .bus_hold = "false";
defparam \read_data1[26]~output .open_drain_output = "false";
defparam \read_data1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \read_data1[27]~output (
	.i(\read_data1~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[27]),
	.obar());
// synopsys translate_off
defparam \read_data1[27]~output .bus_hold = "false";
defparam \read_data1[27]~output .open_drain_output = "false";
defparam \read_data1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \read_data1[28]~output (
	.i(\read_data1~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[28]),
	.obar());
// synopsys translate_off
defparam \read_data1[28]~output .bus_hold = "false";
defparam \read_data1[28]~output .open_drain_output = "false";
defparam \read_data1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \read_data1[29]~output (
	.i(\read_data1~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[29]),
	.obar());
// synopsys translate_off
defparam \read_data1[29]~output .bus_hold = "false";
defparam \read_data1[29]~output .open_drain_output = "false";
defparam \read_data1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \read_data1[30]~output (
	.i(\read_data1~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[30]),
	.obar());
// synopsys translate_off
defparam \read_data1[30]~output .bus_hold = "false";
defparam \read_data1[30]~output .open_drain_output = "false";
defparam \read_data1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \read_data1[31]~output (
	.i(\read_data1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data1[31]),
	.obar());
// synopsys translate_off
defparam \read_data1[31]~output .bus_hold = "false";
defparam \read_data1[31]~output .open_drain_output = "false";
defparam \read_data1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \read_data2[0]~output (
	.i(\read_data2~124_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[0]),
	.obar());
// synopsys translate_off
defparam \read_data2[0]~output .bus_hold = "false";
defparam \read_data2[0]~output .open_drain_output = "false";
defparam \read_data2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \read_data2[1]~output (
	.i(\read_data2~120_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[1]),
	.obar());
// synopsys translate_off
defparam \read_data2[1]~output .bus_hold = "false";
defparam \read_data2[1]~output .open_drain_output = "false";
defparam \read_data2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \read_data2[2]~output (
	.i(\read_data2~116_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[2]),
	.obar());
// synopsys translate_off
defparam \read_data2[2]~output .bus_hold = "false";
defparam \read_data2[2]~output .open_drain_output = "false";
defparam \read_data2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \read_data2[3]~output (
	.i(\read_data2~112_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[3]),
	.obar());
// synopsys translate_off
defparam \read_data2[3]~output .bus_hold = "false";
defparam \read_data2[3]~output .open_drain_output = "false";
defparam \read_data2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \read_data2[4]~output (
	.i(\read_data2~108_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[4]),
	.obar());
// synopsys translate_off
defparam \read_data2[4]~output .bus_hold = "false";
defparam \read_data2[4]~output .open_drain_output = "false";
defparam \read_data2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \read_data2[5]~output (
	.i(\read_data2~104_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[5]),
	.obar());
// synopsys translate_off
defparam \read_data2[5]~output .bus_hold = "false";
defparam \read_data2[5]~output .open_drain_output = "false";
defparam \read_data2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \read_data2[6]~output (
	.i(\read_data2~100_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[6]),
	.obar());
// synopsys translate_off
defparam \read_data2[6]~output .bus_hold = "false";
defparam \read_data2[6]~output .open_drain_output = "false";
defparam \read_data2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \read_data2[7]~output (
	.i(\read_data2~96_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[7]),
	.obar());
// synopsys translate_off
defparam \read_data2[7]~output .bus_hold = "false";
defparam \read_data2[7]~output .open_drain_output = "false";
defparam \read_data2[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \read_data2[8]~output (
	.i(\read_data2~92_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[8]),
	.obar());
// synopsys translate_off
defparam \read_data2[8]~output .bus_hold = "false";
defparam \read_data2[8]~output .open_drain_output = "false";
defparam \read_data2[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \read_data2[9]~output (
	.i(\read_data2~88_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[9]),
	.obar());
// synopsys translate_off
defparam \read_data2[9]~output .bus_hold = "false";
defparam \read_data2[9]~output .open_drain_output = "false";
defparam \read_data2[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \read_data2[10]~output (
	.i(\read_data2~84_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[10]),
	.obar());
// synopsys translate_off
defparam \read_data2[10]~output .bus_hold = "false";
defparam \read_data2[10]~output .open_drain_output = "false";
defparam \read_data2[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \read_data2[11]~output (
	.i(\read_data2~80_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[11]),
	.obar());
// synopsys translate_off
defparam \read_data2[11]~output .bus_hold = "false";
defparam \read_data2[11]~output .open_drain_output = "false";
defparam \read_data2[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \read_data2[12]~output (
	.i(\read_data2~76_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[12]),
	.obar());
// synopsys translate_off
defparam \read_data2[12]~output .bus_hold = "false";
defparam \read_data2[12]~output .open_drain_output = "false";
defparam \read_data2[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \read_data2[13]~output (
	.i(\read_data2~72_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[13]),
	.obar());
// synopsys translate_off
defparam \read_data2[13]~output .bus_hold = "false";
defparam \read_data2[13]~output .open_drain_output = "false";
defparam \read_data2[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \read_data2[14]~output (
	.i(\read_data2~68_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[14]),
	.obar());
// synopsys translate_off
defparam \read_data2[14]~output .bus_hold = "false";
defparam \read_data2[14]~output .open_drain_output = "false";
defparam \read_data2[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \read_data2[15]~output (
	.i(\read_data2~64_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[15]),
	.obar());
// synopsys translate_off
defparam \read_data2[15]~output .bus_hold = "false";
defparam \read_data2[15]~output .open_drain_output = "false";
defparam \read_data2[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \read_data2[16]~output (
	.i(\read_data2~60_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[16]),
	.obar());
// synopsys translate_off
defparam \read_data2[16]~output .bus_hold = "false";
defparam \read_data2[16]~output .open_drain_output = "false";
defparam \read_data2[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \read_data2[17]~output (
	.i(\read_data2~56_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[17]),
	.obar());
// synopsys translate_off
defparam \read_data2[17]~output .bus_hold = "false";
defparam \read_data2[17]~output .open_drain_output = "false";
defparam \read_data2[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \read_data2[18]~output (
	.i(\read_data2~52_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[18]),
	.obar());
// synopsys translate_off
defparam \read_data2[18]~output .bus_hold = "false";
defparam \read_data2[18]~output .open_drain_output = "false";
defparam \read_data2[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \read_data2[19]~output (
	.i(\read_data2~48_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[19]),
	.obar());
// synopsys translate_off
defparam \read_data2[19]~output .bus_hold = "false";
defparam \read_data2[19]~output .open_drain_output = "false";
defparam \read_data2[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \read_data2[20]~output (
	.i(\read_data2~44_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[20]),
	.obar());
// synopsys translate_off
defparam \read_data2[20]~output .bus_hold = "false";
defparam \read_data2[20]~output .open_drain_output = "false";
defparam \read_data2[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \read_data2[21]~output (
	.i(\read_data2~40_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[21]),
	.obar());
// synopsys translate_off
defparam \read_data2[21]~output .bus_hold = "false";
defparam \read_data2[21]~output .open_drain_output = "false";
defparam \read_data2[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \read_data2[22]~output (
	.i(\read_data2~36_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[22]),
	.obar());
// synopsys translate_off
defparam \read_data2[22]~output .bus_hold = "false";
defparam \read_data2[22]~output .open_drain_output = "false";
defparam \read_data2[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \read_data2[23]~output (
	.i(\read_data2~32_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[23]),
	.obar());
// synopsys translate_off
defparam \read_data2[23]~output .bus_hold = "false";
defparam \read_data2[23]~output .open_drain_output = "false";
defparam \read_data2[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \read_data2[24]~output (
	.i(\read_data2~28_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[24]),
	.obar());
// synopsys translate_off
defparam \read_data2[24]~output .bus_hold = "false";
defparam \read_data2[24]~output .open_drain_output = "false";
defparam \read_data2[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \read_data2[25]~output (
	.i(\read_data2~24_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[25]),
	.obar());
// synopsys translate_off
defparam \read_data2[25]~output .bus_hold = "false";
defparam \read_data2[25]~output .open_drain_output = "false";
defparam \read_data2[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \read_data2[26]~output (
	.i(\read_data2~20_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[26]),
	.obar());
// synopsys translate_off
defparam \read_data2[26]~output .bus_hold = "false";
defparam \read_data2[26]~output .open_drain_output = "false";
defparam \read_data2[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \read_data2[27]~output (
	.i(\read_data2~16_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[27]),
	.obar());
// synopsys translate_off
defparam \read_data2[27]~output .bus_hold = "false";
defparam \read_data2[27]~output .open_drain_output = "false";
defparam \read_data2[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \read_data2[28]~output (
	.i(\read_data2~12_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[28]),
	.obar());
// synopsys translate_off
defparam \read_data2[28]~output .bus_hold = "false";
defparam \read_data2[28]~output .open_drain_output = "false";
defparam \read_data2[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \read_data2[29]~output (
	.i(\read_data2~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[29]),
	.obar());
// synopsys translate_off
defparam \read_data2[29]~output .bus_hold = "false";
defparam \read_data2[29]~output .open_drain_output = "false";
defparam \read_data2[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \read_data2[30]~output (
	.i(\read_data2~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[30]),
	.obar());
// synopsys translate_off
defparam \read_data2[30]~output .bus_hold = "false";
defparam \read_data2[30]~output .open_drain_output = "false";
defparam \read_data2[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \read_data2[31]~output (
	.i(\read_data2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(read_data2[31]),
	.obar());
// synopsys translate_off
defparam \read_data2[31]~output .bus_hold = "false";
defparam \read_data2[31]~output .open_drain_output = "false";
defparam \read_data2[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N35
cyclonev_io_ibuf \read_addr1[4]~input (
	.i(read_addr1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_addr1[4]~input_o ));
// synopsys translate_off
defparam \read_addr1[4]~input .bus_hold = "false";
defparam \read_addr1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \read_addr1[0]~input (
	.i(read_addr1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_addr1[0]~input_o ));
// synopsys translate_off
defparam \read_addr1[0]~input .bus_hold = "false";
defparam \read_addr1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \read_addr1[2]~input (
	.i(read_addr1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_addr1[2]~input_o ));
// synopsys translate_off
defparam \read_addr1[2]~input .bus_hold = "false";
defparam \read_addr1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \read_addr1[3]~input (
	.i(read_addr1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_addr1[3]~input_o ));
// synopsys translate_off
defparam \read_addr1[3]~input .bus_hold = "false";
defparam \read_addr1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \read_addr1[1]~input (
	.i(read_addr1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_addr1[1]~input_o ));
// synopsys translate_off
defparam \read_addr1[1]~input .bus_hold = "false";
defparam \read_addr1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N21
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[4]~input_o  & (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & !\read_addr1[3]~input_o ))) ) )

	.dataa(!\read_addr1[4]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\read_addr1[2]~input_o ),
	.datad(!\read_addr1[3]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h8000000080000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N52
cyclonev_io_ibuf \write_data[0]~input (
	.i(write_data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[0]~input_o ));
// synopsys translate_off
defparam \write_data[0]~input .bus_hold = "false";
defparam \write_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \write_addr[1]~input (
	.i(write_addr[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_addr[1]~input_o ));
// synopsys translate_off
defparam \write_addr[1]~input .bus_hold = "false";
defparam \write_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N1
cyclonev_io_ibuf \write_addr[3]~input (
	.i(write_addr[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_addr[3]~input_o ));
// synopsys translate_off
defparam \write_addr[3]~input .bus_hold = "false";
defparam \write_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
cyclonev_io_ibuf \write_enable~input (
	.i(write_enable),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_enable~input_o ));
// synopsys translate_off
defparam \write_enable~input .bus_hold = "false";
defparam \write_enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \write_addr[0]~input (
	.i(write_addr[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_addr[0]~input_o ));
// synopsys translate_off
defparam \write_addr[0]~input .bus_hold = "false";
defparam \write_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \write_addr[4]~input (
	.i(write_addr[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_addr[4]~input_o ));
// synopsys translate_off
defparam \write_addr[4]~input .bus_hold = "false";
defparam \write_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \write_addr[2]~input (
	.i(write_addr[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_addr[2]~input_o ));
// synopsys translate_off
defparam \write_addr[2]~input .bus_hold = "false";
defparam \write_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N3
cyclonev_lcell_comb \registers~2906 (
// Equation(s):
// \registers~2906_combout  = ( \write_addr[4]~input_o  & ( !\write_addr[2]~input_o  & ( (\write_addr[1]~input_o  & (!\write_addr[3]~input_o  & (\write_enable~input_o  & !\write_addr[0]~input_o ))) ) ) )

	.dataa(!\write_addr[1]~input_o ),
	.datab(!\write_addr[3]~input_o ),
	.datac(!\write_enable~input_o ),
	.datad(!\write_addr[0]~input_o ),
	.datae(!\write_addr[4]~input_o ),
	.dataf(!\write_addr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2906_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2906 .extended_lut = "off";
defparam \registers~2906 .lut_mask = 64'h0000040000000000;
defparam \registers~2906 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N2
dffeas \registers~576 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~576_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~576 .is_wysiwyg = "true";
defparam \registers~576 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N0
cyclonev_lcell_comb \registers~608feeder (
// Equation(s):
// \registers~608feeder_combout  = ( \write_data[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~608feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~608feeder .extended_lut = "off";
defparam \registers~608feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~608feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N27
cyclonev_lcell_comb \registers~2904 (
// Equation(s):
// \registers~2904_combout  = ( \write_addr[4]~input_o  & ( !\write_addr[3]~input_o  & ( (\write_addr[1]~input_o  & (!\write_addr[2]~input_o  & (\write_enable~input_o  & \write_addr[0]~input_o ))) ) ) )

	.dataa(!\write_addr[1]~input_o ),
	.datab(!\write_addr[2]~input_o ),
	.datac(!\write_enable~input_o ),
	.datad(!\write_addr[0]~input_o ),
	.datae(!\write_addr[4]~input_o ),
	.dataf(!\write_addr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2904_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2904 .extended_lut = "off";
defparam \registers~2904 .lut_mask = 64'h0000000400000000;
defparam \registers~2904 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N2
dffeas \registers~608 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~608feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~608_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~608 .is_wysiwyg = "true";
defparam \registers~608 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \registers~544feeder (
// Equation(s):
// \registers~544feeder_combout  = \write_data[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~544feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~544feeder .extended_lut = "off";
defparam \registers~544feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~544feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N57
cyclonev_lcell_comb \registers~2903 (
// Equation(s):
// \registers~2903_combout  = ( \write_addr[0]~input_o  & ( !\write_addr[2]~input_o  & ( (!\write_addr[3]~input_o  & (\write_addr[4]~input_o  & (\write_enable~input_o  & !\write_addr[1]~input_o ))) ) ) )

	.dataa(!\write_addr[3]~input_o ),
	.datab(!\write_addr[4]~input_o ),
	.datac(!\write_enable~input_o ),
	.datad(!\write_addr[1]~input_o ),
	.datae(!\write_addr[0]~input_o ),
	.dataf(!\write_addr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2903_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2903 .extended_lut = "off";
defparam \registers~2903 .lut_mask = 64'h0000020000000000;
defparam \registers~2903 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N20
dffeas \registers~544 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~544feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~544_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~544 .is_wysiwyg = "true";
defparam \registers~544 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N12
cyclonev_lcell_comb \registers~2905 (
// Equation(s):
// \registers~2905_combout  = ( \write_enable~input_o  & ( !\write_addr[3]~input_o  & ( (!\write_addr[1]~input_o  & (!\write_addr[2]~input_o  & (\write_addr[4]~input_o  & !\write_addr[0]~input_o ))) ) ) )

	.dataa(!\write_addr[1]~input_o ),
	.datab(!\write_addr[2]~input_o ),
	.datac(!\write_addr[4]~input_o ),
	.datad(!\write_addr[0]~input_o ),
	.datae(!\write_enable~input_o ),
	.dataf(!\write_addr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2905_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2905 .extended_lut = "off";
defparam \registers~2905 .lut_mask = 64'h0000080000000000;
defparam \registers~2905 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N32
dffeas \registers~512 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~512_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~512 .is_wysiwyg = "true";
defparam \registers~512 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \registers~2053 (
// Equation(s):
// \registers~2053_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~512_q ))) # (\read_addr1[0]~input_o  & ((((\registers~544_q ))) # (\read_addr1[2]~input_o ))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~576_q ))) # (\read_addr1[0]~input_o  & ((((\registers~608_q ))) # (\read_addr1[2]~input_o ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~576_q ),
	.datad(!\registers~608_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~544_q ),
	.datag(!\registers~512_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2053_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2053 .extended_lut = "on";
defparam \registers~2053 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2053 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N45
cyclonev_lcell_comb \registers~2894 (
// Equation(s):
// \registers~2894_combout  = ( !\write_addr[0]~input_o  & ( \write_addr[4]~input_o  & ( (!\write_addr[3]~input_o  & (\write_addr[2]~input_o  & (\write_enable~input_o  & \write_addr[1]~input_o ))) ) ) )

	.dataa(!\write_addr[3]~input_o ),
	.datab(!\write_addr[2]~input_o ),
	.datac(!\write_enable~input_o ),
	.datad(!\write_addr[1]~input_o ),
	.datae(!\write_addr[0]~input_o ),
	.dataf(!\write_addr[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2894_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2894 .extended_lut = "off";
defparam \registers~2894 .lut_mask = 64'h0000000000020000;
defparam \registers~2894 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N56
dffeas \registers~704 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~704_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~704 .is_wysiwyg = "true";
defparam \registers~704 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N9
cyclonev_lcell_comb \registers~2892 (
// Equation(s):
// \registers~2892_combout  = ( \write_addr[4]~input_o  & ( !\write_addr[3]~input_o  & ( (\write_addr[2]~input_o  & (\write_addr[1]~input_o  & (\write_enable~input_o  & \write_addr[0]~input_o ))) ) ) )

	.dataa(!\write_addr[2]~input_o ),
	.datab(!\write_addr[1]~input_o ),
	.datac(!\write_enable~input_o ),
	.datad(!\write_addr[0]~input_o ),
	.datae(!\write_addr[4]~input_o ),
	.dataf(!\write_addr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2892_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2892 .extended_lut = "off";
defparam \registers~2892 .lut_mask = 64'h0000000100000000;
defparam \registers~2892 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N49
dffeas \registers~736 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~736_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~736 .is_wysiwyg = "true";
defparam \registers~736 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N57
cyclonev_lcell_comb \registers~2891 (
// Equation(s):
// \registers~2891_combout  = ( \write_enable~input_o  & ( !\write_addr[3]~input_o  & ( (\write_addr[4]~input_o  & (\write_addr[0]~input_o  & (!\write_addr[1]~input_o  & \write_addr[2]~input_o ))) ) ) )

	.dataa(!\write_addr[4]~input_o ),
	.datab(!\write_addr[0]~input_o ),
	.datac(!\write_addr[1]~input_o ),
	.datad(!\write_addr[2]~input_o ),
	.datae(!\write_enable~input_o ),
	.dataf(!\write_addr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2891_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2891 .extended_lut = "off";
defparam \registers~2891 .lut_mask = 64'h0000001000000000;
defparam \registers~2891 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N35
dffeas \registers~672 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~672_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~672 .is_wysiwyg = "true";
defparam \registers~672 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N54
cyclonev_lcell_comb \registers~2893 (
// Equation(s):
// \registers~2893_combout  = ( \write_addr[2]~input_o  & ( !\write_addr[0]~input_o  & ( (!\write_addr[3]~input_o  & (\write_addr[4]~input_o  & (!\write_addr[1]~input_o  & \write_enable~input_o ))) ) ) )

	.dataa(!\write_addr[3]~input_o ),
	.datab(!\write_addr[4]~input_o ),
	.datac(!\write_addr[1]~input_o ),
	.datad(!\write_enable~input_o ),
	.datae(!\write_addr[2]~input_o ),
	.dataf(!\write_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2893_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2893 .extended_lut = "off";
defparam \registers~2893 .lut_mask = 64'h0000002000000000;
defparam \registers~2893 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N2
dffeas \registers~640 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~640_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~640 .is_wysiwyg = "true";
defparam \registers~640 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N0
cyclonev_lcell_comb \registers~1032 (
// Equation(s):
// \registers~1032_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2053_combout  & (\read_addr1[2]~input_o  & (\registers~640_q ))) # (\registers~2053_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~672_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2053_combout  & (\read_addr1[2]~input_o  & (\registers~704_q ))) # (\registers~2053_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~736_q ))))) ) )

	.dataa(!\registers~2053_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~704_q ),
	.datad(!\registers~736_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~672_q ),
	.datag(!\registers~640_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1032_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1032 .extended_lut = "on";
defparam \registers~1032 .lut_mask = 64'h4646465757574657;
defparam \registers~1032 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N12
cyclonev_lcell_comb \registers~2902 (
// Equation(s):
// \registers~2902_combout  = ( !\write_addr[2]~input_o  & ( \write_addr[1]~input_o  & ( (!\write_addr[4]~input_o  & (\write_addr[3]~input_o  & (!\write_addr[0]~input_o  & \write_enable~input_o ))) ) ) )

	.dataa(!\write_addr[4]~input_o ),
	.datab(!\write_addr[3]~input_o ),
	.datac(!\write_addr[0]~input_o ),
	.datad(!\write_enable~input_o ),
	.datae(!\write_addr[2]~input_o ),
	.dataf(!\write_addr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2902_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2902 .extended_lut = "off";
defparam \registers~2902 .lut_mask = 64'h0000000000200000;
defparam \registers~2902 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N56
dffeas \registers~320 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~320_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~320 .is_wysiwyg = "true";
defparam \registers~320 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N21
cyclonev_lcell_comb \registers~2899 (
// Equation(s):
// \registers~2899_combout  = ( \write_addr[0]~input_o  & ( !\write_addr[4]~input_o  & ( (\write_addr[3]~input_o  & (!\write_addr[2]~input_o  & (\write_enable~input_o  & !\write_addr[1]~input_o ))) ) ) )

	.dataa(!\write_addr[3]~input_o ),
	.datab(!\write_addr[2]~input_o ),
	.datac(!\write_enable~input_o ),
	.datad(!\write_addr[1]~input_o ),
	.datae(!\write_addr[0]~input_o ),
	.dataf(!\write_addr[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2899_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2899 .extended_lut = "off";
defparam \registers~2899 .lut_mask = 64'h0000040000000000;
defparam \registers~2899 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N56
dffeas \registers~288 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~288_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~288 .is_wysiwyg = "true";
defparam \registers~288 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N24
cyclonev_lcell_comb \registers~2900 (
// Equation(s):
// \registers~2900_combout  = ( \write_addr[3]~input_o  & ( !\write_addr[4]~input_o  & ( (\write_addr[1]~input_o  & (!\write_addr[2]~input_o  & (\write_addr[0]~input_o  & \write_enable~input_o ))) ) ) )

	.dataa(!\write_addr[1]~input_o ),
	.datab(!\write_addr[2]~input_o ),
	.datac(!\write_addr[0]~input_o ),
	.datad(!\write_enable~input_o ),
	.datae(!\write_addr[3]~input_o ),
	.dataf(!\write_addr[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2900_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2900 .extended_lut = "off";
defparam \registers~2900 .lut_mask = 64'h0000000400000000;
defparam \registers~2900 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N20
dffeas \registers~352 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~352_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~352 .is_wysiwyg = "true";
defparam \registers~352 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N57
cyclonev_lcell_comb \registers~2901 (
// Equation(s):
// \registers~2901_combout  = ( !\write_addr[1]~input_o  & ( \write_addr[3]~input_o  & ( (!\write_addr[2]~input_o  & (!\write_addr[4]~input_o  & (\write_enable~input_o  & !\write_addr[0]~input_o ))) ) ) )

	.dataa(!\write_addr[2]~input_o ),
	.datab(!\write_addr[4]~input_o ),
	.datac(!\write_enable~input_o ),
	.datad(!\write_addr[0]~input_o ),
	.datae(!\write_addr[1]~input_o ),
	.dataf(!\write_addr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2901_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2901 .extended_lut = "off";
defparam \registers~2901 .lut_mask = 64'h0000000008000000;
defparam \registers~2901 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N32
dffeas \registers~256 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~256 .is_wysiwyg = "true";
defparam \registers~256 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N30
cyclonev_lcell_comb \registers~2049 (
// Equation(s):
// \registers~2049_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~256_q )) # (\read_addr1[0]~input_o  & (((\registers~288_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~320_q )) # (\read_addr1[0]~input_o  & (((\registers~352_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~320_q ),
	.datad(!\registers~288_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~352_q ),
	.datag(!\registers~256_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2049_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2049 .extended_lut = "on";
defparam \registers~2049 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2049 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N21
cyclonev_lcell_comb \registers~2890 (
// Equation(s):
// \registers~2890_combout  = ( \write_addr[1]~input_o  & ( !\write_addr[4]~input_o  & ( (\write_addr[2]~input_o  & (\write_addr[3]~input_o  & (\write_enable~input_o  & !\write_addr[0]~input_o ))) ) ) )

	.dataa(!\write_addr[2]~input_o ),
	.datab(!\write_addr[3]~input_o ),
	.datac(!\write_enable~input_o ),
	.datad(!\write_addr[0]~input_o ),
	.datae(!\write_addr[1]~input_o ),
	.dataf(!\write_addr[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2890_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2890 .extended_lut = "off";
defparam \registers~2890 .lut_mask = 64'h0000010000000000;
defparam \registers~2890 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N50
dffeas \registers~448 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~448_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~448 .is_wysiwyg = "true";
defparam \registers~448 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N6
cyclonev_lcell_comb \registers~2888 (
// Equation(s):
// \registers~2888_combout  = ( \write_addr[3]~input_o  & ( !\write_addr[4]~input_o  & ( (\write_addr[2]~input_o  & (\write_addr[1]~input_o  & (\write_addr[0]~input_o  & \write_enable~input_o ))) ) ) )

	.dataa(!\write_addr[2]~input_o ),
	.datab(!\write_addr[1]~input_o ),
	.datac(!\write_addr[0]~input_o ),
	.datad(!\write_enable~input_o ),
	.datae(!\write_addr[3]~input_o ),
	.dataf(!\write_addr[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2888_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2888 .extended_lut = "off";
defparam \registers~2888 .lut_mask = 64'h0000000100000000;
defparam \registers~2888 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N44
dffeas \registers~480 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~480_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~480 .is_wysiwyg = "true";
defparam \registers~480 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N21
cyclonev_lcell_comb \registers~2887 (
// Equation(s):
// \registers~2887_combout  = ( \write_enable~input_o  & ( \write_addr[3]~input_o  & ( (!\write_addr[4]~input_o  & (\write_addr[0]~input_o  & (!\write_addr[1]~input_o  & \write_addr[2]~input_o ))) ) ) )

	.dataa(!\write_addr[4]~input_o ),
	.datab(!\write_addr[0]~input_o ),
	.datac(!\write_addr[1]~input_o ),
	.datad(!\write_addr[2]~input_o ),
	.datae(!\write_enable~input_o ),
	.dataf(!\write_addr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2887_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2887 .extended_lut = "off";
defparam \registers~2887 .lut_mask = 64'h0000000000000020;
defparam \registers~2887 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N32
dffeas \registers~416 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~416_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~416 .is_wysiwyg = "true";
defparam \registers~416 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N15
cyclonev_lcell_comb \registers~2889 (
// Equation(s):
// \registers~2889_combout  = ( !\write_addr[1]~input_o  & ( \write_addr[2]~input_o  & ( (!\write_addr[4]~input_o  & (\write_addr[3]~input_o  & (\write_enable~input_o  & !\write_addr[0]~input_o ))) ) ) )

	.dataa(!\write_addr[4]~input_o ),
	.datab(!\write_addr[3]~input_o ),
	.datac(!\write_enable~input_o ),
	.datad(!\write_addr[0]~input_o ),
	.datae(!\write_addr[1]~input_o ),
	.dataf(!\write_addr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2889_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2889 .extended_lut = "off";
defparam \registers~2889 .lut_mask = 64'h0000000002000000;
defparam \registers~2889 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N32
dffeas \registers~384 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~384_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~384 .is_wysiwyg = "true";
defparam \registers~384 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N30
cyclonev_lcell_comb \registers~1028 (
// Equation(s):
// \registers~1028_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2049_combout  & (\read_addr1[2]~input_o  & (\registers~384_q ))) # (\registers~2049_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~416_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2049_combout  & (\read_addr1[2]~input_o  & (\registers~448_q ))) # (\registers~2049_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~480_q ))))) ) )

	.dataa(!\registers~2049_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~448_q ),
	.datad(!\registers~480_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~416_q ),
	.datag(!\registers~384_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1028_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1028 .extended_lut = "on";
defparam \registers~1028 .lut_mask = 64'h4646465757574657;
defparam \registers~1028 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N9
cyclonev_lcell_comb \registers~800feeder (
// Equation(s):
// \registers~800feeder_combout  = ( \write_data[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~800feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~800feeder .extended_lut = "off";
defparam \registers~800feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~800feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N27
cyclonev_lcell_comb \registers~2907 (
// Equation(s):
// \registers~2907_combout  = ( \write_addr[0]~input_o  & ( !\write_addr[1]~input_o  & ( (\write_addr[4]~input_o  & (!\write_addr[2]~input_o  & (\write_enable~input_o  & \write_addr[3]~input_o ))) ) ) )

	.dataa(!\write_addr[4]~input_o ),
	.datab(!\write_addr[2]~input_o ),
	.datac(!\write_enable~input_o ),
	.datad(!\write_addr[3]~input_o ),
	.datae(!\write_addr[0]~input_o ),
	.dataf(!\write_addr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2907_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2907 .extended_lut = "off";
defparam \registers~2907 .lut_mask = 64'h0000000400000000;
defparam \registers~2907 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N11
dffeas \registers~800 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~800feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~800_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~800 .is_wysiwyg = "true";
defparam \registers~800 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N24
cyclonev_lcell_comb \registers~2910 (
// Equation(s):
// \registers~2910_combout  = ( \write_addr[1]~input_o  & ( !\write_addr[0]~input_o  & ( (\write_addr[4]~input_o  & (!\write_addr[2]~input_o  & (\write_addr[3]~input_o  & \write_enable~input_o ))) ) ) )

	.dataa(!\write_addr[4]~input_o ),
	.datab(!\write_addr[2]~input_o ),
	.datac(!\write_addr[3]~input_o ),
	.datad(!\write_enable~input_o ),
	.datae(!\write_addr[1]~input_o ),
	.dataf(!\write_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2910_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2910 .extended_lut = "off";
defparam \registers~2910 .lut_mask = 64'h0000000400000000;
defparam \registers~2910 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N50
dffeas \registers~832 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~832_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~832 .is_wysiwyg = "true";
defparam \registers~832 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N6
cyclonev_lcell_comb \registers~2908 (
// Equation(s):
// \registers~2908_combout  = ( \write_enable~input_o  & ( \write_addr[3]~input_o  & ( (\write_addr[1]~input_o  & (!\write_addr[2]~input_o  & (\write_addr[4]~input_o  & \write_addr[0]~input_o ))) ) ) )

	.dataa(!\write_addr[1]~input_o ),
	.datab(!\write_addr[2]~input_o ),
	.datac(!\write_addr[4]~input_o ),
	.datad(!\write_addr[0]~input_o ),
	.datae(!\write_enable~input_o ),
	.dataf(!\write_addr[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2908_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2908 .extended_lut = "off";
defparam \registers~2908 .lut_mask = 64'h0000000000000004;
defparam \registers~2908 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N44
dffeas \registers~864 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~864_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~864 .is_wysiwyg = "true";
defparam \registers~864 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N18
cyclonev_lcell_comb \registers~2909 (
// Equation(s):
// \registers~2909_combout  = ( \write_addr[4]~input_o  & ( !\write_addr[0]~input_o  & ( (\write_addr[3]~input_o  & (!\write_addr[2]~input_o  & (!\write_addr[1]~input_o  & \write_enable~input_o ))) ) ) )

	.dataa(!\write_addr[3]~input_o ),
	.datab(!\write_addr[2]~input_o ),
	.datac(!\write_addr[1]~input_o ),
	.datad(!\write_enable~input_o ),
	.datae(!\write_addr[4]~input_o ),
	.dataf(!\write_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2909_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2909 .extended_lut = "off";
defparam \registers~2909 .lut_mask = 64'h0000004000000000;
defparam \registers~2909 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N32
dffeas \registers~768 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~768_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~768 .is_wysiwyg = "true";
defparam \registers~768 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N30
cyclonev_lcell_comb \registers~2057 (
// Equation(s):
// \registers~2057_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & ((\registers~768_q ))) # (\read_addr1[0]~input_o  & (\registers~800_q ))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~832_q )) # (\read_addr1[0]~input_o  & ((\registers~864_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~800_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~832_q ),
	.datad(!\registers~864_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[0]~input_o ),
	.datag(!\registers~768_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2057_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2057 .extended_lut = "on";
defparam \registers~2057 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \registers~2057 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N33
cyclonev_lcell_comb \registers~2898 (
// Equation(s):
// \registers~2898_combout  = ( !\write_addr[0]~input_o  & ( \write_addr[1]~input_o  & ( (\write_addr[3]~input_o  & (\write_addr[2]~input_o  & (\write_enable~input_o  & \write_addr[4]~input_o ))) ) ) )

	.dataa(!\write_addr[3]~input_o ),
	.datab(!\write_addr[2]~input_o ),
	.datac(!\write_enable~input_o ),
	.datad(!\write_addr[4]~input_o ),
	.datae(!\write_addr[0]~input_o ),
	.dataf(!\write_addr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2898_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2898 .extended_lut = "off";
defparam \registers~2898 .lut_mask = 64'h0000000000010000;
defparam \registers~2898 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N20
dffeas \registers~960 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~960_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~960 .is_wysiwyg = "true";
defparam \registers~960 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N27
cyclonev_lcell_comb \registers~928feeder (
// Equation(s):
// \registers~928feeder_combout  = ( \write_data[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~928feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~928feeder .extended_lut = "off";
defparam \registers~928feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~928feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N30
cyclonev_lcell_comb \registers~2895 (
// Equation(s):
// \registers~2895_combout  = ( !\write_addr[1]~input_o  & ( \write_addr[0]~input_o  & ( (\write_addr[3]~input_o  & (\write_addr[2]~input_o  & (\write_addr[4]~input_o  & \write_enable~input_o ))) ) ) )

	.dataa(!\write_addr[3]~input_o ),
	.datab(!\write_addr[2]~input_o ),
	.datac(!\write_addr[4]~input_o ),
	.datad(!\write_enable~input_o ),
	.datae(!\write_addr[1]~input_o ),
	.dataf(!\write_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2895_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2895 .extended_lut = "off";
defparam \registers~2895 .lut_mask = 64'h0000000000010000;
defparam \registers~2895 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N29
dffeas \registers~928 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~928feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~928 .is_wysiwyg = "true";
defparam \registers~928 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N30
cyclonev_lcell_comb \registers~2896 (
// Equation(s):
// \registers~2896_combout  = ( \write_enable~input_o  & ( \write_addr[0]~input_o  & ( (\write_addr[4]~input_o  & (\write_addr[3]~input_o  & (\write_addr[2]~input_o  & \write_addr[1]~input_o ))) ) ) )

	.dataa(!\write_addr[4]~input_o ),
	.datab(!\write_addr[3]~input_o ),
	.datac(!\write_addr[2]~input_o ),
	.datad(!\write_addr[1]~input_o ),
	.datae(!\write_enable~input_o ),
	.dataf(!\write_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2896_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2896 .extended_lut = "off";
defparam \registers~2896 .lut_mask = 64'h0000000000000001;
defparam \registers~2896 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N14
dffeas \registers~992 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~992 .is_wysiwyg = "true";
defparam \registers~992 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N18
cyclonev_lcell_comb \registers~2897 (
// Equation(s):
// \registers~2897_combout  = ( \write_addr[4]~input_o  & ( !\write_addr[1]~input_o  & ( (\write_addr[2]~input_o  & (\write_addr[3]~input_o  & (!\write_addr[0]~input_o  & \write_enable~input_o ))) ) ) )

	.dataa(!\write_addr[2]~input_o ),
	.datab(!\write_addr[3]~input_o ),
	.datac(!\write_addr[0]~input_o ),
	.datad(!\write_enable~input_o ),
	.datae(!\write_addr[4]~input_o ),
	.dataf(!\write_addr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2897_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2897 .extended_lut = "off";
defparam \registers~2897 .lut_mask = 64'h0000001000000000;
defparam \registers~2897 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N32
dffeas \registers~896 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~896_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~896 .is_wysiwyg = "true";
defparam \registers~896 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N30
cyclonev_lcell_comb \registers~1036 (
// Equation(s):
// \registers~1036_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2057_combout  & (\read_addr1[2]~input_o  & (\registers~896_q ))) # (\registers~2057_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~928_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2057_combout  & (\read_addr1[2]~input_o  & (\registers~960_q ))) # (\registers~2057_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~992_q ))))) ) )

	.dataa(!\registers~2057_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~960_q ),
	.datad(!\registers~928_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~992_q ),
	.datag(!\registers~896_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1036_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1036 .extended_lut = "on";
defparam \registers~1036 .lut_mask = 64'h4657464646575757;
defparam \registers~1036 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N36
cyclonev_lcell_comb \registers~160feeder (
// Equation(s):
// \registers~160feeder_combout  = \write_data[0]~input_o 

	.dataa(gnd),
	.datab(!\write_data[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~160feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~160feeder .extended_lut = "off";
defparam \registers~160feeder .lut_mask = 64'h3333333333333333;
defparam \registers~160feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N36
cyclonev_lcell_comb \registers~2880 (
// Equation(s):
// \registers~2880_combout  = ( \write_addr[2]~input_o  & ( !\write_addr[1]~input_o  & ( (!\write_addr[4]~input_o  & (!\write_addr[3]~input_o  & (\write_addr[0]~input_o  & \write_enable~input_o ))) ) ) )

	.dataa(!\write_addr[4]~input_o ),
	.datab(!\write_addr[3]~input_o ),
	.datac(!\write_addr[0]~input_o ),
	.datad(!\write_enable~input_o ),
	.datae(!\write_addr[2]~input_o ),
	.dataf(!\write_addr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2880_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2880 .extended_lut = "off";
defparam \registers~2880 .lut_mask = 64'h0000000800000000;
defparam \registers~2880 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N37
dffeas \registers~160 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~160 .is_wysiwyg = "true";
defparam \registers~160 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N0
cyclonev_lcell_comb \registers~2886 (
// Equation(s):
// \registers~2886_combout  = ( \write_addr[2]~input_o  & ( !\write_addr[4]~input_o  & ( (\write_addr[1]~input_o  & (!\write_addr[3]~input_o  & (!\write_addr[0]~input_o  & \write_enable~input_o ))) ) ) )

	.dataa(!\write_addr[1]~input_o ),
	.datab(!\write_addr[3]~input_o ),
	.datac(!\write_addr[0]~input_o ),
	.datad(!\write_enable~input_o ),
	.datae(!\write_addr[2]~input_o ),
	.dataf(!\write_addr[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2886_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2886 .extended_lut = "off";
defparam \registers~2886 .lut_mask = 64'h0000004000000000;
defparam \registers~2886 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N32
dffeas \registers~192 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~192 .is_wysiwyg = "true";
defparam \registers~192 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N42
cyclonev_lcell_comb \registers~2881 (
// Equation(s):
// \registers~2881_combout  = ( !\write_addr[4]~input_o  & ( \write_addr[0]~input_o  & ( (!\write_addr[3]~input_o  & (\write_addr[2]~input_o  & (\write_addr[1]~input_o  & \write_enable~input_o ))) ) ) )

	.dataa(!\write_addr[3]~input_o ),
	.datab(!\write_addr[2]~input_o ),
	.datac(!\write_addr[1]~input_o ),
	.datad(!\write_enable~input_o ),
	.datae(!\write_addr[4]~input_o ),
	.dataf(!\write_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2881_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2881 .extended_lut = "off";
defparam \registers~2881 .lut_mask = 64'h0000000000020000;
defparam \registers~2881 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N44
dffeas \registers~224 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~224 .is_wysiwyg = "true";
defparam \registers~224 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N30
cyclonev_lcell_comb \registers~32feeder (
// Equation(s):
// \registers~32feeder_combout  = ( \write_data[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~32feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~32feeder .extended_lut = "off";
defparam \registers~32feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~32feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N51
cyclonev_lcell_comb \registers~2883 (
// Equation(s):
// \registers~2883_combout  = ( \write_addr[0]~input_o  & ( !\write_addr[2]~input_o  & ( (!\write_addr[3]~input_o  & (!\write_addr[4]~input_o  & (\write_enable~input_o  & !\write_addr[1]~input_o ))) ) ) )

	.dataa(!\write_addr[3]~input_o ),
	.datab(!\write_addr[4]~input_o ),
	.datac(!\write_enable~input_o ),
	.datad(!\write_addr[1]~input_o ),
	.datae(!\write_addr[0]~input_o ),
	.dataf(!\write_addr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2883_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2883 .extended_lut = "off";
defparam \registers~2883 .lut_mask = 64'h0000080000000000;
defparam \registers~2883 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N32
dffeas \registers~32 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~32feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~32 .is_wysiwyg = "true";
defparam \registers~32 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N54
cyclonev_lcell_comb \registers~2885 (
// Equation(s):
// \registers~2885_combout  = ( !\write_addr[3]~input_o  & ( \write_addr[1]~input_o  & ( (!\write_addr[2]~input_o  & (!\write_addr[4]~input_o  & (!\write_addr[0]~input_o  & \write_enable~input_o ))) ) ) )

	.dataa(!\write_addr[2]~input_o ),
	.datab(!\write_addr[4]~input_o ),
	.datac(!\write_addr[0]~input_o ),
	.datad(!\write_enable~input_o ),
	.datae(!\write_addr[3]~input_o ),
	.dataf(!\write_addr[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2885_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2885 .extended_lut = "off";
defparam \registers~2885 .lut_mask = 64'h0000000000800000;
defparam \registers~2885 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N25
dffeas \registers~64 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~64 .is_wysiwyg = "true";
defparam \registers~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N39
cyclonev_lcell_comb \registers~2884 (
// Equation(s):
// \registers~2884_combout  = ( \write_addr[1]~input_o  & ( !\write_addr[2]~input_o  & ( (!\write_addr[4]~input_o  & (!\write_addr[3]~input_o  & (\write_enable~input_o  & \write_addr[0]~input_o ))) ) ) )

	.dataa(!\write_addr[4]~input_o ),
	.datab(!\write_addr[3]~input_o ),
	.datac(!\write_enable~input_o ),
	.datad(!\write_addr[0]~input_o ),
	.datae(!\write_addr[1]~input_o ),
	.dataf(!\write_addr[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2884_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2884 .extended_lut = "off";
defparam \registers~2884 .lut_mask = 64'h0000000800000000;
defparam \registers~2884 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N19
dffeas \registers~96 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~96 .is_wysiwyg = "true";
defparam \registers~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N18
cyclonev_lcell_comb \registers~2048 (
// Equation(s):
// \registers~2048_combout  = ( \registers~96_q  & ( \read_addr1[2]~input_o  & ( \read_addr1[0]~input_o  ) ) ) # ( !\registers~96_q  & ( \read_addr1[2]~input_o  & ( \read_addr1[0]~input_o  ) ) ) # ( \registers~96_q  & ( !\read_addr1[2]~input_o  & ( 
// (!\read_addr1[1]~input_o  & (\read_addr1[0]~input_o  & (\registers~32_q ))) # (\read_addr1[1]~input_o  & (((\registers~64_q )) # (\read_addr1[0]~input_o ))) ) ) ) # ( !\registers~96_q  & ( !\read_addr1[2]~input_o  & ( (!\read_addr1[1]~input_o  & 
// (\read_addr1[0]~input_o  & (\registers~32_q ))) # (\read_addr1[1]~input_o  & (!\read_addr1[0]~input_o  & ((\registers~64_q )))) ) ) )

	.dataa(!\read_addr1[1]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~32_q ),
	.datad(!\registers~64_q ),
	.datae(!\registers~96_q ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2048 .extended_lut = "off";
defparam \registers~2048 .lut_mask = 64'h0246135733333333;
defparam \registers~2048 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y5_N48
cyclonev_lcell_comb \registers~2882 (
// Equation(s):
// \registers~2882_combout  = ( \write_addr[2]~input_o  & ( !\write_addr[0]~input_o  & ( (!\write_addr[3]~input_o  & (!\write_addr[4]~input_o  & (!\write_addr[1]~input_o  & \write_enable~input_o ))) ) ) )

	.dataa(!\write_addr[3]~input_o ),
	.datab(!\write_addr[4]~input_o ),
	.datac(!\write_addr[1]~input_o ),
	.datad(!\write_enable~input_o ),
	.datae(!\write_addr[2]~input_o ),
	.dataf(!\write_addr[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2882_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2882 .extended_lut = "off";
defparam \registers~2882 .lut_mask = 64'h0000008000000000;
defparam \registers~2882 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N32
dffeas \registers~128 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~128 .is_wysiwyg = "true";
defparam \registers~128 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N30
cyclonev_lcell_comb \registers~1024 (
// Equation(s):
// \registers~1024_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2048_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2048_combout  & ((\registers~128_q ))) # (\registers~2048_combout  & (\registers~160_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2048_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2048_combout  & (\registers~192_q )) # (\registers~2048_combout  & ((\registers~224_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~160_q ),
	.datac(!\registers~192_q ),
	.datad(!\registers~224_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2048_combout ),
	.datag(!\registers~128_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1024_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1024 .extended_lut = "on";
defparam \registers~1024 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1024 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N42
cyclonev_lcell_comb \read_data1~124 (
// Equation(s):
// \read_data1~124_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1024_combout )) # (\read_addr1[3]~input_o  & (((\registers~1028_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( 
// (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1032_combout )) # (\read_addr1[3]~input_o  & (((\registers~1036_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\read_addr1[3]~input_o ),
	.datac(!\registers~1032_combout ),
	.datad(!\registers~1028_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1036_combout ),
	.datag(!\registers~1024_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~124 .extended_lut = "on";
defparam \read_data1~124 .lut_mask = 64'h082A0808082A2A2A;
defparam \read_data1~124 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \write_data[1]~input (
	.i(write_data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[1]~input_o ));
// synopsys translate_off
defparam \write_data[1]~input .bus_hold = "false";
defparam \write_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N22
dffeas \registers~801 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~801_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~801 .is_wysiwyg = "true";
defparam \registers~801 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N32
dffeas \registers~833 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~833_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~833 .is_wysiwyg = "true";
defparam \registers~833 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N0
cyclonev_lcell_comb \registers~865feeder (
// Equation(s):
// \registers~865feeder_combout  = ( \write_data[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~865feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~865feeder .extended_lut = "off";
defparam \registers~865feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~865feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N2
dffeas \registers~865 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~865feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~865_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~865 .is_wysiwyg = "true";
defparam \registers~865 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N56
dffeas \registers~769 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~769_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~769 .is_wysiwyg = "true";
defparam \registers~769 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N54
cyclonev_lcell_comb \registers~2070 (
// Equation(s):
// \registers~2070_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~769_q )))) # (\read_addr1[0]~input_o  & (\registers~801_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~833_q )) # (\read_addr1[0]~input_o  & ((\registers~865_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~801_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~833_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~865_q ),
	.datag(!\registers~769_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2070 .extended_lut = "on";
defparam \registers~2070 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~2070 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N44
dffeas \registers~961 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~961_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~961 .is_wysiwyg = "true";
defparam \registers~961 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N25
dffeas \registers~993 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~993 .is_wysiwyg = "true";
defparam \registers~993 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N19
dffeas \registers~929 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~929 .is_wysiwyg = "true";
defparam \registers~929 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N2
dffeas \registers~897 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~897_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~897 .is_wysiwyg = "true";
defparam \registers~897 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N0
cyclonev_lcell_comb \registers~1052 (
// Equation(s):
// \registers~1052_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2070_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2070_combout  & (\registers~897_q )) # (\registers~2070_combout  & (((\registers~929_q )))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2070_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2070_combout  & (\registers~961_q )) # (\registers~2070_combout  & (((\registers~993_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~2070_combout ),
	.datac(!\registers~961_q ),
	.datad(!\registers~993_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~929_q ),
	.datag(!\registers~897_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1052_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1052 .extended_lut = "on";
defparam \registers~1052 .lut_mask = 64'h2626263737372637;
defparam \registers~1052 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N21
cyclonev_lcell_comb \registers~673feeder (
// Equation(s):
// \registers~673feeder_combout  = ( \write_data[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~673feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~673feeder .extended_lut = "off";
defparam \registers~673feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~673feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N22
dffeas \registers~673 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~673feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~673_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~673 .is_wysiwyg = "true";
defparam \registers~673 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N51
cyclonev_lcell_comb \registers~737feeder (
// Equation(s):
// \registers~737feeder_combout  = ( \write_data[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~737feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~737feeder .extended_lut = "off";
defparam \registers~737feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~737feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N53
dffeas \registers~737 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~737feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~737_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~737 .is_wysiwyg = "true";
defparam \registers~737 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N20
dffeas \registers~705 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~705_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~705 .is_wysiwyg = "true";
defparam \registers~705 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N56
dffeas \registers~577 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~577_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~577 .is_wysiwyg = "true";
defparam \registers~577 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N27
cyclonev_lcell_comb \registers~545feeder (
// Equation(s):
// \registers~545feeder_combout  = ( \write_data[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~545feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~545feeder .extended_lut = "off";
defparam \registers~545feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~545feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N29
dffeas \registers~545 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~545feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~545_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~545 .is_wysiwyg = "true";
defparam \registers~545 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N26
dffeas \registers~609 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~609_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~609 .is_wysiwyg = "true";
defparam \registers~609 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N2
dffeas \registers~513 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~513_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~513 .is_wysiwyg = "true";
defparam \registers~513 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N0
cyclonev_lcell_comb \registers~2066 (
// Equation(s):
// \registers~2066_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~513_q )) # (\read_addr1[0]~input_o  & (((\registers~545_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~577_q )) # (\read_addr1[0]~input_o  & (((\registers~609_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~577_q ),
	.datad(!\registers~545_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~609_q ),
	.datag(!\registers~513_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2066 .extended_lut = "on";
defparam \registers~2066 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2066 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N32
dffeas \registers~641 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~641_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~641 .is_wysiwyg = "true";
defparam \registers~641 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N30
cyclonev_lcell_comb \registers~1048 (
// Equation(s):
// \registers~1048_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2066_combout  & (((\registers~641_q  & \read_addr1[2]~input_o )))) # (\registers~2066_combout  & (((!\read_addr1[2]~input_o )) # (\registers~673_q )))) ) ) # ( \read_addr1[1]~input_o  
// & ( ((!\registers~2066_combout  & (((\registers~705_q  & \read_addr1[2]~input_o )))) # (\registers~2066_combout  & (((!\read_addr1[2]~input_o )) # (\registers~737_q )))) ) )

	.dataa(!\registers~673_q ),
	.datab(!\registers~737_q ),
	.datac(!\registers~705_q ),
	.datad(!\registers~2066_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~641_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1048 .extended_lut = "on";
defparam \registers~1048 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1048 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N53
dffeas \registers~481 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~481_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~481 .is_wysiwyg = "true";
defparam \registers~481 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N47
dffeas \registers~417 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~417_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~417 .is_wysiwyg = "true";
defparam \registers~417 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N56
dffeas \registers~449 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~449_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~449 .is_wysiwyg = "true";
defparam \registers~449 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N30
cyclonev_lcell_comb \registers~353feeder (
// Equation(s):
// \registers~353feeder_combout  = ( \write_data[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~353feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~353feeder .extended_lut = "off";
defparam \registers~353feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~353feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N32
dffeas \registers~353 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~353feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~353_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~353 .is_wysiwyg = "true";
defparam \registers~353 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N56
dffeas \registers~321 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~321_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~321 .is_wysiwyg = "true";
defparam \registers~321 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N18
cyclonev_lcell_comb \registers~289feeder (
// Equation(s):
// \registers~289feeder_combout  = \write_data[1]~input_o 

	.dataa(gnd),
	.datab(!\write_data[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~289feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~289feeder .extended_lut = "off";
defparam \registers~289feeder .lut_mask = 64'h3333333333333333;
defparam \registers~289feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N20
dffeas \registers~289 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~289feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~289_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~289 .is_wysiwyg = "true";
defparam \registers~289 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N32
dffeas \registers~257 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~257 .is_wysiwyg = "true";
defparam \registers~257 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N30
cyclonev_lcell_comb \registers~2062 (
// Equation(s):
// \registers~2062_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & (\registers~257_q )) # (\read_addr1[0]~input_o  & ((\registers~289_q )))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~321_q )))) # (\read_addr1[0]~input_o  & (\registers~353_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~353_q ),
	.datac(!\registers~321_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~289_q ),
	.datag(!\registers~257_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2062 .extended_lut = "on";
defparam \registers~2062 .lut_mask = 64'h0A550A770AFF0A77;
defparam \registers~2062 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N32
dffeas \registers~385 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~385_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~385 .is_wysiwyg = "true";
defparam \registers~385 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \registers~1044 (
// Equation(s):
// \registers~1044_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2062_combout  & (((\registers~385_q  & \read_addr1[2]~input_o )))) # (\registers~2062_combout  & (((!\read_addr1[2]~input_o )) # (\registers~417_q )))) ) ) # ( \read_addr1[1]~input_o  
// & ( ((!\registers~2062_combout  & (((\registers~449_q  & \read_addr1[2]~input_o )))) # (\registers~2062_combout  & (((!\read_addr1[2]~input_o )) # (\registers~481_q )))) ) )

	.dataa(!\registers~481_q ),
	.datab(!\registers~417_q ),
	.datac(!\registers~449_q ),
	.datad(!\registers~2062_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~385_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1044_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1044 .extended_lut = "on";
defparam \registers~1044 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1044 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y2_N0
cyclonev_lcell_comb \registers~33feeder (
// Equation(s):
// \registers~33feeder_combout  = ( \write_data[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~33feeder .extended_lut = "off";
defparam \registers~33feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y2_N2
dffeas \registers~33 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~33feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~33 .is_wysiwyg = "true";
defparam \registers~33 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N49
dffeas \registers~65 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~65 .is_wysiwyg = "true";
defparam \registers~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N44
dffeas \registers~97 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~97 .is_wysiwyg = "true";
defparam \registers~97 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N42
cyclonev_lcell_comb \registers~2061 (
// Equation(s):
// \registers~2061_combout  = ( \registers~97_q  & ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & \registers~65_q )) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~97_q  & ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & 
// (!\read_addr1[0]~input_o  & \registers~65_q )) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( \registers~97_q  & ( !\read_addr1[1]~input_o  & ( (\read_addr1[0]~input_o  & ((\registers~33_q ) # (\read_addr1[2]~input_o ))) ) ) ) # ( 
// !\registers~97_q  & ( !\read_addr1[1]~input_o  & ( (\read_addr1[0]~input_o  & ((\registers~33_q ) # (\read_addr1[2]~input_o ))) ) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~33_q ),
	.datad(!\registers~65_q ),
	.datae(!\registers~97_q ),
	.dataf(!\read_addr1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2061_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2061 .extended_lut = "off";
defparam \registers~2061 .lut_mask = 64'h13131313119933BB;
defparam \registers~2061 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N50
dffeas \registers~193 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~193 .is_wysiwyg = "true";
defparam \registers~193 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N5
dffeas \registers~161 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~161 .is_wysiwyg = "true";
defparam \registers~161 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y2_N41
dffeas \registers~225 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~225 .is_wysiwyg = "true";
defparam \registers~225 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N32
dffeas \registers~129 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~129 .is_wysiwyg = "true";
defparam \registers~129 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N30
cyclonev_lcell_comb \registers~1040 (
// Equation(s):
// \registers~1040_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2061_combout  & (\read_addr1[2]~input_o  & (\registers~129_q ))) # (\registers~2061_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~161_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2061_combout  & (\read_addr1[2]~input_o  & (\registers~193_q ))) # (\registers~2061_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~225_q ))))) ) )

	.dataa(!\registers~2061_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~193_q ),
	.datad(!\registers~161_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~225_q ),
	.datag(!\registers~129_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1040 .extended_lut = "on";
defparam \registers~1040 .lut_mask = 64'h4657464646575757;
defparam \registers~1040 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N6
cyclonev_lcell_comb \read_data1~120 (
// Equation(s):
// \read_data1~120_combout  = ( !\read_addr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1040_combout )) # (\read_addr1[3]~input_o  & ((\registers~1044_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( 
// (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (((\registers~1048_combout )))) # (\read_addr1[3]~input_o  & (\registers~1052_combout )))) ) )

	.dataa(!\registers~1052_combout ),
	.datab(!\read_addr1[3]~input_o ),
	.datac(!\registers~1048_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1044_combout ),
	.datag(!\registers~1040_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~120 .extended_lut = "on";
defparam \read_data1~120 .lut_mask = 64'h0C001D003F001D00;
defparam \read_data1~120 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \write_data[2]~input (
	.i(write_data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[2]~input_o ));
// synopsys translate_off
defparam \write_data[2]~input .bus_hold = "false";
defparam \write_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y6_N32
dffeas \registers~994 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~994 .is_wysiwyg = "true";
defparam \registers~994 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N2
dffeas \registers~962 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~962_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~962 .is_wysiwyg = "true";
defparam \registers~962 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N41
dffeas \registers~930 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~930 .is_wysiwyg = "true";
defparam \registers~930 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N39
cyclonev_lcell_comb \registers~802feeder (
// Equation(s):
// \registers~802feeder_combout  = ( \write_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~802feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~802feeder .extended_lut = "off";
defparam \registers~802feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~802feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N41
dffeas \registers~802 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~802feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~802_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~802 .is_wysiwyg = "true";
defparam \registers~802 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N37
dffeas \registers~866 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~866_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~866 .is_wysiwyg = "true";
defparam \registers~866 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N32
dffeas \registers~834 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~834_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~834 .is_wysiwyg = "true";
defparam \registers~834 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N14
dffeas \registers~770 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~770_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~770 .is_wysiwyg = "true";
defparam \registers~770 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N12
cyclonev_lcell_comb \registers~2083 (
// Equation(s):
// \registers~2083_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (((\registers~770_q  & !\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o )) # (\registers~802_q )))) ) ) # ( \read_addr1[1]~input_o  & 
// ( ((!\read_addr1[0]~input_o  & (((\registers~834_q  & !\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o )) # (\registers~866_q )))) ) )

	.dataa(!\registers~802_q ),
	.datab(!\registers~866_q ),
	.datac(!\registers~834_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~770_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2083 .extended_lut = "on";
defparam \registers~2083 .lut_mask = 64'h0F550F3300FF00FF;
defparam \registers~2083 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N2
dffeas \registers~898 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~898_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~898 .is_wysiwyg = "true";
defparam \registers~898 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N0
cyclonev_lcell_comb \registers~1068 (
// Equation(s):
// \registers~1068_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2083_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2083_combout  & (\registers~898_q )) # (\registers~2083_combout  & ((\registers~930_q )))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2083_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2083_combout  & ((\registers~962_q ))) # (\registers~2083_combout  & (\registers~994_q ))))) ) )

	.dataa(!\registers~994_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~962_q ),
	.datad(!\registers~930_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2083_combout ),
	.datag(!\registers~898_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1068 .extended_lut = "on";
defparam \registers~1068 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1068 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N29
dffeas \registers~674 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~674_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~674 .is_wysiwyg = "true";
defparam \registers~674 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N50
dffeas \registers~706 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~706_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~706 .is_wysiwyg = "true";
defparam \registers~706 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N56
dffeas \registers~578 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~578_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~578 .is_wysiwyg = "true";
defparam \registers~578 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \registers~610feeder (
// Equation(s):
// \registers~610feeder_combout  = \write_data[2]~input_o 

	.dataa(!\write_data[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~610feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~610feeder .extended_lut = "off";
defparam \registers~610feeder .lut_mask = 64'h5555555555555555;
defparam \registers~610feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N22
dffeas \registers~610 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~610feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~610_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~610 .is_wysiwyg = "true";
defparam \registers~610 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N36
cyclonev_lcell_comb \registers~546feeder (
// Equation(s):
// \registers~546feeder_combout  = ( \write_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~546feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~546feeder .extended_lut = "off";
defparam \registers~546feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~546feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N37
dffeas \registers~546 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~546feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~546_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~546 .is_wysiwyg = "true";
defparam \registers~546 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N2
dffeas \registers~514 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~514_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~514 .is_wysiwyg = "true";
defparam \registers~514 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \registers~2079 (
// Equation(s):
// \registers~2079_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~514_q )) # (\read_addr1[0]~input_o  & (((\registers~546_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~578_q )) # (\read_addr1[0]~input_o  & (((\registers~610_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~578_q ),
	.datad(!\registers~610_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~546_q ),
	.datag(!\registers~514_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2079_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2079 .extended_lut = "on";
defparam \registers~2079 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2079 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N14
dffeas \registers~738 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~738_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~738 .is_wysiwyg = "true";
defparam \registers~738 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N2
dffeas \registers~642 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~642_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~642 .is_wysiwyg = "true";
defparam \registers~642 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N0
cyclonev_lcell_comb \registers~1064 (
// Equation(s):
// \registers~1064_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2079_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2079_combout  & (((\registers~642_q )))) # (\registers~2079_combout  & (\registers~674_q 
// )))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2079_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2079_combout  & (\registers~706_q )) # (\registers~2079_combout  & ((\registers~738_q )))))) ) )

	.dataa(!\registers~674_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~706_q ),
	.datad(!\registers~2079_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~738_q ),
	.datag(!\registers~642_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1064 .extended_lut = "on";
defparam \registers~1064 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1064 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N8
dffeas \registers~482 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~482_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~482 .is_wysiwyg = "true";
defparam \registers~482 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N2
dffeas \registers~450 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~450_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~450 .is_wysiwyg = "true";
defparam \registers~450 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N41
dffeas \registers~418 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~418_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~418 .is_wysiwyg = "true";
defparam \registers~418 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N6
cyclonev_lcell_comb \registers~290feeder (
// Equation(s):
// \registers~290feeder_combout  = ( \write_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~290feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~290feeder .extended_lut = "off";
defparam \registers~290feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~290feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N7
dffeas \registers~290 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~290feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~290_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~290 .is_wysiwyg = "true";
defparam \registers~290 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N26
dffeas \registers~322 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~322_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~322 .is_wysiwyg = "true";
defparam \registers~322 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N39
cyclonev_lcell_comb \registers~354feeder (
// Equation(s):
// \registers~354feeder_combout  = ( \write_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~354feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~354feeder .extended_lut = "off";
defparam \registers~354feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~354feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N41
dffeas \registers~354 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~354feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~354_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~354 .is_wysiwyg = "true";
defparam \registers~354 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N2
dffeas \registers~258 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~258 .is_wysiwyg = "true";
defparam \registers~258 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \registers~2075 (
// Equation(s):
// \registers~2075_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~258_q )))) # (\read_addr1[0]~input_o  & (\registers~290_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & (\registers~322_q )) # (\read_addr1[0]~input_o  & ((\registers~354_q )))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~290_q ),
	.datac(!\registers~322_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~354_q ),
	.datag(!\registers~258_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2075_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2075 .extended_lut = "on";
defparam \registers~2075 .lut_mask = 64'h0A770A550A770AFF;
defparam \registers~2075 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N32
dffeas \registers~386 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~386_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~386 .is_wysiwyg = "true";
defparam \registers~386 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N30
cyclonev_lcell_comb \registers~1060 (
// Equation(s):
// \registers~1060_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2075_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2075_combout  & (\registers~386_q )) # (\registers~2075_combout  & ((\registers~418_q )))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2075_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2075_combout  & ((\registers~450_q ))) # (\registers~2075_combout  & (\registers~482_q ))))) ) )

	.dataa(!\registers~482_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~450_q ),
	.datad(!\registers~418_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2075_combout ),
	.datag(!\registers~386_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1060 .extended_lut = "on";
defparam \registers~1060 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1060 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y5_N8
dffeas \registers~66 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~66 .is_wysiwyg = "true";
defparam \registers~66 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N32
dffeas \registers~98 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~98 .is_wysiwyg = "true";
defparam \registers~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N41
dffeas \registers~34 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~34 .is_wysiwyg = "true";
defparam \registers~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N30
cyclonev_lcell_comb \registers~2074 (
// Equation(s):
// \registers~2074_combout  = ( \registers~98_q  & ( \registers~34_q  & ( ((!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & \registers~66_q ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~98_q  & ( \registers~34_q  & ( (!\read_addr1[2]~input_o  & 
// ((!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o  & \registers~66_q )) # (\read_addr1[0]~input_o  & (!\read_addr1[1]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( \registers~98_q  & ( !\registers~34_q  & ( 
// (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & ((\registers~66_q ) # (\read_addr1[0]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( !\registers~98_q  & ( !\registers~34_q  & ( (!\read_addr1[2]~input_o  & 
// (!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o  & \registers~66_q ))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\registers~66_q ),
	.datae(!\registers~98_q ),
	.dataf(!\registers~34_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2074 .extended_lut = "off";
defparam \registers~2074 .lut_mask = 64'h1119131B3139333B;
defparam \registers~2074 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N23
dffeas \registers~194 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~194 .is_wysiwyg = "true";
defparam \registers~194 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N12
cyclonev_lcell_comb \registers~226feeder (
// Equation(s):
// \registers~226feeder_combout  = ( \write_data[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~226feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~226feeder .extended_lut = "off";
defparam \registers~226feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~226feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N13
dffeas \registers~226 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~226feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~226 .is_wysiwyg = "true";
defparam \registers~226 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N52
dffeas \registers~162 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~162 .is_wysiwyg = "true";
defparam \registers~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N35
dffeas \registers~130 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~130 .is_wysiwyg = "true";
defparam \registers~130 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N33
cyclonev_lcell_comb \registers~1056 (
// Equation(s):
// \registers~1056_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2074_combout  & (\read_addr1[2]~input_o  & (\registers~130_q ))) # (\registers~2074_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~162_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2074_combout  & (\read_addr1[2]~input_o  & (\registers~194_q ))) # (\registers~2074_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~226_q ))))) ) )

	.dataa(!\registers~2074_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~194_q ),
	.datad(!\registers~226_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~162_q ),
	.datag(!\registers~130_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1056 .extended_lut = "on";
defparam \registers~1056 .lut_mask = 64'h4646465757574657;
defparam \registers~1056 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N30
cyclonev_lcell_comb \read_data1~116 (
// Equation(s):
// \read_data1~116_combout  = ( !\read_addr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1056_combout )) # (\read_addr1[3]~input_o  & ((\registers~1060_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( 
// (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (((\registers~1064_combout )))) # (\read_addr1[3]~input_o  & (\registers~1068_combout )))) ) )

	.dataa(!\registers~1068_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1064_combout ),
	.datad(!\read_addr1[3]~input_o ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1060_combout ),
	.datag(!\registers~1056_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~116 .extended_lut = "on";
defparam \read_data1~116 .lut_mask = 64'h0C000C440CCC0C44;
defparam \read_data1~116 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \write_data[3]~input (
	.i(write_data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[3]~input_o ));
// synopsys translate_off
defparam \write_data[3]~input .bus_hold = "false";
defparam \write_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N21
cyclonev_lcell_comb \registers~291feeder (
// Equation(s):
// \registers~291feeder_combout  = ( \write_data[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~291feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~291feeder .extended_lut = "off";
defparam \registers~291feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~291feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N23
dffeas \registers~291 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~291feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~291_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~291 .is_wysiwyg = "true";
defparam \registers~291 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N56
dffeas \registers~323 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~323_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~323 .is_wysiwyg = "true";
defparam \registers~323 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N15
cyclonev_lcell_comb \registers~355feeder (
// Equation(s):
// \registers~355feeder_combout  = ( \write_data[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~355feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~355feeder .extended_lut = "off";
defparam \registers~355feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~355feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N17
dffeas \registers~355 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~355feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~355_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~355 .is_wysiwyg = "true";
defparam \registers~355 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N2
dffeas \registers~259 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~259 .is_wysiwyg = "true";
defparam \registers~259 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N0
cyclonev_lcell_comb \registers~2088 (
// Equation(s):
// \registers~2088_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~259_q )))) # (\read_addr1[0]~input_o  & (\registers~291_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~323_q )) # (\read_addr1[0]~input_o  & ((\registers~355_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~291_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~323_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~355_q ),
	.datag(!\registers~259_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2088 .extended_lut = "on";
defparam \registers~2088 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~2088 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N8
dffeas \registers~451 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~451_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~451 .is_wysiwyg = "true";
defparam \registers~451 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N23
dffeas \registers~483 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~483_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~483 .is_wysiwyg = "true";
defparam \registers~483 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N36
cyclonev_lcell_comb \registers~419feeder (
// Equation(s):
// \registers~419feeder_combout  = ( \write_data[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~419feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~419feeder .extended_lut = "off";
defparam \registers~419feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~419feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N38
dffeas \registers~419 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~419feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~419_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~419 .is_wysiwyg = "true";
defparam \registers~419 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N38
dffeas \registers~387 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~387_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~387 .is_wysiwyg = "true";
defparam \registers~387 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N36
cyclonev_lcell_comb \registers~1076 (
// Equation(s):
// \registers~1076_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2088_combout  & (\read_addr1[2]~input_o  & (\registers~387_q ))) # (\registers~2088_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~419_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2088_combout  & (\read_addr1[2]~input_o  & (\registers~451_q ))) # (\registers~2088_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~483_q ))))) ) )

	.dataa(!\registers~2088_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~451_q ),
	.datad(!\registers~483_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~419_q ),
	.datag(!\registers~387_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1076 .extended_lut = "on";
defparam \registers~1076 .lut_mask = 64'h4646465757574657;
defparam \registers~1076 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N57
cyclonev_lcell_comb \registers~611feeder (
// Equation(s):
// \registers~611feeder_combout  = ( \write_data[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~611feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~611feeder .extended_lut = "off";
defparam \registers~611feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~611feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N59
dffeas \registers~611 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~611feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~611_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~611 .is_wysiwyg = "true";
defparam \registers~611 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N50
dffeas \registers~579 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~579_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~579 .is_wysiwyg = "true";
defparam \registers~579 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N43
dffeas \registers~547 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~547_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~547 .is_wysiwyg = "true";
defparam \registers~547 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N2
dffeas \registers~515 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~515_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~515 .is_wysiwyg = "true";
defparam \registers~515 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N0
cyclonev_lcell_comb \registers~2092 (
// Equation(s):
// \registers~2092_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & (\registers~515_q )) # (\read_addr1[0]~input_o  & ((\registers~547_q )))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~579_q )))) # (\read_addr1[0]~input_o  & (\registers~611_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~611_q ),
	.datac(!\registers~579_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~547_q ),
	.datag(!\registers~515_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2092 .extended_lut = "on";
defparam \registers~2092 .lut_mask = 64'h0A550A770AFF0A77;
defparam \registers~2092 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N12
cyclonev_lcell_comb \registers~739feeder (
// Equation(s):
// \registers~739feeder_combout  = ( \write_data[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~739feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~739feeder .extended_lut = "off";
defparam \registers~739feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~739feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y6_N14
dffeas \registers~739 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~739feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~739_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~739 .is_wysiwyg = "true";
defparam \registers~739 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N44
dffeas \registers~707 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~707_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~707 .is_wysiwyg = "true";
defparam \registers~707 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N30
cyclonev_lcell_comb \registers~675feeder (
// Equation(s):
// \registers~675feeder_combout  = ( \write_data[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~675feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~675feeder .extended_lut = "off";
defparam \registers~675feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~675feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N31
dffeas \registers~675 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~675feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~675_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~675 .is_wysiwyg = "true";
defparam \registers~675 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N5
dffeas \registers~643 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~643_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~643 .is_wysiwyg = "true";
defparam \registers~643 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N3
cyclonev_lcell_comb \registers~1080 (
// Equation(s):
// \registers~1080_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2092_combout  & (((\registers~643_q  & (\read_addr1[2]~input_o ))))) # (\registers~2092_combout  & ((((!\read_addr1[2]~input_o ) # (\registers~675_q ))))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\registers~2092_combout  & (((\registers~707_q  & (\read_addr1[2]~input_o ))))) # (\registers~2092_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~739_q ))) ) )

	.dataa(!\registers~2092_combout ),
	.datab(!\registers~739_q ),
	.datac(!\registers~707_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~675_q ),
	.datag(!\registers~643_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1080 .extended_lut = "on";
defparam \registers~1080 .lut_mask = 64'h550A551B555F551B;
defparam \registers~1080 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N45
cyclonev_lcell_comb \registers~995feeder (
// Equation(s):
// \registers~995feeder_combout  = ( \write_data[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~995feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~995feeder .extended_lut = "off";
defparam \registers~995feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~995feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N46
dffeas \registers~995 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~995feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~995 .is_wysiwyg = "true";
defparam \registers~995 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N44
dffeas \registers~931 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~931 .is_wysiwyg = "true";
defparam \registers~931 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N20
dffeas \registers~963 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~963_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~963 .is_wysiwyg = "true";
defparam \registers~963 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N38
dffeas \registers~835 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~835_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~835 .is_wysiwyg = "true";
defparam \registers~835 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N43
dffeas \registers~867 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~867_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~867 .is_wysiwyg = "true";
defparam \registers~867 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \registers~803feeder (
// Equation(s):
// \registers~803feeder_combout  = ( \write_data[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~803feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~803feeder .extended_lut = "off";
defparam \registers~803feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~803feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N14
dffeas \registers~803 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~803feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~803_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~803 .is_wysiwyg = "true";
defparam \registers~803 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y3_N5
dffeas \registers~771 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~771_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~771 .is_wysiwyg = "true";
defparam \registers~771 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N3
cyclonev_lcell_comb \registers~2096 (
// Equation(s):
// \registers~2096_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~771_q )) # (\read_addr1[0]~input_o  & (((\registers~803_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~835_q )) # (\read_addr1[0]~input_o  & (((\registers~867_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~835_q ),
	.datad(!\registers~867_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~803_q ),
	.datag(!\registers~771_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2096 .extended_lut = "on";
defparam \registers~2096 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2096 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N32
dffeas \registers~899 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~899_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~899 .is_wysiwyg = "true";
defparam \registers~899 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N30
cyclonev_lcell_comb \registers~1084 (
// Equation(s):
// \registers~1084_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2096_combout  & (((\registers~899_q  & \read_addr1[2]~input_o )))) # (\registers~2096_combout  & (((!\read_addr1[2]~input_o )) # (\registers~931_q )))) ) ) # ( \read_addr1[1]~input_o  
// & ( ((!\registers~2096_combout  & (((\registers~963_q  & \read_addr1[2]~input_o )))) # (\registers~2096_combout  & (((!\read_addr1[2]~input_o )) # (\registers~995_q )))) ) )

	.dataa(!\registers~995_q ),
	.datab(!\registers~931_q ),
	.datac(!\registers~963_q ),
	.datad(!\registers~2096_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~899_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1084 .extended_lut = "on";
defparam \registers~1084 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1084 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N2
dffeas \registers~227 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~227 .is_wysiwyg = "true";
defparam \registers~227 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \registers~163feeder (
// Equation(s):
// \registers~163feeder_combout  = ( \write_data[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~163feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~163feeder .extended_lut = "off";
defparam \registers~163feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~163feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N35
dffeas \registers~163 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~163feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~163 .is_wysiwyg = "true";
defparam \registers~163 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N23
dffeas \registers~195 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~195 .is_wysiwyg = "true";
defparam \registers~195 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N12
cyclonev_lcell_comb \registers~35feeder (
// Equation(s):
// \registers~35feeder_combout  = ( \write_data[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~35feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~35feeder .extended_lut = "off";
defparam \registers~35feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~35feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N14
dffeas \registers~35 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~35 .is_wysiwyg = "true";
defparam \registers~35 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N14
dffeas \registers~99 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~99 .is_wysiwyg = "true";
defparam \registers~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N50
dffeas \registers~67 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~67 .is_wysiwyg = "true";
defparam \registers~67 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N12
cyclonev_lcell_comb \registers~2087 (
// Equation(s):
// \registers~2087_combout  = ( \registers~99_q  & ( \registers~67_q  & ( (!\read_addr1[2]~input_o  & (((\registers~35_q  & \read_addr1[0]~input_o )) # (\read_addr1[1]~input_o ))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) ) # ( 
// !\registers~99_q  & ( \registers~67_q  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & ((\read_addr1[1]~input_o ))) # (\read_addr1[0]~input_o  & (\registers~35_q  & !\read_addr1[1]~input_o )))) # (\read_addr1[2]~input_o  & 
// (((\read_addr1[0]~input_o )))) ) ) ) # ( \registers~99_q  & ( !\registers~67_q  & ( (\read_addr1[0]~input_o  & (((\read_addr1[1]~input_o ) # (\registers~35_q )) # (\read_addr1[2]~input_o ))) ) ) ) # ( !\registers~99_q  & ( !\registers~67_q  & ( 
// (\read_addr1[0]~input_o  & (((\registers~35_q  & !\read_addr1[1]~input_o )) # (\read_addr1[2]~input_o ))) ) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~35_q ),
	.datac(!\read_addr1[0]~input_o ),
	.datad(!\read_addr1[1]~input_o ),
	.datae(!\registers~99_q ),
	.dataf(!\registers~67_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2087 .extended_lut = "off";
defparam \registers~2087 .lut_mask = 64'h0705070F07A507AF;
defparam \registers~2087 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N32
dffeas \registers~131 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~131 .is_wysiwyg = "true";
defparam \registers~131 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N30
cyclonev_lcell_comb \registers~1072 (
// Equation(s):
// \registers~1072_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2087_combout  & (((\registers~131_q  & \read_addr1[2]~input_o )))) # (\registers~2087_combout  & (((!\read_addr1[2]~input_o )) # (\registers~163_q )))) ) ) # ( \read_addr1[1]~input_o  
// & ( ((!\registers~2087_combout  & (((\registers~195_q  & \read_addr1[2]~input_o )))) # (\registers~2087_combout  & (((!\read_addr1[2]~input_o )) # (\registers~227_q )))) ) )

	.dataa(!\registers~227_q ),
	.datab(!\registers~163_q ),
	.datac(!\registers~195_q ),
	.datad(!\registers~2087_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~131_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1072 .extended_lut = "on";
defparam \registers~1072 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1072 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N9
cyclonev_lcell_comb \read_data1~112 (
// Equation(s):
// \read_data1~112_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (((\registers~1072_combout )))) # (\read_addr1[3]~input_o  & (\registers~1076_combout )))) ) ) # ( \read_addr1[4]~input_o  & ( 
// (!\Equal0~0_combout  & (((!\read_addr1[3]~input_o  & (\registers~1080_combout )) # (\read_addr1[3]~input_o  & ((\registers~1084_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\registers~1076_combout ),
	.datac(!\registers~1080_combout ),
	.datad(!\read_addr1[3]~input_o ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1084_combout ),
	.datag(!\registers~1072_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~112 .extended_lut = "on";
defparam \read_data1~112 .lut_mask = 64'h0A220A000A220AAA;
defparam \read_data1~112 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N35
cyclonev_io_ibuf \write_data[4]~input (
	.i(write_data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[4]~input_o ));
// synopsys translate_off
defparam \write_data[4]~input .bus_hold = "false";
defparam \write_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y2_N11
dffeas \registers~740 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~740_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~740 .is_wysiwyg = "true";
defparam \registers~740 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N2
dffeas \registers~708 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~708_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~708 .is_wysiwyg = "true";
defparam \registers~708 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N33
cyclonev_lcell_comb \registers~676feeder (
// Equation(s):
// \registers~676feeder_combout  = \write_data[4]~input_o 

	.dataa(!\write_data[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~676feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~676feeder .extended_lut = "off";
defparam \registers~676feeder .lut_mask = 64'h5555555555555555;
defparam \registers~676feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N34
dffeas \registers~676 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~676feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~676_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~676 .is_wysiwyg = "true";
defparam \registers~676 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N32
dffeas \registers~580 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~580_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~580 .is_wysiwyg = "true";
defparam \registers~580 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N19
dffeas \registers~548 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~548_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~548 .is_wysiwyg = "true";
defparam \registers~548 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N9
cyclonev_lcell_comb \registers~612feeder (
// Equation(s):
// \registers~612feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~612feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~612feeder .extended_lut = "off";
defparam \registers~612feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~612feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N11
dffeas \registers~612 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~612feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~612_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~612 .is_wysiwyg = "true";
defparam \registers~612 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N44
dffeas \registers~516 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~516_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~516 .is_wysiwyg = "true";
defparam \registers~516 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N42
cyclonev_lcell_comb \registers~2105 (
// Equation(s):
// \registers~2105_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~516_q ))) # (\read_addr1[0]~input_o  & ((((\registers~548_q ))) # (\read_addr1[2]~input_o ))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~580_q ))) # (\read_addr1[0]~input_o  & ((((\registers~612_q ))) # (\read_addr1[2]~input_o ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~580_q ),
	.datad(!\registers~548_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~612_q ),
	.datag(!\registers~516_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2105 .extended_lut = "on";
defparam \registers~2105 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N2
dffeas \registers~644 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~644_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~644 .is_wysiwyg = "true";
defparam \registers~644 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N0
cyclonev_lcell_comb \registers~1096 (
// Equation(s):
// \registers~1096_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2105_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2105_combout  & (\registers~644_q )) # (\registers~2105_combout  & ((\registers~676_q 
// )))))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2105_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2105_combout  & ((\registers~708_q ))) # (\registers~2105_combout  & (\registers~740_q ))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~740_q ),
	.datac(!\registers~708_q ),
	.datad(!\registers~676_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2105_combout ),
	.datag(!\registers~644_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1096 .extended_lut = "on";
defparam \registers~1096 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1096 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N41
dffeas \registers~484 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~484_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~484 .is_wysiwyg = "true";
defparam \registers~484 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N20
dffeas \registers~452 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~452_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~452 .is_wysiwyg = "true";
defparam \registers~452 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y1_N56
dffeas \registers~324 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~324_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~324 .is_wysiwyg = "true";
defparam \registers~324 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N54
cyclonev_lcell_comb \registers~292feeder (
// Equation(s):
// \registers~292feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~292feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~292feeder .extended_lut = "off";
defparam \registers~292feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~292feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N55
dffeas \registers~292 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~292feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~292_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~292 .is_wysiwyg = "true";
defparam \registers~292 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N18
cyclonev_lcell_comb \registers~356feeder (
// Equation(s):
// \registers~356feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~356feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~356feeder .extended_lut = "off";
defparam \registers~356feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~356feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N19
dffeas \registers~356 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~356feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~356_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~356 .is_wysiwyg = "true";
defparam \registers~356 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y1_N8
dffeas \registers~260 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~260 .is_wysiwyg = "true";
defparam \registers~260 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N6
cyclonev_lcell_comb \registers~2101 (
// Equation(s):
// \registers~2101_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~260_q )) # (\read_addr1[0]~input_o  & (((\registers~292_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~324_q )) # (\read_addr1[0]~input_o  & (((\registers~356_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~324_q ),
	.datad(!\registers~292_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~356_q ),
	.datag(!\registers~260_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2101 .extended_lut = "on";
defparam \registers~2101 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N33
cyclonev_lcell_comb \registers~420feeder (
// Equation(s):
// \registers~420feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~420feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~420feeder .extended_lut = "off";
defparam \registers~420feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~420feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N35
dffeas \registers~420 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~420feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~420_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~420 .is_wysiwyg = "true";
defparam \registers~420 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N32
dffeas \registers~388 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~388_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~388 .is_wysiwyg = "true";
defparam \registers~388 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N30
cyclonev_lcell_comb \registers~1092 (
// Equation(s):
// \registers~1092_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2101_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2101_combout  & (\registers~388_q )) # (\registers~2101_combout  & ((\registers~420_q )))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2101_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2101_combout  & (((\registers~452_q )))) # (\registers~2101_combout  & (\registers~484_q )))) ) )

	.dataa(!\registers~484_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~452_q ),
	.datad(!\registers~2101_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~420_q ),
	.datag(!\registers~388_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1092 .extended_lut = "on";
defparam \registers~1092 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1092 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N33
cyclonev_lcell_comb \registers~932feeder (
// Equation(s):
// \registers~932feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~932feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~932feeder .extended_lut = "off";
defparam \registers~932feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~932feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N35
dffeas \registers~932 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~932feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~932 .is_wysiwyg = "true";
defparam \registers~932 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N56
dffeas \registers~836 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~836_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~836 .is_wysiwyg = "true";
defparam \registers~836 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N18
cyclonev_lcell_comb \registers~868feeder (
// Equation(s):
// \registers~868feeder_combout  = \write_data[4]~input_o 

	.dataa(gnd),
	.datab(!\write_data[4]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~868feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~868feeder .extended_lut = "off";
defparam \registers~868feeder .lut_mask = 64'h3333333333333333;
defparam \registers~868feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N20
dffeas \registers~868 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~868feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~868_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~868 .is_wysiwyg = "true";
defparam \registers~868 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N12
cyclonev_lcell_comb \registers~804feeder (
// Equation(s):
// \registers~804feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~804feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~804feeder .extended_lut = "off";
defparam \registers~804feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~804feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N14
dffeas \registers~804 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~804feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~804_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~804 .is_wysiwyg = "true";
defparam \registers~804 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N50
dffeas \registers~772 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~772_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~772 .is_wysiwyg = "true";
defparam \registers~772 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N48
cyclonev_lcell_comb \registers~2109 (
// Equation(s):
// \registers~2109_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~772_q )) # (\read_addr1[0]~input_o  & (((\registers~804_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~836_q )) # (\read_addr1[0]~input_o  & (((\registers~868_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~836_q ),
	.datad(!\registers~868_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~804_q ),
	.datag(!\registers~772_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2109 .extended_lut = "on";
defparam \registers~2109 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N32
dffeas \registers~964 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~964_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~964 .is_wysiwyg = "true";
defparam \registers~964 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N11
dffeas \registers~996 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~996 .is_wysiwyg = "true";
defparam \registers~996 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N2
dffeas \registers~900 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~900_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~900 .is_wysiwyg = "true";
defparam \registers~900 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N0
cyclonev_lcell_comb \registers~1100 (
// Equation(s):
// \registers~1100_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2109_combout  & (((\registers~900_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2109_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~932_q ))) ) ) # ( 
// \read_addr1[1]~input_o  & ( ((!\registers~2109_combout  & (\registers~964_q  & ((\read_addr1[2]~input_o )))) # (\registers~2109_combout  & (((!\read_addr1[2]~input_o ) # (\registers~996_q ))))) ) )

	.dataa(!\registers~932_q ),
	.datab(!\registers~2109_combout ),
	.datac(!\registers~964_q ),
	.datad(!\registers~996_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~900_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1100 .extended_lut = "on";
defparam \registers~1100 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~1100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N38
dffeas \registers~164 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~164 .is_wysiwyg = "true";
defparam \registers~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y1_N38
dffeas \registers~196 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~196 .is_wysiwyg = "true";
defparam \registers~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N52
dffeas \registers~228 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~228 .is_wysiwyg = "true";
defparam \registers~228 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N44
dffeas \registers~68 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~68 .is_wysiwyg = "true";
defparam \registers~68 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N8
dffeas \registers~100 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~100 .is_wysiwyg = "true";
defparam \registers~100 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N30
cyclonev_lcell_comb \registers~36feeder (
// Equation(s):
// \registers~36feeder_combout  = ( \write_data[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~36feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~36feeder .extended_lut = "off";
defparam \registers~36feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~36feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N32
dffeas \registers~36 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~36feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~36 .is_wysiwyg = "true";
defparam \registers~36 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N6
cyclonev_lcell_comb \registers~2100 (
// Equation(s):
// \registers~2100_combout  = ( \registers~100_q  & ( \registers~36_q  & ( ((!\read_addr1[2]~input_o  & (\registers~68_q  & \read_addr1[1]~input_o ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~100_q  & ( \registers~36_q  & ( (!\read_addr1[2]~input_o  
// & ((!\read_addr1[1]~input_o  & ((\read_addr1[0]~input_o ))) # (\read_addr1[1]~input_o  & (\registers~68_q  & !\read_addr1[0]~input_o )))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) ) # ( \registers~100_q  & ( !\registers~36_q  & ( 
// (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & ((\read_addr1[0]~input_o ) # (\registers~68_q )))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) ) # ( !\registers~100_q  & ( !\registers~36_q  & ( (!\read_addr1[2]~input_o  & 
// (\registers~68_q  & (\read_addr1[1]~input_o  & !\read_addr1[0]~input_o ))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~68_q ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\registers~100_q ),
	.dataf(!\registers~36_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2100 .extended_lut = "off";
defparam \registers~2100 .lut_mask = 64'h0255025F02F502FF;
defparam \registers~2100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N2
dffeas \registers~132 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~132 .is_wysiwyg = "true";
defparam \registers~132 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N0
cyclonev_lcell_comb \registers~1088 (
// Equation(s):
// \registers~1088_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2100_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2100_combout  & ((\registers~132_q ))) # (\registers~2100_combout  & (\registers~164_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2100_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2100_combout  & (\registers~196_q )) # (\registers~2100_combout  & ((\registers~228_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~164_q ),
	.datac(!\registers~196_q ),
	.datad(!\registers~228_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2100_combout ),
	.datag(!\registers~132_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1088 .extended_lut = "on";
defparam \registers~1088 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1088 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N48
cyclonev_lcell_comb \read_data1~108 (
// Equation(s):
// \read_data1~108_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1088_combout )) # (\read_addr1[3]~input_o  & (((\registers~1092_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( 
// (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1096_combout )) # (\read_addr1[3]~input_o  & (((\registers~1100_combout )))))) ) )

	.dataa(!\read_addr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1096_combout ),
	.datad(!\registers~1092_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1100_combout ),
	.datag(!\registers~1088_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~108 .extended_lut = "on";
defparam \read_data1~108 .lut_mask = 64'h084C0808084C4C4C;
defparam \read_data1~108 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \write_data[5]~input (
	.i(write_data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[5]~input_o ));
// synopsys translate_off
defparam \write_data[5]~input .bus_hold = "false";
defparam \write_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y3_N13
dffeas \registers~933 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~933 .is_wysiwyg = "true";
defparam \registers~933 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N50
dffeas \registers~965 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~965_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~965 .is_wysiwyg = "true";
defparam \registers~965 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N54
cyclonev_lcell_comb \registers~997feeder (
// Equation(s):
// \registers~997feeder_combout  = ( \write_data[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~997feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~997feeder .extended_lut = "off";
defparam \registers~997feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~997feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N55
dffeas \registers~997 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~997feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~997 .is_wysiwyg = "true";
defparam \registers~997 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N57
cyclonev_lcell_comb \registers~869feeder (
// Equation(s):
// \registers~869feeder_combout  = ( \write_data[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~869feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~869feeder .extended_lut = "off";
defparam \registers~869feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~869feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N59
dffeas \registers~869 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~869feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~869_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~869 .is_wysiwyg = "true";
defparam \registers~869 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N32
dffeas \registers~837 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~837_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~837 .is_wysiwyg = "true";
defparam \registers~837 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N12
cyclonev_lcell_comb \registers~805feeder (
// Equation(s):
// \registers~805feeder_combout  = ( \write_data[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~805feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~805feeder .extended_lut = "off";
defparam \registers~805feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~805feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N13
dffeas \registers~805 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~805feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~805_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~805 .is_wysiwyg = "true";
defparam \registers~805 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N8
dffeas \registers~773 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~773_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~773 .is_wysiwyg = "true";
defparam \registers~773 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N6
cyclonev_lcell_comb \registers~2122 (
// Equation(s):
// \registers~2122_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~773_q )) # (\read_addr1[0]~input_o  & ((\registers~805_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~837_q )))) # (\read_addr1[0]~input_o  & (\registers~869_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~869_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~837_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~805_q ),
	.datag(!\registers~773_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2122 .extended_lut = "on";
defparam \registers~2122 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N32
dffeas \registers~901 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~901_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~901 .is_wysiwyg = "true";
defparam \registers~901 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N30
cyclonev_lcell_comb \registers~1116 (
// Equation(s):
// \registers~1116_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2122_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2122_combout  & ((\registers~901_q ))) # (\registers~2122_combout  & (\registers~933_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2122_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2122_combout  & (\registers~965_q )) # (\registers~2122_combout  & ((\registers~997_q )))))) ) )

	.dataa(!\registers~933_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~965_q ),
	.datad(!\registers~997_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2122_combout ),
	.datag(!\registers~901_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1116 .extended_lut = "on";
defparam \registers~1116 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N48
cyclonev_lcell_comb \registers~549feeder (
// Equation(s):
// \registers~549feeder_combout  = ( \write_data[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~549feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~549feeder .extended_lut = "off";
defparam \registers~549feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~549feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N50
dffeas \registers~549 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~549feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~549_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~549 .is_wysiwyg = "true";
defparam \registers~549 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N27
cyclonev_lcell_comb \registers~613feeder (
// Equation(s):
// \registers~613feeder_combout  = ( \write_data[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~613feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~613feeder .extended_lut = "off";
defparam \registers~613feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~613feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N28
dffeas \registers~613 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~613feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~613_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~613 .is_wysiwyg = "true";
defparam \registers~613 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N26
dffeas \registers~581 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~581_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~581 .is_wysiwyg = "true";
defparam \registers~581 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N2
dffeas \registers~517 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~517_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~517 .is_wysiwyg = "true";
defparam \registers~517 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N0
cyclonev_lcell_comb \registers~2118 (
// Equation(s):
// \registers~2118_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (((\registers~517_q  & !\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o )) # (\registers~549_q )))) ) ) # ( \read_addr1[1]~input_o  & 
// ( ((!\read_addr1[0]~input_o  & (((\registers~581_q  & !\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o )) # (\registers~613_q )))) ) )

	.dataa(!\registers~549_q ),
	.datab(!\registers~613_q ),
	.datac(!\registers~581_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~517_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2118 .extended_lut = "on";
defparam \registers~2118 .lut_mask = 64'h0F550F3300FF00FF;
defparam \registers~2118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y2_N23
dffeas \registers~709 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~709_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~709 .is_wysiwyg = "true";
defparam \registers~709 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y4_N0
cyclonev_lcell_comb \registers~677feeder (
// Equation(s):
// \registers~677feeder_combout  = ( \write_data[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~677feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~677feeder .extended_lut = "off";
defparam \registers~677feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~677feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y4_N2
dffeas \registers~677 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~677feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~677_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~677 .is_wysiwyg = "true";
defparam \registers~677 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N33
cyclonev_lcell_comb \registers~741feeder (
// Equation(s):
// \registers~741feeder_combout  = ( \write_data[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~741feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~741feeder .extended_lut = "off";
defparam \registers~741feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~741feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N35
dffeas \registers~741 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~741feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~741_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~741 .is_wysiwyg = "true";
defparam \registers~741 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y2_N35
dffeas \registers~645 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~645_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~645 .is_wysiwyg = "true";
defparam \registers~645 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N33
cyclonev_lcell_comb \registers~1112 (
// Equation(s):
// \registers~1112_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2118_combout  & (\read_addr1[2]~input_o  & (\registers~645_q ))) # (\registers~2118_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~677_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2118_combout  & (\read_addr1[2]~input_o  & (\registers~709_q ))) # (\registers~2118_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~741_q ))))) ) )

	.dataa(!\registers~2118_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~709_q ),
	.datad(!\registers~677_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~741_q ),
	.datag(!\registers~645_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1112 .extended_lut = "on";
defparam \registers~1112 .lut_mask = 64'h4657464646575757;
defparam \registers~1112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N47
dffeas \registers~421 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~421_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~421 .is_wysiwyg = "true";
defparam \registers~421 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N19
dffeas \registers~485 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~485_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~485 .is_wysiwyg = "true";
defparam \registers~485 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N44
dffeas \registers~453 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~453_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~453 .is_wysiwyg = "true";
defparam \registers~453 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N27
cyclonev_lcell_comb \registers~357feeder (
// Equation(s):
// \registers~357feeder_combout  = \write_data[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[5]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~357feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~357feeder .extended_lut = "off";
defparam \registers~357feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~357feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N28
dffeas \registers~357 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~357feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~357_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~357 .is_wysiwyg = "true";
defparam \registers~357 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N26
dffeas \registers~325 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~325_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~325 .is_wysiwyg = "true";
defparam \registers~325 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N52
dffeas \registers~293 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~293_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~293 .is_wysiwyg = "true";
defparam \registers~293 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N32
dffeas \registers~261 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~261 .is_wysiwyg = "true";
defparam \registers~261 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N30
cyclonev_lcell_comb \registers~2114 (
// Equation(s):
// \registers~2114_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (\registers~261_q  & ((!\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o ) # (\registers~293_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\read_addr1[0]~input_o  & (((\registers~325_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~357_q ))) ) )

	.dataa(!\registers~357_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~325_q ),
	.datad(!\registers~293_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~261_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2114 .extended_lut = "on";
defparam \registers~2114 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N2
dffeas \registers~389 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~389_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~389 .is_wysiwyg = "true";
defparam \registers~389 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N0
cyclonev_lcell_comb \registers~1108 (
// Equation(s):
// \registers~1108_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2114_combout  & (((\registers~389_q  & \read_addr1[2]~input_o )))) # (\registers~2114_combout  & (((!\read_addr1[2]~input_o )) # (\registers~421_q )))) ) ) # ( \read_addr1[1]~input_o  
// & ( ((!\registers~2114_combout  & (((\registers~453_q  & \read_addr1[2]~input_o )))) # (\registers~2114_combout  & (((!\read_addr1[2]~input_o )) # (\registers~485_q )))) ) )

	.dataa(!\registers~421_q ),
	.datab(!\registers~485_q ),
	.datac(!\registers~453_q ),
	.datad(!\registers~2114_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~389_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1108 .extended_lut = "on";
defparam \registers~1108 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N1
dffeas \registers~165 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~165 .is_wysiwyg = "true";
defparam \registers~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N44
dffeas \registers~197 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~197 .is_wysiwyg = "true";
defparam \registers~197 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N54
cyclonev_lcell_comb \registers~229feeder (
// Equation(s):
// \registers~229feeder_combout  = ( \write_data[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~229feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~229feeder .extended_lut = "off";
defparam \registers~229feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~229feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N55
dffeas \registers~229 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~229feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~229 .is_wysiwyg = "true";
defparam \registers~229 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \registers~37feeder (
// Equation(s):
// \registers~37feeder_combout  = ( \write_data[5]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~37feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~37feeder .extended_lut = "off";
defparam \registers~37feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~37feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N14
dffeas \registers~37 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~37 .is_wysiwyg = "true";
defparam \registers~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N35
dffeas \registers~101 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~101 .is_wysiwyg = "true";
defparam \registers~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N8
dffeas \registers~69 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~69 .is_wysiwyg = "true";
defparam \registers~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N33
cyclonev_lcell_comb \registers~2113 (
// Equation(s):
// \registers~2113_combout  = ( \registers~101_q  & ( \registers~69_q  & ( (!\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o  & \registers~37_q )) # (\read_addr1[1]~input_o ))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( 
// !\registers~101_q  & ( \registers~69_q  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o ))) # (\read_addr1[0]~input_o  & (((!\read_addr1[1]~input_o  & \registers~37_q )) # (\read_addr1[2]~input_o ))) ) ) ) # ( 
// \registers~101_q  & ( !\registers~69_q  & ( (\read_addr1[0]~input_o  & (((\registers~37_q ) # (\read_addr1[1]~input_o )) # (\read_addr1[2]~input_o ))) ) ) ) # ( !\registers~101_q  & ( !\registers~69_q  & ( (\read_addr1[0]~input_o  & 
// (((!\read_addr1[1]~input_o  & \registers~37_q )) # (\read_addr1[2]~input_o ))) ) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\registers~37_q ),
	.datae(!\registers~101_q ),
	.dataf(!\registers~69_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2113 .extended_lut = "off";
defparam \registers~2113 .lut_mask = 64'h1151155519591D5D;
defparam \registers~2113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N32
dffeas \registers~133 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~133 .is_wysiwyg = "true";
defparam \registers~133 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N30
cyclonev_lcell_comb \registers~1104 (
// Equation(s):
// \registers~1104_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2113_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2113_combout  & ((\registers~133_q ))) # (\registers~2113_combout  & (\registers~165_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2113_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2113_combout  & (\registers~197_q )) # (\registers~2113_combout  & ((\registers~229_q )))))) ) )

	.dataa(!\registers~165_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~197_q ),
	.datad(!\registers~229_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2113_combout ),
	.datag(!\registers~133_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1104 .extended_lut = "on";
defparam \registers~1104 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N12
cyclonev_lcell_comb \read_data1~104 (
// Equation(s):
// \read_data1~104_combout  = ( !\read_addr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1104_combout )) # (\read_addr1[3]~input_o  & ((\registers~1108_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( 
// (!\Equal0~0_combout  & (((!\read_addr1[3]~input_o  & ((\registers~1112_combout ))) # (\read_addr1[3]~input_o  & (\registers~1116_combout ))))) ) )

	.dataa(!\registers~1116_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1112_combout ),
	.datad(!\registers~1108_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\read_addr1[3]~input_o ),
	.datag(!\registers~1104_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~104 .extended_lut = "on";
defparam \read_data1~104 .lut_mask = 64'h0C0C0C0C00CC4444;
defparam \read_data1~104 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N18
cyclonev_io_ibuf \write_data[6]~input (
	.i(write_data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[6]~input_o ));
// synopsys translate_off
defparam \write_data[6]~input .bus_hold = "false";
defparam \write_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N18
cyclonev_lcell_comb \registers~998feeder (
// Equation(s):
// \registers~998feeder_combout  = ( \write_data[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~998feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~998feeder .extended_lut = "off";
defparam \registers~998feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~998feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N20
dffeas \registers~998 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~998feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~998 .is_wysiwyg = "true";
defparam \registers~998 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N44
dffeas \registers~838 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~838_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~838 .is_wysiwyg = "true";
defparam \registers~838 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N27
cyclonev_lcell_comb \registers~870feeder (
// Equation(s):
// \registers~870feeder_combout  = ( \write_data[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~870feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~870feeder .extended_lut = "off";
defparam \registers~870feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~870feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N28
dffeas \registers~870 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~870feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~870_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~870 .is_wysiwyg = "true";
defparam \registers~870 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N21
cyclonev_lcell_comb \registers~806feeder (
// Equation(s):
// \registers~806feeder_combout  = ( \write_data[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~806feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~806feeder .extended_lut = "off";
defparam \registers~806feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~806feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N23
dffeas \registers~806 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~806feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~806_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~806 .is_wysiwyg = "true";
defparam \registers~806 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N56
dffeas \registers~774 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~774_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~774 .is_wysiwyg = "true";
defparam \registers~774 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N54
cyclonev_lcell_comb \registers~2135 (
// Equation(s):
// \registers~2135_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~774_q )) # (\read_addr1[0]~input_o  & (((\registers~806_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~838_q )) # (\read_addr1[0]~input_o  & (((\registers~870_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~838_q ),
	.datad(!\registers~870_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~806_q ),
	.datag(!\registers~774_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2135 .extended_lut = "on";
defparam \registers~2135 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N8
dffeas \registers~966 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~966_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~966 .is_wysiwyg = "true";
defparam \registers~966 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N12
cyclonev_lcell_comb \registers~934feeder (
// Equation(s):
// \registers~934feeder_combout  = \write_data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~934feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~934feeder .extended_lut = "off";
defparam \registers~934feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~934feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N14
dffeas \registers~934 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~934feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~934 .is_wysiwyg = "true";
defparam \registers~934 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N38
dffeas \registers~902 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~902_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~902 .is_wysiwyg = "true";
defparam \registers~902 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N36
cyclonev_lcell_comb \registers~1132 (
// Equation(s):
// \registers~1132_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2135_combout  & (\registers~902_q  & ((\read_addr1[2]~input_o )))) # (\registers~2135_combout  & (((!\read_addr1[2]~input_o ) # (\registers~934_q ))))) ) ) # ( \read_addr1[1]~input_o  
// & ( (!\registers~2135_combout  & (((\registers~966_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2135_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~998_q ))) ) )

	.dataa(!\registers~998_q ),
	.datab(!\registers~2135_combout ),
	.datac(!\registers~966_q ),
	.datad(!\registers~934_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~902_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1132 .extended_lut = "on";
defparam \registers~1132 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y1_N32
dffeas \registers~326 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~326_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~326 .is_wysiwyg = "true";
defparam \registers~326 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N44
dffeas \registers~294 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~294_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~294 .is_wysiwyg = "true";
defparam \registers~294 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N26
dffeas \registers~358 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~358_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~358 .is_wysiwyg = "true";
defparam \registers~358 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y1_N14
dffeas \registers~262 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~262 .is_wysiwyg = "true";
defparam \registers~262 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N12
cyclonev_lcell_comb \registers~2127 (
// Equation(s):
// \registers~2127_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~262_q )) # (\read_addr1[0]~input_o  & (((\registers~294_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~326_q )) # (\read_addr1[0]~input_o  & (((\registers~358_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~326_q ),
	.datad(!\registers~294_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~358_q ),
	.datag(!\registers~262_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2127 .extended_lut = "on";
defparam \registers~2127 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N26
dffeas \registers~454 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~454_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~454 .is_wysiwyg = "true";
defparam \registers~454 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N32
dffeas \registers~422 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~422_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~422 .is_wysiwyg = "true";
defparam \registers~422 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N56
dffeas \registers~486 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~486_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~486 .is_wysiwyg = "true";
defparam \registers~486 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N2
dffeas \registers~390 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~390_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~390 .is_wysiwyg = "true";
defparam \registers~390 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N0
cyclonev_lcell_comb \registers~1124 (
// Equation(s):
// \registers~1124_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2127_combout  & (\read_addr1[2]~input_o  & (\registers~390_q ))) # (\registers~2127_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~422_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2127_combout  & (\read_addr1[2]~input_o  & (\registers~454_q ))) # (\registers~2127_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~486_q ))))) ) )

	.dataa(!\registers~2127_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~454_q ),
	.datad(!\registers~422_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~486_q ),
	.datag(!\registers~390_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1124 .extended_lut = "on";
defparam \registers~1124 .lut_mask = 64'h4657464646575757;
defparam \registers~1124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N14
dffeas \registers~742 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~742_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~742 .is_wysiwyg = "true";
defparam \registers~742 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N41
dffeas \registers~710 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~710_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~710 .is_wysiwyg = "true";
defparam \registers~710 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N56
dffeas \registers~678 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~678_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~678 .is_wysiwyg = "true";
defparam \registers~678 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N44
dffeas \registers~582 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~582_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~582 .is_wysiwyg = "true";
defparam \registers~582 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N18
cyclonev_lcell_comb \registers~614feeder (
// Equation(s):
// \registers~614feeder_combout  = ( \write_data[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~614feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~614feeder .extended_lut = "off";
defparam \registers~614feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~614feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N20
dffeas \registers~614 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~614feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~614_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~614 .is_wysiwyg = "true";
defparam \registers~614 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \registers~550feeder (
// Equation(s):
// \registers~550feeder_combout  = \write_data[6]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[6]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~550feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~550feeder .extended_lut = "off";
defparam \registers~550feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~550feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N26
dffeas \registers~550 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~550feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~550_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~550 .is_wysiwyg = "true";
defparam \registers~550 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N8
dffeas \registers~518 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~518_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~518 .is_wysiwyg = "true";
defparam \registers~518 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \registers~2131 (
// Equation(s):
// \registers~2131_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~518_q ))) # (\read_addr1[0]~input_o  & ((((\registers~550_q ))) # (\read_addr1[2]~input_o ))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~582_q ))) # (\read_addr1[0]~input_o  & ((((\registers~614_q ))) # (\read_addr1[2]~input_o ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~582_q ),
	.datad(!\registers~614_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~550_q ),
	.datag(!\registers~518_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2131 .extended_lut = "on";
defparam \registers~2131 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2131 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N32
dffeas \registers~646 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~646_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~646 .is_wysiwyg = "true";
defparam \registers~646 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \registers~1128 (
// Equation(s):
// \registers~1128_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2131_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2131_combout  & (\registers~646_q )) # (\registers~2131_combout  & ((\registers~678_q )))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2131_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2131_combout  & ((\registers~710_q ))) # (\registers~2131_combout  & (\registers~742_q ))))) ) )

	.dataa(!\registers~742_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~710_q ),
	.datad(!\registers~678_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2131_combout ),
	.datag(!\registers~646_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1128 .extended_lut = "on";
defparam \registers~1128 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N33
cyclonev_lcell_comb \registers~38feeder (
// Equation(s):
// \registers~38feeder_combout  = ( \write_data[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~38feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~38feeder .extended_lut = "off";
defparam \registers~38feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~38feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N35
dffeas \registers~38 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~38feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~38 .is_wysiwyg = "true";
defparam \registers~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N56
dffeas \registers~70 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~70 .is_wysiwyg = "true";
defparam \registers~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N50
dffeas \registers~102 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~102 .is_wysiwyg = "true";
defparam \registers~102 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N48
cyclonev_lcell_comb \registers~2126 (
// Equation(s):
// \registers~2126_combout  = ( \registers~102_q  & ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & \registers~70_q )) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~102_q  & ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & 
// (\registers~70_q  & !\read_addr1[0]~input_o )) # (\read_addr1[2]~input_o  & ((\read_addr1[0]~input_o ))) ) ) ) # ( \registers~102_q  & ( !\read_addr1[1]~input_o  & ( (\read_addr1[0]~input_o  & ((\read_addr1[2]~input_o ) # (\registers~38_q ))) ) ) ) # ( 
// !\registers~102_q  & ( !\read_addr1[1]~input_o  & ( (\read_addr1[0]~input_o  & ((\read_addr1[2]~input_o ) # (\registers~38_q ))) ) ) )

	.dataa(!\registers~38_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~70_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\registers~102_q ),
	.dataf(!\read_addr1[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2126 .extended_lut = "off";
defparam \registers~2126 .lut_mask = 64'h007700770C330CFF;
defparam \registers~2126 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N50
dffeas \registers~198 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~198 .is_wysiwyg = "true";
defparam \registers~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N40
dffeas \registers~166 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~166 .is_wysiwyg = "true";
defparam \registers~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N47
dffeas \registers~230 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~230 .is_wysiwyg = "true";
defparam \registers~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N2
dffeas \registers~134 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~134 .is_wysiwyg = "true";
defparam \registers~134 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N0
cyclonev_lcell_comb \registers~1120 (
// Equation(s):
// \registers~1120_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2126_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2126_combout  & (\registers~134_q )) # (\registers~2126_combout  & (((\registers~166_q )))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2126_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2126_combout  & (\registers~198_q )) # (\registers~2126_combout  & (((\registers~230_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~2126_combout ),
	.datac(!\registers~198_q ),
	.datad(!\registers~166_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~230_q ),
	.datag(!\registers~134_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1120 .extended_lut = "on";
defparam \registers~1120 .lut_mask = 64'h2637262626373737;
defparam \registers~1120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N54
cyclonev_lcell_comb \read_data1~100 (
// Equation(s):
// \read_data1~100_combout  = ( !\read_addr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & ((\registers~1120_combout ))) # (\read_addr1[3]~input_o  & (\registers~1124_combout ))))) ) ) # ( \read_addr1[4]~input_o  & ( 
// ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & ((\registers~1128_combout ))) # (\read_addr1[3]~input_o  & (\registers~1132_combout ))))) ) )

	.dataa(!\registers~1132_combout ),
	.datab(!\registers~1124_combout ),
	.datac(!\registers~1128_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\read_addr1[3]~input_o ),
	.datag(!\registers~1120_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~100 .extended_lut = "on";
defparam \read_data1~100 .lut_mask = 64'h0F000F0033005500;
defparam \read_data1~100 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \write_data[7]~input (
	.i(write_data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[7]~input_o ));
// synopsys translate_off
defparam \write_data[7]~input .bus_hold = "false";
defparam \write_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N54
cyclonev_lcell_comb \registers~935feeder (
// Equation(s):
// \registers~935feeder_combout  = ( \write_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~935feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~935feeder .extended_lut = "off";
defparam \registers~935feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~935feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N55
dffeas \registers~935 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~935feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~935 .is_wysiwyg = "true";
defparam \registers~935 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N26
dffeas \registers~967 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~967_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~967 .is_wysiwyg = "true";
defparam \registers~967 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N49
dffeas \registers~999 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~999 .is_wysiwyg = "true";
defparam \registers~999 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N48
cyclonev_lcell_comb \registers~871feeder (
// Equation(s):
// \registers~871feeder_combout  = ( \write_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~871feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~871feeder .extended_lut = "off";
defparam \registers~871feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~871feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N49
dffeas \registers~871 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~871feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~871_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~871 .is_wysiwyg = "true";
defparam \registers~871 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N2
dffeas \registers~839 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~839_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~839 .is_wysiwyg = "true";
defparam \registers~839 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N18
cyclonev_lcell_comb \registers~807feeder (
// Equation(s):
// \registers~807feeder_combout  = ( \write_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~807feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~807feeder .extended_lut = "off";
defparam \registers~807feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~807feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N20
dffeas \registers~807 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~807feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~807_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~807 .is_wysiwyg = "true";
defparam \registers~807 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N14
dffeas \registers~775 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~775_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~775 .is_wysiwyg = "true";
defparam \registers~775 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N12
cyclonev_lcell_comb \registers~2148 (
// Equation(s):
// \registers~2148_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~775_q )) # (\read_addr1[0]~input_o  & ((\registers~807_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~839_q )))) # (\read_addr1[0]~input_o  & (\registers~871_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~871_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~839_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~807_q ),
	.datag(!\registers~775_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2148 .extended_lut = "on";
defparam \registers~2148 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N38
dffeas \registers~903 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~903_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~903 .is_wysiwyg = "true";
defparam \registers~903 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N36
cyclonev_lcell_comb \registers~1148 (
// Equation(s):
// \registers~1148_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2148_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2148_combout  & ((\registers~903_q ))) # (\registers~2148_combout  & (\registers~935_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2148_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2148_combout  & (\registers~967_q )) # (\registers~2148_combout  & ((\registers~999_q )))))) ) )

	.dataa(!\registers~935_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~967_q ),
	.datad(!\registers~999_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2148_combout ),
	.datag(!\registers~903_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1148 .extended_lut = "on";
defparam \registers~1148 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N27
cyclonev_lcell_comb \registers~743feeder (
// Equation(s):
// \registers~743feeder_combout  = ( \write_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~743feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~743feeder .extended_lut = "off";
defparam \registers~743feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~743feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N29
dffeas \registers~743 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~743feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~743_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~743 .is_wysiwyg = "true";
defparam \registers~743 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N29
dffeas \registers~679 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~679_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~679 .is_wysiwyg = "true";
defparam \registers~679 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N32
dffeas \registers~711 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~711_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~711 .is_wysiwyg = "true";
defparam \registers~711 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \registers~615feeder (
// Equation(s):
// \registers~615feeder_combout  = ( \write_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~615feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~615feeder .extended_lut = "off";
defparam \registers~615feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~615feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N19
dffeas \registers~615 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~615feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~615_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~615 .is_wysiwyg = "true";
defparam \registers~615 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N38
dffeas \registers~583 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~583_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~583 .is_wysiwyg = "true";
defparam \registers~583 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N51
cyclonev_lcell_comb \registers~551feeder (
// Equation(s):
// \registers~551feeder_combout  = ( \write_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~551feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~551feeder .extended_lut = "off";
defparam \registers~551feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~551feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N53
dffeas \registers~551 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~551feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~551_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~551 .is_wysiwyg = "true";
defparam \registers~551 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N8
dffeas \registers~519 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~519_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~519 .is_wysiwyg = "true";
defparam \registers~519 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N6
cyclonev_lcell_comb \registers~2144 (
// Equation(s):
// \registers~2144_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~519_q )) # (\read_addr1[0]~input_o  & ((\registers~551_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~583_q )))) # (\read_addr1[0]~input_o  & (\registers~615_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~615_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~583_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~551_q ),
	.datag(!\registers~519_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2144 .extended_lut = "on";
defparam \registers~2144 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N8
dffeas \registers~647 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~647_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~647 .is_wysiwyg = "true";
defparam \registers~647 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N6
cyclonev_lcell_comb \registers~1144 (
// Equation(s):
// \registers~1144_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2144_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2144_combout  & ((\registers~647_q ))) # (\registers~2144_combout  & (\registers~679_q ))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2144_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2144_combout  & ((\registers~711_q ))) # (\registers~2144_combout  & (\registers~743_q ))))) ) )

	.dataa(!\registers~743_q ),
	.datab(!\registers~679_q ),
	.datac(!\registers~711_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2144_combout ),
	.datag(!\registers~647_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1144 .extended_lut = "on";
defparam \registers~1144 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N56
dffeas \registers~295 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~295_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~295 .is_wysiwyg = "true";
defparam \registers~295 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N32
dffeas \registers~327 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~327_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~327 .is_wysiwyg = "true";
defparam \registers~327 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N24
cyclonev_lcell_comb \registers~359feeder (
// Equation(s):
// \registers~359feeder_combout  = \write_data[7]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[7]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~359feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~359feeder .extended_lut = "off";
defparam \registers~359feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~359feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N25
dffeas \registers~359 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~359feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~359_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~359 .is_wysiwyg = "true";
defparam \registers~359 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N38
dffeas \registers~263 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~263 .is_wysiwyg = "true";
defparam \registers~263 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \registers~2140 (
// Equation(s):
// \registers~2140_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~263_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~295_q ))) ) ) # ( 
// \read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (\registers~327_q  & ((!\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o ) # (\registers~359_q ))))) ) )

	.dataa(!\registers~295_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~327_q ),
	.datad(!\registers~359_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~263_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2140 .extended_lut = "on";
defparam \registers~2140 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N26
dffeas \registers~455 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~455_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~455 .is_wysiwyg = "true";
defparam \registers~455 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N57
cyclonev_lcell_comb \registers~487feeder (
// Equation(s):
// \registers~487feeder_combout  = ( \write_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~487feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~487feeder .extended_lut = "off";
defparam \registers~487feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~487feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N59
dffeas \registers~487 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~487feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~487_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~487 .is_wysiwyg = "true";
defparam \registers~487 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N53
dffeas \registers~423 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~423_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~423 .is_wysiwyg = "true";
defparam \registers~423 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N38
dffeas \registers~391 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~391_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~391 .is_wysiwyg = "true";
defparam \registers~391 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N36
cyclonev_lcell_comb \registers~1140 (
// Equation(s):
// \registers~1140_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2140_combout  & (\read_addr1[2]~input_o  & (\registers~391_q ))) # (\registers~2140_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~423_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2140_combout  & (\read_addr1[2]~input_o  & (\registers~455_q ))) # (\registers~2140_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~487_q ))))) ) )

	.dataa(!\registers~2140_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~455_q ),
	.datad(!\registers~487_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~423_q ),
	.datag(!\registers~391_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1140 .extended_lut = "on";
defparam \registers~1140 .lut_mask = 64'h4646465757574657;
defparam \registers~1140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N8
dffeas \registers~167 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~167 .is_wysiwyg = "true";
defparam \registers~167 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N2
dffeas \registers~199 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~199 .is_wysiwyg = "true";
defparam \registers~199 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N25
dffeas \registers~71 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~71 .is_wysiwyg = "true";
defparam \registers~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N20
dffeas \registers~103 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~103 .is_wysiwyg = "true";
defparam \registers~103 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N15
cyclonev_lcell_comb \registers~39feeder (
// Equation(s):
// \registers~39feeder_combout  = ( \write_data[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~39feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~39feeder .extended_lut = "off";
defparam \registers~39feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~39feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N17
dffeas \registers~39 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~39 .is_wysiwyg = "true";
defparam \registers~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N18
cyclonev_lcell_comb \registers~2139 (
// Equation(s):
// \registers~2139_combout  = ( \registers~103_q  & ( \registers~39_q  & ( ((!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & \registers~71_q ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~103_q  & ( \registers~39_q  & ( (!\read_addr1[0]~input_o  
// & (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & \registers~71_q ))) # (\read_addr1[0]~input_o  & (((!\read_addr1[1]~input_o )) # (\read_addr1[2]~input_o ))) ) ) ) # ( \registers~103_q  & ( !\registers~39_q  & ( (!\read_addr1[2]~input_o  & 
// (\read_addr1[1]~input_o  & ((\registers~71_q ) # (\read_addr1[0]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( !\registers~103_q  & ( !\registers~39_q  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & 
// (\read_addr1[1]~input_o  & \registers~71_q ))) # (\read_addr1[0]~input_o  & (\read_addr1[2]~input_o )) ) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\registers~71_q ),
	.datae(!\registers~103_q ),
	.dataf(!\registers~39_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2139 .extended_lut = "off";
defparam \registers~2139 .lut_mask = 64'h1119151D5159555D;
defparam \registers~2139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N32
dffeas \registers~231 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~231 .is_wysiwyg = "true";
defparam \registers~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y3_N2
dffeas \registers~135 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~135 .is_wysiwyg = "true";
defparam \registers~135 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N0
cyclonev_lcell_comb \registers~1136 (
// Equation(s):
// \registers~1136_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2139_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2139_combout  & (((\registers~135_q )))) # (\registers~2139_combout  & (\registers~167_q 
// )))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2139_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2139_combout  & (\registers~199_q )) # (\registers~2139_combout  & ((\registers~231_q )))))) ) )

	.dataa(!\registers~167_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~199_q ),
	.datad(!\registers~2139_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~231_q ),
	.datag(!\registers~135_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1136 .extended_lut = "on";
defparam \registers~1136 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1136 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N42
cyclonev_lcell_comb \read_data1~96 (
// Equation(s):
// \read_data1~96_combout  = ( !\read_addr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1136_combout )) # (\read_addr1[3]~input_o  & ((\registers~1140_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout 
//  & (((!\read_addr1[3]~input_o  & ((\registers~1144_combout ))) # (\read_addr1[3]~input_o  & (\registers~1148_combout ))))) ) )

	.dataa(!\registers~1148_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1144_combout ),
	.datad(!\registers~1140_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\read_addr1[3]~input_o ),
	.datag(!\registers~1136_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~96 .extended_lut = "on";
defparam \read_data1~96 .lut_mask = 64'h0C0C0C0C00CC4444;
defparam \read_data1~96 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N58
cyclonev_io_ibuf \write_data[8]~input (
	.i(write_data[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[8]~input_o ));
// synopsys translate_off
defparam \write_data[8]~input .bus_hold = "false";
defparam \write_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N18
cyclonev_lcell_comb \registers~296feeder (
// Equation(s):
// \registers~296feeder_combout  = \write_data[8]~input_o 

	.dataa(gnd),
	.datab(!\write_data[8]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~296feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~296feeder .extended_lut = "off";
defparam \registers~296feeder .lut_mask = 64'h3333333333333333;
defparam \registers~296feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N19
dffeas \registers~296 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~296feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~296_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~296 .is_wysiwyg = "true";
defparam \registers~296 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N38
dffeas \registers~328 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~328_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~328 .is_wysiwyg = "true";
defparam \registers~328 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \registers~360feeder (
// Equation(s):
// \registers~360feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~360feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~360feeder .extended_lut = "off";
defparam \registers~360feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~360feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N2
dffeas \registers~360 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~360feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~360_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~360 .is_wysiwyg = "true";
defparam \registers~360 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N50
dffeas \registers~264 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~264 .is_wysiwyg = "true";
defparam \registers~264 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N48
cyclonev_lcell_comb \registers~2153 (
// Equation(s):
// \registers~2153_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & ((\registers~264_q ))) # (\read_addr1[0]~input_o  & (\registers~296_q ))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & (\registers~328_q )) # (\read_addr1[0]~input_o  & ((\registers~360_q )))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~296_q ),
	.datac(!\registers~328_q ),
	.datad(!\registers~360_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[0]~input_o ),
	.datag(!\registers~264_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2153 .extended_lut = "on";
defparam \registers~2153 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \registers~2153 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N25
dffeas \registers~488 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~488_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~488 .is_wysiwyg = "true";
defparam \registers~488 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N2
dffeas \registers~456 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~456_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~456 .is_wysiwyg = "true";
defparam \registers~456 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N42
cyclonev_lcell_comb \registers~424feeder (
// Equation(s):
// \registers~424feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~424feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~424feeder .extended_lut = "off";
defparam \registers~424feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~424feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N44
dffeas \registers~424 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~424feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~424_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~424 .is_wysiwyg = "true";
defparam \registers~424 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N8
dffeas \registers~392 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~392_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~392 .is_wysiwyg = "true";
defparam \registers~392 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N6
cyclonev_lcell_comb \registers~1156 (
// Equation(s):
// \registers~1156_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2153_combout  & (((\registers~392_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2153_combout  & ((((!\read_addr1[2]~input_o ) # (\registers~424_q ))))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\registers~2153_combout  & (((\registers~456_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2153_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~488_q ))) ) )

	.dataa(!\registers~2153_combout ),
	.datab(!\registers~488_q ),
	.datac(!\registers~456_q ),
	.datad(!\registers~424_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~392_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1156 .extended_lut = "on";
defparam \registers~1156 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~1156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N48
cyclonev_lcell_comb \registers~808feeder (
// Equation(s):
// \registers~808feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~808feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~808feeder .extended_lut = "off";
defparam \registers~808feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~808feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y3_N50
dffeas \registers~808 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~808feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~808_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~808 .is_wysiwyg = "true";
defparam \registers~808 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N11
dffeas \registers~872 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~872_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~872 .is_wysiwyg = "true";
defparam \registers~872 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N44
dffeas \registers~840 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~840_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~840 .is_wysiwyg = "true";
defparam \registers~840 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N2
dffeas \registers~776 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~776_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~776 .is_wysiwyg = "true";
defparam \registers~776 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N0
cyclonev_lcell_comb \registers~2161 (
// Equation(s):
// \registers~2161_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (((\registers~776_q  & !\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o )) # (\registers~808_q )))) ) ) # ( \read_addr1[1]~input_o  & 
// ( ((!\read_addr1[0]~input_o  & (((\registers~840_q  & !\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o )) # (\registers~872_q )))) ) )

	.dataa(!\registers~808_q ),
	.datab(!\registers~872_q ),
	.datac(!\registers~840_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~776_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2161 .extended_lut = "on";
defparam \registers~2161 .lut_mask = 64'h0F550F3300FF00FF;
defparam \registers~2161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N37
dffeas \registers~936 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~936 .is_wysiwyg = "true";
defparam \registers~936 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N44
dffeas \registers~968 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~968_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~968 .is_wysiwyg = "true";
defparam \registers~968 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N3
cyclonev_lcell_comb \registers~1000feeder (
// Equation(s):
// \registers~1000feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1000feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1000feeder .extended_lut = "off";
defparam \registers~1000feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1000feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N5
dffeas \registers~1000 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~1000feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1000 .is_wysiwyg = "true";
defparam \registers~1000 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N32
dffeas \registers~904 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~904_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~904 .is_wysiwyg = "true";
defparam \registers~904 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N30
cyclonev_lcell_comb \registers~1164 (
// Equation(s):
// \registers~1164_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2161_combout  & (((\registers~904_q  & (\read_addr1[2]~input_o ))))) # (\registers~2161_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~936_q ))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\registers~2161_combout  & (((\registers~968_q  & (\read_addr1[2]~input_o ))))) # (\registers~2161_combout  & ((((!\read_addr1[2]~input_o ) # (\registers~1000_q ))))) ) )

	.dataa(!\registers~2161_combout ),
	.datab(!\registers~936_q ),
	.datac(!\registers~968_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~1000_q ),
	.datag(!\registers~904_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1164 .extended_lut = "on";
defparam \registers~1164 .lut_mask = 64'h551B550A551B555F;
defparam \registers~1164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N9
cyclonev_lcell_comb \registers~680feeder (
// Equation(s):
// \registers~680feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~680feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~680feeder .extended_lut = "off";
defparam \registers~680feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~680feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N11
dffeas \registers~680 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~680feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~680_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~680 .is_wysiwyg = "true";
defparam \registers~680 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N44
dffeas \registers~712 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~712_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~712 .is_wysiwyg = "true";
defparam \registers~712 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N57
cyclonev_lcell_comb \registers~744feeder (
// Equation(s):
// \registers~744feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~744feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~744feeder .extended_lut = "off";
defparam \registers~744feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~744feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N59
dffeas \registers~744 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~744feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~744_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~744 .is_wysiwyg = "true";
defparam \registers~744 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N44
dffeas \registers~584 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~584_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~584 .is_wysiwyg = "true";
defparam \registers~584 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N53
dffeas \registers~552 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~552_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~552 .is_wysiwyg = "true";
defparam \registers~552 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \registers~616feeder (
// Equation(s):
// \registers~616feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~616feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~616feeder .extended_lut = "off";
defparam \registers~616feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~616feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N35
dffeas \registers~616 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~616feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~616_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~616 .is_wysiwyg = "true";
defparam \registers~616 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N2
dffeas \registers~520 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~520_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~520 .is_wysiwyg = "true";
defparam \registers~520 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \registers~2157 (
// Equation(s):
// \registers~2157_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~520_q )) # (\read_addr1[0]~input_o  & (((\registers~552_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~584_q )) # (\read_addr1[0]~input_o  & (((\registers~616_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~584_q ),
	.datad(!\registers~552_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~616_q ),
	.datag(!\registers~520_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2157 .extended_lut = "on";
defparam \registers~2157 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N2
dffeas \registers~648 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~648_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~648 .is_wysiwyg = "true";
defparam \registers~648 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N0
cyclonev_lcell_comb \registers~1160 (
// Equation(s):
// \registers~1160_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2157_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2157_combout  & ((\registers~648_q ))) # (\registers~2157_combout  & (\registers~680_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2157_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2157_combout  & (\registers~712_q )) # (\registers~2157_combout  & ((\registers~744_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~680_q ),
	.datac(!\registers~712_q ),
	.datad(!\registers~744_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2157_combout ),
	.datag(!\registers~648_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1160 .extended_lut = "on";
defparam \registers~1160 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1160 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y5_N35
dffeas \registers~168 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~168 .is_wysiwyg = "true";
defparam \registers~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N38
dffeas \registers~200 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~200 .is_wysiwyg = "true";
defparam \registers~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N38
dffeas \registers~72 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~72 .is_wysiwyg = "true";
defparam \registers~72 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N2
dffeas \registers~104 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~104 .is_wysiwyg = "true";
defparam \registers~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N50
dffeas \registers~40 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~40 .is_wysiwyg = "true";
defparam \registers~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N0
cyclonev_lcell_comb \registers~2152 (
// Equation(s):
// \registers~2152_combout  = ( \registers~104_q  & ( \registers~40_q  & ( ((\read_addr1[1]~input_o  & (!\read_addr1[2]~input_o  & \registers~72_q ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~104_q  & ( \registers~40_q  & ( (!\read_addr1[1]~input_o  
// & (((\read_addr1[0]~input_o )))) # (\read_addr1[1]~input_o  & ((!\read_addr1[2]~input_o  & (\registers~72_q  & !\read_addr1[0]~input_o )) # (\read_addr1[2]~input_o  & ((\read_addr1[0]~input_o ))))) ) ) ) # ( \registers~104_q  & ( !\registers~40_q  & ( 
// (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & ((\read_addr1[0]~input_o ) # (\registers~72_q )))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) ) # ( !\registers~104_q  & ( !\registers~40_q  & ( (!\read_addr1[2]~input_o  & 
// (\read_addr1[1]~input_o  & (\registers~72_q  & !\read_addr1[0]~input_o ))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) )

	.dataa(!\read_addr1[1]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~72_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\registers~104_q ),
	.dataf(!\registers~40_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2152 .extended_lut = "off";
defparam \registers~2152 .lut_mask = 64'h0433047704BB04FF;
defparam \registers~2152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N51
cyclonev_lcell_comb \registers~232feeder (
// Equation(s):
// \registers~232feeder_combout  = ( \write_data[8]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~232feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~232feeder .extended_lut = "off";
defparam \registers~232feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~232feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N53
dffeas \registers~232 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~232feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~232 .is_wysiwyg = "true";
defparam \registers~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N2
dffeas \registers~136 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~136 .is_wysiwyg = "true";
defparam \registers~136 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N0
cyclonev_lcell_comb \registers~1152 (
// Equation(s):
// \registers~1152_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2152_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2152_combout  & (((\registers~136_q )))) # (\registers~2152_combout  & (\registers~168_q 
// )))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2152_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2152_combout  & (\registers~200_q )) # (\registers~2152_combout  & ((\registers~232_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~168_q ),
	.datac(!\registers~200_q ),
	.datad(!\registers~2152_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~232_q ),
	.datag(!\registers~136_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1152 .extended_lut = "on";
defparam \registers~1152 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N6
cyclonev_lcell_comb \read_data1~92 (
// Equation(s):
// \read_data1~92_combout  = ( !\read_addr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & ((\registers~1152_combout ))) # (\read_addr1[3]~input_o  & (\registers~1156_combout ))))) ) ) # ( \read_addr1[4]~input_o  & ( 
// ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & ((\registers~1160_combout ))) # (\read_addr1[3]~input_o  & (\registers~1164_combout ))))) ) )

	.dataa(!\registers~1156_combout ),
	.datab(!\registers~1164_combout ),
	.datac(!\registers~1160_combout ),
	.datad(!\read_addr1[3]~input_o ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\registers~1152_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~92 .extended_lut = "on";
defparam \read_data1~92 .lut_mask = 64'h0F550F3300000000;
defparam \read_data1~92 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N52
cyclonev_io_ibuf \write_data[9]~input (
	.i(write_data[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[9]~input_o ));
// synopsys translate_off
defparam \write_data[9]~input .bus_hold = "false";
defparam \write_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X25_Y1_N50
dffeas \registers~425 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~425_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~425 .is_wysiwyg = "true";
defparam \registers~425 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y1_N8
dffeas \registers~457 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~457_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~457 .is_wysiwyg = "true";
defparam \registers~457 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N17
dffeas \registers~489 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~489_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~489 .is_wysiwyg = "true";
defparam \registers~489 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N2
dffeas \registers~329 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~329_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~329 .is_wysiwyg = "true";
defparam \registers~329 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N57
cyclonev_lcell_comb \registers~297feeder (
// Equation(s):
// \registers~297feeder_combout  = \write_data[9]~input_o 

	.dataa(!\write_data[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~297feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~297feeder .extended_lut = "off";
defparam \registers~297feeder .lut_mask = 64'h5555555555555555;
defparam \registers~297feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N59
dffeas \registers~297 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~297feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~297_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~297 .is_wysiwyg = "true";
defparam \registers~297 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N24
cyclonev_lcell_comb \registers~361feeder (
// Equation(s):
// \registers~361feeder_combout  = ( \write_data[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~361feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~361feeder .extended_lut = "off";
defparam \registers~361feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~361feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N25
dffeas \registers~361 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~361feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~361_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~361 .is_wysiwyg = "true";
defparam \registers~361 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N8
dffeas \registers~265 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~265 .is_wysiwyg = "true";
defparam \registers~265 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N6
cyclonev_lcell_comb \registers~2166 (
// Equation(s):
// \registers~2166_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~265_q )) # (\read_addr1[0]~input_o  & (((\registers~297_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~329_q )) # (\read_addr1[0]~input_o  & (((\registers~361_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~329_q ),
	.datad(!\registers~297_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~361_q ),
	.datag(!\registers~265_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2166 .extended_lut = "on";
defparam \registers~2166 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N8
dffeas \registers~393 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~393_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~393 .is_wysiwyg = "true";
defparam \registers~393 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N6
cyclonev_lcell_comb \registers~1172 (
// Equation(s):
// \registers~1172_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2166_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2166_combout  & ((\registers~393_q ))) # (\registers~2166_combout  & (\registers~425_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2166_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2166_combout  & (\registers~457_q )) # (\registers~2166_combout  & ((\registers~489_q )))))) ) )

	.dataa(!\registers~425_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~457_q ),
	.datad(!\registers~489_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2166_combout ),
	.datag(!\registers~393_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1172 .extended_lut = "on";
defparam \registers~1172 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1172 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N17
dffeas \registers~745 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~745_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~745 .is_wysiwyg = "true";
defparam \registers~745 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N38
dffeas \registers~713 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~713_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~713 .is_wysiwyg = "true";
defparam \registers~713 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N50
dffeas \registers~681 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~681_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~681 .is_wysiwyg = "true";
defparam \registers~681 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N38
dffeas \registers~585 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~585_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~585 .is_wysiwyg = "true";
defparam \registers~585 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \registers~553feeder (
// Equation(s):
// \registers~553feeder_combout  = ( \write_data[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~553feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~553feeder .extended_lut = "off";
defparam \registers~553feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~553feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N22
dffeas \registers~553 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~553feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~553_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~553 .is_wysiwyg = "true";
defparam \registers~553 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N21
cyclonev_lcell_comb \registers~617feeder (
// Equation(s):
// \registers~617feeder_combout  = ( \write_data[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~617feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~617feeder .extended_lut = "off";
defparam \registers~617feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~617feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N23
dffeas \registers~617 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~617feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~617_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~617 .is_wysiwyg = "true";
defparam \registers~617 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N20
dffeas \registers~521 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~521_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~521 .is_wysiwyg = "true";
defparam \registers~521 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N18
cyclonev_lcell_comb \registers~2170 (
// Equation(s):
// \registers~2170_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~521_q ))) # (\read_addr1[0]~input_o  & ((((\registers~553_q ))) # (\read_addr1[2]~input_o ))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~585_q ))) # (\read_addr1[0]~input_o  & ((((\registers~617_q ))) # (\read_addr1[2]~input_o ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~585_q ),
	.datad(!\registers~553_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~617_q ),
	.datag(!\registers~521_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2170 .extended_lut = "on";
defparam \registers~2170 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y2_N8
dffeas \registers~649 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~649_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~649 .is_wysiwyg = "true";
defparam \registers~649 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N6
cyclonev_lcell_comb \registers~1176 (
// Equation(s):
// \registers~1176_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2170_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2170_combout  & (\registers~649_q )) # (\registers~2170_combout  & ((\registers~681_q )))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2170_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2170_combout  & ((\registers~713_q ))) # (\registers~2170_combout  & (\registers~745_q ))))) ) )

	.dataa(!\registers~745_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~713_q ),
	.datad(!\registers~681_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2170_combout ),
	.datag(!\registers~649_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1176 .extended_lut = "on";
defparam \registers~1176 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N21
cyclonev_lcell_comb \registers~873feeder (
// Equation(s):
// \registers~873feeder_combout  = ( \write_data[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~873feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~873feeder .extended_lut = "off";
defparam \registers~873feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~873feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N23
dffeas \registers~873 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~873feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~873_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~873 .is_wysiwyg = "true";
defparam \registers~873 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N2
dffeas \registers~841 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~841_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~841 .is_wysiwyg = "true";
defparam \registers~841 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N6
cyclonev_lcell_comb \registers~809feeder (
// Equation(s):
// \registers~809feeder_combout  = ( \write_data[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~809feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~809feeder .extended_lut = "off";
defparam \registers~809feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~809feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N8
dffeas \registers~809 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~809feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~809_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~809 .is_wysiwyg = "true";
defparam \registers~809 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N8
dffeas \registers~777 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~777_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~777 .is_wysiwyg = "true";
defparam \registers~777 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N6
cyclonev_lcell_comb \registers~2174 (
// Equation(s):
// \registers~2174_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~777_q )) # (\read_addr1[0]~input_o  & ((\registers~809_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~841_q )))) # (\read_addr1[0]~input_o  & (\registers~873_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~873_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~841_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~809_q ),
	.datag(!\registers~777_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2174 .extended_lut = "on";
defparam \registers~2174 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2174 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y1_N44
dffeas \registers~969 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~969_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~969 .is_wysiwyg = "true";
defparam \registers~969 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N21
cyclonev_lcell_comb \registers~1001feeder (
// Equation(s):
// \registers~1001feeder_combout  = \write_data[9]~input_o 

	.dataa(!\write_data[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1001feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1001feeder .extended_lut = "off";
defparam \registers~1001feeder .lut_mask = 64'h5555555555555555;
defparam \registers~1001feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N23
dffeas \registers~1001 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~1001feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1001 .is_wysiwyg = "true";
defparam \registers~1001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N15
cyclonev_lcell_comb \registers~937feeder (
// Equation(s):
// \registers~937feeder_combout  = \write_data[9]~input_o 

	.dataa(!\write_data[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~937feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~937feeder .extended_lut = "off";
defparam \registers~937feeder .lut_mask = 64'h5555555555555555;
defparam \registers~937feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N17
dffeas \registers~937 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~937feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~937 .is_wysiwyg = "true";
defparam \registers~937 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y1_N35
dffeas \registers~905 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~905_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~905 .is_wysiwyg = "true";
defparam \registers~905 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N33
cyclonev_lcell_comb \registers~1180 (
// Equation(s):
// \registers~1180_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2174_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2174_combout  & (\registers~905_q )) # (\registers~2174_combout  & (((\registers~937_q )))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2174_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2174_combout  & (\registers~969_q )) # (\registers~2174_combout  & (((\registers~1001_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~2174_combout ),
	.datac(!\registers~969_q ),
	.datad(!\registers~1001_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~937_q ),
	.datag(!\registers~905_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1180 .extended_lut = "on";
defparam \registers~1180 .lut_mask = 64'h2626263737372637;
defparam \registers~1180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N0
cyclonev_lcell_comb \registers~41feeder (
// Equation(s):
// \registers~41feeder_combout  = ( \write_data[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~41feeder .extended_lut = "off";
defparam \registers~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N2
dffeas \registers~41 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~41 .is_wysiwyg = "true";
defparam \registers~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N37
dffeas \registers~105 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~105 .is_wysiwyg = "true";
defparam \registers~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N14
dffeas \registers~73 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~73 .is_wysiwyg = "true";
defparam \registers~73 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N36
cyclonev_lcell_comb \registers~2165 (
// Equation(s):
// \registers~2165_combout  = ( \registers~105_q  & ( \registers~73_q  & ( (!\read_addr1[2]~input_o  & (((\registers~41_q  & \read_addr1[0]~input_o )) # (\read_addr1[1]~input_o ))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) ) # ( 
// !\registers~105_q  & ( \registers~73_q  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[1]~input_o  & (\registers~41_q  & \read_addr1[0]~input_o )) # (\read_addr1[1]~input_o  & ((!\read_addr1[0]~input_o ))))) # (\read_addr1[2]~input_o  & 
// (((\read_addr1[0]~input_o )))) ) ) ) # ( \registers~105_q  & ( !\registers~73_q  & ( (\read_addr1[0]~input_o  & (((\read_addr1[1]~input_o ) # (\read_addr1[2]~input_o )) # (\registers~41_q ))) ) ) ) # ( !\registers~105_q  & ( !\registers~73_q  & ( 
// (\read_addr1[0]~input_o  & (((\registers~41_q  & !\read_addr1[1]~input_o )) # (\read_addr1[2]~input_o ))) ) ) )

	.dataa(!\registers~41_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\registers~105_q ),
	.dataf(!\registers~73_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2165 .extended_lut = "off";
defparam \registers~2165 .lut_mask = 64'h0073007F0C730C7F;
defparam \registers~2165 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N24
cyclonev_lcell_comb \registers~233feeder (
// Equation(s):
// \registers~233feeder_combout  = ( \write_data[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~233feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~233feeder .extended_lut = "off";
defparam \registers~233feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~233feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N26
dffeas \registers~233 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~233feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~233 .is_wysiwyg = "true";
defparam \registers~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N56
dffeas \registers~201 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~201 .is_wysiwyg = "true";
defparam \registers~201 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N48
cyclonev_lcell_comb \registers~169feeder (
// Equation(s):
// \registers~169feeder_combout  = ( \write_data[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~169feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~169feeder .extended_lut = "off";
defparam \registers~169feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~169feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N49
dffeas \registers~169 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~169 .is_wysiwyg = "true";
defparam \registers~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N38
dffeas \registers~137 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~137 .is_wysiwyg = "true";
defparam \registers~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N36
cyclonev_lcell_comb \registers~1168 (
// Equation(s):
// \registers~1168_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2165_combout  & (((\registers~137_q  & (\read_addr1[2]~input_o ))))) # (\registers~2165_combout  & ((((!\read_addr1[2]~input_o ) # (\registers~169_q ))))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\registers~2165_combout  & (((\registers~201_q  & (\read_addr1[2]~input_o ))))) # (\registers~2165_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~233_q ))) ) )

	.dataa(!\registers~2165_combout ),
	.datab(!\registers~233_q ),
	.datac(!\registers~201_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~169_q ),
	.datag(!\registers~137_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1168 .extended_lut = "on";
defparam \registers~1168 .lut_mask = 64'h550A551B555F551B;
defparam \registers~1168 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N48
cyclonev_lcell_comb \read_data1~88 (
// Equation(s):
// \read_data1~88_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (((\registers~1168_combout )))) # (\read_addr1[3]~input_o  & (\registers~1172_combout )))) ) ) # ( \read_addr1[4]~input_o  & ( 
// ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1176_combout )) # (\read_addr1[3]~input_o  & ((\registers~1180_combout )))))) ) )

	.dataa(!\read_addr1[3]~input_o ),
	.datab(!\registers~1172_combout ),
	.datac(!\registers~1176_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1180_combout ),
	.datag(!\registers~1168_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~88 .extended_lut = "on";
defparam \read_data1~88 .lut_mask = 64'h1B000A001B005F00;
defparam \read_data1~88 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \write_data[10]~input (
	.i(write_data[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[10]~input_o ));
// synopsys translate_off
defparam \write_data[10]~input .bus_hold = "false";
defparam \write_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X40_Y1_N56
dffeas \registers~842 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~842_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~842 .is_wysiwyg = "true";
defparam \registers~842 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N56
dffeas \registers~874 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~874_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~874 .is_wysiwyg = "true";
defparam \registers~874 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N18
cyclonev_lcell_comb \registers~810feeder (
// Equation(s):
// \registers~810feeder_combout  = \write_data[10]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[10]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~810feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~810feeder .extended_lut = "off";
defparam \registers~810feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~810feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N20
dffeas \registers~810 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~810feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~810_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~810 .is_wysiwyg = "true";
defparam \registers~810 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N32
dffeas \registers~778 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~778_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~778 .is_wysiwyg = "true";
defparam \registers~778 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N30
cyclonev_lcell_comb \registers~2187 (
// Equation(s):
// \registers~2187_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~778_q ))) # (\read_addr1[0]~input_o  & ((((\registers~810_q ))) # (\read_addr1[2]~input_o ))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~842_q ))) # (\read_addr1[0]~input_o  & ((((\registers~874_q ))) # (\read_addr1[2]~input_o ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~842_q ),
	.datad(!\registers~874_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~810_q ),
	.datag(!\registers~778_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2187 .extended_lut = "on";
defparam \registers~2187 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2187 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N44
dffeas \registers~970 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~970_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~970 .is_wysiwyg = "true";
defparam \registers~970 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N6
cyclonev_lcell_comb \registers~1002feeder (
// Equation(s):
// \registers~1002feeder_combout  = ( \write_data[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1002feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1002feeder .extended_lut = "off";
defparam \registers~1002feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1002feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N8
dffeas \registers~1002 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~1002feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1002 .is_wysiwyg = "true";
defparam \registers~1002 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N15
cyclonev_lcell_comb \registers~938feeder (
// Equation(s):
// \registers~938feeder_combout  = ( \write_data[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~938feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~938feeder .extended_lut = "off";
defparam \registers~938feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~938feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N17
dffeas \registers~938 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~938feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~938 .is_wysiwyg = "true";
defparam \registers~938 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N2
dffeas \registers~906 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~906_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~906 .is_wysiwyg = "true";
defparam \registers~906 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N0
cyclonev_lcell_comb \registers~1196 (
// Equation(s):
// \registers~1196_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2187_combout  & (\read_addr1[2]~input_o  & (\registers~906_q ))) # (\registers~2187_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~938_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2187_combout  & (\read_addr1[2]~input_o  & (\registers~970_q ))) # (\registers~2187_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~1002_q ))))) ) )

	.dataa(!\registers~2187_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~970_q ),
	.datad(!\registers~1002_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~938_q ),
	.datag(!\registers~906_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1196 .extended_lut = "on";
defparam \registers~1196 .lut_mask = 64'h4646465757574657;
defparam \registers~1196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N23
dffeas \registers~682 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~682_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~682 .is_wysiwyg = "true";
defparam \registers~682 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N33
cyclonev_lcell_comb \registers~554feeder (
// Equation(s):
// \registers~554feeder_combout  = ( \write_data[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~554feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~554feeder .extended_lut = "off";
defparam \registers~554feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~554feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N35
dffeas \registers~554 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~554feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~554_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~554 .is_wysiwyg = "true";
defparam \registers~554 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N56
dffeas \registers~586 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~586_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~586 .is_wysiwyg = "true";
defparam \registers~586 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N53
dffeas \registers~618 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~618_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~618 .is_wysiwyg = "true";
defparam \registers~618 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N32
dffeas \registers~522 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~522_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~522 .is_wysiwyg = "true";
defparam \registers~522 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N30
cyclonev_lcell_comb \registers~2183 (
// Equation(s):
// \registers~2183_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~522_q )))) # (\read_addr1[0]~input_o  & (\registers~554_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & (\registers~586_q )) # (\read_addr1[0]~input_o  & ((\registers~618_q )))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~554_q ),
	.datac(!\registers~586_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~618_q ),
	.datag(!\registers~522_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2183 .extended_lut = "on";
defparam \registers~2183 .lut_mask = 64'h0A770A550A770AFF;
defparam \registers~2183 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N56
dffeas \registers~714 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~714_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~714 .is_wysiwyg = "true";
defparam \registers~714 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N29
dffeas \registers~746 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~746_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~746 .is_wysiwyg = "true";
defparam \registers~746 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N2
dffeas \registers~650 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~650_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~650 .is_wysiwyg = "true";
defparam \registers~650 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N0
cyclonev_lcell_comb \registers~1192 (
// Equation(s):
// \registers~1192_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2183_combout  & (((\registers~650_q  & (\read_addr1[2]~input_o ))))) # (\registers~2183_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~682_q ))) ) ) # ( 
// \read_addr1[1]~input_o  & ( ((!\registers~2183_combout  & (\registers~714_q  & (\read_addr1[2]~input_o ))) # (\registers~2183_combout  & (((!\read_addr1[2]~input_o ) # (\registers~746_q ))))) ) )

	.dataa(!\registers~682_q ),
	.datab(!\registers~2183_combout ),
	.datac(!\registers~714_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~746_q ),
	.datag(!\registers~650_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1192 .extended_lut = "on";
defparam \registers~1192 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N5
dffeas \registers~426 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~426_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~426 .is_wysiwyg = "true";
defparam \registers~426 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N26
dffeas \registers~458 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~458_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~458 .is_wysiwyg = "true";
defparam \registers~458 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N23
dffeas \registers~362 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~362_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~362 .is_wysiwyg = "true";
defparam \registers~362 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N56
dffeas \registers~330 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~330_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~330 .is_wysiwyg = "true";
defparam \registers~330 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N26
dffeas \registers~298 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~298_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~298 .is_wysiwyg = "true";
defparam \registers~298 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N32
dffeas \registers~266 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~266 .is_wysiwyg = "true";
defparam \registers~266 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N30
cyclonev_lcell_comb \registers~2179 (
// Equation(s):
// \registers~2179_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (\registers~266_q  & ((!\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o ) # (\registers~298_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\read_addr1[0]~input_o  & (((\registers~330_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~362_q ))) ) )

	.dataa(!\registers~362_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~330_q ),
	.datad(!\registers~298_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~266_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2179 .extended_lut = "on";
defparam \registers~2179 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2179 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N41
dffeas \registers~490 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~490_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~490 .is_wysiwyg = "true";
defparam \registers~490 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N2
dffeas \registers~394 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~394_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~394 .is_wysiwyg = "true";
defparam \registers~394 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N0
cyclonev_lcell_comb \registers~1188 (
// Equation(s):
// \registers~1188_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2179_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2179_combout  & (((\registers~394_q )))) # (\registers~2179_combout  & (\registers~426_q 
// )))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2179_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2179_combout  & (\registers~458_q )) # (\registers~2179_combout  & ((\registers~490_q )))))) ) )

	.dataa(!\registers~426_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~458_q ),
	.datad(!\registers~2179_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~490_q ),
	.datag(!\registers~394_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1188 .extended_lut = "on";
defparam \registers~1188 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N32
dffeas \registers~74 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~74 .is_wysiwyg = "true";
defparam \registers~74 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N26
dffeas \registers~106 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~106 .is_wysiwyg = "true";
defparam \registers~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y2_N41
dffeas \registers~42 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~42 .is_wysiwyg = "true";
defparam \registers~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N24
cyclonev_lcell_comb \registers~2178 (
// Equation(s):
// \registers~2178_combout  = ( \registers~106_q  & ( \registers~42_q  & ( ((!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & \registers~74_q ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~106_q  & ( \registers~42_q  & ( (!\read_addr1[2]~input_o  
// & ((!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o  & \registers~74_q )) # (\read_addr1[0]~input_o  & (!\read_addr1[1]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( \registers~106_q  & ( !\registers~42_q  & ( 
// (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & ((\registers~74_q ) # (\read_addr1[0]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( !\registers~106_q  & ( !\registers~42_q  & ( (!\read_addr1[2]~input_o  & 
// (!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o  & \registers~74_q ))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\registers~74_q ),
	.datae(!\registers~106_q ),
	.dataf(!\registers~42_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2178 .extended_lut = "off";
defparam \registers~2178 .lut_mask = 64'h1119131B3139333B;
defparam \registers~2178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N3
cyclonev_lcell_comb \registers~170feeder (
// Equation(s):
// \registers~170feeder_combout  = ( \write_data[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~170feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~170feeder .extended_lut = "off";
defparam \registers~170feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~170feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N5
dffeas \registers~170 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~170 .is_wysiwyg = "true";
defparam \registers~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N56
dffeas \registers~202 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~202 .is_wysiwyg = "true";
defparam \registers~202 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N9
cyclonev_lcell_comb \registers~234feeder (
// Equation(s):
// \registers~234feeder_combout  = ( \write_data[10]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[10]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~234feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~234feeder .extended_lut = "off";
defparam \registers~234feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~234feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N11
dffeas \registers~234 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~234feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~234 .is_wysiwyg = "true";
defparam \registers~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N38
dffeas \registers~138 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~138 .is_wysiwyg = "true";
defparam \registers~138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N36
cyclonev_lcell_comb \registers~1184 (
// Equation(s):
// \registers~1184_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2178_combout  & (((\registers~138_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2178_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~170_q ))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\registers~2178_combout  & (((\registers~202_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2178_combout  & ((((!\read_addr1[2]~input_o ) # (\registers~234_q ))))) ) )

	.dataa(!\registers~2178_combout ),
	.datab(!\registers~170_q ),
	.datac(!\registers~202_q ),
	.datad(!\registers~234_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~138_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1184 .extended_lut = "on";
defparam \registers~1184 .lut_mask = 64'h555555551B1B0A5F;
defparam \registers~1184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N48
cyclonev_lcell_comb \read_data1~84 (
// Equation(s):
// \read_data1~84_combout  = ( !\read_addr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1184_combout )) # (\read_addr1[3]~input_o  & ((\registers~1188_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout 
//  & (((!\read_addr1[3]~input_o  & ((\registers~1192_combout ))) # (\read_addr1[3]~input_o  & (\registers~1196_combout ))))) ) )

	.dataa(!\registers~1196_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1192_combout ),
	.datad(!\registers~1188_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\read_addr1[3]~input_o ),
	.datag(!\registers~1184_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~84 .extended_lut = "on";
defparam \read_data1~84 .lut_mask = 64'h0C0C0C0C00CC4444;
defparam \read_data1~84 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \write_data[11]~input (
	.i(write_data[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[11]~input_o ));
// synopsys translate_off
defparam \write_data[11]~input .bus_hold = "false";
defparam \write_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y5_N20
dffeas \registers~427 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~427_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~427 .is_wysiwyg = "true";
defparam \registers~427 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N38
dffeas \registers~459 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~459_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~459 .is_wysiwyg = "true";
defparam \registers~459 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N51
cyclonev_lcell_comb \registers~299feeder (
// Equation(s):
// \registers~299feeder_combout  = \write_data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~299feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~299feeder .extended_lut = "off";
defparam \registers~299feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~299feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N53
dffeas \registers~299 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~299feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~299_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~299 .is_wysiwyg = "true";
defparam \registers~299 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N8
dffeas \registers~331 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~331_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~331 .is_wysiwyg = "true";
defparam \registers~331 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N57
cyclonev_lcell_comb \registers~363feeder (
// Equation(s):
// \registers~363feeder_combout  = ( \write_data[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~363feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~363feeder .extended_lut = "off";
defparam \registers~363feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~363feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N59
dffeas \registers~363 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~363feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~363_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~363 .is_wysiwyg = "true";
defparam \registers~363 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N44
dffeas \registers~267 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~267 .is_wysiwyg = "true";
defparam \registers~267 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \registers~2192 (
// Equation(s):
// \registers~2192_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~267_q )))) # (\read_addr1[0]~input_o  & (\registers~299_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~331_q )) # (\read_addr1[0]~input_o  & ((\registers~363_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~299_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~331_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~363_q ),
	.datag(!\registers~267_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2192 .extended_lut = "on";
defparam \registers~2192 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~2192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N21
cyclonev_lcell_comb \registers~491feeder (
// Equation(s):
// \registers~491feeder_combout  = ( \write_data[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~491feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~491feeder .extended_lut = "off";
defparam \registers~491feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~491feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N22
dffeas \registers~491 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~491feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~491_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~491 .is_wysiwyg = "true";
defparam \registers~491 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N5
dffeas \registers~395 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~395_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~395 .is_wysiwyg = "true";
defparam \registers~395 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N3
cyclonev_lcell_comb \registers~1204 (
// Equation(s):
// \registers~1204_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2192_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2192_combout  & (((\registers~395_q )))) # (\registers~2192_combout  & (\registers~427_q 
// )))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2192_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2192_combout  & (\registers~459_q )) # (\registers~2192_combout  & ((\registers~491_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~427_q ),
	.datac(!\registers~459_q ),
	.datad(!\registers~2192_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~491_q ),
	.datag(!\registers~395_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1204 .extended_lut = "on";
defparam \registers~1204 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N13
dffeas \registers~683 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~683_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~683 .is_wysiwyg = "true";
defparam \registers~683 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N26
dffeas \registers~715 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~715_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~715 .is_wysiwyg = "true";
defparam \registers~715 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N32
dffeas \registers~587 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~587_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~587 .is_wysiwyg = "true";
defparam \registers~587 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N55
dffeas \registers~555 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~555_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~555 .is_wysiwyg = "true";
defparam \registers~555 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \registers~619feeder (
// Equation(s):
// \registers~619feeder_combout  = \write_data[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[11]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~619feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~619feeder .extended_lut = "off";
defparam \registers~619feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~619feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N26
dffeas \registers~619 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~619feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~619_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~619 .is_wysiwyg = "true";
defparam \registers~619 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N38
dffeas \registers~523 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~523_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~523 .is_wysiwyg = "true";
defparam \registers~523 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \registers~2196 (
// Equation(s):
// \registers~2196_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~523_q )) # (\read_addr1[0]~input_o  & (((\registers~555_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~587_q )) # (\read_addr1[0]~input_o  & (((\registers~619_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~587_q ),
	.datad(!\registers~555_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~619_q ),
	.datag(!\registers~523_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2196 .extended_lut = "on";
defparam \registers~2196 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2196 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N6
cyclonev_lcell_comb \registers~747feeder (
// Equation(s):
// \registers~747feeder_combout  = ( \write_data[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~747feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~747feeder .extended_lut = "off";
defparam \registers~747feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~747feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N8
dffeas \registers~747 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~747feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~747_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~747 .is_wysiwyg = "true";
defparam \registers~747 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N8
dffeas \registers~651 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~651_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~651 .is_wysiwyg = "true";
defparam \registers~651 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N6
cyclonev_lcell_comb \registers~1208 (
// Equation(s):
// \registers~1208_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2196_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2196_combout  & (((\registers~651_q )))) # (\registers~2196_combout  & (\registers~683_q 
// )))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2196_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2196_combout  & (\registers~715_q )) # (\registers~2196_combout  & ((\registers~747_q )))))) ) )

	.dataa(!\registers~683_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~715_q ),
	.datad(!\registers~2196_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~747_q ),
	.datag(!\registers~651_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1208 .extended_lut = "on";
defparam \registers~1208 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1208 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N16
dffeas \registers~939 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~939 .is_wysiwyg = "true";
defparam \registers~939 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N26
dffeas \registers~971 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~971_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~971 .is_wysiwyg = "true";
defparam \registers~971 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N57
cyclonev_lcell_comb \registers~1003feeder (
// Equation(s):
// \registers~1003feeder_combout  = ( \write_data[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1003feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1003feeder .extended_lut = "off";
defparam \registers~1003feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1003feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N58
dffeas \registers~1003 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~1003feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1003 .is_wysiwyg = "true";
defparam \registers~1003 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N38
dffeas \registers~843 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~843_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~843 .is_wysiwyg = "true";
defparam \registers~843 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N27
cyclonev_lcell_comb \registers~811feeder (
// Equation(s):
// \registers~811feeder_combout  = ( \write_data[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~811feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~811feeder .extended_lut = "off";
defparam \registers~811feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~811feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N29
dffeas \registers~811 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~811feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~811_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~811 .is_wysiwyg = "true";
defparam \registers~811 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N40
dffeas \registers~875 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~875_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~875 .is_wysiwyg = "true";
defparam \registers~875 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N50
dffeas \registers~779 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~779_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~779 .is_wysiwyg = "true";
defparam \registers~779 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N48
cyclonev_lcell_comb \registers~2200 (
// Equation(s):
// \registers~2200_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~779_q ))) # (\read_addr1[0]~input_o  & ((((\registers~811_q ))) # (\read_addr1[2]~input_o ))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~843_q ))) # (\read_addr1[0]~input_o  & ((((\registers~875_q ))) # (\read_addr1[2]~input_o ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~843_q ),
	.datad(!\registers~811_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~875_q ),
	.datag(!\registers~779_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2200 .extended_lut = "on";
defparam \registers~2200 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N38
dffeas \registers~907 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~907_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~907 .is_wysiwyg = "true";
defparam \registers~907 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N36
cyclonev_lcell_comb \registers~1212 (
// Equation(s):
// \registers~1212_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2200_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2200_combout  & ((\registers~907_q ))) # (\registers~2200_combout  & (\registers~939_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2200_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2200_combout  & (\registers~971_q )) # (\registers~2200_combout  & ((\registers~1003_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~939_q ),
	.datac(!\registers~971_q ),
	.datad(!\registers~1003_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2200_combout ),
	.datag(!\registers~907_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1212 .extended_lut = "on";
defparam \registers~1212 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1212 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N27
cyclonev_lcell_comb \registers~171feeder (
// Equation(s):
// \registers~171feeder_combout  = ( \write_data[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~171feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~171feeder .extended_lut = "off";
defparam \registers~171feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~171feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N29
dffeas \registers~171 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~171 .is_wysiwyg = "true";
defparam \registers~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N56
dffeas \registers~203 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~203 .is_wysiwyg = "true";
defparam \registers~203 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N36
cyclonev_lcell_comb \registers~235feeder (
// Equation(s):
// \registers~235feeder_combout  = ( \write_data[11]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[11]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~235feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~235feeder .extended_lut = "off";
defparam \registers~235feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~235feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N38
dffeas \registers~235 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~235 .is_wysiwyg = "true";
defparam \registers~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N8
dffeas \registers~75 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~75 .is_wysiwyg = "true";
defparam \registers~75 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N31
dffeas \registers~107 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~107 .is_wysiwyg = "true";
defparam \registers~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N31
dffeas \registers~43 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~43 .is_wysiwyg = "true";
defparam \registers~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N30
cyclonev_lcell_comb \registers~2191 (
// Equation(s):
// \registers~2191_combout  = ( \registers~107_q  & ( \registers~43_q  & ( ((!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & \registers~75_q ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~107_q  & ( \registers~43_q  & ( (!\read_addr1[0]~input_o  
// & (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & \registers~75_q ))) # (\read_addr1[0]~input_o  & (((!\read_addr1[1]~input_o )) # (\read_addr1[2]~input_o ))) ) ) ) # ( \registers~107_q  & ( !\registers~43_q  & ( (!\read_addr1[2]~input_o  & 
// (\read_addr1[1]~input_o  & ((\registers~75_q ) # (\read_addr1[0]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( !\registers~107_q  & ( !\registers~43_q  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & 
// (\read_addr1[1]~input_o  & \registers~75_q ))) # (\read_addr1[0]~input_o  & (\read_addr1[2]~input_o )) ) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\registers~75_q ),
	.datae(!\registers~107_q ),
	.dataf(!\registers~43_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2191 .extended_lut = "off";
defparam \registers~2191 .lut_mask = 64'h1119151D5159555D;
defparam \registers~2191 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N38
dffeas \registers~139 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~139 .is_wysiwyg = "true";
defparam \registers~139 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N36
cyclonev_lcell_comb \registers~1200 (
// Equation(s):
// \registers~1200_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2191_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2191_combout  & ((\registers~139_q ))) # (\registers~2191_combout  & (\registers~171_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2191_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2191_combout  & (\registers~203_q )) # (\registers~2191_combout  & ((\registers~235_q )))))) ) )

	.dataa(!\registers~171_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~203_q ),
	.datad(!\registers~235_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2191_combout ),
	.datag(!\registers~139_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1200 .extended_lut = "on";
defparam \registers~1200 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1200 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N15
cyclonev_lcell_comb \read_data1~80 (
// Equation(s):
// \read_data1~80_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (((\registers~1200_combout )))) # (\read_addr1[3]~input_o  & (\registers~1204_combout )))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout 
//  & (((!\read_addr1[3]~input_o  & (\registers~1208_combout )) # (\read_addr1[3]~input_o  & ((\registers~1212_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\registers~1204_combout ),
	.datac(!\registers~1208_combout ),
	.datad(!\read_addr1[3]~input_o ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1212_combout ),
	.datag(!\registers~1200_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~80 .extended_lut = "on";
defparam \read_data1~80 .lut_mask = 64'h0A220A000A220AAA;
defparam \read_data1~80 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \write_data[12]~input (
	.i(write_data[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[12]~input_o ));
// synopsys translate_off
defparam \write_data[12]~input .bus_hold = "false";
defparam \write_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N33
cyclonev_lcell_comb \registers~940feeder (
// Equation(s):
// \registers~940feeder_combout  = ( \write_data[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~940feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~940feeder .extended_lut = "off";
defparam \registers~940feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~940feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N35
dffeas \registers~940 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~940feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~940 .is_wysiwyg = "true";
defparam \registers~940 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N38
dffeas \registers~972 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~972_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~972 .is_wysiwyg = "true";
defparam \registers~972 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N38
dffeas \registers~844 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~844_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~844 .is_wysiwyg = "true";
defparam \registers~844 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N30
cyclonev_lcell_comb \registers~812feeder (
// Equation(s):
// \registers~812feeder_combout  = ( \write_data[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~812feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~812feeder .extended_lut = "off";
defparam \registers~812feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~812feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N32
dffeas \registers~812 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~812feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~812_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~812 .is_wysiwyg = "true";
defparam \registers~812 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N30
cyclonev_lcell_comb \registers~876feeder (
// Equation(s):
// \registers~876feeder_combout  = ( \write_data[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~876feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~876feeder .extended_lut = "off";
defparam \registers~876feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~876feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N32
dffeas \registers~876 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~876feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~876_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~876 .is_wysiwyg = "true";
defparam \registers~876 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N8
dffeas \registers~780 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~780_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~780 .is_wysiwyg = "true";
defparam \registers~780 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N6
cyclonev_lcell_comb \registers~2213 (
// Equation(s):
// \registers~2213_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~780_q )) # (\read_addr1[0]~input_o  & (((\registers~812_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~844_q )) # (\read_addr1[0]~input_o  & (((\registers~876_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~844_q ),
	.datad(!\registers~812_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~876_q ),
	.datag(!\registers~780_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2213 .extended_lut = "on";
defparam \registers~2213 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2213 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N26
dffeas \registers~1004 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1004 .is_wysiwyg = "true";
defparam \registers~1004 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y2_N2
dffeas \registers~908 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~908_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~908 .is_wysiwyg = "true";
defparam \registers~908 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N0
cyclonev_lcell_comb \registers~1228 (
// Equation(s):
// \registers~1228_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2213_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2213_combout  & (((\registers~908_q )))) # (\registers~2213_combout  & (\registers~940_q 
// )))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2213_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2213_combout  & (\registers~972_q )) # (\registers~2213_combout  & ((\registers~1004_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~940_q ),
	.datac(!\registers~972_q ),
	.datad(!\registers~2213_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~1004_q ),
	.datag(!\registers~908_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1228 .extended_lut = "on";
defparam \registers~1228 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N27
cyclonev_lcell_comb \registers~684feeder (
// Equation(s):
// \registers~684feeder_combout  = ( \write_data[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~684feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~684feeder .extended_lut = "off";
defparam \registers~684feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~684feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N28
dffeas \registers~684 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~684feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~684_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~684 .is_wysiwyg = "true";
defparam \registers~684 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N32
dffeas \registers~748 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~748_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~748 .is_wysiwyg = "true";
defparam \registers~748 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N8
dffeas \registers~716 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~716_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~716 .is_wysiwyg = "true";
defparam \registers~716 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N32
dffeas \registers~588 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~588_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~588 .is_wysiwyg = "true";
defparam \registers~588 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N24
cyclonev_lcell_comb \registers~620feeder (
// Equation(s):
// \registers~620feeder_combout  = \write_data[12]~input_o 

	.dataa(gnd),
	.datab(!\write_data[12]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~620feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~620feeder .extended_lut = "off";
defparam \registers~620feeder .lut_mask = 64'h3333333333333333;
defparam \registers~620feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N25
dffeas \registers~620 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~620feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~620_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~620 .is_wysiwyg = "true";
defparam \registers~620 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N38
dffeas \registers~556 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~556_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~556 .is_wysiwyg = "true";
defparam \registers~556 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N38
dffeas \registers~524 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~524_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~524 .is_wysiwyg = "true";
defparam \registers~524 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N36
cyclonev_lcell_comb \registers~2209 (
// Equation(s):
// \registers~2209_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~524_q )) # (\read_addr1[0]~input_o  & (((\registers~556_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~588_q )) # (\read_addr1[0]~input_o  & (((\registers~620_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~588_q ),
	.datad(!\registers~620_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~556_q ),
	.datag(!\registers~524_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2209 .extended_lut = "on";
defparam \registers~2209 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N2
dffeas \registers~652 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~652_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~652 .is_wysiwyg = "true";
defparam \registers~652 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N0
cyclonev_lcell_comb \registers~1224 (
// Equation(s):
// \registers~1224_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2209_combout  & (((\registers~652_q  & \read_addr1[2]~input_o )))) # (\registers~2209_combout  & (((!\read_addr1[2]~input_o )) # (\registers~684_q )))) ) ) # ( \read_addr1[1]~input_o  
// & ( ((!\registers~2209_combout  & (((\registers~716_q  & \read_addr1[2]~input_o )))) # (\registers~2209_combout  & (((!\read_addr1[2]~input_o )) # (\registers~748_q )))) ) )

	.dataa(!\registers~684_q ),
	.datab(!\registers~748_q ),
	.datac(!\registers~716_q ),
	.datad(!\registers~2209_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~652_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1224 .extended_lut = "on";
defparam \registers~1224 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N29
dffeas \registers~364 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~364_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~364 .is_wysiwyg = "true";
defparam \registers~364 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N2
dffeas \registers~332 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~332_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~332 .is_wysiwyg = "true";
defparam \registers~332 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N22
dffeas \registers~300 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~300_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~300 .is_wysiwyg = "true";
defparam \registers~300 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N38
dffeas \registers~268 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~268 .is_wysiwyg = "true";
defparam \registers~268 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N36
cyclonev_lcell_comb \registers~2205 (
// Equation(s):
// \registers~2205_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (\registers~268_q  & ((!\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o ) # (\registers~300_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\read_addr1[0]~input_o  & (((\registers~332_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~364_q ))) ) )

	.dataa(!\registers~364_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~332_q ),
	.datad(!\registers~300_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~268_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2205 .extended_lut = "on";
defparam \registers~2205 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2205 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N20
dffeas \registers~460 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~460_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~460 .is_wysiwyg = "true";
defparam \registers~460 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N15
cyclonev_lcell_comb \registers~428feeder (
// Equation(s):
// \registers~428feeder_combout  = ( \write_data[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~428feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~428feeder .extended_lut = "off";
defparam \registers~428feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~428feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N17
dffeas \registers~428 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~428feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~428_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~428 .is_wysiwyg = "true";
defparam \registers~428 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N9
cyclonev_lcell_comb \registers~492feeder (
// Equation(s):
// \registers~492feeder_combout  = ( \write_data[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~492feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~492feeder .extended_lut = "off";
defparam \registers~492feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~492feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N10
dffeas \registers~492 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~492feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~492_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~492 .is_wysiwyg = "true";
defparam \registers~492 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N2
dffeas \registers~396 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~396_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~396 .is_wysiwyg = "true";
defparam \registers~396 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N0
cyclonev_lcell_comb \registers~1220 (
// Equation(s):
// \registers~1220_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2205_combout  & (\read_addr1[2]~input_o  & (\registers~396_q ))) # (\registers~2205_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~428_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2205_combout  & (\read_addr1[2]~input_o  & (\registers~460_q ))) # (\registers~2205_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~492_q ))))) ) )

	.dataa(!\registers~2205_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~460_q ),
	.datad(!\registers~428_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~492_q ),
	.datag(!\registers~396_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1220 .extended_lut = "on";
defparam \registers~1220 .lut_mask = 64'h4657464646575757;
defparam \registers~1220 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N44
dffeas \registers~76 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~76 .is_wysiwyg = "true";
defparam \registers~76 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N8
dffeas \registers~108 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~108 .is_wysiwyg = "true";
defparam \registers~108 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N33
cyclonev_lcell_comb \registers~44feeder (
// Equation(s):
// \registers~44feeder_combout  = ( \write_data[12]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[12]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~44feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~44feeder .extended_lut = "off";
defparam \registers~44feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~44feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N34
dffeas \registers~44 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~44feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~44 .is_wysiwyg = "true";
defparam \registers~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N6
cyclonev_lcell_comb \registers~2204 (
// Equation(s):
// \registers~2204_combout  = ( \registers~108_q  & ( \registers~44_q  & ( ((!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & \registers~76_q ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~108_q  & ( \registers~44_q  & ( (!\read_addr1[2]~input_o  
// & ((!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o  & \registers~76_q )) # (\read_addr1[0]~input_o  & (!\read_addr1[1]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( \registers~108_q  & ( !\registers~44_q  & ( 
// (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & ((\registers~76_q ) # (\read_addr1[0]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( !\registers~108_q  & ( !\registers~44_q  & ( (!\read_addr1[2]~input_o  & 
// (!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o  & \registers~76_q ))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\registers~76_q ),
	.datae(!\registers~108_q ),
	.dataf(!\registers~44_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2204 .extended_lut = "off";
defparam \registers~2204 .lut_mask = 64'h1119131B3139333B;
defparam \registers~2204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N50
dffeas \registers~204 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~204 .is_wysiwyg = "true";
defparam \registers~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N11
dffeas \registers~172 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~172 .is_wysiwyg = "true";
defparam \registers~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N47
dffeas \registers~236 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~236 .is_wysiwyg = "true";
defparam \registers~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N32
dffeas \registers~140 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~140 .is_wysiwyg = "true";
defparam \registers~140 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N30
cyclonev_lcell_comb \registers~1216 (
// Equation(s):
// \registers~1216_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2204_combout  & (\read_addr1[2]~input_o  & (\registers~140_q ))) # (\registers~2204_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~172_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2204_combout  & (\read_addr1[2]~input_o  & (\registers~204_q ))) # (\registers~2204_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~236_q ))))) ) )

	.dataa(!\registers~2204_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~204_q ),
	.datad(!\registers~172_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~236_q ),
	.datag(!\registers~140_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1216 .extended_lut = "on";
defparam \registers~1216 .lut_mask = 64'h4657464646575757;
defparam \registers~1216 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N42
cyclonev_lcell_comb \read_data1~76 (
// Equation(s):
// \read_data1~76_combout  = ( !\read_addr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1216_combout )) # (\read_addr1[3]~input_o  & ((\registers~1220_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout 
//  & (((!\read_addr1[3]~input_o  & ((\registers~1224_combout ))) # (\read_addr1[3]~input_o  & (\registers~1228_combout ))))) ) )

	.dataa(!\registers~1228_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1224_combout ),
	.datad(!\registers~1220_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\read_addr1[3]~input_o ),
	.datag(!\registers~1216_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~76 .extended_lut = "on";
defparam \read_data1~76 .lut_mask = 64'h0C0C0C0C00CC4444;
defparam \read_data1~76 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \write_data[13]~input (
	.i(write_data[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[13]~input_o ));
// synopsys translate_off
defparam \write_data[13]~input .bus_hold = "false";
defparam \write_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X37_Y4_N1
dffeas \registers~365 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~365_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~365 .is_wysiwyg = "true";
defparam \registers~365 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N2
dffeas \registers~333 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~333_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~333 .is_wysiwyg = "true";
defparam \registers~333 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N58
dffeas \registers~301 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~301_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~301 .is_wysiwyg = "true";
defparam \registers~301 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N38
dffeas \registers~269 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~269 .is_wysiwyg = "true";
defparam \registers~269 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N36
cyclonev_lcell_comb \registers~2218 (
// Equation(s):
// \registers~2218_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (\registers~269_q  & ((!\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o ) # (\registers~301_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\read_addr1[0]~input_o  & (((\registers~333_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~365_q ))) ) )

	.dataa(!\registers~365_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~333_q ),
	.datad(!\registers~301_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~269_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2218 .extended_lut = "on";
defparam \registers~2218 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2218 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y4_N53
dffeas \registers~461 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~461_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~461 .is_wysiwyg = "true";
defparam \registers~461 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y5_N5
dffeas \registers~493 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~493_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~493 .is_wysiwyg = "true";
defparam \registers~493 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N59
dffeas \registers~429 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~429_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~429 .is_wysiwyg = "true";
defparam \registers~429 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y4_N41
dffeas \registers~397 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~397_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~397 .is_wysiwyg = "true";
defparam \registers~397 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N39
cyclonev_lcell_comb \registers~1236 (
// Equation(s):
// \registers~1236_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2218_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2218_combout  & (\registers~397_q )) # (\registers~2218_combout  & (((\registers~429_q )))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2218_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2218_combout  & (\registers~461_q )) # (\registers~2218_combout  & (((\registers~493_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~2218_combout ),
	.datac(!\registers~461_q ),
	.datad(!\registers~493_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~429_q ),
	.datag(!\registers~397_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1236_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1236 .extended_lut = "on";
defparam \registers~1236 .lut_mask = 64'h2626263737372637;
defparam \registers~1236 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N22
dffeas \registers~1005 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1005 .is_wysiwyg = "true";
defparam \registers~1005 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N51
cyclonev_lcell_comb \registers~941feeder (
// Equation(s):
// \registers~941feeder_combout  = ( \write_data[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~941feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~941feeder .extended_lut = "off";
defparam \registers~941feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~941feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N52
dffeas \registers~941 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~941feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~941 .is_wysiwyg = "true";
defparam \registers~941 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N2
dffeas \registers~973 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~973_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~973 .is_wysiwyg = "true";
defparam \registers~973 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N33
cyclonev_lcell_comb \registers~813feeder (
// Equation(s):
// \registers~813feeder_combout  = ( \write_data[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~813feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~813feeder .extended_lut = "off";
defparam \registers~813feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~813feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N34
dffeas \registers~813 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~813feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~813_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~813 .is_wysiwyg = "true";
defparam \registers~813 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N50
dffeas \registers~845 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~845_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~845 .is_wysiwyg = "true";
defparam \registers~845 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N45
cyclonev_lcell_comb \registers~877feeder (
// Equation(s):
// \registers~877feeder_combout  = ( \write_data[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~877feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~877feeder .extended_lut = "off";
defparam \registers~877feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~877feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N46
dffeas \registers~877 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~877feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~877_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~877 .is_wysiwyg = "true";
defparam \registers~877 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y2_N20
dffeas \registers~781 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~781_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~781 .is_wysiwyg = "true";
defparam \registers~781 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N18
cyclonev_lcell_comb \registers~2226 (
// Equation(s):
// \registers~2226_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~781_q )))) # (\read_addr1[0]~input_o  & (\registers~813_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~845_q )) # (\read_addr1[0]~input_o  & ((\registers~877_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~813_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~845_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~877_q ),
	.datag(!\registers~781_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2226 .extended_lut = "on";
defparam \registers~2226 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~2226 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y2_N44
dffeas \registers~909 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~909_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~909 .is_wysiwyg = "true";
defparam \registers~909 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N42
cyclonev_lcell_comb \registers~1244 (
// Equation(s):
// \registers~1244_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2226_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2226_combout  & ((\registers~909_q ))) # (\registers~2226_combout  & (\registers~941_q ))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2226_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2226_combout  & ((\registers~973_q ))) # (\registers~2226_combout  & (\registers~1005_q ))))) ) )

	.dataa(!\registers~1005_q ),
	.datab(!\registers~941_q ),
	.datac(!\registers~973_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2226_combout ),
	.datag(!\registers~909_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1244 .extended_lut = "on";
defparam \registers~1244 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N53
dffeas \registers~749 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~749_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~749 .is_wysiwyg = "true";
defparam \registers~749 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y2_N56
dffeas \registers~717 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~717_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~717 .is_wysiwyg = "true";
defparam \registers~717 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N49
dffeas \registers~557 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~557_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~557 .is_wysiwyg = "true";
defparam \registers~557 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N44
dffeas \registers~589 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~589_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~589 .is_wysiwyg = "true";
defparam \registers~589 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N25
dffeas \registers~621 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~621_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~621 .is_wysiwyg = "true";
defparam \registers~621 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N14
dffeas \registers~525 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~525_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~525 .is_wysiwyg = "true";
defparam \registers~525 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N12
cyclonev_lcell_comb \registers~2222 (
// Equation(s):
// \registers~2222_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & ((\registers~525_q ))) # (\read_addr1[0]~input_o  & (\registers~557_q ))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~589_q )) # (\read_addr1[0]~input_o  & ((\registers~621_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~557_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~589_q ),
	.datad(!\registers~621_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[0]~input_o ),
	.datag(!\registers~525_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2222 .extended_lut = "on";
defparam \registers~2222 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \registers~2222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N47
dffeas \registers~685 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~685_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~685 .is_wysiwyg = "true";
defparam \registers~685 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y2_N8
dffeas \registers~653 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~653_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~653 .is_wysiwyg = "true";
defparam \registers~653 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N6
cyclonev_lcell_comb \registers~1240 (
// Equation(s):
// \registers~1240_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2222_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2222_combout  & (\registers~653_q )) # (\registers~2222_combout  & ((\registers~685_q )))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2222_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2222_combout  & (((\registers~717_q )))) # (\registers~2222_combout  & (\registers~749_q )))) ) )

	.dataa(!\registers~749_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~717_q ),
	.datad(!\registers~2222_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~685_q ),
	.datag(!\registers~653_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1240_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1240 .extended_lut = "on";
defparam \registers~1240 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1240 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N48
cyclonev_lcell_comb \registers~173feeder (
// Equation(s):
// \registers~173feeder_combout  = ( \write_data[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~173feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~173feeder .extended_lut = "off";
defparam \registers~173feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~173feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N50
dffeas \registers~173 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~173 .is_wysiwyg = "true";
defparam \registers~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N2
dffeas \registers~205 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~205 .is_wysiwyg = "true";
defparam \registers~205 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N42
cyclonev_lcell_comb \registers~237feeder (
// Equation(s):
// \registers~237feeder_combout  = ( \write_data[13]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[13]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~237feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~237feeder .extended_lut = "off";
defparam \registers~237feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~237feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N44
dffeas \registers~237 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~237 .is_wysiwyg = "true";
defparam \registers~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N37
dffeas \registers~45 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~45 .is_wysiwyg = "true";
defparam \registers~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N44
dffeas \registers~109 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~109 .is_wysiwyg = "true";
defparam \registers~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N20
dffeas \registers~77 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~77 .is_wysiwyg = "true";
defparam \registers~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N42
cyclonev_lcell_comb \registers~2217 (
// Equation(s):
// \registers~2217_combout  = ( \registers~109_q  & ( \registers~77_q  & ( (!\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o  & \registers~45_q )) # (\read_addr1[1]~input_o ))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( 
// !\registers~109_q  & ( \registers~77_q  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & ((\read_addr1[1]~input_o )))) # (\read_addr1[0]~input_o  & (((\registers~45_q  & !\read_addr1[1]~input_o )) # (\read_addr1[2]~input_o ))) ) ) ) # ( 
// \registers~109_q  & ( !\registers~77_q  & ( (\read_addr1[0]~input_o  & (((\read_addr1[1]~input_o ) # (\registers~45_q )) # (\read_addr1[2]~input_o ))) ) ) ) # ( !\registers~109_q  & ( !\registers~77_q  & ( (\read_addr1[0]~input_o  & (((\registers~45_q  & 
// !\read_addr1[1]~input_o )) # (\read_addr1[2]~input_o ))) ) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~45_q ),
	.datad(!\read_addr1[1]~input_o ),
	.datae(!\registers~109_q ),
	.dataf(!\registers~77_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2217 .extended_lut = "off";
defparam \registers~2217 .lut_mask = 64'h15111555159915DD;
defparam \registers~2217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N44
dffeas \registers~141 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~141 .is_wysiwyg = "true";
defparam \registers~141 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N42
cyclonev_lcell_comb \registers~1232 (
// Equation(s):
// \registers~1232_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2217_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2217_combout  & ((\registers~141_q ))) # (\registers~2217_combout  & (\registers~173_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2217_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2217_combout  & (\registers~205_q )) # (\registers~2217_combout  & ((\registers~237_q )))))) ) )

	.dataa(!\registers~173_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~205_q ),
	.datad(!\registers~237_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2217_combout ),
	.datag(!\registers~141_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1232 .extended_lut = "on";
defparam \registers~1232 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N6
cyclonev_lcell_comb \read_data1~72 (
// Equation(s):
// \read_data1~72_combout  = ( !\read_addr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & ((\registers~1232_combout ))) # (\read_addr1[3]~input_o  & (\registers~1236_combout ))))) ) ) # ( \read_addr1[4]~input_o  & ( 
// ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & ((\registers~1240_combout ))) # (\read_addr1[3]~input_o  & (\registers~1244_combout ))))) ) )

	.dataa(!\registers~1236_combout ),
	.datab(!\registers~1244_combout ),
	.datac(!\registers~1240_combout ),
	.datad(!\Equal0~0_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\read_addr1[3]~input_o ),
	.datag(!\registers~1232_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~72 .extended_lut = "on";
defparam \read_data1~72 .lut_mask = 64'h0F000F0055003300;
defparam \read_data1~72 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \write_data[14]~input (
	.i(write_data[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[14]~input_o ));
// synopsys translate_off
defparam \write_data[14]~input .bus_hold = "false";
defparam \write_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N51
cyclonev_lcell_comb \registers~494feeder (
// Equation(s):
// \registers~494feeder_combout  = \write_data[14]~input_o 

	.dataa(!\write_data[14]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~494feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~494feeder .extended_lut = "off";
defparam \registers~494feeder .lut_mask = 64'h5555555555555555;
defparam \registers~494feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N52
dffeas \registers~494 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~494feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~494_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~494 .is_wysiwyg = "true";
defparam \registers~494 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N8
dffeas \registers~462 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~462_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~462 .is_wysiwyg = "true";
defparam \registers~462 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N29
dffeas \registers~302 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~302_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~302 .is_wysiwyg = "true";
defparam \registers~302 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \registers~366feeder (
// Equation(s):
// \registers~366feeder_combout  = ( \write_data[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~366feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~366feeder .extended_lut = "off";
defparam \registers~366feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~366feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N11
dffeas \registers~366 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~366feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~366_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~366 .is_wysiwyg = "true";
defparam \registers~366 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N44
dffeas \registers~334 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~334_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~334 .is_wysiwyg = "true";
defparam \registers~334 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N56
dffeas \registers~270 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~270 .is_wysiwyg = "true";
defparam \registers~270 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N54
cyclonev_lcell_comb \registers~2231 (
// Equation(s):
// \registers~2231_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (((\registers~270_q  & !\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o )) # (\registers~302_q )))) ) ) # ( \read_addr1[1]~input_o  & 
// ( ((!\read_addr1[0]~input_o  & (((\registers~334_q  & !\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o )) # (\registers~366_q )))) ) )

	.dataa(!\registers~302_q ),
	.datab(!\registers~366_q ),
	.datac(!\registers~334_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~270_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2231 .extended_lut = "on";
defparam \registers~2231 .lut_mask = 64'h0F550F3300FF00FF;
defparam \registers~2231 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N5
dffeas \registers~430 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~430_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~430 .is_wysiwyg = "true";
defparam \registers~430 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N20
dffeas \registers~398 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~398_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~398 .is_wysiwyg = "true";
defparam \registers~398 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N18
cyclonev_lcell_comb \registers~1252 (
// Equation(s):
// \registers~1252_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2231_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2231_combout  & (\registers~398_q )) # (\registers~2231_combout  & ((\registers~430_q 
// )))))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2231_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2231_combout  & (((\registers~462_q )))) # (\registers~2231_combout  & (\registers~494_q )))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~494_q ),
	.datac(!\registers~462_q ),
	.datad(!\registers~2231_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~430_q ),
	.datag(!\registers~398_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1252 .extended_lut = "on";
defparam \registers~1252 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1252 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N9
cyclonev_lcell_comb \registers~814feeder (
// Equation(s):
// \registers~814feeder_combout  = ( \write_data[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~814feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~814feeder .extended_lut = "off";
defparam \registers~814feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~814feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N11
dffeas \registers~814 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~814feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~814_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~814 .is_wysiwyg = "true";
defparam \registers~814 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N56
dffeas \registers~846 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~846_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~846 .is_wysiwyg = "true";
defparam \registers~846 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N57
cyclonev_lcell_comb \registers~878feeder (
// Equation(s):
// \registers~878feeder_combout  = ( \write_data[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~878feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~878feeder .extended_lut = "off";
defparam \registers~878feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~878feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N58
dffeas \registers~878 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~878feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~878_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~878 .is_wysiwyg = "true";
defparam \registers~878 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N8
dffeas \registers~782 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~782_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~782 .is_wysiwyg = "true";
defparam \registers~782 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N6
cyclonev_lcell_comb \registers~2239 (
// Equation(s):
// \registers~2239_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~782_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~814_q ))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~846_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ) # (\registers~878_q ))))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\registers~814_q ),
	.datac(!\registers~846_q ),
	.datad(!\registers~878_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~782_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2239_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2239 .extended_lut = "on";
defparam \registers~2239 .lut_mask = 64'h1B1B0A5F55555555;
defparam \registers~2239 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N20
dffeas \registers~974 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~974_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~974 .is_wysiwyg = "true";
defparam \registers~974 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y7_N8
dffeas \registers~1006 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1006 .is_wysiwyg = "true";
defparam \registers~1006 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N12
cyclonev_lcell_comb \registers~942feeder (
// Equation(s):
// \registers~942feeder_combout  = ( \write_data[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~942feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~942feeder .extended_lut = "off";
defparam \registers~942feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~942feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N14
dffeas \registers~942 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~942feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~942 .is_wysiwyg = "true";
defparam \registers~942 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N38
dffeas \registers~910 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~910_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~910 .is_wysiwyg = "true";
defparam \registers~910 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N36
cyclonev_lcell_comb \registers~1260 (
// Equation(s):
// \registers~1260_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2239_combout  & (\read_addr1[2]~input_o  & (\registers~910_q ))) # (\registers~2239_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~942_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2239_combout  & (\read_addr1[2]~input_o  & (\registers~974_q ))) # (\registers~2239_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~1006_q ))))) ) )

	.dataa(!\registers~2239_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~974_q ),
	.datad(!\registers~1006_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~942_q ),
	.datag(!\registers~910_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1260_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1260 .extended_lut = "on";
defparam \registers~1260 .lut_mask = 64'h4646465757574657;
defparam \registers~1260 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N36
cyclonev_lcell_comb \registers~750feeder (
// Equation(s):
// \registers~750feeder_combout  = ( \write_data[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~750feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~750feeder .extended_lut = "off";
defparam \registers~750feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~750feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N38
dffeas \registers~750 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~750feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~750_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~750 .is_wysiwyg = "true";
defparam \registers~750 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N20
dffeas \registers~718 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~718_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~718 .is_wysiwyg = "true";
defparam \registers~718 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N41
dffeas \registers~686 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~686_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~686 .is_wysiwyg = "true";
defparam \registers~686 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \registers~622feeder (
// Equation(s):
// \registers~622feeder_combout  = ( \write_data[14]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[14]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~622feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~622feeder .extended_lut = "off";
defparam \registers~622feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~622feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N8
dffeas \registers~622 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~622feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~622_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~622 .is_wysiwyg = "true";
defparam \registers~622 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N13
dffeas \registers~558 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~558_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~558 .is_wysiwyg = "true";
defparam \registers~558 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N26
dffeas \registers~590 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~590_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~590 .is_wysiwyg = "true";
defparam \registers~590 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N38
dffeas \registers~526 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~526_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~526 .is_wysiwyg = "true";
defparam \registers~526 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N36
cyclonev_lcell_comb \registers~2235 (
// Equation(s):
// \registers~2235_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (((\registers~526_q  & !\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o )) # (\registers~558_q )))) ) ) # ( \read_addr1[1]~input_o  & 
// ( ((!\read_addr1[0]~input_o  & (((\registers~590_q  & !\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o )) # (\registers~622_q )))) ) )

	.dataa(!\registers~622_q ),
	.datab(!\registers~558_q ),
	.datac(!\registers~590_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~526_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2235 .extended_lut = "on";
defparam \registers~2235 .lut_mask = 64'h0F330F5500FF00FF;
defparam \registers~2235 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N32
dffeas \registers~654 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~654_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~654 .is_wysiwyg = "true";
defparam \registers~654 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N30
cyclonev_lcell_comb \registers~1256 (
// Equation(s):
// \registers~1256_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2235_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2235_combout  & (\registers~654_q )) # (\registers~2235_combout  & ((\registers~686_q )))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2235_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2235_combout  & ((\registers~718_q ))) # (\registers~2235_combout  & (\registers~750_q ))))) ) )

	.dataa(!\registers~750_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~718_q ),
	.datad(!\registers~686_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2235_combout ),
	.datag(!\registers~654_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1256 .extended_lut = "on";
defparam \registers~1256 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N26
dffeas \registers~174 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~174 .is_wysiwyg = "true";
defparam \registers~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N44
dffeas \registers~206 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~206 .is_wysiwyg = "true";
defparam \registers~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N41
dffeas \registers~78 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~78 .is_wysiwyg = "true";
defparam \registers~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N59
dffeas \registers~46 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~46 .is_wysiwyg = "true";
defparam \registers~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N2
dffeas \registers~110 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~110 .is_wysiwyg = "true";
defparam \registers~110 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N0
cyclonev_lcell_comb \registers~2230 (
// Equation(s):
// \registers~2230_combout  = ( \registers~110_q  & ( \read_addr1[2]~input_o  & ( \read_addr1[0]~input_o  ) ) ) # ( !\registers~110_q  & ( \read_addr1[2]~input_o  & ( \read_addr1[0]~input_o  ) ) ) # ( \registers~110_q  & ( !\read_addr1[2]~input_o  & ( 
// (!\read_addr1[1]~input_o  & (((\read_addr1[0]~input_o  & \registers~46_q )))) # (\read_addr1[1]~input_o  & (((\read_addr1[0]~input_o )) # (\registers~78_q ))) ) ) ) # ( !\registers~110_q  & ( !\read_addr1[2]~input_o  & ( (!\read_addr1[1]~input_o  & 
// (((\read_addr1[0]~input_o  & \registers~46_q )))) # (\read_addr1[1]~input_o  & (\registers~78_q  & (!\read_addr1[0]~input_o ))) ) ) )

	.dataa(!\read_addr1[1]~input_o ),
	.datab(!\registers~78_q ),
	.datac(!\read_addr1[0]~input_o ),
	.datad(!\registers~46_q ),
	.datae(!\registers~110_q ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2230 .extended_lut = "off";
defparam \registers~2230 .lut_mask = 64'h101A151F0F0F0F0F;
defparam \registers~2230 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N32
dffeas \registers~238 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~238 .is_wysiwyg = "true";
defparam \registers~238 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N14
dffeas \registers~142 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~142 .is_wysiwyg = "true";
defparam \registers~142 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N12
cyclonev_lcell_comb \registers~1248 (
// Equation(s):
// \registers~1248_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2230_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2230_combout  & (((\registers~142_q )))) # (\registers~2230_combout  & (\registers~174_q 
// )))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2230_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2230_combout  & (\registers~206_q )) # (\registers~2230_combout  & ((\registers~238_q )))))) ) )

	.dataa(!\registers~174_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~206_q ),
	.datad(!\registers~2230_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~238_q ),
	.datag(!\registers~142_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1248 .extended_lut = "on";
defparam \registers~1248 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1248 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N0
cyclonev_lcell_comb \read_data1~68 (
// Equation(s):
// \read_data1~68_combout  = ( !\read_addr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & ((\registers~1248_combout ))) # (\read_addr1[3]~input_o  & (\registers~1252_combout ))))) ) ) # ( \read_addr1[4]~input_o  & ( 
// ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & ((\registers~1256_combout ))) # (\read_addr1[3]~input_o  & (\registers~1260_combout ))))) ) )

	.dataa(!\registers~1252_combout ),
	.datab(!\registers~1260_combout ),
	.datac(!\registers~1256_combout ),
	.datad(!\read_addr1[3]~input_o ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\registers~1248_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~68 .extended_lut = "on";
defparam \read_data1~68 .lut_mask = 64'h0F550F3300000000;
defparam \read_data1~68 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \write_data[15]~input (
	.i(write_data[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[15]~input_o ));
// synopsys translate_off
defparam \write_data[15]~input .bus_hold = "false";
defparam \write_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N42
cyclonev_lcell_comb \registers~431feeder (
// Equation(s):
// \registers~431feeder_combout  = ( \write_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~431feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~431feeder .extended_lut = "off";
defparam \registers~431feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~431feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N44
dffeas \registers~431 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~431feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~431_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~431 .is_wysiwyg = "true";
defparam \registers~431 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N8
dffeas \registers~463 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~463_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~463 .is_wysiwyg = "true";
defparam \registers~463 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N48
cyclonev_lcell_comb \registers~495feeder (
// Equation(s):
// \registers~495feeder_combout  = ( \write_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~495feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~495feeder .extended_lut = "off";
defparam \registers~495feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~495feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N50
dffeas \registers~495 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~495feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~495_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~495 .is_wysiwyg = "true";
defparam \registers~495 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N8
dffeas \registers~335 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~335_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~335 .is_wysiwyg = "true";
defparam \registers~335 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N29
dffeas \registers~303 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~303_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~303 .is_wysiwyg = "true";
defparam \registers~303 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N26
dffeas \registers~367 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~367_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~367 .is_wysiwyg = "true";
defparam \registers~367 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N14
dffeas \registers~271 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~271 .is_wysiwyg = "true";
defparam \registers~271 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N12
cyclonev_lcell_comb \registers~2244 (
// Equation(s):
// \registers~2244_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~271_q )) # (\read_addr1[0]~input_o  & (((\registers~303_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~335_q )) # (\read_addr1[0]~input_o  & (((\registers~367_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~335_q ),
	.datad(!\registers~303_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~367_q ),
	.datag(!\registers~271_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2244_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2244 .extended_lut = "on";
defparam \registers~2244 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2244 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N38
dffeas \registers~399 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~399_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~399 .is_wysiwyg = "true";
defparam \registers~399 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N36
cyclonev_lcell_comb \registers~1268 (
// Equation(s):
// \registers~1268_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2244_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2244_combout  & ((\registers~399_q ))) # (\registers~2244_combout  & (\registers~431_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2244_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2244_combout  & (\registers~463_q )) # (\registers~2244_combout  & ((\registers~495_q )))))) ) )

	.dataa(!\registers~431_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~463_q ),
	.datad(!\registers~495_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2244_combout ),
	.datag(!\registers~399_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1268_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1268 .extended_lut = "on";
defparam \registers~1268 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1268 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N54
cyclonev_lcell_comb \registers~751feeder (
// Equation(s):
// \registers~751feeder_combout  = ( \write_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~751feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~751feeder .extended_lut = "off";
defparam \registers~751feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~751feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N56
dffeas \registers~751 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~751feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~751_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~751 .is_wysiwyg = "true";
defparam \registers~751 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N32
dffeas \registers~719 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~719_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~719 .is_wysiwyg = "true";
defparam \registers~719 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N8
dffeas \registers~591 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~591_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~591 .is_wysiwyg = "true";
defparam \registers~591 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N20
dffeas \registers~559 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~559_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~559 .is_wysiwyg = "true";
defparam \registers~559 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N27
cyclonev_lcell_comb \registers~623feeder (
// Equation(s):
// \registers~623feeder_combout  = ( \write_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~623feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~623feeder .extended_lut = "off";
defparam \registers~623feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~623feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N28
dffeas \registers~623 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~623feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~623_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~623 .is_wysiwyg = "true";
defparam \registers~623 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N14
dffeas \registers~527 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~527_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~527 .is_wysiwyg = "true";
defparam \registers~527 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N12
cyclonev_lcell_comb \registers~2248 (
// Equation(s):
// \registers~2248_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~527_q )) # (\read_addr1[0]~input_o  & (((\registers~559_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~591_q )) # (\read_addr1[0]~input_o  & (((\registers~623_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~591_q ),
	.datad(!\registers~559_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~623_q ),
	.datag(!\registers~527_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2248_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2248 .extended_lut = "on";
defparam \registers~2248 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2248 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N26
dffeas \registers~687 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~687_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~687 .is_wysiwyg = "true";
defparam \registers~687 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N8
dffeas \registers~655 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~655_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~655 .is_wysiwyg = "true";
defparam \registers~655 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N6
cyclonev_lcell_comb \registers~1272 (
// Equation(s):
// \registers~1272_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2248_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2248_combout  & (\registers~655_q )) # (\registers~2248_combout  & ((\registers~687_q 
// )))))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2248_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2248_combout  & (((\registers~719_q )))) # (\registers~2248_combout  & (\registers~751_q )))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~751_q ),
	.datac(!\registers~719_q ),
	.datad(!\registers~2248_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~687_q ),
	.datag(!\registers~655_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1272_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1272 .extended_lut = "on";
defparam \registers~1272 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1272 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N2
dffeas \registers~847 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~847_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~847 .is_wysiwyg = "true";
defparam \registers~847 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N28
dffeas \registers~815 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~815_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~815 .is_wysiwyg = "true";
defparam \registers~815 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y1_N33
cyclonev_lcell_comb \registers~879feeder (
// Equation(s):
// \registers~879feeder_combout  = ( \write_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~879feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~879feeder .extended_lut = "off";
defparam \registers~879feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~879feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y1_N35
dffeas \registers~879 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~879feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~879_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~879 .is_wysiwyg = "true";
defparam \registers~879 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N38
dffeas \registers~783 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~783_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~783 .is_wysiwyg = "true";
defparam \registers~783 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N36
cyclonev_lcell_comb \registers~2252 (
// Equation(s):
// \registers~2252_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~783_q ))) # (\read_addr1[0]~input_o  & ((((\registers~815_q ))) # (\read_addr1[2]~input_o ))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~847_q ))) # (\read_addr1[0]~input_o  & ((((\registers~879_q ))) # (\read_addr1[2]~input_o ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~847_q ),
	.datad(!\registers~815_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~879_q ),
	.datag(!\registers~783_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2252_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2252 .extended_lut = "on";
defparam \registers~2252 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2252 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N20
dffeas \registers~975 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~975_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~975 .is_wysiwyg = "true";
defparam \registers~975 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N9
cyclonev_lcell_comb \registers~1007feeder (
// Equation(s):
// \registers~1007feeder_combout  = ( \write_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1007feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1007feeder .extended_lut = "off";
defparam \registers~1007feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1007feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N11
dffeas \registers~1007 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~1007feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1007 .is_wysiwyg = "true";
defparam \registers~1007 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N50
dffeas \registers~943 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~943 .is_wysiwyg = "true";
defparam \registers~943 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N38
dffeas \registers~911 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~911_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~911 .is_wysiwyg = "true";
defparam \registers~911 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N36
cyclonev_lcell_comb \registers~1276 (
// Equation(s):
// \registers~1276_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2252_combout  & (\read_addr1[2]~input_o  & (\registers~911_q ))) # (\registers~2252_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~943_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2252_combout  & (\read_addr1[2]~input_o  & (\registers~975_q ))) # (\registers~2252_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~1007_q ))))) ) )

	.dataa(!\registers~2252_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~975_q ),
	.datad(!\registers~1007_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~943_q ),
	.datag(!\registers~911_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1276_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1276 .extended_lut = "on";
defparam \registers~1276 .lut_mask = 64'h4646465757574657;
defparam \registers~1276 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N50
dffeas \registers~239 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~239 .is_wysiwyg = "true";
defparam \registers~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N32
dffeas \registers~207 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~207 .is_wysiwyg = "true";
defparam \registers~207 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N6
cyclonev_lcell_comb \registers~47feeder (
// Equation(s):
// \registers~47feeder_combout  = ( \write_data[15]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[15]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~47feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~47feeder .extended_lut = "off";
defparam \registers~47feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~47feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N8
dffeas \registers~47 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~47 .is_wysiwyg = "true";
defparam \registers~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N44
dffeas \registers~111 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~111 .is_wysiwyg = "true";
defparam \registers~111 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N50
dffeas \registers~79 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~79 .is_wysiwyg = "true";
defparam \registers~79 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N42
cyclonev_lcell_comb \registers~2243 (
// Equation(s):
// \registers~2243_combout  = ( \registers~111_q  & ( \registers~79_q  & ( (!\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o  & \registers~47_q )) # (\read_addr1[1]~input_o ))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( 
// !\registers~111_q  & ( \registers~79_q  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o )) # (\read_addr1[0]~input_o  & (!\read_addr1[1]~input_o  & \registers~47_q )))) # (\read_addr1[2]~input_o  & 
// (\read_addr1[0]~input_o )) ) ) ) # ( \registers~111_q  & ( !\registers~79_q  & ( (\read_addr1[0]~input_o  & (((\registers~47_q ) # (\read_addr1[1]~input_o )) # (\read_addr1[2]~input_o ))) ) ) ) # ( !\registers~111_q  & ( !\registers~79_q  & ( 
// (\read_addr1[0]~input_o  & (((!\read_addr1[1]~input_o  & \registers~47_q )) # (\read_addr1[2]~input_o ))) ) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\registers~47_q ),
	.datae(!\registers~111_q ),
	.dataf(!\registers~79_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2243_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2243 .extended_lut = "off";
defparam \registers~2243 .lut_mask = 64'h1131133319391B3B;
defparam \registers~2243 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N44
dffeas \registers~175 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~175 .is_wysiwyg = "true";
defparam \registers~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N2
dffeas \registers~143 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~143 .is_wysiwyg = "true";
defparam \registers~143 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N0
cyclonev_lcell_comb \registers~1264 (
// Equation(s):
// \registers~1264_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2243_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2243_combout  & (\registers~143_q )) # (\registers~2243_combout  & ((\registers~175_q 
// )))))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2243_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2243_combout  & (((\registers~207_q )))) # (\registers~2243_combout  & (\registers~239_q )))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~239_q ),
	.datac(!\registers~207_q ),
	.datad(!\registers~2243_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~175_q ),
	.datag(!\registers~143_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1264_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1264 .extended_lut = "on";
defparam \registers~1264 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1264 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N6
cyclonev_lcell_comb \read_data1~64 (
// Equation(s):
// \read_data1~64_combout  = ( !\read_addr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & ((\registers~1264_combout ))) # (\read_addr1[3]~input_o  & (\registers~1268_combout ))))) ) ) # ( \read_addr1[4]~input_o  & ( 
// ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1272_combout )) # (\read_addr1[3]~input_o  & ((\registers~1276_combout )))))) ) )

	.dataa(!\read_addr1[3]~input_o ),
	.datab(!\registers~1268_combout ),
	.datac(!\registers~1272_combout ),
	.datad(!\registers~1276_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\registers~1264_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~64 .extended_lut = "on";
defparam \read_data1~64 .lut_mask = 64'h1B1B0A5F00000000;
defparam \read_data1~64 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \write_data[16]~input (
	.i(write_data[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[16]~input_o ));
// synopsys translate_off
defparam \write_data[16]~input .bus_hold = "false";
defparam \write_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N9
cyclonev_lcell_comb \registers~1008feeder (
// Equation(s):
// \registers~1008feeder_combout  = \write_data[16]~input_o 

	.dataa(!\write_data[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1008feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1008feeder .extended_lut = "off";
defparam \registers~1008feeder .lut_mask = 64'h5555555555555555;
defparam \registers~1008feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N10
dffeas \registers~1008 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~1008feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1008 .is_wysiwyg = "true";
defparam \registers~1008 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N32
dffeas \registers~976 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~976_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~976 .is_wysiwyg = "true";
defparam \registers~976 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N28
dffeas \registers~944 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~944 .is_wysiwyg = "true";
defparam \registers~944 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N8
dffeas \registers~848 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~848_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~848 .is_wysiwyg = "true";
defparam \registers~848 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N2
dffeas \registers~880 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~880_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~880 .is_wysiwyg = "true";
defparam \registers~880 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N16
dffeas \registers~816 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~816_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~816 .is_wysiwyg = "true";
defparam \registers~816 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N20
dffeas \registers~784 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~784_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~784 .is_wysiwyg = "true";
defparam \registers~784 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N18
cyclonev_lcell_comb \registers~2265 (
// Equation(s):
// \registers~2265_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~784_q )) # (\read_addr1[0]~input_o  & (((\registers~816_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~848_q )) # (\read_addr1[0]~input_o  & (((\registers~880_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~848_q ),
	.datad(!\registers~880_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~816_q ),
	.datag(!\registers~784_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2265 .extended_lut = "on";
defparam \registers~2265 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2265 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N38
dffeas \registers~912 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~912_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~912 .is_wysiwyg = "true";
defparam \registers~912 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N36
cyclonev_lcell_comb \registers~1292 (
// Equation(s):
// \registers~1292_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2265_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2265_combout  & (\registers~912_q )) # (\registers~2265_combout  & ((\registers~944_q 
// )))))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2265_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2265_combout  & ((\registers~976_q ))) # (\registers~2265_combout  & (\registers~1008_q ))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~1008_q ),
	.datac(!\registers~976_q ),
	.datad(!\registers~944_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2265_combout ),
	.datag(!\registers~912_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1292_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1292 .extended_lut = "on";
defparam \registers~1292 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1292 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N0
cyclonev_lcell_comb \registers~752feeder (
// Equation(s):
// \registers~752feeder_combout  = ( \write_data[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~752feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~752feeder .extended_lut = "off";
defparam \registers~752feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~752feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N2
dffeas \registers~752 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~752feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~752_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~752 .is_wysiwyg = "true";
defparam \registers~752 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y2_N2
dffeas \registers~720 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~720_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~720 .is_wysiwyg = "true";
defparam \registers~720 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N23
dffeas \registers~624 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~624_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~624 .is_wysiwyg = "true";
defparam \registers~624 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N59
dffeas \registers~592 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~592_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~592 .is_wysiwyg = "true";
defparam \registers~592 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y2_N40
dffeas \registers~560 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~560_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~560 .is_wysiwyg = "true";
defparam \registers~560 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y2_N20
dffeas \registers~528 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~528_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~528 .is_wysiwyg = "true";
defparam \registers~528 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N18
cyclonev_lcell_comb \registers~2261 (
// Equation(s):
// \registers~2261_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~528_q )) # (\read_addr1[0]~input_o  & ((\registers~560_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~592_q )))) # (\read_addr1[0]~input_o  & (\registers~624_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~624_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~592_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~560_q ),
	.datag(!\registers~528_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2261 .extended_lut = "on";
defparam \registers~2261 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2261 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y2_N54
cyclonev_lcell_comb \registers~688feeder (
// Equation(s):
// \registers~688feeder_combout  = ( \write_data[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~688feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~688feeder .extended_lut = "off";
defparam \registers~688feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~688feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y2_N56
dffeas \registers~688 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~688feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~688_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~688 .is_wysiwyg = "true";
defparam \registers~688 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y2_N44
dffeas \registers~656 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~656_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~656 .is_wysiwyg = "true";
defparam \registers~656 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N42
cyclonev_lcell_comb \registers~1288 (
// Equation(s):
// \registers~1288_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2261_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2261_combout  & (\registers~656_q )) # (\registers~2261_combout  & ((\registers~688_q )))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2261_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2261_combout  & (((\registers~720_q )))) # (\registers~2261_combout  & (\registers~752_q )))) ) )

	.dataa(!\registers~752_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~720_q ),
	.datad(!\registers~2261_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~688_q ),
	.datag(!\registers~656_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1288_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1288 .extended_lut = "on";
defparam \registers~1288 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1288 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N22
dffeas \registers~432 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~432_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~432 .is_wysiwyg = "true";
defparam \registers~432 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N26
dffeas \registers~368 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~368_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~368 .is_wysiwyg = "true";
defparam \registers~368 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N8
dffeas \registers~336 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~336_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~336 .is_wysiwyg = "true";
defparam \registers~336 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N49
dffeas \registers~304 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~304_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~304 .is_wysiwyg = "true";
defparam \registers~304 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N14
dffeas \registers~272 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~272 .is_wysiwyg = "true";
defparam \registers~272 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N12
cyclonev_lcell_comb \registers~2257 (
// Equation(s):
// \registers~2257_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (\registers~272_q  & ((!\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o ) # (\registers~304_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\read_addr1[0]~input_o  & (((\registers~336_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~368_q ))) ) )

	.dataa(!\registers~368_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~336_q ),
	.datad(!\registers~304_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~272_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2257 .extended_lut = "on";
defparam \registers~2257 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2257 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y1_N44
dffeas \registers~464 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~464_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~464 .is_wysiwyg = "true";
defparam \registers~464 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N39
cyclonev_lcell_comb \registers~496feeder (
// Equation(s):
// \registers~496feeder_combout  = \write_data[16]~input_o 

	.dataa(!\write_data[16]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~496feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~496feeder .extended_lut = "off";
defparam \registers~496feeder .lut_mask = 64'h5555555555555555;
defparam \registers~496feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N40
dffeas \registers~496 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~496feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~496_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~496 .is_wysiwyg = "true";
defparam \registers~496 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y1_N2
dffeas \registers~400 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~400_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~400 .is_wysiwyg = "true";
defparam \registers~400 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N0
cyclonev_lcell_comb \registers~1284 (
// Equation(s):
// \registers~1284_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2257_combout  & (((\registers~400_q  & (\read_addr1[2]~input_o ))))) # (\registers~2257_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~432_q ))) ) ) # ( 
// \read_addr1[1]~input_o  & ( ((!\registers~2257_combout  & (\registers~464_q  & (\read_addr1[2]~input_o ))) # (\registers~2257_combout  & (((!\read_addr1[2]~input_o ) # (\registers~496_q ))))) ) )

	.dataa(!\registers~432_q ),
	.datab(!\registers~2257_combout ),
	.datac(!\registers~464_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~496_q ),
	.datag(!\registers~400_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1284_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1284 .extended_lut = "on";
defparam \registers~1284 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1284 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N39
cyclonev_lcell_comb \registers~48feeder (
// Equation(s):
// \registers~48feeder_combout  = ( \write_data[16]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[16]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~48feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~48feeder .extended_lut = "off";
defparam \registers~48feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~48feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N40
dffeas \registers~48 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~48feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~48 .is_wysiwyg = "true";
defparam \registers~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N44
dffeas \registers~112 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~112 .is_wysiwyg = "true";
defparam \registers~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N53
dffeas \registers~80 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~80 .is_wysiwyg = "true";
defparam \registers~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N42
cyclonev_lcell_comb \registers~2256 (
// Equation(s):
// \registers~2256_combout  = ( \registers~112_q  & ( \registers~80_q  & ( (!\read_addr1[2]~input_o  & (((\registers~48_q  & \read_addr1[0]~input_o )) # (\read_addr1[1]~input_o ))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) ) # ( 
// !\registers~112_q  & ( \registers~80_q  & ( (!\read_addr1[1]~input_o  & (\read_addr1[0]~input_o  & ((\read_addr1[2]~input_o ) # (\registers~48_q )))) # (\read_addr1[1]~input_o  & ((!\read_addr1[0]~input_o  $ (\read_addr1[2]~input_o )))) ) ) ) # ( 
// \registers~112_q  & ( !\registers~80_q  & ( (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o ) # (\read_addr1[1]~input_o )) # (\registers~48_q ))) ) ) ) # ( !\registers~112_q  & ( !\registers~80_q  & ( (\read_addr1[0]~input_o  & (((\registers~48_q  & 
// !\read_addr1[1]~input_o )) # (\read_addr1[2]~input_o ))) ) ) )

	.dataa(!\registers~48_q ),
	.datab(!\read_addr1[1]~input_o ),
	.datac(!\read_addr1[0]~input_o ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\registers~112_q ),
	.dataf(!\registers~80_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2256_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2256 .extended_lut = "off";
defparam \registers~2256 .lut_mask = 64'h040F070F340F370F;
defparam \registers~2256 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y1_N50
dffeas \registers~208 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~208 .is_wysiwyg = "true";
defparam \registers~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N55
dffeas \registers~176 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~176 .is_wysiwyg = "true";
defparam \registers~176 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N42
cyclonev_lcell_comb \registers~240feeder (
// Equation(s):
// \registers~240feeder_combout  = \write_data[16]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[16]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~240feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~240feeder .extended_lut = "off";
defparam \registers~240feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~240feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N43
dffeas \registers~240 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~240 .is_wysiwyg = "true";
defparam \registers~240 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N38
dffeas \registers~144 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~144 .is_wysiwyg = "true";
defparam \registers~144 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N36
cyclonev_lcell_comb \registers~1280 (
// Equation(s):
// \registers~1280_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2256_combout  & (\read_addr1[2]~input_o  & (\registers~144_q ))) # (\registers~2256_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~176_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2256_combout  & (\read_addr1[2]~input_o  & (\registers~208_q ))) # (\registers~2256_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~240_q ))))) ) )

	.dataa(!\registers~2256_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~208_q ),
	.datad(!\registers~176_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~240_q ),
	.datag(!\registers~144_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1280_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1280 .extended_lut = "on";
defparam \registers~1280 .lut_mask = 64'h4657464646575757;
defparam \registers~1280 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N48
cyclonev_lcell_comb \read_data1~60 (
// Equation(s):
// \read_data1~60_combout  = ( !\read_addr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1280_combout )) # (\read_addr1[3]~input_o  & ((\registers~1284_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( 
// ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & ((\registers~1288_combout ))) # (\read_addr1[3]~input_o  & (\registers~1292_combout ))))) ) )

	.dataa(!\read_addr1[3]~input_o ),
	.datab(!\registers~1292_combout ),
	.datac(!\registers~1288_combout ),
	.datad(!\registers~1284_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\registers~1280_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~60 .extended_lut = "on";
defparam \read_data1~60 .lut_mask = 64'h0A5F1B1B00000000;
defparam \read_data1~60 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \write_data[17]~input (
	.i(write_data[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[17]~input_o ));
// synopsys translate_off
defparam \write_data[17]~input .bus_hold = "false";
defparam \write_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N21
cyclonev_lcell_comb \registers~305feeder (
// Equation(s):
// \registers~305feeder_combout  = \write_data[17]~input_o 

	.dataa(!\write_data[17]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~305feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~305feeder .extended_lut = "off";
defparam \registers~305feeder .lut_mask = 64'h5555555555555555;
defparam \registers~305feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N23
dffeas \registers~305 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~305feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~305_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~305 .is_wysiwyg = "true";
defparam \registers~305 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N18
cyclonev_lcell_comb \registers~369feeder (
// Equation(s):
// \registers~369feeder_combout  = ( \write_data[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~369feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~369feeder .extended_lut = "off";
defparam \registers~369feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~369feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N19
dffeas \registers~369 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~369feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~369_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~369 .is_wysiwyg = "true";
defparam \registers~369 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N2
dffeas \registers~337 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~337_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~337 .is_wysiwyg = "true";
defparam \registers~337 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N38
dffeas \registers~273 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~273 .is_wysiwyg = "true";
defparam \registers~273 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N36
cyclonev_lcell_comb \registers~2270 (
// Equation(s):
// \registers~2270_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (((\registers~273_q  & !\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o )) # (\registers~305_q )))) ) ) # ( \read_addr1[1]~input_o  & 
// ( ((!\read_addr1[0]~input_o  & (((\registers~337_q  & !\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o )) # (\registers~369_q )))) ) )

	.dataa(!\registers~305_q ),
	.datab(!\registers~369_q ),
	.datac(!\registers~337_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~273_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2270_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2270 .extended_lut = "on";
defparam \registers~2270 .lut_mask = 64'h0F550F3300FF00FF;
defparam \registers~2270 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N2
dffeas \registers~465 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~465_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~465 .is_wysiwyg = "true";
defparam \registers~465 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N33
cyclonev_lcell_comb \registers~433feeder (
// Equation(s):
// \registers~433feeder_combout  = ( \write_data[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~433feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~433feeder .extended_lut = "off";
defparam \registers~433feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~433feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N35
dffeas \registers~433 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~433feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~433_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~433 .is_wysiwyg = "true";
defparam \registers~433 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \registers~497feeder (
// Equation(s):
// \registers~497feeder_combout  = ( \write_data[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~497feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~497feeder .extended_lut = "off";
defparam \registers~497feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~497feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N26
dffeas \registers~497 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~497feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~497_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~497 .is_wysiwyg = "true";
defparam \registers~497 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N38
dffeas \registers~401 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~401_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~401 .is_wysiwyg = "true";
defparam \registers~401 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N36
cyclonev_lcell_comb \registers~1300 (
// Equation(s):
// \registers~1300_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2270_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2270_combout  & (\registers~401_q )) # (\registers~2270_combout  & (((\registers~433_q )))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2270_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2270_combout  & (\registers~465_q )) # (\registers~2270_combout  & (((\registers~497_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~2270_combout ),
	.datac(!\registers~465_q ),
	.datad(!\registers~433_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~497_q ),
	.datag(!\registers~401_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1300 .extended_lut = "on";
defparam \registers~1300 .lut_mask = 64'h2637262626373737;
defparam \registers~1300 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N7
dffeas \registers~689 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~689_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~689 .is_wysiwyg = "true";
defparam \registers~689 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N44
dffeas \registers~593 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~593_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~593 .is_wysiwyg = "true";
defparam \registers~593 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N54
cyclonev_lcell_comb \registers~561feeder (
// Equation(s):
// \registers~561feeder_combout  = ( \write_data[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~561feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~561feeder .extended_lut = "off";
defparam \registers~561feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~561feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N56
dffeas \registers~561 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~561feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~561_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~561 .is_wysiwyg = "true";
defparam \registers~561 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N28
dffeas \registers~625 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~625_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~625 .is_wysiwyg = "true";
defparam \registers~625 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N50
dffeas \registers~529 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~529_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~529 .is_wysiwyg = "true";
defparam \registers~529 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N48
cyclonev_lcell_comb \registers~2274 (
// Equation(s):
// \registers~2274_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~529_q )) # (\read_addr1[0]~input_o  & (((\registers~561_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~593_q )) # (\read_addr1[0]~input_o  & (((\registers~625_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~593_q ),
	.datad(!\registers~561_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~625_q ),
	.datag(!\registers~529_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2274_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2274 .extended_lut = "on";
defparam \registers~2274 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2274 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N26
dffeas \registers~721 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~721_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~721 .is_wysiwyg = "true";
defparam \registers~721 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N41
dffeas \registers~753 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~753_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~753 .is_wysiwyg = "true";
defparam \registers~753 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N38
dffeas \registers~657 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~657_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~657 .is_wysiwyg = "true";
defparam \registers~657 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N36
cyclonev_lcell_comb \registers~1304 (
// Equation(s):
// \registers~1304_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2274_combout  & (((\registers~657_q  & (\read_addr1[2]~input_o ))))) # (\registers~2274_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~689_q ))) ) ) # ( 
// \read_addr1[1]~input_o  & ( ((!\registers~2274_combout  & (\registers~721_q  & (\read_addr1[2]~input_o ))) # (\registers~2274_combout  & (((!\read_addr1[2]~input_o ) # (\registers~753_q ))))) ) )

	.dataa(!\registers~689_q ),
	.datab(!\registers~2274_combout ),
	.datac(!\registers~721_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~753_q ),
	.datag(!\registers~657_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1304 .extended_lut = "on";
defparam \registers~1304 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1304 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N36
cyclonev_lcell_comb \registers~945feeder (
// Equation(s):
// \registers~945feeder_combout  = ( \write_data[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~945feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~945feeder .extended_lut = "off";
defparam \registers~945feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~945feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N37
dffeas \registers~945 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~945feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~945 .is_wysiwyg = "true";
defparam \registers~945 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N30
cyclonev_lcell_comb \registers~1009feeder (
// Equation(s):
// \registers~1009feeder_combout  = ( \write_data[17]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[17]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1009feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1009feeder .extended_lut = "off";
defparam \registers~1009feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1009feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y2_N31
dffeas \registers~1009 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~1009feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1009 .is_wysiwyg = "true";
defparam \registers~1009 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y4_N50
dffeas \registers~977 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~977_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~977 .is_wysiwyg = "true";
defparam \registers~977 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N11
dffeas \registers~881 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~881_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~881 .is_wysiwyg = "true";
defparam \registers~881 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N44
dffeas \registers~849 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~849_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~849 .is_wysiwyg = "true";
defparam \registers~849 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N25
dffeas \registers~817 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~817_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~817 .is_wysiwyg = "true";
defparam \registers~817 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N14
dffeas \registers~785 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~785_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~785 .is_wysiwyg = "true";
defparam \registers~785 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N12
cyclonev_lcell_comb \registers~2278 (
// Equation(s):
// \registers~2278_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & (\registers~785_q )) # (\read_addr1[0]~input_o  & ((\registers~817_q )))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & ((\registers~849_q ))) # (\read_addr1[0]~input_o  & (\registers~881_q ))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~881_q ),
	.datac(!\registers~849_q ),
	.datad(!\registers~817_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[0]~input_o ),
	.datag(!\registers~785_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2278_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2278 .extended_lut = "on";
defparam \registers~2278 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \registers~2278 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y4_N38
dffeas \registers~913 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~913_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~913 .is_wysiwyg = "true";
defparam \registers~913 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N36
cyclonev_lcell_comb \registers~1308 (
// Equation(s):
// \registers~1308_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2278_combout  & (((\registers~913_q  & \read_addr1[2]~input_o )))) # (\registers~2278_combout  & (((!\read_addr1[2]~input_o )) # (\registers~945_q )))) ) ) # ( \read_addr1[1]~input_o  
// & ( ((!\registers~2278_combout  & (((\registers~977_q  & \read_addr1[2]~input_o )))) # (\registers~2278_combout  & (((!\read_addr1[2]~input_o )) # (\registers~1009_q )))) ) )

	.dataa(!\registers~945_q ),
	.datab(!\registers~1009_q ),
	.datac(!\registers~977_q ),
	.datad(!\registers~2278_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~913_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1308 .extended_lut = "on";
defparam \registers~1308 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N28
dffeas \registers~49 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~49 .is_wysiwyg = "true";
defparam \registers~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N8
dffeas \registers~113 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~113 .is_wysiwyg = "true";
defparam \registers~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N13
dffeas \registers~81 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~81 .is_wysiwyg = "true";
defparam \registers~81 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N6
cyclonev_lcell_comb \registers~2269 (
// Equation(s):
// \registers~2269_combout  = ( \registers~113_q  & ( \registers~81_q  & ( (!\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o  & \registers~49_q )) # (\read_addr1[1]~input_o ))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( 
// !\registers~113_q  & ( \registers~81_q  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o )) # (\read_addr1[0]~input_o  & (!\read_addr1[1]~input_o  & \registers~49_q )))) # (\read_addr1[2]~input_o  & 
// (\read_addr1[0]~input_o )) ) ) ) # ( \registers~113_q  & ( !\registers~81_q  & ( (\read_addr1[0]~input_o  & (((\registers~49_q ) # (\read_addr1[1]~input_o )) # (\read_addr1[2]~input_o ))) ) ) ) # ( !\registers~113_q  & ( !\registers~81_q  & ( 
// (\read_addr1[0]~input_o  & (((!\read_addr1[1]~input_o  & \registers~49_q )) # (\read_addr1[2]~input_o ))) ) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\registers~49_q ),
	.datae(!\registers~113_q ),
	.dataf(!\registers~81_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2269 .extended_lut = "off";
defparam \registers~2269 .lut_mask = 64'h1131133319391B3B;
defparam \registers~2269 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N2
dffeas \registers~209 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~209 .is_wysiwyg = "true";
defparam \registers~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N26
dffeas \registers~241 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~241 .is_wysiwyg = "true";
defparam \registers~241 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N53
dffeas \registers~177 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~177 .is_wysiwyg = "true";
defparam \registers~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N38
dffeas \registers~145 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[17]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~145 .is_wysiwyg = "true";
defparam \registers~145 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N36
cyclonev_lcell_comb \registers~1296 (
// Equation(s):
// \registers~1296_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2269_combout  & (\read_addr1[2]~input_o  & (\registers~145_q ))) # (\registers~2269_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~177_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2269_combout  & (\read_addr1[2]~input_o  & (\registers~209_q ))) # (\registers~2269_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~241_q ))))) ) )

	.dataa(!\registers~2269_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~209_q ),
	.datad(!\registers~241_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~177_q ),
	.datag(!\registers~145_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1296 .extended_lut = "on";
defparam \registers~1296 .lut_mask = 64'h4646465757574657;
defparam \registers~1296 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N42
cyclonev_lcell_comb \read_data1~56 (
// Equation(s):
// \read_data1~56_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (((\registers~1296_combout )))) # (\read_addr1[3]~input_o  & (\registers~1300_combout )))) ) ) # ( \read_addr1[4]~input_o  & ( 
// ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1304_combout )) # (\read_addr1[3]~input_o  & ((\registers~1308_combout )))))) ) )

	.dataa(!\registers~1300_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1304_combout ),
	.datad(!\read_addr1[3]~input_o ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1308_combout ),
	.datag(!\registers~1296_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~56 .extended_lut = "on";
defparam \read_data1~56 .lut_mask = 64'h0C440C000C440CCC;
defparam \read_data1~56 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N58
cyclonev_io_ibuf \write_data[18]~input (
	.i(write_data[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[18]~input_o ));
// synopsys translate_off
defparam \write_data[18]~input .bus_hold = "false";
defparam \write_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N15
cyclonev_lcell_comb \registers~754feeder (
// Equation(s):
// \registers~754feeder_combout  = \write_data[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[18]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~754feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~754feeder .extended_lut = "off";
defparam \registers~754feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~754feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N16
dffeas \registers~754 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~754feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~754_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~754 .is_wysiwyg = "true";
defparam \registers~754 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N44
dffeas \registers~722 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~722_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~722 .is_wysiwyg = "true";
defparam \registers~722 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N27
cyclonev_lcell_comb \registers~626feeder (
// Equation(s):
// \registers~626feeder_combout  = ( \write_data[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~626feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~626feeder .extended_lut = "off";
defparam \registers~626feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~626feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N29
dffeas \registers~626 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~626feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~626_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~626 .is_wysiwyg = "true";
defparam \registers~626 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N50
dffeas \registers~594 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~594_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~594 .is_wysiwyg = "true";
defparam \registers~594 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N28
dffeas \registers~562 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~562_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~562 .is_wysiwyg = "true";
defparam \registers~562 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N44
dffeas \registers~530 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~530_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~530 .is_wysiwyg = "true";
defparam \registers~530 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \registers~2287 (
// Equation(s):
// \registers~2287_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~530_q )) # (\read_addr1[0]~input_o  & ((\registers~562_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & ((\registers~594_q ))) # (\read_addr1[0]~input_o  & (\registers~626_q ))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~626_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~594_q ),
	.datad(!\registers~562_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[0]~input_o ),
	.datag(!\registers~530_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2287_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2287 .extended_lut = "on";
defparam \registers~2287 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \registers~2287 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N21
cyclonev_lcell_comb \registers~690feeder (
// Equation(s):
// \registers~690feeder_combout  = ( \write_data[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~690feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~690feeder .extended_lut = "off";
defparam \registers~690feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~690feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N22
dffeas \registers~690 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~690feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~690_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~690 .is_wysiwyg = "true";
defparam \registers~690 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N2
dffeas \registers~658 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~658_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~658 .is_wysiwyg = "true";
defparam \registers~658 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N0
cyclonev_lcell_comb \registers~1320 (
// Equation(s):
// \registers~1320_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2287_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2287_combout  & (\registers~658_q )) # (\registers~2287_combout  & ((\registers~690_q )))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2287_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2287_combout  & (((\registers~722_q )))) # (\registers~2287_combout  & (\registers~754_q )))) ) )

	.dataa(!\registers~754_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~722_q ),
	.datad(!\registers~2287_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~690_q ),
	.datag(!\registers~658_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1320_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1320 .extended_lut = "on";
defparam \registers~1320 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1320 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N45
cyclonev_lcell_comb \registers~306feeder (
// Equation(s):
// \registers~306feeder_combout  = \write_data[18]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[18]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~306feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~306feeder .extended_lut = "off";
defparam \registers~306feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~306feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N47
dffeas \registers~306 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~306feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~306_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~306 .is_wysiwyg = "true";
defparam \registers~306 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N38
dffeas \registers~338 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~338_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~338 .is_wysiwyg = "true";
defparam \registers~338 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N12
cyclonev_lcell_comb \registers~370feeder (
// Equation(s):
// \registers~370feeder_combout  = ( \write_data[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~370feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~370feeder .extended_lut = "off";
defparam \registers~370feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~370feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y1_N13
dffeas \registers~370 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~370feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~370_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~370 .is_wysiwyg = "true";
defparam \registers~370 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y1_N32
dffeas \registers~274 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~274 .is_wysiwyg = "true";
defparam \registers~274 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N30
cyclonev_lcell_comb \registers~2283 (
// Equation(s):
// \registers~2283_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & ((\registers~274_q ))) # (\read_addr1[0]~input_o  & (\registers~306_q ))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & (\registers~338_q )) # (\read_addr1[0]~input_o  & ((\registers~370_q )))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~306_q ),
	.datac(!\registers~338_q ),
	.datad(!\registers~370_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[0]~input_o ),
	.datag(!\registers~274_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2283_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2283 .extended_lut = "on";
defparam \registers~2283 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \registers~2283 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N18
cyclonev_lcell_comb \registers~434feeder (
// Equation(s):
// \registers~434feeder_combout  = \write_data[18]~input_o 

	.dataa(gnd),
	.datab(!\write_data[18]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~434feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~434feeder .extended_lut = "off";
defparam \registers~434feeder .lut_mask = 64'h3333333333333333;
defparam \registers~434feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N19
dffeas \registers~434 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~434feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~434_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~434 .is_wysiwyg = "true";
defparam \registers~434 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N14
dffeas \registers~466 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~466_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~466 .is_wysiwyg = "true";
defparam \registers~466 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N37
dffeas \registers~498 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~498_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~498 .is_wysiwyg = "true";
defparam \registers~498 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N32
dffeas \registers~402 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~402_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~402 .is_wysiwyg = "true";
defparam \registers~402 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N30
cyclonev_lcell_comb \registers~1316 (
// Equation(s):
// \registers~1316_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2283_combout  & (((\registers~402_q  & (\read_addr1[2]~input_o ))))) # (\registers~2283_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~434_q ))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\registers~2283_combout  & (((\registers~466_q  & (\read_addr1[2]~input_o ))))) # (\registers~2283_combout  & ((((!\read_addr1[2]~input_o ) # (\registers~498_q ))))) ) )

	.dataa(!\registers~2283_combout ),
	.datab(!\registers~434_q ),
	.datac(!\registers~466_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~498_q ),
	.datag(!\registers~402_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1316_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1316 .extended_lut = "on";
defparam \registers~1316 .lut_mask = 64'h551B550A551B555F;
defparam \registers~1316 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N19
dffeas \registers~1010 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1010 .is_wysiwyg = "true";
defparam \registers~1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N38
dffeas \registers~978 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~978_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~978 .is_wysiwyg = "true";
defparam \registers~978 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N34
dffeas \registers~946 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~946 .is_wysiwyg = "true";
defparam \registers~946 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N24
cyclonev_lcell_comb \registers~882feeder (
// Equation(s):
// \registers~882feeder_combout  = ( \write_data[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~882feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~882feeder .extended_lut = "off";
defparam \registers~882feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~882feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N25
dffeas \registers~882 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~882feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~882_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~882 .is_wysiwyg = "true";
defparam \registers~882 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N44
dffeas \registers~850 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~850_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~850 .is_wysiwyg = "true";
defparam \registers~850 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N27
cyclonev_lcell_comb \registers~818feeder (
// Equation(s):
// \registers~818feeder_combout  = ( \write_data[18]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[18]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~818feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~818feeder .extended_lut = "off";
defparam \registers~818feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~818feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N29
dffeas \registers~818 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~818feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~818_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~818 .is_wysiwyg = "true";
defparam \registers~818 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N56
dffeas \registers~786 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~786_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~786 .is_wysiwyg = "true";
defparam \registers~786 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N54
cyclonev_lcell_comb \registers~2291 (
// Equation(s):
// \registers~2291_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & (\registers~786_q )) # (\read_addr1[0]~input_o  & ((\registers~818_q )))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & ((\registers~850_q ))) # (\read_addr1[0]~input_o  & (\registers~882_q ))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~882_q ),
	.datac(!\registers~850_q ),
	.datad(!\registers~818_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[0]~input_o ),
	.datag(!\registers~786_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2291_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2291 .extended_lut = "on";
defparam \registers~2291 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \registers~2291 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N41
dffeas \registers~914 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~914_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~914 .is_wysiwyg = "true";
defparam \registers~914 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N39
cyclonev_lcell_comb \registers~1324 (
// Equation(s):
// \registers~1324_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2291_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2291_combout  & (\registers~914_q )) # (\registers~2291_combout  & ((\registers~946_q 
// )))))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2291_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2291_combout  & ((\registers~978_q ))) # (\registers~2291_combout  & (\registers~1010_q ))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~1010_q ),
	.datac(!\registers~978_q ),
	.datad(!\registers~946_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2291_combout ),
	.datag(!\registers~914_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1324_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1324 .extended_lut = "on";
defparam \registers~1324 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1324 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N29
dffeas \registers~242 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~242 .is_wysiwyg = "true";
defparam \registers~242 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N32
dffeas \registers~210 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~210 .is_wysiwyg = "true";
defparam \registers~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N53
dffeas \registers~50 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~50 .is_wysiwyg = "true";
defparam \registers~50 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N8
dffeas \registers~114 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~114 .is_wysiwyg = "true";
defparam \registers~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y2_N43
dffeas \registers~82 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~82 .is_wysiwyg = "true";
defparam \registers~82 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N6
cyclonev_lcell_comb \registers~2282 (
// Equation(s):
// \registers~2282_combout  = ( \registers~114_q  & ( \registers~82_q  & ( (!\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o  & \registers~50_q )) # (\read_addr1[1]~input_o ))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) ) # ( 
// !\registers~114_q  & ( \registers~82_q  & ( (!\read_addr1[1]~input_o  & (\read_addr1[0]~input_o  & ((\read_addr1[2]~input_o ) # (\registers~50_q )))) # (\read_addr1[1]~input_o  & (!\read_addr1[0]~input_o  $ (((\read_addr1[2]~input_o ))))) ) ) ) # ( 
// \registers~114_q  & ( !\registers~82_q  & ( (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o ) # (\registers~50_q )) # (\read_addr1[1]~input_o ))) ) ) ) # ( !\registers~114_q  & ( !\registers~82_q  & ( (\read_addr1[0]~input_o  & 
// (((!\read_addr1[1]~input_o  & \registers~50_q )) # (\read_addr1[2]~input_o ))) ) ) )

	.dataa(!\read_addr1[1]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~50_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\registers~114_q ),
	.dataf(!\registers~82_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2282_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2282 .extended_lut = "off";
defparam \registers~2282 .lut_mask = 64'h0233133346335733;
defparam \registers~2282 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N53
dffeas \registers~178 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~178 .is_wysiwyg = "true";
defparam \registers~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N8
dffeas \registers~146 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[18]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~146 .is_wysiwyg = "true";
defparam \registers~146 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N6
cyclonev_lcell_comb \registers~1312 (
// Equation(s):
// \registers~1312_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2282_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2282_combout  & (\registers~146_q )) # (\registers~2282_combout  & ((\registers~178_q )))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2282_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2282_combout  & (((\registers~210_q )))) # (\registers~2282_combout  & (\registers~242_q )))) ) )

	.dataa(!\registers~242_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~210_q ),
	.datad(!\registers~2282_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~178_q ),
	.datag(!\registers~146_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1312_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1312 .extended_lut = "on";
defparam \registers~1312 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1312 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N57
cyclonev_lcell_comb \read_data1~52 (
// Equation(s):
// \read_data1~52_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1312_combout )) # (\read_addr1[3]~input_o  & (((\registers~1316_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout 
//  & ((!\read_addr1[3]~input_o  & (\registers~1320_combout )) # (\read_addr1[3]~input_o  & (((\registers~1324_combout )))))) ) )

	.dataa(!\read_addr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1320_combout ),
	.datad(!\registers~1316_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1324_combout ),
	.datag(!\registers~1312_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~52 .extended_lut = "on";
defparam \read_data1~52 .lut_mask = 64'h084C0808084C4C4C;
defparam \read_data1~52 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \write_data[19]~input (
	.i(write_data[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[19]~input_o ));
// synopsys translate_off
defparam \write_data[19]~input .bus_hold = "false";
defparam \write_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y3_N50
dffeas \registers~627 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~627_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~627 .is_wysiwyg = "true";
defparam \registers~627 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N2
dffeas \registers~595 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~595_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~595 .is_wysiwyg = "true";
defparam \registers~595 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N57
cyclonev_lcell_comb \registers~563feeder (
// Equation(s):
// \registers~563feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~563feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~563feeder .extended_lut = "off";
defparam \registers~563feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~563feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N59
dffeas \registers~563 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~563feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~563_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~563 .is_wysiwyg = "true";
defparam \registers~563 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N8
dffeas \registers~531 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~531_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~531 .is_wysiwyg = "true";
defparam \registers~531 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N6
cyclonev_lcell_comb \registers~2300 (
// Equation(s):
// \registers~2300_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~531_q )) # (\read_addr1[0]~input_o  & ((\registers~563_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~595_q )))) # (\read_addr1[0]~input_o  & (\registers~627_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~627_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~595_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~563_q ),
	.datag(!\registers~531_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2300_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2300 .extended_lut = "on";
defparam \registers~2300 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2300 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N57
cyclonev_lcell_comb \registers~755feeder (
// Equation(s):
// \registers~755feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~755feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~755feeder .extended_lut = "off";
defparam \registers~755feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~755feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N59
dffeas \registers~755 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~755feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~755_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~755 .is_wysiwyg = "true";
defparam \registers~755 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N38
dffeas \registers~723 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~723_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~723 .is_wysiwyg = "true";
defparam \registers~723 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N29
dffeas \registers~691 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~691_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~691 .is_wysiwyg = "true";
defparam \registers~691 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N14
dffeas \registers~659 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~659_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~659 .is_wysiwyg = "true";
defparam \registers~659 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N12
cyclonev_lcell_comb \registers~1336 (
// Equation(s):
// \registers~1336_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2300_combout  & (((\registers~659_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2300_combout  & ((((!\read_addr1[2]~input_o ) # (\registers~691_q ))))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\registers~2300_combout  & (((\registers~723_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2300_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~755_q ))) ) )

	.dataa(!\registers~2300_combout ),
	.datab(!\registers~755_q ),
	.datac(!\registers~723_q ),
	.datad(!\registers~691_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~659_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1336_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1336 .extended_lut = "on";
defparam \registers~1336 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~1336 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N9
cyclonev_lcell_comb \registers~435feeder (
// Equation(s):
// \registers~435feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~435feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~435feeder .extended_lut = "off";
defparam \registers~435feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~435feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N11
dffeas \registers~435 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~435feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~435_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~435 .is_wysiwyg = "true";
defparam \registers~435 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y2_N51
cyclonev_lcell_comb \registers~499feeder (
// Equation(s):
// \registers~499feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~499feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~499feeder .extended_lut = "off";
defparam \registers~499feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~499feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N53
dffeas \registers~499 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~499feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~499_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~499 .is_wysiwyg = "true";
defparam \registers~499 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N8
dffeas \registers~467 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~467_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~467 .is_wysiwyg = "true";
defparam \registers~467 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N24
cyclonev_lcell_comb \registers~371feeder (
// Equation(s):
// \registers~371feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~371feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~371feeder .extended_lut = "off";
defparam \registers~371feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~371feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N25
dffeas \registers~371 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~371feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~371_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~371 .is_wysiwyg = "true";
defparam \registers~371 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N8
dffeas \registers~339 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~339_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~339 .is_wysiwyg = "true";
defparam \registers~339 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \registers~307feeder (
// Equation(s):
// \registers~307feeder_combout  = \write_data[19]~input_o 

	.dataa(gnd),
	.datab(!\write_data[19]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~307feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~307feeder .extended_lut = "off";
defparam \registers~307feeder .lut_mask = 64'h3333333333333333;
defparam \registers~307feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N25
dffeas \registers~307 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~307feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~307_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~307 .is_wysiwyg = "true";
defparam \registers~307 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N44
dffeas \registers~275 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~275 .is_wysiwyg = "true";
defparam \registers~275 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N42
cyclonev_lcell_comb \registers~2296 (
// Equation(s):
// \registers~2296_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~275_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ) # (\registers~307_q ))))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~339_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~371_q ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\registers~371_q ),
	.datac(!\registers~339_q ),
	.datad(!\registers~307_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~275_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2296_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2296 .extended_lut = "on";
defparam \registers~2296 .lut_mask = 64'h0A5F1B1B55555555;
defparam \registers~2296 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N44
dffeas \registers~403 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~403_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~403 .is_wysiwyg = "true";
defparam \registers~403 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \registers~1332 (
// Equation(s):
// \registers~1332_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2296_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2296_combout  & ((\registers~403_q ))) # (\registers~2296_combout  & (\registers~435_q ))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2296_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2296_combout  & ((\registers~467_q ))) # (\registers~2296_combout  & (\registers~499_q ))))) ) )

	.dataa(!\registers~435_q ),
	.datab(!\registers~499_q ),
	.datac(!\registers~467_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2296_combout ),
	.datag(!\registers~403_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1332_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1332 .extended_lut = "on";
defparam \registers~1332 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1332 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N21
cyclonev_lcell_comb \registers~819feeder (
// Equation(s):
// \registers~819feeder_combout  = \write_data[19]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[19]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~819feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~819feeder .extended_lut = "off";
defparam \registers~819feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~819feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N23
dffeas \registers~819 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~819feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~819_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~819 .is_wysiwyg = "true";
defparam \registers~819 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N8
dffeas \registers~851 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~851_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~851 .is_wysiwyg = "true";
defparam \registers~851 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N14
dffeas \registers~883 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~883_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~883 .is_wysiwyg = "true";
defparam \registers~883 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N14
dffeas \registers~787 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~787_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~787 .is_wysiwyg = "true";
defparam \registers~787 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N12
cyclonev_lcell_comb \registers~2304 (
// Equation(s):
// \registers~2304_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & ((\registers~787_q ))) # (\read_addr1[0]~input_o  & (\registers~819_q ))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~851_q )) # (\read_addr1[0]~input_o  & ((\registers~883_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~819_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~851_q ),
	.datad(!\registers~883_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[0]~input_o ),
	.datag(!\registers~787_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2304_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2304 .extended_lut = "on";
defparam \registers~2304 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \registers~2304 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N44
dffeas \registers~979 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~979_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~979 .is_wysiwyg = "true";
defparam \registers~979 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N15
cyclonev_lcell_comb \registers~1011feeder (
// Equation(s):
// \registers~1011feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1011feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1011feeder .extended_lut = "off";
defparam \registers~1011feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1011feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N17
dffeas \registers~1011 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~1011feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1011 .is_wysiwyg = "true";
defparam \registers~1011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N39
cyclonev_lcell_comb \registers~947feeder (
// Equation(s):
// \registers~947feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~947feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~947feeder .extended_lut = "off";
defparam \registers~947feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~947feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N41
dffeas \registers~947 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~947feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~947 .is_wysiwyg = "true";
defparam \registers~947 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N2
dffeas \registers~915 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~915_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~915 .is_wysiwyg = "true";
defparam \registers~915 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N0
cyclonev_lcell_comb \registers~1340 (
// Equation(s):
// \registers~1340_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2304_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2304_combout  & (\registers~915_q )) # (\registers~2304_combout  & (((\registers~947_q )))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2304_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2304_combout  & (\registers~979_q )) # (\registers~2304_combout  & (((\registers~1011_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~2304_combout ),
	.datac(!\registers~979_q ),
	.datad(!\registers~1011_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~947_q ),
	.datag(!\registers~915_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1340_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1340 .extended_lut = "on";
defparam \registers~1340 .lut_mask = 64'h2626263737372637;
defparam \registers~1340 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N56
dffeas \registers~83 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~83 .is_wysiwyg = "true";
defparam \registers~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y2_N20
dffeas \registers~115 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~115 .is_wysiwyg = "true";
defparam \registers~115 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N9
cyclonev_lcell_comb \registers~51feeder (
// Equation(s):
// \registers~51feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~51feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~51feeder .extended_lut = "off";
defparam \registers~51feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~51feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N10
dffeas \registers~51 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~51 .is_wysiwyg = "true";
defparam \registers~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N18
cyclonev_lcell_comb \registers~2295 (
// Equation(s):
// \registers~2295_combout  = ( \registers~115_q  & ( \registers~51_q  & ( ((!\read_addr1[2]~input_o  & (\registers~83_q  & \read_addr1[1]~input_o ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~115_q  & ( \registers~51_q  & ( (!\read_addr1[2]~input_o  
// & ((!\read_addr1[0]~input_o  & (\registers~83_q  & \read_addr1[1]~input_o )) # (\read_addr1[0]~input_o  & ((!\read_addr1[1]~input_o ))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( \registers~115_q  & ( !\registers~51_q  & ( 
// (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & ((\registers~83_q ) # (\read_addr1[0]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( !\registers~115_q  & ( !\registers~51_q  & ( (!\read_addr1[2]~input_o  & 
// (!\read_addr1[0]~input_o  & (\registers~83_q  & \read_addr1[1]~input_o ))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~83_q ),
	.datad(!\read_addr1[1]~input_o ),
	.datae(!\registers~115_q ),
	.dataf(!\registers~51_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2295_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2295 .extended_lut = "off";
defparam \registers~2295 .lut_mask = 64'h1119113B3319333B;
defparam \registers~2295 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y2_N38
dffeas \registers~211 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~211 .is_wysiwyg = "true";
defparam \registers~211 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N9
cyclonev_lcell_comb \registers~243feeder (
// Equation(s):
// \registers~243feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~243feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~243feeder .extended_lut = "off";
defparam \registers~243feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~243feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N11
dffeas \registers~243 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~243 .is_wysiwyg = "true";
defparam \registers~243 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N30
cyclonev_lcell_comb \registers~179feeder (
// Equation(s):
// \registers~179feeder_combout  = ( \write_data[19]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[19]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~179feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~179feeder .extended_lut = "off";
defparam \registers~179feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~179feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y2_N32
dffeas \registers~179 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~179 .is_wysiwyg = "true";
defparam \registers~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y2_N44
dffeas \registers~147 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[19]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~147 .is_wysiwyg = "true";
defparam \registers~147 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y2_N42
cyclonev_lcell_comb \registers~1328 (
// Equation(s):
// \registers~1328_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2295_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2295_combout  & (\registers~147_q )) # (\registers~2295_combout  & (((\registers~179_q )))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2295_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2295_combout  & (\registers~211_q )) # (\registers~2295_combout  & (((\registers~243_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~2295_combout ),
	.datac(!\registers~211_q ),
	.datad(!\registers~243_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~179_q ),
	.datag(!\registers~147_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1328_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1328 .extended_lut = "on";
defparam \registers~1328 .lut_mask = 64'h2626263737372637;
defparam \registers~1328 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N12
cyclonev_lcell_comb \read_data1~48 (
// Equation(s):
// \read_data1~48_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1328_combout )) # (\read_addr1[3]~input_o  & (((\registers~1332_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout 
//  & ((!\read_addr1[3]~input_o  & (\registers~1336_combout )) # (\read_addr1[3]~input_o  & (((\registers~1340_combout )))))) ) )

	.dataa(!\read_addr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1336_combout ),
	.datad(!\registers~1332_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1340_combout ),
	.datag(!\registers~1328_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~48 .extended_lut = "on";
defparam \read_data1~48 .lut_mask = 64'h084C0808084C4C4C;
defparam \read_data1~48 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \write_data[20]~input (
	.i(write_data[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[20]~input_o ));
// synopsys translate_off
defparam \write_data[20]~input .bus_hold = "false";
defparam \write_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N9
cyclonev_lcell_comb \registers~948feeder (
// Equation(s):
// \registers~948feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~948feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~948feeder .extended_lut = "off";
defparam \registers~948feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~948feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N10
dffeas \registers~948 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~948feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~948 .is_wysiwyg = "true";
defparam \registers~948 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y5_N35
dffeas \registers~980 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~980_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~980 .is_wysiwyg = "true";
defparam \registers~980 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N50
dffeas \registers~852 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~852_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~852 .is_wysiwyg = "true";
defparam \registers~852 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N17
dffeas \registers~884 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~884_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~884 .is_wysiwyg = "true";
defparam \registers~884 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \registers~820feeder (
// Equation(s):
// \registers~820feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~820feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~820feeder .extended_lut = "off";
defparam \registers~820feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~820feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N23
dffeas \registers~820 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~820feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~820_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~820 .is_wysiwyg = "true";
defparam \registers~820 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N38
dffeas \registers~788 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~788_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~788 .is_wysiwyg = "true";
defparam \registers~788 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N36
cyclonev_lcell_comb \registers~2317 (
// Equation(s):
// \registers~2317_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~788_q )) # (\read_addr1[0]~input_o  & (((\registers~820_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~852_q )) # (\read_addr1[0]~input_o  & (((\registers~884_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~852_q ),
	.datad(!\registers~884_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~820_q ),
	.datag(!\registers~788_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2317 .extended_lut = "on";
defparam \registers~2317 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2317 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \registers~1012feeder (
// Equation(s):
// \registers~1012feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1012feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1012feeder .extended_lut = "off";
defparam \registers~1012feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1012feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N49
dffeas \registers~1012 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~1012feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1012 .is_wysiwyg = "true";
defparam \registers~1012 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y6_N38
dffeas \registers~916 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~916_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~916 .is_wysiwyg = "true";
defparam \registers~916 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N36
cyclonev_lcell_comb \registers~1356 (
// Equation(s):
// \registers~1356_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2317_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2317_combout  & (((\registers~916_q )))) # (\registers~2317_combout  & (\registers~948_q 
// )))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2317_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2317_combout  & (\registers~980_q )) # (\registers~2317_combout  & ((\registers~1012_q )))))) ) )

	.dataa(!\registers~948_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~980_q ),
	.datad(!\registers~2317_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~1012_q ),
	.datag(!\registers~916_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1356 .extended_lut = "on";
defparam \registers~1356 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1356 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N15
cyclonev_lcell_comb \registers~756feeder (
// Equation(s):
// \registers~756feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~756feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~756feeder .extended_lut = "off";
defparam \registers~756feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~756feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N16
dffeas \registers~756 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~756feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~756_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~756 .is_wysiwyg = "true";
defparam \registers~756 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N56
dffeas \registers~724 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~724_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~724 .is_wysiwyg = "true";
defparam \registers~724 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N51
cyclonev_lcell_comb \registers~564feeder (
// Equation(s):
// \registers~564feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~564feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~564feeder .extended_lut = "off";
defparam \registers~564feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~564feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N53
dffeas \registers~564 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~564feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~564_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~564 .is_wysiwyg = "true";
defparam \registers~564 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N38
dffeas \registers~596 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~596_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~596 .is_wysiwyg = "true";
defparam \registers~596 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N57
cyclonev_lcell_comb \registers~628feeder (
// Equation(s):
// \registers~628feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~628feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~628feeder .extended_lut = "off";
defparam \registers~628feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~628feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y3_N58
dffeas \registers~628 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~628feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~628_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~628 .is_wysiwyg = "true";
defparam \registers~628 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N32
dffeas \registers~532 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~532_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~532 .is_wysiwyg = "true";
defparam \registers~532 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y3_N30
cyclonev_lcell_comb \registers~2313 (
// Equation(s):
// \registers~2313_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~532_q  & (!\read_addr1[2]~input_o ))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~564_q ))) ) ) # ( \read_addr1[1]~input_o  
// & ( (!\read_addr1[0]~input_o  & (((\registers~596_q  & (!\read_addr1[2]~input_o ))))) # (\read_addr1[0]~input_o  & ((((\registers~628_q ) # (\read_addr1[2]~input_o ))))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\registers~564_q ),
	.datac(!\registers~596_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~628_q ),
	.datag(!\registers~532_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2313 .extended_lut = "on";
defparam \registers~2313 .lut_mask = 64'h1B550A551B555F55;
defparam \registers~2313 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N17
dffeas \registers~692 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~692_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~692 .is_wysiwyg = "true";
defparam \registers~692 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N8
dffeas \registers~660 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~660_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~660 .is_wysiwyg = "true";
defparam \registers~660 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N6
cyclonev_lcell_comb \registers~1352 (
// Equation(s):
// \registers~1352_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2313_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2313_combout  & (\registers~660_q )) # (\registers~2313_combout  & ((\registers~692_q 
// )))))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2313_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2313_combout  & (((\registers~724_q )))) # (\registers~2313_combout  & (\registers~756_q )))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~756_q ),
	.datac(!\registers~724_q ),
	.datad(!\registers~2313_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~692_q ),
	.datag(!\registers~660_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1352 .extended_lut = "on";
defparam \registers~1352 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1352 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N20
dffeas \registers~308 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~308_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~308 .is_wysiwyg = "true";
defparam \registers~308 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N32
dffeas \registers~340 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~340_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~340 .is_wysiwyg = "true";
defparam \registers~340 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N6
cyclonev_lcell_comb \registers~372feeder (
// Equation(s):
// \registers~372feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~372feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~372feeder .extended_lut = "off";
defparam \registers~372feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~372feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N8
dffeas \registers~372 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~372feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~372_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~372 .is_wysiwyg = "true";
defparam \registers~372 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N8
dffeas \registers~276 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~276 .is_wysiwyg = "true";
defparam \registers~276 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N6
cyclonev_lcell_comb \registers~2309 (
// Equation(s):
// \registers~2309_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~276_q )))) # (\read_addr1[0]~input_o  & (\registers~308_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~340_q )) # (\read_addr1[0]~input_o  & ((\registers~372_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~308_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~340_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~372_q ),
	.datag(!\registers~276_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2309 .extended_lut = "on";
defparam \registers~2309 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~2309 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N26
dffeas \registers~468 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~468_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~468 .is_wysiwyg = "true";
defparam \registers~468 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N7
dffeas \registers~436 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~436_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~436 .is_wysiwyg = "true";
defparam \registers~436 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N27
cyclonev_lcell_comb \registers~500feeder (
// Equation(s):
// \registers~500feeder_combout  = \write_data[20]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[20]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~500feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~500feeder .extended_lut = "off";
defparam \registers~500feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~500feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N28
dffeas \registers~500 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~500feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~500_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~500 .is_wysiwyg = "true";
defparam \registers~500 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N38
dffeas \registers~404 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~404_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~404 .is_wysiwyg = "true";
defparam \registers~404 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N36
cyclonev_lcell_comb \registers~1348 (
// Equation(s):
// \registers~1348_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2309_combout  & (\read_addr1[2]~input_o  & (\registers~404_q ))) # (\registers~2309_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~436_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2309_combout  & (\read_addr1[2]~input_o  & (\registers~468_q ))) # (\registers~2309_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~500_q ))))) ) )

	.dataa(!\registers~2309_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~468_q ),
	.datad(!\registers~436_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~500_q ),
	.datag(!\registers~404_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1348 .extended_lut = "on";
defparam \registers~1348 .lut_mask = 64'h4657464646575757;
defparam \registers~1348 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N9
cyclonev_lcell_comb \registers~180feeder (
// Equation(s):
// \registers~180feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~180feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~180feeder .extended_lut = "off";
defparam \registers~180feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~180feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N11
dffeas \registers~180 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~180 .is_wysiwyg = "true";
defparam \registers~180 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \registers~244feeder (
// Equation(s):
// \registers~244feeder_combout  = ( \write_data[20]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[20]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~244feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~244feeder .extended_lut = "off";
defparam \registers~244feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~244feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N50
dffeas \registers~244 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~244feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~244 .is_wysiwyg = "true";
defparam \registers~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N56
dffeas \registers~212 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~212 .is_wysiwyg = "true";
defparam \registers~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N43
dffeas \registers~84 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~84 .is_wysiwyg = "true";
defparam \registers~84 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N53
dffeas \registers~116 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~116 .is_wysiwyg = "true";
defparam \registers~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N56
dffeas \registers~52 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~52 .is_wysiwyg = "true";
defparam \registers~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N51
cyclonev_lcell_comb \registers~2308 (
// Equation(s):
// \registers~2308_combout  = ( \registers~116_q  & ( \registers~52_q  & ( ((\read_addr1[1]~input_o  & (\registers~84_q  & !\read_addr1[2]~input_o ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~116_q  & ( \registers~52_q  & ( (!\read_addr1[1]~input_o  
// & (((\read_addr1[0]~input_o )))) # (\read_addr1[1]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~84_q  & !\read_addr1[2]~input_o )) # (\read_addr1[0]~input_o  & ((\read_addr1[2]~input_o ))))) ) ) ) # ( \registers~116_q  & ( !\registers~52_q  & ( 
// (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & ((\read_addr1[0]~input_o ) # (\registers~84_q )))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) ) # ( !\registers~116_q  & ( !\registers~52_q  & ( (!\read_addr1[0]~input_o  & 
// (\read_addr1[1]~input_o  & (\registers~84_q  & !\read_addr1[2]~input_o ))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o )))) ) ) )

	.dataa(!\read_addr1[1]~input_o ),
	.datab(!\registers~84_q ),
	.datac(!\read_addr1[0]~input_o ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\registers~116_q ),
	.dataf(!\registers~52_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2308_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2308 .extended_lut = "off";
defparam \registers~2308 .lut_mask = 64'h100F150F1A0F1F0F;
defparam \registers~2308 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N38
dffeas \registers~148 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[20]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~148 .is_wysiwyg = "true";
defparam \registers~148 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N36
cyclonev_lcell_comb \registers~1344 (
// Equation(s):
// \registers~1344_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2308_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2308_combout  & ((\registers~148_q ))) # (\registers~2308_combout  & (\registers~180_q ))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2308_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2308_combout  & ((\registers~212_q ))) # (\registers~2308_combout  & (\registers~244_q ))))) ) )

	.dataa(!\registers~180_q ),
	.datab(!\registers~244_q ),
	.datac(!\registers~212_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2308_combout ),
	.datag(!\registers~148_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1344_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1344 .extended_lut = "on";
defparam \registers~1344 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1344 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N24
cyclonev_lcell_comb \read_data1~44 (
// Equation(s):
// \read_data1~44_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & (((!\read_addr1[3]~input_o  & (\registers~1344_combout )) # (\read_addr1[3]~input_o  & ((\registers~1348_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout 
//  & ((!\read_addr1[3]~input_o  & (((\registers~1352_combout )))) # (\read_addr1[3]~input_o  & (\registers~1356_combout )))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\registers~1356_combout ),
	.datac(!\registers~1352_combout ),
	.datad(!\read_addr1[3]~input_o ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1348_combout ),
	.datag(!\registers~1344_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~44 .extended_lut = "on";
defparam \read_data1~44 .lut_mask = 64'h0A000A220AAA0A22;
defparam \read_data1~44 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N92
cyclonev_io_ibuf \write_data[21]~input (
	.i(write_data[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[21]~input_o ));
// synopsys translate_off
defparam \write_data[21]~input .bus_hold = "false";
defparam \write_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y4_N38
dffeas \registers~597 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~597_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~597 .is_wysiwyg = "true";
defparam \registers~597 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N5
dffeas \registers~629 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~629_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~629 .is_wysiwyg = "true";
defparam \registers~629 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N23
dffeas \registers~565 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~565_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~565 .is_wysiwyg = "true";
defparam \registers~565 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N50
dffeas \registers~533 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~533_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~533 .is_wysiwyg = "true";
defparam \registers~533 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \registers~2326 (
// Equation(s):
// \registers~2326_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~533_q ))) # (\read_addr1[0]~input_o  & ((((\registers~565_q ))) # (\read_addr1[2]~input_o ))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~597_q ))) # (\read_addr1[0]~input_o  & ((((\registers~629_q ))) # (\read_addr1[2]~input_o ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~597_q ),
	.datad(!\registers~629_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~565_q ),
	.datag(!\registers~533_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2326_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2326 .extended_lut = "on";
defparam \registers~2326 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2326 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N20
dffeas \registers~725 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~725_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~725 .is_wysiwyg = "true";
defparam \registers~725 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N7
dffeas \registers~757 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~757_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~757 .is_wysiwyg = "true";
defparam \registers~757 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N31
dffeas \registers~693 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~693_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~693 .is_wysiwyg = "true";
defparam \registers~693 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N38
dffeas \registers~661 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~661_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~661 .is_wysiwyg = "true";
defparam \registers~661 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N36
cyclonev_lcell_comb \registers~1368 (
// Equation(s):
// \registers~1368_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2326_combout  & (\read_addr1[2]~input_o  & (\registers~661_q ))) # (\registers~2326_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~693_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2326_combout  & (\read_addr1[2]~input_o  & (\registers~725_q ))) # (\registers~2326_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~757_q ))))) ) )

	.dataa(!\registers~2326_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~725_q ),
	.datad(!\registers~757_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~693_q ),
	.datag(!\registers~661_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1368_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1368 .extended_lut = "on";
defparam \registers~1368 .lut_mask = 64'h4646465757574657;
defparam \registers~1368 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N21
cyclonev_lcell_comb \registers~373feeder (
// Equation(s):
// \registers~373feeder_combout  = \write_data[21]~input_o 

	.dataa(!\write_data[21]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~373feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~373feeder .extended_lut = "off";
defparam \registers~373feeder .lut_mask = 64'h5555555555555555;
defparam \registers~373feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N23
dffeas \registers~373 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~373feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~373_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~373 .is_wysiwyg = "true";
defparam \registers~373 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N38
dffeas \registers~341 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~341_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~341 .is_wysiwyg = "true";
defparam \registers~341 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N58
dffeas \registers~309 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~309_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~309 .is_wysiwyg = "true";
defparam \registers~309 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N14
dffeas \registers~277 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~277_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~277 .is_wysiwyg = "true";
defparam \registers~277 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N12
cyclonev_lcell_comb \registers~2322 (
// Equation(s):
// \registers~2322_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (\registers~277_q  & (!\read_addr1[2]~input_o ))) # (\read_addr1[0]~input_o  & (((\registers~309_q ) # (\read_addr1[2]~input_o ))))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (((\registers~341_q  & (!\read_addr1[2]~input_o ))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~373_q ))) ) )

	.dataa(!\registers~373_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~341_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~309_q ),
	.datag(!\registers~277_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2322_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2322 .extended_lut = "on";
defparam \registers~2322 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2322 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N2
dffeas \registers~469 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~469_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~469 .is_wysiwyg = "true";
defparam \registers~469 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N24
cyclonev_lcell_comb \registers~437feeder (
// Equation(s):
// \registers~437feeder_combout  = ( \write_data[21]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[21]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~437feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~437feeder .extended_lut = "off";
defparam \registers~437feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~437feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N25
dffeas \registers~437 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~437feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~437_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~437 .is_wysiwyg = "true";
defparam \registers~437 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N12
cyclonev_lcell_comb \registers~501feeder (
// Equation(s):
// \registers~501feeder_combout  = \write_data[21]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[21]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~501feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~501feeder .extended_lut = "off";
defparam \registers~501feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~501feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N13
dffeas \registers~501 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~501feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~501_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~501 .is_wysiwyg = "true";
defparam \registers~501 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N38
dffeas \registers~405 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~405_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~405 .is_wysiwyg = "true";
defparam \registers~405 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N36
cyclonev_lcell_comb \registers~1364 (
// Equation(s):
// \registers~1364_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2322_combout  & (\read_addr1[2]~input_o  & (\registers~405_q ))) # (\registers~2322_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~437_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2322_combout  & (\read_addr1[2]~input_o  & (\registers~469_q ))) # (\registers~2322_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~501_q ))))) ) )

	.dataa(!\registers~2322_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~469_q ),
	.datad(!\registers~437_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~501_q ),
	.datag(!\registers~405_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1364_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1364 .extended_lut = "on";
defparam \registers~1364 .lut_mask = 64'h4657464646575757;
defparam \registers~1364 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N26
dffeas \registers~949 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~949 .is_wysiwyg = "true";
defparam \registers~949 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N47
dffeas \registers~885 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~885_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~885 .is_wysiwyg = "true";
defparam \registers~885 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N38
dffeas \registers~853 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~853_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~853 .is_wysiwyg = "true";
defparam \registers~853 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N17
dffeas \registers~821 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~821_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~821 .is_wysiwyg = "true";
defparam \registers~821 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N14
dffeas \registers~789 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~789_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~789 .is_wysiwyg = "true";
defparam \registers~789 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N12
cyclonev_lcell_comb \registers~2330 (
// Equation(s):
// \registers~2330_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~789_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ) # (\registers~821_q ))))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~853_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~885_q ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\registers~885_q ),
	.datac(!\registers~853_q ),
	.datad(!\registers~821_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~789_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2330_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2330 .extended_lut = "on";
defparam \registers~2330 .lut_mask = 64'h0A5F1B1B55555555;
defparam \registers~2330 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N26
dffeas \registers~981 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~981_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~981 .is_wysiwyg = "true";
defparam \registers~981 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N7
dffeas \registers~1013 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1013 .is_wysiwyg = "true";
defparam \registers~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N44
dffeas \registers~917 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~917_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~917 .is_wysiwyg = "true";
defparam \registers~917 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N42
cyclonev_lcell_comb \registers~1372 (
// Equation(s):
// \registers~1372_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2330_combout  & (((\registers~917_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2330_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~949_q ))) ) ) # ( 
// \read_addr1[1]~input_o  & ( ((!\registers~2330_combout  & (\registers~981_q  & ((\read_addr1[2]~input_o )))) # (\registers~2330_combout  & (((!\read_addr1[2]~input_o ) # (\registers~1013_q ))))) ) )

	.dataa(!\registers~949_q ),
	.datab(!\registers~2330_combout ),
	.datac(!\registers~981_q ),
	.datad(!\registers~1013_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~917_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1372_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1372 .extended_lut = "on";
defparam \registers~1372 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~1372 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N37
dffeas \registers~85 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~85 .is_wysiwyg = "true";
defparam \registers~85 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N1
dffeas \registers~117 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~117 .is_wysiwyg = "true";
defparam \registers~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N34
dffeas \registers~53 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~53 .is_wysiwyg = "true";
defparam \registers~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N0
cyclonev_lcell_comb \registers~2321 (
// Equation(s):
// \registers~2321_combout  = ( \registers~117_q  & ( \registers~53_q  & ( ((!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & \registers~85_q ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~117_q  & ( \registers~53_q  & ( (!\read_addr1[2]~input_o  
// & ((!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o  & \registers~85_q )) # (\read_addr1[0]~input_o  & (!\read_addr1[1]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( \registers~117_q  & ( !\registers~53_q  & ( 
// (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & ((\registers~85_q ) # (\read_addr1[0]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( !\registers~117_q  & ( !\registers~53_q  & ( (!\read_addr1[2]~input_o  & 
// (!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o  & \registers~85_q ))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\registers~85_q ),
	.datae(!\registers~117_q ),
	.dataf(!\registers~53_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2321 .extended_lut = "off";
defparam \registers~2321 .lut_mask = 64'h1119131B3139333B;
defparam \registers~2321 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y2_N8
dffeas \registers~213 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~213 .is_wysiwyg = "true";
defparam \registers~213 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N25
dffeas \registers~245 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~245 .is_wysiwyg = "true";
defparam \registers~245 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N2
dffeas \registers~181 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~181 .is_wysiwyg = "true";
defparam \registers~181 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N14
dffeas \registers~149 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[21]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~149 .is_wysiwyg = "true";
defparam \registers~149 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N12
cyclonev_lcell_comb \registers~1360 (
// Equation(s):
// \registers~1360_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2321_combout  & (\read_addr1[2]~input_o  & (\registers~149_q ))) # (\registers~2321_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~181_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2321_combout  & (\read_addr1[2]~input_o  & (\registers~213_q ))) # (\registers~2321_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~245_q ))))) ) )

	.dataa(!\registers~2321_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~213_q ),
	.datad(!\registers~245_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~181_q ),
	.datag(!\registers~149_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1360 .extended_lut = "on";
defparam \registers~1360 .lut_mask = 64'h4646465757574657;
defparam \registers~1360 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N0
cyclonev_lcell_comb \read_data1~40 (
// Equation(s):
// \read_data1~40_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1360_combout )) # (\read_addr1[3]~input_o  & (((\registers~1364_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout 
//  & ((!\read_addr1[3]~input_o  & (\registers~1368_combout )) # (\read_addr1[3]~input_o  & (((\registers~1372_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\read_addr1[3]~input_o ),
	.datac(!\registers~1368_combout ),
	.datad(!\registers~1364_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1372_combout ),
	.datag(!\registers~1360_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~40 .extended_lut = "on";
defparam \read_data1~40 .lut_mask = 64'h082A0808082A2A2A;
defparam \read_data1~40 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \write_data[22]~input (
	.i(write_data[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[22]~input_o ));
// synopsys translate_off
defparam \write_data[22]~input .bus_hold = "false";
defparam \write_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N18
cyclonev_lcell_comb \registers~694feeder (
// Equation(s):
// \registers~694feeder_combout  = ( \write_data[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~694feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~694feeder .extended_lut = "off";
defparam \registers~694feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~694feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N19
dffeas \registers~694 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~694feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~694_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~694 .is_wysiwyg = "true";
defparam \registers~694 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N38
dffeas \registers~726 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~726_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~726 .is_wysiwyg = "true";
defparam \registers~726 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N12
cyclonev_lcell_comb \registers~758feeder (
// Equation(s):
// \registers~758feeder_combout  = ( \write_data[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~758feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~758feeder .extended_lut = "off";
defparam \registers~758feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~758feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N13
dffeas \registers~758 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~758feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~758_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~758 .is_wysiwyg = "true";
defparam \registers~758 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N14
dffeas \registers~598 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~598_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~598 .is_wysiwyg = "true";
defparam \registers~598 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N25
dffeas \registers~566 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~566_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~566 .is_wysiwyg = "true";
defparam \registers~566 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \registers~630feeder (
// Equation(s):
// \registers~630feeder_combout  = ( \write_data[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~630feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~630feeder .extended_lut = "off";
defparam \registers~630feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~630feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N26
dffeas \registers~630 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~630feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~630_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~630 .is_wysiwyg = "true";
defparam \registers~630 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N56
dffeas \registers~534 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~534_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~534 .is_wysiwyg = "true";
defparam \registers~534 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \registers~2339 (
// Equation(s):
// \registers~2339_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~534_q ))) # (\read_addr1[0]~input_o  & ((((\registers~566_q ))) # (\read_addr1[2]~input_o ))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~598_q ))) # (\read_addr1[0]~input_o  & ((((\registers~630_q ))) # (\read_addr1[2]~input_o ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~598_q ),
	.datad(!\registers~566_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~630_q ),
	.datag(!\registers~534_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2339_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2339 .extended_lut = "on";
defparam \registers~2339 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2339 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N44
dffeas \registers~662 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~662_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~662 .is_wysiwyg = "true";
defparam \registers~662 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N42
cyclonev_lcell_comb \registers~1384 (
// Equation(s):
// \registers~1384_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2339_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2339_combout  & ((\registers~662_q ))) # (\registers~2339_combout  & (\registers~694_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2339_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2339_combout  & (\registers~726_q )) # (\registers~2339_combout  & ((\registers~758_q )))))) ) )

	.dataa(!\registers~694_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~726_q ),
	.datad(!\registers~758_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2339_combout ),
	.datag(!\registers~662_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1384_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1384 .extended_lut = "on";
defparam \registers~1384 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1384 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N29
dffeas \registers~374 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~374_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~374 .is_wysiwyg = "true";
defparam \registers~374 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N44
dffeas \registers~342 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~342_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~342 .is_wysiwyg = "true";
defparam \registers~342 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N42
cyclonev_lcell_comb \registers~310feeder (
// Equation(s):
// \registers~310feeder_combout  = ( \write_data[22]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[22]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~310feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~310feeder .extended_lut = "off";
defparam \registers~310feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~310feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N43
dffeas \registers~310 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~310feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~310_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~310 .is_wysiwyg = "true";
defparam \registers~310 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N50
dffeas \registers~278 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~278_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~278 .is_wysiwyg = "true";
defparam \registers~278 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N48
cyclonev_lcell_comb \registers~2335 (
// Equation(s):
// \registers~2335_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (\registers~278_q  & ((!\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o ) # (\registers~310_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\read_addr1[0]~input_o  & (((\registers~342_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~374_q ))) ) )

	.dataa(!\registers~374_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~342_q ),
	.datad(!\registers~310_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~278_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2335_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2335 .extended_lut = "on";
defparam \registers~2335 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2335 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y1_N8
dffeas \registers~470 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~470_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~470 .is_wysiwyg = "true";
defparam \registers~470 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N15
cyclonev_lcell_comb \registers~502feeder (
// Equation(s):
// \registers~502feeder_combout  = \write_data[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~502feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~502feeder .extended_lut = "off";
defparam \registers~502feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~502feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N16
dffeas \registers~502 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~502feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~502_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~502 .is_wysiwyg = "true";
defparam \registers~502 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N28
dffeas \registers~438 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~438_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~438 .is_wysiwyg = "true";
defparam \registers~438 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y1_N14
dffeas \registers~406 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~406_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~406 .is_wysiwyg = "true";
defparam \registers~406 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N12
cyclonev_lcell_comb \registers~1380 (
// Equation(s):
// \registers~1380_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2335_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2335_combout  & (\registers~406_q )) # (\registers~2335_combout  & (((\registers~438_q )))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2335_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2335_combout  & (\registers~470_q )) # (\registers~2335_combout  & (((\registers~502_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~2335_combout ),
	.datac(!\registers~470_q ),
	.datad(!\registers~502_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~438_q ),
	.datag(!\registers~406_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1380_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1380 .extended_lut = "on";
defparam \registers~1380 .lut_mask = 64'h2626263737372637;
defparam \registers~1380 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N31
dffeas \registers~950 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~950 .is_wysiwyg = "true";
defparam \registers~950 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N26
dffeas \registers~982 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~982_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~982 .is_wysiwyg = "true";
defparam \registers~982 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N20
dffeas \registers~854 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~854_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~854 .is_wysiwyg = "true";
defparam \registers~854 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N26
dffeas \registers~822 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~822_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~822 .is_wysiwyg = "true";
defparam \registers~822 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y3_N19
dffeas \registers~886 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~886_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~886 .is_wysiwyg = "true";
defparam \registers~886 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N2
dffeas \registers~790 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~790_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~790 .is_wysiwyg = "true";
defparam \registers~790 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N0
cyclonev_lcell_comb \registers~2343 (
// Equation(s):
// \registers~2343_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~790_q )) # (\read_addr1[0]~input_o  & (((\registers~822_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~854_q )) # (\read_addr1[0]~input_o  & (((\registers~886_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~854_q ),
	.datad(!\registers~822_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~886_q ),
	.datag(!\registers~790_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2343_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2343 .extended_lut = "on";
defparam \registers~2343 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2343 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N8
dffeas \registers~1014 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1014 .is_wysiwyg = "true";
defparam \registers~1014 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N38
dffeas \registers~918 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~918_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~918 .is_wysiwyg = "true";
defparam \registers~918 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N36
cyclonev_lcell_comb \registers~1388 (
// Equation(s):
// \registers~1388_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2343_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2343_combout  & (((\registers~918_q )))) # (\registers~2343_combout  & (\registers~950_q 
// )))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2343_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2343_combout  & (\registers~982_q )) # (\registers~2343_combout  & ((\registers~1014_q )))))) ) )

	.dataa(!\registers~950_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~982_q ),
	.datad(!\registers~2343_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~1014_q ),
	.datag(!\registers~918_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1388_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1388 .extended_lut = "on";
defparam \registers~1388 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1388 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N56
dffeas \registers~182 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~182 .is_wysiwyg = "true";
defparam \registers~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N44
dffeas \registers~214 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~214 .is_wysiwyg = "true";
defparam \registers~214 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N49
dffeas \registers~86 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~86 .is_wysiwyg = "true";
defparam \registers~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y2_N14
dffeas \registers~118 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~118 .is_wysiwyg = "true";
defparam \registers~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N50
dffeas \registers~54 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~54 .is_wysiwyg = "true";
defparam \registers~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N12
cyclonev_lcell_comb \registers~2334 (
// Equation(s):
// \registers~2334_combout  = ( \registers~118_q  & ( \registers~54_q  & ( ((!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & \registers~86_q ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~118_q  & ( \registers~54_q  & ( (!\read_addr1[2]~input_o  
// & ((!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o  & \registers~86_q )) # (\read_addr1[0]~input_o  & (!\read_addr1[1]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( \registers~118_q  & ( !\registers~54_q  & ( 
// (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & ((\registers~86_q ) # (\read_addr1[0]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( !\registers~118_q  & ( !\registers~54_q  & ( (!\read_addr1[2]~input_o  & 
// (!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o  & \registers~86_q ))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\registers~86_q ),
	.datae(!\registers~118_q ),
	.dataf(!\registers~54_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2334_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2334 .extended_lut = "off";
defparam \registers~2334 .lut_mask = 64'h1119131B3139333B;
defparam \registers~2334 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N45
cyclonev_lcell_comb \registers~246feeder (
// Equation(s):
// \registers~246feeder_combout  = \write_data[22]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[22]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~246feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~246feeder .extended_lut = "off";
defparam \registers~246feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~246feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N46
dffeas \registers~246 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~246 .is_wysiwyg = "true";
defparam \registers~246 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y2_N20
dffeas \registers~150 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[22]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~150 .is_wysiwyg = "true";
defparam \registers~150 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N18
cyclonev_lcell_comb \registers~1376 (
// Equation(s):
// \registers~1376_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2334_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2334_combout  & (((\registers~150_q )))) # (\registers~2334_combout  & (\registers~182_q 
// )))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2334_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2334_combout  & (\registers~214_q )) # (\registers~2334_combout  & ((\registers~246_q )))))) ) )

	.dataa(!\registers~182_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~214_q ),
	.datad(!\registers~2334_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~246_q ),
	.datag(!\registers~150_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1376_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1376 .extended_lut = "on";
defparam \registers~1376 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1376 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N54
cyclonev_lcell_comb \read_data1~36 (
// Equation(s):
// \read_data1~36_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1376_combout )) # (\read_addr1[3]~input_o  & (((\registers~1380_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout 
//  & ((!\read_addr1[3]~input_o  & (\registers~1384_combout )) # (\read_addr1[3]~input_o  & (((\registers~1388_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\read_addr1[3]~input_o ),
	.datac(!\registers~1384_combout ),
	.datad(!\registers~1380_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1388_combout ),
	.datag(!\registers~1376_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~36 .extended_lut = "on";
defparam \read_data1~36 .lut_mask = 64'h082A0808082A2A2A;
defparam \read_data1~36 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N52
cyclonev_io_ibuf \write_data[23]~input (
	.i(write_data[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[23]~input_o ));
// synopsys translate_off
defparam \write_data[23]~input .bus_hold = "false";
defparam \write_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N15
cyclonev_lcell_comb \registers~439feeder (
// Equation(s):
// \registers~439feeder_combout  = ( \write_data[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~439feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~439feeder .extended_lut = "off";
defparam \registers~439feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~439feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y5_N17
dffeas \registers~439 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~439feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~439_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~439 .is_wysiwyg = "true";
defparam \registers~439 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N44
dffeas \registers~471 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~471_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~471 .is_wysiwyg = "true";
defparam \registers~471 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N45
cyclonev_lcell_comb \registers~503feeder (
// Equation(s):
// \registers~503feeder_combout  = ( \write_data[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~503feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~503feeder .extended_lut = "off";
defparam \registers~503feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~503feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N47
dffeas \registers~503 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~503feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~503_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~503 .is_wysiwyg = "true";
defparam \registers~503 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N57
cyclonev_lcell_comb \registers~311feeder (
// Equation(s):
// \registers~311feeder_combout  = \write_data[23]~input_o 

	.dataa(!\write_data[23]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~311feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~311feeder .extended_lut = "off";
defparam \registers~311feeder .lut_mask = 64'h5555555555555555;
defparam \registers~311feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N59
dffeas \registers~311 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~311feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~311_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~311 .is_wysiwyg = "true";
defparam \registers~311 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N47
dffeas \registers~343 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~343_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~343 .is_wysiwyg = "true";
defparam \registers~343 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y4_N56
dffeas \registers~375 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~375_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~375 .is_wysiwyg = "true";
defparam \registers~375 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N50
dffeas \registers~279 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~279_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~279 .is_wysiwyg = "true";
defparam \registers~279 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N48
cyclonev_lcell_comb \registers~2348 (
// Equation(s):
// \registers~2348_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~279_q )))) # (\read_addr1[0]~input_o  & (\registers~311_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~343_q )) # (\read_addr1[0]~input_o  & ((\registers~375_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~311_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~343_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~375_q ),
	.datag(!\registers~279_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2348_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2348 .extended_lut = "on";
defparam \registers~2348 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~2348 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N14
dffeas \registers~407 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~407_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~407 .is_wysiwyg = "true";
defparam \registers~407 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N12
cyclonev_lcell_comb \registers~1396 (
// Equation(s):
// \registers~1396_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2348_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2348_combout  & ((\registers~407_q ))) # (\registers~2348_combout  & (\registers~439_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2348_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2348_combout  & (\registers~471_q )) # (\registers~2348_combout  & ((\registers~503_q )))))) ) )

	.dataa(!\registers~439_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~471_q ),
	.datad(!\registers~503_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2348_combout ),
	.datag(!\registers~407_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1396_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1396 .extended_lut = "on";
defparam \registers~1396 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1396 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N50
dffeas \registers~599 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~599_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~599 .is_wysiwyg = "true";
defparam \registers~599 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N57
cyclonev_lcell_comb \registers~567feeder (
// Equation(s):
// \registers~567feeder_combout  = ( \write_data[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~567feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~567feeder .extended_lut = "off";
defparam \registers~567feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~567feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y5_N58
dffeas \registers~567 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~567feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~567_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~567 .is_wysiwyg = "true";
defparam \registers~567 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N12
cyclonev_lcell_comb \registers~631feeder (
// Equation(s):
// \registers~631feeder_combout  = ( \write_data[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~631feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~631feeder .extended_lut = "off";
defparam \registers~631feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~631feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N14
dffeas \registers~631 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~631feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~631_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~631 .is_wysiwyg = "true";
defparam \registers~631 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N38
dffeas \registers~535 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~535_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~535 .is_wysiwyg = "true";
defparam \registers~535 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N36
cyclonev_lcell_comb \registers~2352 (
// Equation(s):
// \registers~2352_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~535_q )) # (\read_addr1[0]~input_o  & (((\registers~567_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~599_q )) # (\read_addr1[0]~input_o  & (((\registers~631_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~599_q ),
	.datad(!\registers~567_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~631_q ),
	.datag(!\registers~535_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2352_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2352 .extended_lut = "on";
defparam \registers~2352 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2352 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N39
cyclonev_lcell_comb \registers~759feeder (
// Equation(s):
// \registers~759feeder_combout  = ( \write_data[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~759feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~759feeder .extended_lut = "off";
defparam \registers~759feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~759feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N41
dffeas \registers~759 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~759feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~759_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~759 .is_wysiwyg = "true";
defparam \registers~759 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N20
dffeas \registers~727 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~727_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~727 .is_wysiwyg = "true";
defparam \registers~727 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N48
cyclonev_lcell_comb \registers~695feeder (
// Equation(s):
// \registers~695feeder_combout  = ( \write_data[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~695feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~695feeder .extended_lut = "off";
defparam \registers~695feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~695feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y6_N50
dffeas \registers~695 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~695feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~695_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~695 .is_wysiwyg = "true";
defparam \registers~695 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y6_N38
dffeas \registers~663 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~663_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~663 .is_wysiwyg = "true";
defparam \registers~663 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N36
cyclonev_lcell_comb \registers~1400 (
// Equation(s):
// \registers~1400_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2352_combout  & (((\registers~663_q  & (\read_addr1[2]~input_o ))))) # (\registers~2352_combout  & ((((!\read_addr1[2]~input_o ) # (\registers~695_q ))))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\registers~2352_combout  & (((\registers~727_q  & (\read_addr1[2]~input_o ))))) # (\registers~2352_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~759_q ))) ) )

	.dataa(!\registers~2352_combout ),
	.datab(!\registers~759_q ),
	.datac(!\registers~727_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~695_q ),
	.datag(!\registers~663_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1400 .extended_lut = "on";
defparam \registers~1400 .lut_mask = 64'h550A551B555F551B;
defparam \registers~1400 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N22
dffeas \registers~887 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~887_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~887 .is_wysiwyg = "true";
defparam \registers~887 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N50
dffeas \registers~855 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~855_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~855 .is_wysiwyg = "true";
defparam \registers~855 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y2_N44
dffeas \registers~823 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~823_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~823 .is_wysiwyg = "true";
defparam \registers~823 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y3_N2
dffeas \registers~791 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~791_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~791 .is_wysiwyg = "true";
defparam \registers~791 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N0
cyclonev_lcell_comb \registers~2356 (
// Equation(s):
// \registers~2356_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (\registers~791_q  & (!\read_addr1[2]~input_o ))) # (\read_addr1[0]~input_o  & (((\registers~823_q ) # (\read_addr1[2]~input_o ))))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (((\registers~855_q  & (!\read_addr1[2]~input_o ))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~887_q ))) ) )

	.dataa(!\registers~887_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~855_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~823_q ),
	.datag(!\registers~791_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2356_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2356 .extended_lut = "on";
defparam \registers~2356 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2356 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y3_N14
dffeas \registers~983 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~983_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~983 .is_wysiwyg = "true";
defparam \registers~983 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N55
dffeas \registers~1015 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1015 .is_wysiwyg = "true";
defparam \registers~1015 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N48
cyclonev_lcell_comb \registers~951feeder (
// Equation(s):
// \registers~951feeder_combout  = ( \write_data[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~951feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~951feeder .extended_lut = "off";
defparam \registers~951feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~951feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N50
dffeas \registers~951 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~951feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~951 .is_wysiwyg = "true";
defparam \registers~951 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N8
dffeas \registers~919 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~919_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~919 .is_wysiwyg = "true";
defparam \registers~919 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N6
cyclonev_lcell_comb \registers~1404 (
// Equation(s):
// \registers~1404_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2356_combout  & (\read_addr1[2]~input_o  & (\registers~919_q ))) # (\registers~2356_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~951_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2356_combout  & (\read_addr1[2]~input_o  & (\registers~983_q ))) # (\registers~2356_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~1015_q ))))) ) )

	.dataa(!\registers~2356_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~983_q ),
	.datad(!\registers~1015_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~951_q ),
	.datag(!\registers~919_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1404 .extended_lut = "on";
defparam \registers~1404 .lut_mask = 64'h4646465757574657;
defparam \registers~1404 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N45
cyclonev_lcell_comb \registers~247feeder (
// Equation(s):
// \registers~247feeder_combout  = ( \write_data[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~247feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~247feeder .extended_lut = "off";
defparam \registers~247feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~247feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N47
dffeas \registers~247 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~247feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~247 .is_wysiwyg = "true";
defparam \registers~247 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N48
cyclonev_lcell_comb \registers~55feeder (
// Equation(s):
// \registers~55feeder_combout  = \write_data[23]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[23]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~55feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~55feeder .extended_lut = "off";
defparam \registers~55feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~55feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N49
dffeas \registers~55 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~55 .is_wysiwyg = "true";
defparam \registers~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N26
dffeas \registers~119 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~119 .is_wysiwyg = "true";
defparam \registers~119 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N32
dffeas \registers~87 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~87 .is_wysiwyg = "true";
defparam \registers~87 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N24
cyclonev_lcell_comb \registers~2347 (
// Equation(s):
// \registers~2347_combout  = ( \registers~119_q  & ( \registers~87_q  & ( (!\read_addr1[2]~input_o  & (((\registers~55_q  & \read_addr1[0]~input_o )) # (\read_addr1[1]~input_o ))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) ) # ( 
// !\registers~119_q  & ( \registers~87_q  & ( (!\read_addr1[1]~input_o  & (\read_addr1[0]~input_o  & ((\registers~55_q ) # (\read_addr1[2]~input_o )))) # (\read_addr1[1]~input_o  & (!\read_addr1[2]~input_o  $ (((\read_addr1[0]~input_o ))))) ) ) ) # ( 
// \registers~119_q  & ( !\registers~87_q  & ( (\read_addr1[0]~input_o  & (((\registers~55_q ) # (\read_addr1[2]~input_o )) # (\read_addr1[1]~input_o ))) ) ) ) # ( !\registers~119_q  & ( !\registers~87_q  & ( (\read_addr1[0]~input_o  & 
// (((!\read_addr1[1]~input_o  & \registers~55_q )) # (\read_addr1[2]~input_o ))) ) ) )

	.dataa(!\read_addr1[1]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~55_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\registers~119_q ),
	.dataf(!\registers~87_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2347_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2347 .extended_lut = "off";
defparam \registers~2347 .lut_mask = 64'h003B007F443B447F;
defparam \registers~2347 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y5_N50
dffeas \registers~215 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~215 .is_wysiwyg = "true";
defparam \registers~215 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y7_N36
cyclonev_lcell_comb \registers~183feeder (
// Equation(s):
// \registers~183feeder_combout  = ( \write_data[23]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[23]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~183feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~183feeder .extended_lut = "off";
defparam \registers~183feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~183feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y7_N38
dffeas \registers~183 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~183 .is_wysiwyg = "true";
defparam \registers~183 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N56
dffeas \registers~151 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[23]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~151 .is_wysiwyg = "true";
defparam \registers~151 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N54
cyclonev_lcell_comb \registers~1392 (
// Equation(s):
// \registers~1392_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2347_combout  & (\registers~151_q  & ((\read_addr1[2]~input_o )))) # (\registers~2347_combout  & (((!\read_addr1[2]~input_o ) # (\registers~183_q ))))) ) ) # ( \read_addr1[1]~input_o  
// & ( (!\registers~2347_combout  & (((\registers~215_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2347_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~247_q ))) ) )

	.dataa(!\registers~247_q ),
	.datab(!\registers~2347_combout ),
	.datac(!\registers~215_q ),
	.datad(!\registers~183_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~151_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1392_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1392 .extended_lut = "on";
defparam \registers~1392 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1392 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N54
cyclonev_lcell_comb \read_data1~32 (
// Equation(s):
// \read_data1~32_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (((\registers~1392_combout )))) # (\read_addr1[3]~input_o  & (\registers~1396_combout )))) ) ) # ( \read_addr1[4]~input_o  & ( 
// ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1400_combout )) # (\read_addr1[3]~input_o  & ((\registers~1404_combout )))))) ) )

	.dataa(!\registers~1396_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1400_combout ),
	.datad(!\read_addr1[3]~input_o ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1404_combout ),
	.datag(!\registers~1392_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~32 .extended_lut = "on";
defparam \read_data1~32 .lut_mask = 64'h0C440C000C440CCC;
defparam \read_data1~32 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \write_data[24]~input (
	.i(write_data[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[24]~input_o ));
// synopsys translate_off
defparam \write_data[24]~input .bus_hold = "false";
defparam \write_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \registers~1016feeder (
// Equation(s):
// \registers~1016feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1016feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1016feeder .extended_lut = "off";
defparam \registers~1016feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1016feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N28
dffeas \registers~1016 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~1016feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1016 .is_wysiwyg = "true";
defparam \registers~1016 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N30
cyclonev_lcell_comb \registers~952feeder (
// Equation(s):
// \registers~952feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~952feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~952feeder .extended_lut = "off";
defparam \registers~952feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~952feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N31
dffeas \registers~952 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~952feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~952 .is_wysiwyg = "true";
defparam \registers~952 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y3_N2
dffeas \registers~984 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~984_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~984 .is_wysiwyg = "true";
defparam \registers~984 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N3
cyclonev_lcell_comb \registers~888feeder (
// Equation(s):
// \registers~888feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~888feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~888feeder .extended_lut = "off";
defparam \registers~888feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~888feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N4
dffeas \registers~888 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~888feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~888_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~888 .is_wysiwyg = "true";
defparam \registers~888 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N32
dffeas \registers~856 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~856_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~856 .is_wysiwyg = "true";
defparam \registers~856 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \registers~824feeder (
// Equation(s):
// \registers~824feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~824feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~824feeder .extended_lut = "off";
defparam \registers~824feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~824feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N59
dffeas \registers~824 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~824feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~824_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~824 .is_wysiwyg = "true";
defparam \registers~824 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N44
dffeas \registers~792 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~792_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~792 .is_wysiwyg = "true";
defparam \registers~792 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N42
cyclonev_lcell_comb \registers~2369 (
// Equation(s):
// \registers~2369_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~792_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ) # (\registers~824_q ))))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~856_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~888_q ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\registers~888_q ),
	.datac(!\registers~856_q ),
	.datad(!\registers~824_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~792_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2369_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2369 .extended_lut = "on";
defparam \registers~2369 .lut_mask = 64'h0A5F1B1B55555555;
defparam \registers~2369 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y3_N14
dffeas \registers~920 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~920_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~920 .is_wysiwyg = "true";
defparam \registers~920 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N12
cyclonev_lcell_comb \registers~1420 (
// Equation(s):
// \registers~1420_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2369_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2369_combout  & ((\registers~920_q ))) # (\registers~2369_combout  & (\registers~952_q ))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2369_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2369_combout  & ((\registers~984_q ))) # (\registers~2369_combout  & (\registers~1016_q ))))) ) )

	.dataa(!\registers~1016_q ),
	.datab(!\registers~952_q ),
	.datac(!\registers~984_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2369_combout ),
	.datag(!\registers~920_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1420_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1420 .extended_lut = "on";
defparam \registers~1420 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1420 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N48
cyclonev_lcell_comb \registers~760feeder (
// Equation(s):
// \registers~760feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~760feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~760feeder .extended_lut = "off";
defparam \registers~760feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~760feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N50
dffeas \registers~760 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~760feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~760_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~760 .is_wysiwyg = "true";
defparam \registers~760 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N2
dffeas \registers~728 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~728_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~728 .is_wysiwyg = "true";
defparam \registers~728 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N32
dffeas \registers~600 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~600_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~600 .is_wysiwyg = "true";
defparam \registers~600 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N17
dffeas \registers~568 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~568_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~568 .is_wysiwyg = "true";
defparam \registers~568 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N18
cyclonev_lcell_comb \registers~632feeder (
// Equation(s):
// \registers~632feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~632feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~632feeder .extended_lut = "off";
defparam \registers~632feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~632feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N19
dffeas \registers~632 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~632feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~632_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~632 .is_wysiwyg = "true";
defparam \registers~632 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y6_N44
dffeas \registers~536 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~536_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~536 .is_wysiwyg = "true";
defparam \registers~536 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N42
cyclonev_lcell_comb \registers~2365 (
// Equation(s):
// \registers~2365_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~536_q )) # (\read_addr1[0]~input_o  & (((\registers~568_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~600_q )) # (\read_addr1[0]~input_o  & (((\registers~632_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~600_q ),
	.datad(!\registers~568_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~632_q ),
	.datag(!\registers~536_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2365_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2365 .extended_lut = "on";
defparam \registers~2365 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2365 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N50
dffeas \registers~696 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~696_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~696 .is_wysiwyg = "true";
defparam \registers~696 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y6_N44
dffeas \registers~664 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~664_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~664 .is_wysiwyg = "true";
defparam \registers~664 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N42
cyclonev_lcell_comb \registers~1416 (
// Equation(s):
// \registers~1416_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2365_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2365_combout  & (\registers~664_q )) # (\registers~2365_combout  & ((\registers~696_q 
// )))))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2365_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2365_combout  & (((\registers~728_q )))) # (\registers~2365_combout  & (\registers~760_q )))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~760_q ),
	.datac(!\registers~728_q ),
	.datad(!\registers~2365_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~696_q ),
	.datag(!\registers~664_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1416_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1416 .extended_lut = "on";
defparam \registers~1416 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1416 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N24
cyclonev_lcell_comb \registers~312feeder (
// Equation(s):
// \registers~312feeder_combout  = \write_data[24]~input_o 

	.dataa(gnd),
	.datab(!\write_data[24]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~312feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~312feeder .extended_lut = "off";
defparam \registers~312feeder .lut_mask = 64'h3333333333333333;
defparam \registers~312feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N25
dffeas \registers~312 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~312feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~312_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~312 .is_wysiwyg = "true";
defparam \registers~312 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N20
dffeas \registers~344 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~344_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~344 .is_wysiwyg = "true";
defparam \registers~344 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N42
cyclonev_lcell_comb \registers~376feeder (
// Equation(s):
// \registers~376feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~376feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~376feeder .extended_lut = "off";
defparam \registers~376feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~376feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N44
dffeas \registers~376 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~376feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~376_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~376 .is_wysiwyg = "true";
defparam \registers~376 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N32
dffeas \registers~280 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~280_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~280 .is_wysiwyg = "true";
defparam \registers~280 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N30
cyclonev_lcell_comb \registers~2361 (
// Equation(s):
// \registers~2361_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~280_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~312_q ))) ) ) # ( 
// \read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (\registers~344_q  & ((!\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o ) # (\registers~376_q ))))) ) )

	.dataa(!\registers~312_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~344_q ),
	.datad(!\registers~376_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~280_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2361_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2361 .extended_lut = "on";
defparam \registers~2361 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2361 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N0
cyclonev_lcell_comb \registers~504feeder (
// Equation(s):
// \registers~504feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~504feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~504feeder .extended_lut = "off";
defparam \registers~504feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~504feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y5_N2
dffeas \registers~504 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~504feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~504_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~504 .is_wysiwyg = "true";
defparam \registers~504 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y5_N14
dffeas \registers~472 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~472_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~472 .is_wysiwyg = "true";
defparam \registers~472 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N37
dffeas \registers~440 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~440_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~440 .is_wysiwyg = "true";
defparam \registers~440 .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y5_N32
dffeas \registers~408 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~408_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~408 .is_wysiwyg = "true";
defparam \registers~408 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N30
cyclonev_lcell_comb \registers~1412 (
// Equation(s):
// \registers~1412_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2361_combout  & (((\registers~408_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2361_combout  & ((((!\read_addr1[2]~input_o ) # (\registers~440_q ))))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\registers~2361_combout  & (((\registers~472_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2361_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~504_q ))) ) )

	.dataa(!\registers~2361_combout ),
	.datab(!\registers~504_q ),
	.datac(!\registers~472_q ),
	.datad(!\registers~440_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~408_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1412 .extended_lut = "on";
defparam \registers~1412 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~1412 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N27
cyclonev_lcell_comb \registers~56feeder (
// Equation(s):
// \registers~56feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~56feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~56feeder .extended_lut = "off";
defparam \registers~56feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~56feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N29
dffeas \registers~56 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~56feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~56 .is_wysiwyg = "true";
defparam \registers~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N20
dffeas \registers~120 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~120 .is_wysiwyg = "true";
defparam \registers~120 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y5_N26
dffeas \registers~88 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~88 .is_wysiwyg = "true";
defparam \registers~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N18
cyclonev_lcell_comb \registers~2360 (
// Equation(s):
// \registers~2360_combout  = ( \registers~120_q  & ( \registers~88_q  & ( (!\read_addr1[2]~input_o  & (((\registers~56_q  & \read_addr1[0]~input_o )) # (\read_addr1[1]~input_o ))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) ) # ( 
// !\registers~120_q  & ( \registers~88_q  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[1]~input_o  & (\registers~56_q  & \read_addr1[0]~input_o )) # (\read_addr1[1]~input_o  & ((!\read_addr1[0]~input_o ))))) # (\read_addr1[2]~input_o  & 
// (((\read_addr1[0]~input_o )))) ) ) ) # ( \registers~120_q  & ( !\registers~88_q  & ( (\read_addr1[0]~input_o  & (((\read_addr1[1]~input_o ) # (\read_addr1[2]~input_o )) # (\registers~56_q ))) ) ) ) # ( !\registers~120_q  & ( !\registers~88_q  & ( 
// (\read_addr1[0]~input_o  & (((\registers~56_q  & !\read_addr1[1]~input_o )) # (\read_addr1[2]~input_o ))) ) ) )

	.dataa(!\registers~56_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\registers~120_q ),
	.dataf(!\registers~88_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2360_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2360 .extended_lut = "off";
defparam \registers~2360 .lut_mask = 64'h0073007F0C730C7F;
defparam \registers~2360 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N2
dffeas \registers~216 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~216 .is_wysiwyg = "true";
defparam \registers~216 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \registers~184feeder (
// Equation(s):
// \registers~184feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~184feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~184feeder .extended_lut = "off";
defparam \registers~184feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~184feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N26
dffeas \registers~184 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~184 .is_wysiwyg = "true";
defparam \registers~184 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N51
cyclonev_lcell_comb \registers~248feeder (
// Equation(s):
// \registers~248feeder_combout  = ( \write_data[24]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[24]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~248feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~248feeder .extended_lut = "off";
defparam \registers~248feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~248feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N53
dffeas \registers~248 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~248feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~248 .is_wysiwyg = "true";
defparam \registers~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N44
dffeas \registers~152 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[24]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~152 .is_wysiwyg = "true";
defparam \registers~152 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N42
cyclonev_lcell_comb \registers~1408 (
// Equation(s):
// \registers~1408_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2360_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2360_combout  & (\registers~152_q )) # (\registers~2360_combout  & (((\registers~184_q )))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2360_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2360_combout  & (\registers~216_q )) # (\registers~2360_combout  & (((\registers~248_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~2360_combout ),
	.datac(!\registers~216_q ),
	.datad(!\registers~184_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~248_q ),
	.datag(!\registers~152_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1408 .extended_lut = "on";
defparam \registers~1408 .lut_mask = 64'h2637262626373737;
defparam \registers~1408 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y5_N33
cyclonev_lcell_comb \read_data1~28 (
// Equation(s):
// \read_data1~28_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & (((!\read_addr1[3]~input_o  & (\registers~1408_combout )) # (\read_addr1[3]~input_o  & ((\registers~1412_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout 
//  & ((!\read_addr1[3]~input_o  & (((\registers~1416_combout )))) # (\read_addr1[3]~input_o  & (\registers~1420_combout )))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\registers~1420_combout ),
	.datac(!\registers~1416_combout ),
	.datad(!\read_addr1[3]~input_o ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1412_combout ),
	.datag(!\registers~1408_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~28 .extended_lut = "on";
defparam \read_data1~28 .lut_mask = 64'h0A000A220AAA0A22;
defparam \read_data1~28 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N18
cyclonev_io_ibuf \write_data[25]~input (
	.i(write_data[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[25]~input_o ));
// synopsys translate_off
defparam \write_data[25]~input .bus_hold = "false";
defparam \write_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N6
cyclonev_lcell_comb \registers~761feeder (
// Equation(s):
// \registers~761feeder_combout  = \write_data[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[25]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~761feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~761feeder .extended_lut = "off";
defparam \registers~761feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~761feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N8
dffeas \registers~761 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~761feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~761_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~761 .is_wysiwyg = "true";
defparam \registers~761 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y2_N44
dffeas \registers~729 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~729_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~729 .is_wysiwyg = "true";
defparam \registers~729 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N30
cyclonev_lcell_comb \registers~697feeder (
// Equation(s):
// \registers~697feeder_combout  = \write_data[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[25]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~697feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~697feeder .extended_lut = "off";
defparam \registers~697feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~697feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y2_N32
dffeas \registers~697 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~697feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~697_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~697 .is_wysiwyg = "true";
defparam \registers~697 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N14
dffeas \registers~601 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~601_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~601 .is_wysiwyg = "true";
defparam \registers~601 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N8
dffeas \registers~633 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~633_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~633 .is_wysiwyg = "true";
defparam \registers~633 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N27
cyclonev_lcell_comb \registers~569feeder (
// Equation(s):
// \registers~569feeder_combout  = ( \write_data[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~569feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~569feeder .extended_lut = "off";
defparam \registers~569feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~569feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N29
dffeas \registers~569 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~569feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~569_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~569 .is_wysiwyg = "true";
defparam \registers~569 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y2_N56
dffeas \registers~537 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~537_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~537 .is_wysiwyg = "true";
defparam \registers~537 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N54
cyclonev_lcell_comb \registers~2378 (
// Equation(s):
// \registers~2378_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~537_q ))) # (\read_addr1[0]~input_o  & ((((\registers~569_q ))) # (\read_addr1[2]~input_o ))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~601_q ))) # (\read_addr1[0]~input_o  & ((((\registers~633_q ))) # (\read_addr1[2]~input_o ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~601_q ),
	.datad(!\registers~633_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~569_q ),
	.datag(!\registers~537_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2378_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2378 .extended_lut = "on";
defparam \registers~2378 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2378 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y2_N32
dffeas \registers~665 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~665_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~665 .is_wysiwyg = "true";
defparam \registers~665 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N30
cyclonev_lcell_comb \registers~1432 (
// Equation(s):
// \registers~1432_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2378_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2378_combout  & (\registers~665_q )) # (\registers~2378_combout  & ((\registers~697_q )))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2378_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2378_combout  & ((\registers~729_q ))) # (\registers~2378_combout  & (\registers~761_q ))))) ) )

	.dataa(!\registers~761_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~729_q ),
	.datad(!\registers~697_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2378_combout ),
	.datag(!\registers~665_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1432_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1432 .extended_lut = "on";
defparam \registers~1432 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1432 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y3_N22
dffeas \registers~889 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~889_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~889 .is_wysiwyg = "true";
defparam \registers~889 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N26
dffeas \registers~857 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~857_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~857 .is_wysiwyg = "true";
defparam \registers~857 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N20
dffeas \registers~825 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~825_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~825 .is_wysiwyg = "true";
defparam \registers~825 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N38
dffeas \registers~793 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~793_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~793 .is_wysiwyg = "true";
defparam \registers~793 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \registers~2382 (
// Equation(s):
// \registers~2382_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (\registers~793_q  & ((!\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o ) # (\registers~825_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\read_addr1[0]~input_o  & (((\registers~857_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~889_q ))) ) )

	.dataa(!\registers~889_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~857_q ),
	.datad(!\registers~825_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~793_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2382_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2382 .extended_lut = "on";
defparam \registers~2382 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2382 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N6
cyclonev_lcell_comb \registers~1017feeder (
// Equation(s):
// \registers~1017feeder_combout  = \write_data[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[25]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1017feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1017feeder .extended_lut = "off";
defparam \registers~1017feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~1017feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N8
dffeas \registers~1017 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~1017feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1017 .is_wysiwyg = "true";
defparam \registers~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y3_N14
dffeas \registers~985 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~985_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~985 .is_wysiwyg = "true";
defparam \registers~985 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N30
cyclonev_lcell_comb \registers~953feeder (
// Equation(s):
// \registers~953feeder_combout  = ( \write_data[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~953feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~953feeder .extended_lut = "off";
defparam \registers~953feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~953feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N32
dffeas \registers~953 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~953feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~953 .is_wysiwyg = "true";
defparam \registers~953 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y3_N50
dffeas \registers~921 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~921_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~921 .is_wysiwyg = "true";
defparam \registers~921 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N48
cyclonev_lcell_comb \registers~1436 (
// Equation(s):
// \registers~1436_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2382_combout  & (((\registers~921_q  & (\read_addr1[2]~input_o ))))) # (\registers~2382_combout  & ((((!\read_addr1[2]~input_o ) # (\registers~953_q ))))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\registers~2382_combout  & (((\registers~985_q  & (\read_addr1[2]~input_o ))))) # (\registers~2382_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~1017_q ))) ) )

	.dataa(!\registers~2382_combout ),
	.datab(!\registers~1017_q ),
	.datac(!\registers~985_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~953_q ),
	.datag(!\registers~921_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1436_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1436 .extended_lut = "on";
defparam \registers~1436 .lut_mask = 64'h550A551B555F551B;
defparam \registers~1436 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N20
dffeas \registers~441 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~441_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~441 .is_wysiwyg = "true";
defparam \registers~441 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y1_N2
dffeas \registers~473 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~473_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~473 .is_wysiwyg = "true";
defparam \registers~473 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y1_N14
dffeas \registers~505 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~505_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~505 .is_wysiwyg = "true";
defparam \registers~505 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y4_N46
dffeas \registers~313 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~313_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~313 .is_wysiwyg = "true";
defparam \registers~313 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y1_N38
dffeas \registers~345 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~345_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~345 .is_wysiwyg = "true";
defparam \registers~345 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N22
dffeas \registers~377 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~377_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~377 .is_wysiwyg = "true";
defparam \registers~377 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y1_N50
dffeas \registers~281 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~281_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~281 .is_wysiwyg = "true";
defparam \registers~281 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N48
cyclonev_lcell_comb \registers~2374 (
// Equation(s):
// \registers~2374_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~281_q  & (!\read_addr1[2]~input_o ))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~313_q ))) ) ) # ( \read_addr1[1]~input_o  
// & ( ((!\read_addr1[0]~input_o  & (\registers~345_q  & (!\read_addr1[2]~input_o ))) # (\read_addr1[0]~input_o  & (((\registers~377_q ) # (\read_addr1[2]~input_o ))))) ) )

	.dataa(!\registers~313_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~345_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~377_q ),
	.datag(!\registers~281_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2374_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2374 .extended_lut = "on";
defparam \registers~2374 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~2374 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y1_N44
dffeas \registers~409 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~409_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~409 .is_wysiwyg = "true";
defparam \registers~409 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y1_N42
cyclonev_lcell_comb \registers~1428 (
// Equation(s):
// \registers~1428_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2374_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2374_combout  & ((\registers~409_q ))) # (\registers~2374_combout  & (\registers~441_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2374_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2374_combout  & (\registers~473_q )) # (\registers~2374_combout  & ((\registers~505_q )))))) ) )

	.dataa(!\registers~441_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~473_q ),
	.datad(!\registers~505_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2374_combout ),
	.datag(!\registers~409_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1428_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1428 .extended_lut = "on";
defparam \registers~1428 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1428 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N3
cyclonev_lcell_comb \registers~57feeder (
// Equation(s):
// \registers~57feeder_combout  = ( \write_data[25]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[25]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~57feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~57feeder .extended_lut = "off";
defparam \registers~57feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~57feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y2_N5
dffeas \registers~57 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~57 .is_wysiwyg = "true";
defparam \registers~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N19
dffeas \registers~121 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~121 .is_wysiwyg = "true";
defparam \registers~121 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y2_N26
dffeas \registers~89 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~89 .is_wysiwyg = "true";
defparam \registers~89 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N18
cyclonev_lcell_comb \registers~2373 (
// Equation(s):
// \registers~2373_combout  = ( \registers~121_q  & ( \registers~89_q  & ( (!\read_addr1[2]~input_o  & (((\registers~57_q  & \read_addr1[0]~input_o )) # (\read_addr1[1]~input_o ))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) ) # ( 
// !\registers~121_q  & ( \registers~89_q  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[1]~input_o  & (\registers~57_q  & \read_addr1[0]~input_o )) # (\read_addr1[1]~input_o  & ((!\read_addr1[0]~input_o ))))) # (\read_addr1[2]~input_o  & 
// (((\read_addr1[0]~input_o )))) ) ) ) # ( \registers~121_q  & ( !\registers~89_q  & ( (\read_addr1[0]~input_o  & (((\read_addr1[1]~input_o ) # (\read_addr1[2]~input_o )) # (\registers~57_q ))) ) ) ) # ( !\registers~121_q  & ( !\registers~89_q  & ( 
// (\read_addr1[0]~input_o  & (((\registers~57_q  & !\read_addr1[1]~input_o )) # (\read_addr1[2]~input_o ))) ) ) )

	.dataa(!\registers~57_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\registers~121_q ),
	.dataf(!\registers~89_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2373_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2373 .extended_lut = "off";
defparam \registers~2373 .lut_mask = 64'h0073007F0C730C7F;
defparam \registers~2373 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y2_N32
dffeas \registers~217 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~217 .is_wysiwyg = "true";
defparam \registers~217 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N27
cyclonev_lcell_comb \registers~249feeder (
// Equation(s):
// \registers~249feeder_combout  = \write_data[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[25]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~249feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~249feeder .extended_lut = "off";
defparam \registers~249feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~249feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N28
dffeas \registers~249 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~249 .is_wysiwyg = "true";
defparam \registers~249 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y2_N51
cyclonev_lcell_comb \registers~185feeder (
// Equation(s):
// \registers~185feeder_combout  = \write_data[25]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[25]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~185feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~185feeder .extended_lut = "off";
defparam \registers~185feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~185feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y2_N52
dffeas \registers~185 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~185feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~185 .is_wysiwyg = "true";
defparam \registers~185 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y2_N44
dffeas \registers~153 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[25]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~153 .is_wysiwyg = "true";
defparam \registers~153 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N42
cyclonev_lcell_comb \registers~1424 (
// Equation(s):
// \registers~1424_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2373_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2373_combout  & (\registers~153_q )) # (\registers~2373_combout  & (((\registers~185_q )))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2373_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2373_combout  & (\registers~217_q )) # (\registers~2373_combout  & (((\registers~249_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~2373_combout ),
	.datac(!\registers~217_q ),
	.datad(!\registers~249_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~185_q ),
	.datag(!\registers~153_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1424_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1424 .extended_lut = "on";
defparam \registers~1424 .lut_mask = 64'h2626263737372637;
defparam \registers~1424 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y2_N36
cyclonev_lcell_comb \read_data1~24 (
// Equation(s):
// \read_data1~24_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1424_combout )) # (\read_addr1[3]~input_o  & (((\registers~1428_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout 
//  & ((!\read_addr1[3]~input_o  & (\registers~1432_combout )) # (\read_addr1[3]~input_o  & (((\registers~1436_combout )))))) ) )

	.dataa(!\read_addr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1432_combout ),
	.datad(!\registers~1436_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1428_combout ),
	.datag(!\registers~1424_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~24 .extended_lut = "on";
defparam \read_data1~24 .lut_mask = 64'h0808084C4C4C084C;
defparam \read_data1~24 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \write_data[26]~input (
	.i(write_data[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[26]~input_o ));
// synopsys translate_off
defparam \write_data[26]~input .bus_hold = "false";
defparam \write_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y1_N38
dffeas \registers~858 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~858_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~858 .is_wysiwyg = "true";
defparam \registers~858 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N0
cyclonev_lcell_comb \registers~890feeder (
// Equation(s):
// \registers~890feeder_combout  = ( \write_data[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~890feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~890feeder .extended_lut = "off";
defparam \registers~890feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~890feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N1
dffeas \registers~890 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~890feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~890_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~890 .is_wysiwyg = "true";
defparam \registers~890 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y1_N16
dffeas \registers~826 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~826_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~826 .is_wysiwyg = "true";
defparam \registers~826 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y1_N32
dffeas \registers~794 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~794_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~794 .is_wysiwyg = "true";
defparam \registers~794 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N30
cyclonev_lcell_comb \registers~2395 (
// Equation(s):
// \registers~2395_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~794_q )) # (\read_addr1[0]~input_o  & (((\registers~826_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~858_q )) # (\read_addr1[0]~input_o  & (((\registers~890_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~858_q ),
	.datad(!\registers~890_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~826_q ),
	.datag(!\registers~794_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2395_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2395 .extended_lut = "on";
defparam \registers~2395 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2395 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y3_N59
dffeas \registers~1018 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1018 .is_wysiwyg = "true";
defparam \registers~1018 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N2
dffeas \registers~986 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~986_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~986 .is_wysiwyg = "true";
defparam \registers~986 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y3_N57
cyclonev_lcell_comb \registers~954feeder (
// Equation(s):
// \registers~954feeder_combout  = ( \write_data[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~954feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~954feeder .extended_lut = "off";
defparam \registers~954feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~954feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y3_N58
dffeas \registers~954 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~954feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~954 .is_wysiwyg = "true";
defparam \registers~954 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y3_N44
dffeas \registers~922 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~922_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~922 .is_wysiwyg = "true";
defparam \registers~922 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N42
cyclonev_lcell_comb \registers~1452 (
// Equation(s):
// \registers~1452_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2395_combout  & (((\registers~922_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2395_combout  & ((((!\read_addr1[2]~input_o ) # (\registers~954_q ))))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\registers~2395_combout  & (((\registers~986_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2395_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~1018_q ))) ) )

	.dataa(!\registers~2395_combout ),
	.datab(!\registers~1018_q ),
	.datac(!\registers~986_q ),
	.datad(!\registers~954_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~922_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1452 .extended_lut = "on";
defparam \registers~1452 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~1452 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N26
dffeas \registers~762 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~762_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~762 .is_wysiwyg = "true";
defparam \registers~762 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N14
dffeas \registers~730 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~730_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~730 .is_wysiwyg = "true";
defparam \registers~730 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N0
cyclonev_lcell_comb \registers~698feeder (
// Equation(s):
// \registers~698feeder_combout  = ( \write_data[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~698feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~698feeder .extended_lut = "off";
defparam \registers~698feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~698feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N2
dffeas \registers~698 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~698feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~698_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~698 .is_wysiwyg = "true";
defparam \registers~698 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N29
dffeas \registers~634 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~634_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~634 .is_wysiwyg = "true";
defparam \registers~634 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N8
dffeas \registers~602 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~602_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~602 .is_wysiwyg = "true";
defparam \registers~602 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N48
cyclonev_lcell_comb \registers~570feeder (
// Equation(s):
// \registers~570feeder_combout  = ( \write_data[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~570feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~570feeder .extended_lut = "off";
defparam \registers~570feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~570feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N50
dffeas \registers~570 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~570feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~570_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~570 .is_wysiwyg = "true";
defparam \registers~570 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N14
dffeas \registers~538 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~538_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~538 .is_wysiwyg = "true";
defparam \registers~538 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \registers~2391 (
// Equation(s):
// \registers~2391_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (\registers~538_q  & ((!\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o ) # (\registers~570_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\read_addr1[0]~input_o  & (((\registers~602_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~634_q ))) ) )

	.dataa(!\registers~634_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~602_q ),
	.datad(!\registers~570_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~538_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2391_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2391 .extended_lut = "on";
defparam \registers~2391 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2391 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N20
dffeas \registers~666 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~666_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~666 .is_wysiwyg = "true";
defparam \registers~666 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N18
cyclonev_lcell_comb \registers~1448 (
// Equation(s):
// \registers~1448_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2391_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2391_combout  & (\registers~666_q )) # (\registers~2391_combout  & ((\registers~698_q )))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2391_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2391_combout  & ((\registers~730_q ))) # (\registers~2391_combout  & (\registers~762_q ))))) ) )

	.dataa(!\registers~762_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~730_q ),
	.datad(!\registers~698_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2391_combout ),
	.datag(!\registers~666_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1448_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1448 .extended_lut = "on";
defparam \registers~1448 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1448 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y4_N29
dffeas \registers~378 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~378_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~378 .is_wysiwyg = "true";
defparam \registers~378 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N20
dffeas \registers~346 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~346_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~346 .is_wysiwyg = "true";
defparam \registers~346 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \registers~314feeder (
// Equation(s):
// \registers~314feeder_combout  = \write_data[26]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[26]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~314feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~314feeder .extended_lut = "off";
defparam \registers~314feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~314feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N55
dffeas \registers~314 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~314feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~314_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~314 .is_wysiwyg = "true";
defparam \registers~314 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y4_N56
dffeas \registers~282 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~282_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~282 .is_wysiwyg = "true";
defparam \registers~282 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N54
cyclonev_lcell_comb \registers~2387 (
// Equation(s):
// \registers~2387_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (\registers~282_q  & ((!\read_addr1[2]~input_o )))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o ) # (\registers~314_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\read_addr1[0]~input_o  & (((\registers~346_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~378_q ))) ) )

	.dataa(!\registers~378_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~346_q ),
	.datad(!\registers~314_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~282_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2387_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2387 .extended_lut = "on";
defparam \registers~2387 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2387 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N2
dffeas \registers~474 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~474_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~474 .is_wysiwyg = "true";
defparam \registers~474 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N8
dffeas \registers~506 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~506_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~506 .is_wysiwyg = "true";
defparam \registers~506 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y4_N48
cyclonev_lcell_comb \registers~442feeder (
// Equation(s):
// \registers~442feeder_combout  = ( \write_data[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~442feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~442feeder .extended_lut = "off";
defparam \registers~442feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~442feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N50
dffeas \registers~442 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~442feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~442_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~442 .is_wysiwyg = "true";
defparam \registers~442 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y4_N14
dffeas \registers~410 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~410_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~410 .is_wysiwyg = "true";
defparam \registers~410 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N12
cyclonev_lcell_comb \registers~1444 (
// Equation(s):
// \registers~1444_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2387_combout  & (\read_addr1[2]~input_o  & (\registers~410_q ))) # (\registers~2387_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~442_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2387_combout  & (\read_addr1[2]~input_o  & (\registers~474_q ))) # (\registers~2387_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~506_q ))))) ) )

	.dataa(!\registers~2387_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~474_q ),
	.datad(!\registers~506_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~442_q ),
	.datag(!\registers~410_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1444_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1444 .extended_lut = "on";
defparam \registers~1444 .lut_mask = 64'h4646465757574657;
defparam \registers~1444 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N20
dffeas \registers~250 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~250 .is_wysiwyg = "true";
defparam \registers~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y1_N17
dffeas \registers~186 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~186 .is_wysiwyg = "true";
defparam \registers~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N38
dffeas \registers~218 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~218 .is_wysiwyg = "true";
defparam \registers~218 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N50
dffeas \registers~90 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~90 .is_wysiwyg = "true";
defparam \registers~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y3_N14
dffeas \registers~122 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~122 .is_wysiwyg = "true";
defparam \registers~122 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N36
cyclonev_lcell_comb \registers~58feeder (
// Equation(s):
// \registers~58feeder_combout  = ( \write_data[26]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[26]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~58feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~58feeder .extended_lut = "off";
defparam \registers~58feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~58feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N38
dffeas \registers~58 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~58 .is_wysiwyg = "true";
defparam \registers~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N12
cyclonev_lcell_comb \registers~2386 (
// Equation(s):
// \registers~2386_combout  = ( \registers~122_q  & ( \registers~58_q  & ( ((\read_addr1[1]~input_o  & (!\read_addr1[2]~input_o  & \registers~90_q ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~122_q  & ( \registers~58_q  & ( (!\read_addr1[1]~input_o  
// & (((\read_addr1[0]~input_o )))) # (\read_addr1[1]~input_o  & ((!\read_addr1[2]~input_o  & (\registers~90_q  & !\read_addr1[0]~input_o )) # (\read_addr1[2]~input_o  & ((\read_addr1[0]~input_o ))))) ) ) ) # ( \registers~122_q  & ( !\registers~58_q  & ( 
// (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & ((\read_addr1[0]~input_o ) # (\registers~90_q )))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) ) # ( !\registers~122_q  & ( !\registers~58_q  & ( (!\read_addr1[2]~input_o  & 
// (\read_addr1[1]~input_o  & (\registers~90_q  & !\read_addr1[0]~input_o ))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) )

	.dataa(!\read_addr1[1]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~90_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\registers~122_q ),
	.dataf(!\registers~58_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2386_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2386 .extended_lut = "off";
defparam \registers~2386 .lut_mask = 64'h0433047704BB04FF;
defparam \registers~2386 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N8
dffeas \registers~154 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[26]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~154 .is_wysiwyg = "true";
defparam \registers~154 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y3_N6
cyclonev_lcell_comb \registers~1440 (
// Equation(s):
// \registers~1440_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2386_combout  & (((\registers~154_q  & \read_addr1[2]~input_o )))) # (\registers~2386_combout  & (((!\read_addr1[2]~input_o )) # (\registers~186_q )))) ) ) # ( \read_addr1[1]~input_o  
// & ( ((!\registers~2386_combout  & (((\registers~218_q  & \read_addr1[2]~input_o )))) # (\registers~2386_combout  & (((!\read_addr1[2]~input_o )) # (\registers~250_q )))) ) )

	.dataa(!\registers~250_q ),
	.datab(!\registers~186_q ),
	.datac(!\registers~218_q ),
	.datad(!\registers~2386_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~154_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1440_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1440 .extended_lut = "on";
defparam \registers~1440 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1440 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N6
cyclonev_lcell_comb \read_data1~20 (
// Equation(s):
// \read_data1~20_combout  = ( !\read_addr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1440_combout )) # (\read_addr1[3]~input_o  & ((\registers~1444_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( 
// ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & ((\registers~1448_combout ))) # (\read_addr1[3]~input_o  & (\registers~1452_combout ))))) ) )

	.dataa(!\registers~1452_combout ),
	.datab(!\read_addr1[3]~input_o ),
	.datac(!\registers~1448_combout ),
	.datad(!\registers~1444_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\Equal0~0_combout ),
	.datag(!\registers~1440_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~20 .extended_lut = "on";
defparam \read_data1~20 .lut_mask = 64'h0C3F1D1D00000000;
defparam \read_data1~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \write_data[27]~input (
	.i(write_data[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[27]~input_o ));
// synopsys translate_off
defparam \write_data[27]~input .bus_hold = "false";
defparam \write_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X29_Y4_N8
dffeas \registers~443 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~443_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~443 .is_wysiwyg = "true";
defparam \registers~443 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y5_N50
dffeas \registers~475 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~475_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~475 .is_wysiwyg = "true";
defparam \registers~475 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N54
cyclonev_lcell_comb \registers~507feeder (
// Equation(s):
// \registers~507feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~507feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~507feeder .extended_lut = "off";
defparam \registers~507feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~507feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y4_N55
dffeas \registers~507 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~507feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~507_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~507 .is_wysiwyg = "true";
defparam \registers~507 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y4_N18
cyclonev_lcell_comb \registers~379feeder (
// Equation(s):
// \registers~379feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~379feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~379feeder .extended_lut = "off";
defparam \registers~379feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~379feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N19
dffeas \registers~379 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~379feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~379_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~379 .is_wysiwyg = "true";
defparam \registers~379 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N14
dffeas \registers~347 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~347_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~347 .is_wysiwyg = "true";
defparam \registers~347 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N48
cyclonev_lcell_comb \registers~315feeder (
// Equation(s):
// \registers~315feeder_combout  = \write_data[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~315feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~315feeder .extended_lut = "off";
defparam \registers~315feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~315feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N50
dffeas \registers~315 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~315feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~315_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~315 .is_wysiwyg = "true";
defparam \registers~315 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N20
dffeas \registers~283 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~283_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~283 .is_wysiwyg = "true";
defparam \registers~283 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \registers~2400 (
// Equation(s):
// \registers~2400_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~283_q )) # (\read_addr1[0]~input_o  & ((\registers~315_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~347_q )))) # (\read_addr1[0]~input_o  & (\registers~379_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~379_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~347_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~315_q ),
	.datag(!\registers~283_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2400_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2400 .extended_lut = "on";
defparam \registers~2400 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2400 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N56
dffeas \registers~411 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~411_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~411 .is_wysiwyg = "true";
defparam \registers~411 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N54
cyclonev_lcell_comb \registers~1460 (
// Equation(s):
// \registers~1460_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2400_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2400_combout  & ((\registers~411_q ))) # (\registers~2400_combout  & (\registers~443_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2400_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2400_combout  & (\registers~475_q )) # (\registers~2400_combout  & ((\registers~507_q )))))) ) )

	.dataa(!\registers~443_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~475_q ),
	.datad(!\registers~507_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2400_combout ),
	.datag(!\registers~411_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1460 .extended_lut = "on";
defparam \registers~1460 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1460 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y4_N20
dffeas \registers~763 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~763_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~763 .is_wysiwyg = "true";
defparam \registers~763 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y4_N17
dffeas \registers~699 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~699_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~699 .is_wysiwyg = "true";
defparam \registers~699 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N38
dffeas \registers~731 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~731_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~731 .is_wysiwyg = "true";
defparam \registers~731 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N50
dffeas \registers~571 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~571_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~571 .is_wysiwyg = "true";
defparam \registers~571 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N44
dffeas \registers~603 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~603_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~603 .is_wysiwyg = "true";
defparam \registers~603 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N20
dffeas \registers~635 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~635_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~635 .is_wysiwyg = "true";
defparam \registers~635 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N50
dffeas \registers~539 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~539_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~539 .is_wysiwyg = "true";
defparam \registers~539 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \registers~2404 (
// Equation(s):
// \registers~2404_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~539_q  & (!\read_addr1[2]~input_o ))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~571_q ))) ) ) # ( \read_addr1[1]~input_o  
// & ( ((!\read_addr1[0]~input_o  & (\registers~603_q  & (!\read_addr1[2]~input_o ))) # (\read_addr1[0]~input_o  & (((\registers~635_q ) # (\read_addr1[2]~input_o ))))) ) )

	.dataa(!\registers~571_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~603_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~635_q ),
	.datag(!\registers~539_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2404_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2404 .extended_lut = "on";
defparam \registers~2404 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~2404 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y4_N14
dffeas \registers~667 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~667_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~667 .is_wysiwyg = "true";
defparam \registers~667 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N12
cyclonev_lcell_comb \registers~1464 (
// Equation(s):
// \registers~1464_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2404_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2404_combout  & ((\registers~667_q ))) # (\registers~2404_combout  & (\registers~699_q ))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2404_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2404_combout  & ((\registers~731_q ))) # (\registers~2404_combout  & (\registers~763_q ))))) ) )

	.dataa(!\registers~763_q ),
	.datab(!\registers~699_q ),
	.datac(!\registers~731_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2404_combout ),
	.datag(!\registers~667_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1464 .extended_lut = "on";
defparam \registers~1464 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1464 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N42
cyclonev_lcell_comb \registers~1019feeder (
// Equation(s):
// \registers~1019feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1019feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1019feeder .extended_lut = "off";
defparam \registers~1019feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1019feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N44
dffeas \registers~1019 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~1019feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1019 .is_wysiwyg = "true";
defparam \registers~1019 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N8
dffeas \registers~987 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~987_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~987 .is_wysiwyg = "true";
defparam \registers~987 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N24
cyclonev_lcell_comb \registers~955feeder (
// Equation(s):
// \registers~955feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~955feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~955feeder .extended_lut = "off";
defparam \registers~955feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~955feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N26
dffeas \registers~955 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~955feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~955 .is_wysiwyg = "true";
defparam \registers~955 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N44
dffeas \registers~859 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~859_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~859 .is_wysiwyg = "true";
defparam \registers~859 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N48
cyclonev_lcell_comb \registers~827feeder (
// Equation(s):
// \registers~827feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~827feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~827feeder .extended_lut = "off";
defparam \registers~827feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~827feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y2_N50
dffeas \registers~827 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~827feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~827_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~827 .is_wysiwyg = "true";
defparam \registers~827 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N33
cyclonev_lcell_comb \registers~891feeder (
// Equation(s):
// \registers~891feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~891feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~891feeder .extended_lut = "off";
defparam \registers~891feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~891feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N34
dffeas \registers~891 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~891feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~891_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~891 .is_wysiwyg = "true";
defparam \registers~891 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y6_N56
dffeas \registers~795 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~795_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~795 .is_wysiwyg = "true";
defparam \registers~795 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N54
cyclonev_lcell_comb \registers~2408 (
// Equation(s):
// \registers~2408_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~795_q ))) # (\read_addr1[0]~input_o  & ((((\registers~827_q ))) # (\read_addr1[2]~input_o ))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~859_q ))) # (\read_addr1[0]~input_o  & ((((\registers~891_q ))) # (\read_addr1[2]~input_o ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~859_q ),
	.datad(!\registers~827_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~891_q ),
	.datag(!\registers~795_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2408_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2408 .extended_lut = "on";
defparam \registers~2408 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2408 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y6_N14
dffeas \registers~923 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~923_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~923 .is_wysiwyg = "true";
defparam \registers~923 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N12
cyclonev_lcell_comb \registers~1468 (
// Equation(s):
// \registers~1468_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2408_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2408_combout  & (\registers~923_q )) # (\registers~2408_combout  & ((\registers~955_q )))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2408_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2408_combout  & ((\registers~987_q ))) # (\registers~2408_combout  & (\registers~1019_q ))))) ) )

	.dataa(!\registers~1019_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~987_q ),
	.datad(!\registers~955_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2408_combout ),
	.datag(!\registers~923_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1468_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1468 .extended_lut = "on";
defparam \registers~1468 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1468 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y3_N25
dffeas \registers~251 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~251 .is_wysiwyg = "true";
defparam \registers~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y4_N32
dffeas \registers~219 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~219 .is_wysiwyg = "true";
defparam \registers~219 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N24
cyclonev_lcell_comb \registers~187feeder (
// Equation(s):
// \registers~187feeder_combout  = ( \write_data[27]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[27]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~187feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~187feeder .extended_lut = "off";
defparam \registers~187feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~187feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N25
dffeas \registers~187 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~187 .is_wysiwyg = "true";
defparam \registers~187 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N33
cyclonev_lcell_comb \registers~59feeder (
// Equation(s):
// \registers~59feeder_combout  = \write_data[27]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[27]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~59feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~59feeder .extended_lut = "off";
defparam \registers~59feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~59feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N35
dffeas \registers~59 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~59 .is_wysiwyg = "true";
defparam \registers~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N8
dffeas \registers~123 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~123 .is_wysiwyg = "true";
defparam \registers~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y5_N14
dffeas \registers~91 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~91 .is_wysiwyg = "true";
defparam \registers~91 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N6
cyclonev_lcell_comb \registers~2399 (
// Equation(s):
// \registers~2399_combout  = ( \registers~123_q  & ( \registers~91_q  & ( (!\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o  & \registers~59_q )) # (\read_addr1[1]~input_o ))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( 
// !\registers~123_q  & ( \registers~91_q  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o ))) # (\read_addr1[0]~input_o  & (((!\read_addr1[1]~input_o  & \registers~59_q )) # (\read_addr1[2]~input_o ))) ) ) ) # ( 
// \registers~123_q  & ( !\registers~91_q  & ( (\read_addr1[0]~input_o  & (((\registers~59_q ) # (\read_addr1[1]~input_o )) # (\read_addr1[2]~input_o ))) ) ) ) # ( !\registers~123_q  & ( !\registers~91_q  & ( (\read_addr1[0]~input_o  & 
// (((!\read_addr1[1]~input_o  & \registers~59_q )) # (\read_addr1[2]~input_o ))) ) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\registers~59_q ),
	.datae(!\registers~123_q ),
	.dataf(!\registers~91_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2399_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2399 .extended_lut = "off";
defparam \registers~2399 .lut_mask = 64'h1151155519591D5D;
defparam \registers~2399 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X30_Y5_N20
dffeas \registers~155 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[27]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~155 .is_wysiwyg = "true";
defparam \registers~155 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N18
cyclonev_lcell_comb \registers~1456 (
// Equation(s):
// \registers~1456_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2399_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2399_combout  & (\registers~155_q )) # (\registers~2399_combout  & ((\registers~187_q 
// )))))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2399_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2399_combout  & ((\registers~219_q ))) # (\registers~2399_combout  & (\registers~251_q ))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~251_q ),
	.datac(!\registers~219_q ),
	.datad(!\registers~187_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2399_combout ),
	.datag(!\registers~155_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1456 .extended_lut = "on";
defparam \registers~1456 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1456 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y6_N18
cyclonev_lcell_comb \read_data1~16 (
// Equation(s):
// \read_data1~16_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (((\registers~1456_combout )))) # (\read_addr1[3]~input_o  & (\registers~1460_combout )))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout 
//  & (((!\read_addr1[3]~input_o  & (\registers~1464_combout )) # (\read_addr1[3]~input_o  & ((\registers~1468_combout )))))) ) )

	.dataa(!\Equal0~0_combout ),
	.datab(!\registers~1460_combout ),
	.datac(!\registers~1464_combout ),
	.datad(!\read_addr1[3]~input_o ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1468_combout ),
	.datag(!\registers~1456_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~16 .extended_lut = "on";
defparam \read_data1~16 .lut_mask = 64'h0A220A000A220AAA;
defparam \read_data1~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \write_data[28]~input (
	.i(write_data[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[28]~input_o ));
// synopsys translate_off
defparam \write_data[28]~input .bus_hold = "false";
defparam \write_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N24
cyclonev_lcell_comb \registers~700feeder (
// Equation(s):
// \registers~700feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~700feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~700feeder .extended_lut = "off";
defparam \registers~700feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~700feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y6_N26
dffeas \registers~700 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~700feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~700_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~700 .is_wysiwyg = "true";
defparam \registers~700 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N44
dffeas \registers~732 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~732_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~732 .is_wysiwyg = "true";
defparam \registers~732 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N14
dffeas \registers~604 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~604_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~604 .is_wysiwyg = "true";
defparam \registers~604 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N39
cyclonev_lcell_comb \registers~572feeder (
// Equation(s):
// \registers~572feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~572feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~572feeder .extended_lut = "off";
defparam \registers~572feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~572feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N41
dffeas \registers~572 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~572feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~572_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~572 .is_wysiwyg = "true";
defparam \registers~572 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N54
cyclonev_lcell_comb \registers~636feeder (
// Equation(s):
// \registers~636feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~636feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~636feeder .extended_lut = "off";
defparam \registers~636feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~636feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N56
dffeas \registers~636 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~636feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~636_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~636 .is_wysiwyg = "true";
defparam \registers~636 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N32
dffeas \registers~540 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~540_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~540 .is_wysiwyg = "true";
defparam \registers~540 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N30
cyclonev_lcell_comb \registers~2417 (
// Equation(s):
// \registers~2417_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~540_q ))) # (\read_addr1[0]~input_o  & ((((\registers~572_q ))) # (\read_addr1[2]~input_o ))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~604_q ))) # (\read_addr1[0]~input_o  & ((((\registers~636_q ))) # (\read_addr1[2]~input_o ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~604_q ),
	.datad(!\registers~572_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~636_q ),
	.datag(!\registers~540_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2417_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2417 .extended_lut = "on";
defparam \registers~2417 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2417 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N12
cyclonev_lcell_comb \registers~764feeder (
// Equation(s):
// \registers~764feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~764feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~764feeder .extended_lut = "off";
defparam \registers~764feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~764feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N14
dffeas \registers~764 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~764feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~764_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~764 .is_wysiwyg = "true";
defparam \registers~764 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N2
dffeas \registers~668 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~668_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~668 .is_wysiwyg = "true";
defparam \registers~668 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N0
cyclonev_lcell_comb \registers~1480 (
// Equation(s):
// \registers~1480_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2417_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2417_combout  & (((\registers~668_q )))) # (\registers~2417_combout  & (\registers~700_q 
// )))) ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2417_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2417_combout  & (\registers~732_q )) # (\registers~2417_combout  & ((\registers~764_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~700_q ),
	.datac(!\registers~732_q ),
	.datad(!\registers~2417_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~764_q ),
	.datag(!\registers~668_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1480_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1480 .extended_lut = "on";
defparam \registers~1480 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1480 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N12
cyclonev_lcell_comb \registers~956feeder (
// Equation(s):
// \registers~956feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~956feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~956feeder .extended_lut = "off";
defparam \registers~956feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~956feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N14
dffeas \registers~956 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~956feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~956 .is_wysiwyg = "true";
defparam \registers~956 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N44
dffeas \registers~988 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~988_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~988 .is_wysiwyg = "true";
defparam \registers~988 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N50
dffeas \registers~860 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~860_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~860 .is_wysiwyg = "true";
defparam \registers~860 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N18
cyclonev_lcell_comb \registers~892feeder (
// Equation(s):
// \registers~892feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~892feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~892feeder .extended_lut = "off";
defparam \registers~892feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~892feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N20
dffeas \registers~892 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~892feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~892_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~892 .is_wysiwyg = "true";
defparam \registers~892 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \registers~828feeder (
// Equation(s):
// \registers~828feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~828feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~828feeder .extended_lut = "off";
defparam \registers~828feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~828feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N56
dffeas \registers~828 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~828feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~828_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~828 .is_wysiwyg = "true";
defparam \registers~828 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N20
dffeas \registers~796 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~796_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~796 .is_wysiwyg = "true";
defparam \registers~796 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N18
cyclonev_lcell_comb \registers~2421 (
// Equation(s):
// \registers~2421_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~796_q )) # (\read_addr1[0]~input_o  & (((\registers~828_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~860_q )) # (\read_addr1[0]~input_o  & (((\registers~892_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~860_q ),
	.datad(!\registers~892_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~828_q ),
	.datag(!\registers~796_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2421_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2421 .extended_lut = "on";
defparam \registers~2421 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2421 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N56
dffeas \registers~1020 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1020 .is_wysiwyg = "true";
defparam \registers~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N2
dffeas \registers~924 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~924_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~924 .is_wysiwyg = "true";
defparam \registers~924 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N0
cyclonev_lcell_comb \registers~1484 (
// Equation(s):
// \registers~1484_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2421_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2421_combout  & (((\registers~924_q )))) # (\registers~2421_combout  & (\registers~956_q 
// )))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2421_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2421_combout  & (\registers~988_q )) # (\registers~2421_combout  & ((\registers~1020_q )))))) ) )

	.dataa(!\registers~956_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~988_q ),
	.datad(!\registers~2421_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~1020_q ),
	.datag(!\registers~924_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1484_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1484 .extended_lut = "on";
defparam \registers~1484 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1484 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N21
cyclonev_lcell_comb \registers~380feeder (
// Equation(s):
// \registers~380feeder_combout  = \write_data[28]~input_o 

	.dataa(!\write_data[28]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~380feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~380feeder .extended_lut = "off";
defparam \registers~380feeder .lut_mask = 64'h5555555555555555;
defparam \registers~380feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N22
dffeas \registers~380 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~380feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~380_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~380 .is_wysiwyg = "true";
defparam \registers~380 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N38
dffeas \registers~348 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~348_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~348 .is_wysiwyg = "true";
defparam \registers~348 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N27
cyclonev_lcell_comb \registers~316feeder (
// Equation(s):
// \registers~316feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~316feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~316feeder .extended_lut = "off";
defparam \registers~316feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~316feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N28
dffeas \registers~316 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~316feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~316_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~316 .is_wysiwyg = "true";
defparam \registers~316 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N44
dffeas \registers~284 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~284_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~284 .is_wysiwyg = "true";
defparam \registers~284 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N42
cyclonev_lcell_comb \registers~2413 (
// Equation(s):
// \registers~2413_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & (\registers~284_q )) # (\read_addr1[0]~input_o  & ((\registers~316_q )))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~348_q )))) # (\read_addr1[0]~input_o  & (\registers~380_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~380_q ),
	.datac(!\registers~348_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~316_q ),
	.datag(!\registers~284_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2413_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2413 .extended_lut = "on";
defparam \registers~2413 .lut_mask = 64'h0A550A770AFF0A77;
defparam \registers~2413 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N32
dffeas \registers~476 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~476_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~476 .is_wysiwyg = "true";
defparam \registers~476 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N12
cyclonev_lcell_comb \registers~508feeder (
// Equation(s):
// \registers~508feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~508feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~508feeder .extended_lut = "off";
defparam \registers~508feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~508feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y6_N14
dffeas \registers~508 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~508feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~508_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~508 .is_wysiwyg = "true";
defparam \registers~508 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N48
cyclonev_lcell_comb \registers~444feeder (
// Equation(s):
// \registers~444feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~444feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~444feeder .extended_lut = "off";
defparam \registers~444feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~444feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y6_N50
dffeas \registers~444 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~444feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~444_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~444 .is_wysiwyg = "true";
defparam \registers~444 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y6_N44
dffeas \registers~412 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~412_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~412 .is_wysiwyg = "true";
defparam \registers~412 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N42
cyclonev_lcell_comb \registers~1476 (
// Equation(s):
// \registers~1476_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2413_combout  & (\read_addr1[2]~input_o  & (\registers~412_q ))) # (\registers~2413_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~444_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2413_combout  & (\read_addr1[2]~input_o  & (\registers~476_q ))) # (\registers~2413_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~508_q ))))) ) )

	.dataa(!\registers~2413_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~476_q ),
	.datad(!\registers~508_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~444_q ),
	.datag(!\registers~412_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1476_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1476 .extended_lut = "on";
defparam \registers~1476 .lut_mask = 64'h4646465757574657;
defparam \registers~1476 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N37
dffeas \registers~92 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~92 .is_wysiwyg = "true";
defparam \registers~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y3_N19
dffeas \registers~124 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~124 .is_wysiwyg = "true";
defparam \registers~124 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N2
dffeas \registers~60 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~60 .is_wysiwyg = "true";
defparam \registers~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N18
cyclonev_lcell_comb \registers~2412 (
// Equation(s):
// \registers~2412_combout  = ( \registers~124_q  & ( \registers~60_q  & ( ((\registers~92_q  & (\read_addr1[1]~input_o  & !\read_addr1[2]~input_o ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~124_q  & ( \registers~60_q  & ( (!\read_addr1[1]~input_o  
// & (((\read_addr1[0]~input_o )))) # (\read_addr1[1]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~92_q  & !\read_addr1[2]~input_o )) # (\read_addr1[0]~input_o  & ((\read_addr1[2]~input_o ))))) ) ) ) # ( \registers~124_q  & ( !\registers~60_q  & ( 
// (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & ((\read_addr1[0]~input_o ) # (\registers~92_q )))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o )))) ) ) ) # ( !\registers~124_q  & ( !\registers~60_q  & ( (!\read_addr1[0]~input_o  & 
// (\registers~92_q  & (\read_addr1[1]~input_o  & !\read_addr1[2]~input_o ))) # (\read_addr1[0]~input_o  & (((\read_addr1[2]~input_o )))) ) ) )

	.dataa(!\registers~92_q ),
	.datab(!\read_addr1[1]~input_o ),
	.datac(!\read_addr1[0]~input_o ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\registers~124_q ),
	.dataf(!\registers~60_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2412_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2412 .extended_lut = "off";
defparam \registers~2412 .lut_mask = 64'h100F130F1C0F1F0F;
defparam \registers~2412 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N26
dffeas \registers~220 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~220 .is_wysiwyg = "true";
defparam \registers~220 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \registers~252feeder (
// Equation(s):
// \registers~252feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~252feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~252feeder .extended_lut = "off";
defparam \registers~252feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~252feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N38
dffeas \registers~252 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~252feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~252 .is_wysiwyg = "true";
defparam \registers~252 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \registers~188feeder (
// Equation(s):
// \registers~188feeder_combout  = ( \write_data[28]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[28]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~188feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~188feeder .extended_lut = "off";
defparam \registers~188feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~188feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N2
dffeas \registers~188 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~188 .is_wysiwyg = "true";
defparam \registers~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N38
dffeas \registers~156 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[28]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~156 .is_wysiwyg = "true";
defparam \registers~156 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N36
cyclonev_lcell_comb \registers~1472 (
// Equation(s):
// \registers~1472_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2412_combout  & (\read_addr1[2]~input_o  & (\registers~156_q ))) # (\registers~2412_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~188_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2412_combout  & (\read_addr1[2]~input_o  & (\registers~220_q ))) # (\registers~2412_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~252_q ))))) ) )

	.dataa(!\registers~2412_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~220_q ),
	.datad(!\registers~252_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~188_q ),
	.datag(!\registers~156_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1472_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1472 .extended_lut = "on";
defparam \registers~1472 .lut_mask = 64'h4646465757574657;
defparam \registers~1472 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \read_data1~12 (
// Equation(s):
// \read_data1~12_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1472_combout )) # (\read_addr1[3]~input_o  & (((\registers~1476_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout 
//  & ((!\read_addr1[3]~input_o  & (\registers~1480_combout )) # (\read_addr1[3]~input_o  & (((\registers~1484_combout )))))) ) )

	.dataa(!\read_addr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1480_combout ),
	.datad(!\registers~1484_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1476_combout ),
	.datag(!\registers~1472_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~12 .extended_lut = "on";
defparam \read_data1~12 .lut_mask = 64'h0808084C4C4C084C;
defparam \read_data1~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \write_data[29]~input (
	.i(write_data[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[29]~input_o ));
// synopsys translate_off
defparam \write_data[29]~input .bus_hold = "false";
defparam \write_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X45_Y3_N19
dffeas \registers~701 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~701_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~701 .is_wysiwyg = "true";
defparam \registers~701 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N20
dffeas \registers~765 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~765_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~765 .is_wysiwyg = "true";
defparam \registers~765 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N50
dffeas \registers~733 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~733_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~733 .is_wysiwyg = "true";
defparam \registers~733 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y5_N20
dffeas \registers~605 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~605_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~605 .is_wysiwyg = "true";
defparam \registers~605 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N21
cyclonev_lcell_comb \registers~573feeder (
// Equation(s):
// \registers~573feeder_combout  = ( \write_data[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~573feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~573feeder .extended_lut = "off";
defparam \registers~573feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~573feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N23
dffeas \registers~573 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~573feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~573_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~573 .is_wysiwyg = "true";
defparam \registers~573 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N27
cyclonev_lcell_comb \registers~637feeder (
// Equation(s):
// \registers~637feeder_combout  = ( \write_data[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~637feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~637feeder .extended_lut = "off";
defparam \registers~637feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~637feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y5_N29
dffeas \registers~637 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~637feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~637_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~637 .is_wysiwyg = "true";
defparam \registers~637 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y6_N26
dffeas \registers~541 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~541_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~541 .is_wysiwyg = "true";
defparam \registers~541 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N24
cyclonev_lcell_comb \registers~2430 (
// Equation(s):
// \registers~2430_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~541_q )) # (\read_addr1[0]~input_o  & (((\registers~573_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~605_q )) # (\read_addr1[0]~input_o  & (((\registers~637_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~605_q ),
	.datad(!\registers~573_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~637_q ),
	.datag(!\registers~541_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2430_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2430 .extended_lut = "on";
defparam \registers~2430 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2430 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y6_N38
dffeas \registers~669 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~669_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~669 .is_wysiwyg = "true";
defparam \registers~669 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N36
cyclonev_lcell_comb \registers~1496 (
// Equation(s):
// \registers~1496_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2430_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2430_combout  & ((\registers~669_q ))) # (\registers~2430_combout  & (\registers~701_q ))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2430_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2430_combout  & ((\registers~733_q ))) # (\registers~2430_combout  & (\registers~765_q ))))) ) )

	.dataa(!\registers~701_q ),
	.datab(!\registers~765_q ),
	.datac(!\registers~733_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2430_combout ),
	.datag(!\registers~669_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1496_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1496 .extended_lut = "on";
defparam \registers~1496 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1496 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N13
dffeas \registers~509 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~509_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~509 .is_wysiwyg = "true";
defparam \registers~509 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N14
dffeas \registers~477 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~477_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~477 .is_wysiwyg = "true";
defparam \registers~477 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N26
dffeas \registers~317 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~317_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~317 .is_wysiwyg = "true";
defparam \registers~317 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N14
dffeas \registers~349 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~349_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~349 .is_wysiwyg = "true";
defparam \registers~349 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N27
cyclonev_lcell_comb \registers~381feeder (
// Equation(s):
// \registers~381feeder_combout  = \write_data[29]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[29]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~381feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~381feeder .extended_lut = "off";
defparam \registers~381feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~381feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N28
dffeas \registers~381 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~381feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~381_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~381 .is_wysiwyg = "true";
defparam \registers~381 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N50
dffeas \registers~285 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~285_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~285 .is_wysiwyg = "true";
defparam \registers~285 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N48
cyclonev_lcell_comb \registers~2426 (
// Equation(s):
// \registers~2426_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~285_q )))) # (\read_addr1[0]~input_o  & (\registers~317_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~349_q )) # (\read_addr1[0]~input_o  & ((\registers~381_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~317_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~349_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~381_q ),
	.datag(!\registers~285_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2426_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2426 .extended_lut = "on";
defparam \registers~2426 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~2426 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N32
dffeas \registers~445 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~445_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~445 .is_wysiwyg = "true";
defparam \registers~445 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N44
dffeas \registers~413 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~413_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~413 .is_wysiwyg = "true";
defparam \registers~413 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \registers~1492 (
// Equation(s):
// \registers~1492_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2426_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2426_combout  & (\registers~413_q )) # (\registers~2426_combout  & ((\registers~445_q )))))) 
// ) ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2426_combout ))))) # (\read_addr1[2]~input_o  & ((!\registers~2426_combout  & (((\registers~477_q )))) # (\registers~2426_combout  & (\registers~509_q )))) ) )

	.dataa(!\registers~509_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~477_q ),
	.datad(!\registers~2426_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~445_q ),
	.datag(!\registers~413_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1492_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1492 .extended_lut = "on";
defparam \registers~1492 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1492 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y4_N6
cyclonev_lcell_comb \registers~893feeder (
// Equation(s):
// \registers~893feeder_combout  = ( \write_data[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~893feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~893feeder .extended_lut = "off";
defparam \registers~893feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~893feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N8
dffeas \registers~893 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~893feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~893_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~893 .is_wysiwyg = "true";
defparam \registers~893 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N38
dffeas \registers~861 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~861_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~861 .is_wysiwyg = "true";
defparam \registers~861 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N27
cyclonev_lcell_comb \registers~829feeder (
// Equation(s):
// \registers~829feeder_combout  = \write_data[29]~input_o 

	.dataa(!\write_data[29]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~829feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~829feeder .extended_lut = "off";
defparam \registers~829feeder .lut_mask = 64'h5555555555555555;
defparam \registers~829feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N29
dffeas \registers~829 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~829feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~829_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~829 .is_wysiwyg = "true";
defparam \registers~829 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N50
dffeas \registers~797 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~797_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~797 .is_wysiwyg = "true";
defparam \registers~797 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N48
cyclonev_lcell_comb \registers~2434 (
// Equation(s):
// \registers~2434_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (((!\read_addr1[0]~input_o  & (\registers~797_q )) # (\read_addr1[0]~input_o  & ((\registers~829_q )))))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~861_q )))) # (\read_addr1[0]~input_o  & (\registers~893_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~893_q ),
	.datac(!\registers~861_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~829_q ),
	.datag(!\registers~797_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2434_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2434 .extended_lut = "on";
defparam \registers~2434 .lut_mask = 64'h0A550A770AFF0A77;
defparam \registers~2434 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N20
dffeas \registers~989 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~989_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~989 .is_wysiwyg = "true";
defparam \registers~989 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N48
cyclonev_lcell_comb \registers~957feeder (
// Equation(s):
// \registers~957feeder_combout  = ( \write_data[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~957feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~957feeder .extended_lut = "off";
defparam \registers~957feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~957feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N50
dffeas \registers~957 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~957feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~957 .is_wysiwyg = "true";
defparam \registers~957 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \registers~1021feeder (
// Equation(s):
// \registers~1021feeder_combout  = ( \write_data[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1021feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1021feeder .extended_lut = "off";
defparam \registers~1021feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1021feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N26
dffeas \registers~1021 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~1021feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1021 .is_wysiwyg = "true";
defparam \registers~1021 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N38
dffeas \registers~925 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~925_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~925 .is_wysiwyg = "true";
defparam \registers~925 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \registers~1500 (
// Equation(s):
// \registers~1500_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2434_combout  & (\read_addr1[2]~input_o  & (\registers~925_q ))) # (\registers~2434_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~957_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2434_combout  & (\read_addr1[2]~input_o  & (\registers~989_q ))) # (\registers~2434_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~1021_q ))))) ) )

	.dataa(!\registers~2434_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~989_q ),
	.datad(!\registers~957_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~1021_q ),
	.datag(!\registers~925_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1500_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1500 .extended_lut = "on";
defparam \registers~1500 .lut_mask = 64'h4657464646575757;
defparam \registers~1500 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N51
cyclonev_lcell_comb \registers~253feeder (
// Equation(s):
// \registers~253feeder_combout  = ( \write_data[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~253feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~253feeder .extended_lut = "off";
defparam \registers~253feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~253feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N53
dffeas \registers~253 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~253 .is_wysiwyg = "true";
defparam \registers~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N1
dffeas \registers~93 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~93 .is_wysiwyg = "true";
defparam \registers~93 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N26
dffeas \registers~61 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~61 .is_wysiwyg = "true";
defparam \registers~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N26
dffeas \registers~125 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~125 .is_wysiwyg = "true";
defparam \registers~125 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N24
cyclonev_lcell_comb \registers~2425 (
// Equation(s):
// \registers~2425_combout  = ( \registers~125_q  & ( \read_addr1[2]~input_o  & ( \read_addr1[0]~input_o  ) ) ) # ( !\registers~125_q  & ( \read_addr1[2]~input_o  & ( \read_addr1[0]~input_o  ) ) ) # ( \registers~125_q  & ( !\read_addr1[2]~input_o  & ( 
// (!\read_addr1[1]~input_o  & (\read_addr1[0]~input_o  & ((\registers~61_q )))) # (\read_addr1[1]~input_o  & (((\registers~93_q )) # (\read_addr1[0]~input_o ))) ) ) ) # ( !\registers~125_q  & ( !\read_addr1[2]~input_o  & ( (!\read_addr1[1]~input_o  & 
// (\read_addr1[0]~input_o  & ((\registers~61_q )))) # (\read_addr1[1]~input_o  & (!\read_addr1[0]~input_o  & (\registers~93_q ))) ) ) )

	.dataa(!\read_addr1[1]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~93_q ),
	.datad(!\registers~61_q ),
	.datae(!\registers~125_q ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2425_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2425 .extended_lut = "off";
defparam \registers~2425 .lut_mask = 64'h0426153733333333;
defparam \registers~2425 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N32
dffeas \registers~221 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~221 .is_wysiwyg = "true";
defparam \registers~221 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N45
cyclonev_lcell_comb \registers~189feeder (
// Equation(s):
// \registers~189feeder_combout  = ( \write_data[29]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[29]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~189feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~189feeder .extended_lut = "off";
defparam \registers~189feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~189feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N47
dffeas \registers~189 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~189 .is_wysiwyg = "true";
defparam \registers~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y3_N2
dffeas \registers~157 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[29]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~157 .is_wysiwyg = "true";
defparam \registers~157 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N0
cyclonev_lcell_comb \registers~1488 (
// Equation(s):
// \registers~1488_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2425_combout  & (\registers~157_q  & ((\read_addr1[2]~input_o )))) # (\registers~2425_combout  & (((!\read_addr1[2]~input_o ) # (\registers~189_q ))))) ) ) # ( \read_addr1[1]~input_o  
// & ( (!\registers~2425_combout  & (((\registers~221_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2425_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~253_q ))) ) )

	.dataa(!\registers~253_q ),
	.datab(!\registers~2425_combout ),
	.datac(!\registers~221_q ),
	.datad(!\registers~189_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~157_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1488_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1488 .extended_lut = "on";
defparam \registers~1488 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1488 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \read_data1~8 (
// Equation(s):
// \read_data1~8_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1488_combout )) # (\read_addr1[3]~input_o  & (((\registers~1492_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout  
// & ((!\read_addr1[3]~input_o  & (\registers~1496_combout )) # (\read_addr1[3]~input_o  & (((\registers~1500_combout )))))) ) )

	.dataa(!\read_addr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1496_combout ),
	.datad(!\registers~1492_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1500_combout ),
	.datag(!\registers~1488_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~8 .extended_lut = "on";
defparam \read_data1~8 .lut_mask = 64'h084C0808084C4C4C;
defparam \read_data1~8 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \write_data[30]~input (
	.i(write_data[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[30]~input_o ));
// synopsys translate_off
defparam \write_data[30]~input .bus_hold = "false";
defparam \write_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N54
cyclonev_lcell_comb \registers~1022feeder (
// Equation(s):
// \registers~1022feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1022feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1022feeder .extended_lut = "off";
defparam \registers~1022feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~1022feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y4_N56
dffeas \registers~1022 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~1022feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1022 .is_wysiwyg = "true";
defparam \registers~1022 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N17
dffeas \registers~894 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~894_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~894 .is_wysiwyg = "true";
defparam \registers~894 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N26
dffeas \registers~862 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~862_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~862 .is_wysiwyg = "true";
defparam \registers~862 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N19
dffeas \registers~830 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~830_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~830 .is_wysiwyg = "true";
defparam \registers~830 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N56
dffeas \registers~798 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~798_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~798 .is_wysiwyg = "true";
defparam \registers~798 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N54
cyclonev_lcell_comb \registers~2447 (
// Equation(s):
// \registers~2447_combout  = ( !\read_addr1[1]~input_o  & ( ((!\read_addr1[0]~input_o  & (\registers~798_q  & (!\read_addr1[2]~input_o ))) # (\read_addr1[0]~input_o  & (((\registers~830_q ) # (\read_addr1[2]~input_o ))))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (((\registers~862_q  & (!\read_addr1[2]~input_o ))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~894_q ))) ) )

	.dataa(!\registers~894_q ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~862_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~830_q ),
	.datag(!\registers~798_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2447_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2447 .extended_lut = "on";
defparam \registers~2447 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2447 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N2
dffeas \registers~990 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~990_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~990 .is_wysiwyg = "true";
defparam \registers~990 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N44
dffeas \registers~958 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~958 .is_wysiwyg = "true";
defparam \registers~958 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y4_N2
dffeas \registers~926 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~926_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~926 .is_wysiwyg = "true";
defparam \registers~926 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N0
cyclonev_lcell_comb \registers~1516 (
// Equation(s):
// \registers~1516_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2447_combout  & (\registers~926_q  & ((\read_addr1[2]~input_o )))) # (\registers~2447_combout  & (((!\read_addr1[2]~input_o ) # (\registers~958_q ))))) ) ) # ( \read_addr1[1]~input_o  
// & ( (!\registers~2447_combout  & (((\registers~990_q  & ((\read_addr1[2]~input_o )))))) # (\registers~2447_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~1022_q ))) ) )

	.dataa(!\registers~1022_q ),
	.datab(!\registers~2447_combout ),
	.datac(!\registers~990_q ),
	.datad(!\registers~958_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~926_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1516 .extended_lut = "on";
defparam \registers~1516 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1516 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N57
cyclonev_lcell_comb \registers~766feeder (
// Equation(s):
// \registers~766feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~766feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~766feeder .extended_lut = "off";
defparam \registers~766feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~766feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y5_N59
dffeas \registers~766 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~766feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~766_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~766 .is_wysiwyg = "true";
defparam \registers~766 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N26
dffeas \registers~574 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~574_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~574 .is_wysiwyg = "true";
defparam \registers~574 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N38
dffeas \registers~606 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~606_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~606 .is_wysiwyg = "true";
defparam \registers~606 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N51
cyclonev_lcell_comb \registers~638feeder (
// Equation(s):
// \registers~638feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~638feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~638feeder .extended_lut = "off";
defparam \registers~638feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~638feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X46_Y3_N52
dffeas \registers~638 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~638feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~638_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~638 .is_wysiwyg = "true";
defparam \registers~638 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N14
dffeas \registers~542 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~542_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~542 .is_wysiwyg = "true";
defparam \registers~542 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N12
cyclonev_lcell_comb \registers~2443 (
// Equation(s):
// \registers~2443_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~542_q )))) # (\read_addr1[0]~input_o  & (\registers~574_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~606_q )) # (\read_addr1[0]~input_o  & ((\registers~638_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~574_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~606_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~638_q ),
	.datag(!\registers~542_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2443_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2443 .extended_lut = "on";
defparam \registers~2443 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~2443 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N2
dffeas \registers~734 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~734_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~734 .is_wysiwyg = "true";
defparam \registers~734 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N48
cyclonev_lcell_comb \registers~702feeder (
// Equation(s):
// \registers~702feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~702feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~702feeder .extended_lut = "off";
defparam \registers~702feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~702feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y5_N50
dffeas \registers~702 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~702feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~702_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~702 .is_wysiwyg = "true";
defparam \registers~702 .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y5_N44
dffeas \registers~670 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~670_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~670 .is_wysiwyg = "true";
defparam \registers~670 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N42
cyclonev_lcell_comb \registers~1512 (
// Equation(s):
// \registers~1512_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2443_combout  & (\registers~670_q  & (\read_addr1[2]~input_o ))) # (\registers~2443_combout  & (((!\read_addr1[2]~input_o ) # (\registers~702_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2443_combout  & (((\registers~734_q  & (\read_addr1[2]~input_o ))))) # (\registers~2443_combout  & ((((!\read_addr1[2]~input_o ))) # (\registers~766_q ))) ) )

	.dataa(!\registers~766_q ),
	.datab(!\registers~2443_combout ),
	.datac(!\registers~734_q ),
	.datad(!\read_addr1[2]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~702_q ),
	.datag(!\registers~670_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1512 .extended_lut = "on";
defparam \registers~1512 .lut_mask = 64'h330C331D333F331D;
defparam \registers~1512 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N50
dffeas \registers~510 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~510_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~510 .is_wysiwyg = "true";
defparam \registers~510 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N54
cyclonev_lcell_comb \registers~446feeder (
// Equation(s):
// \registers~446feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~446feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~446feeder .extended_lut = "off";
defparam \registers~446feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~446feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N56
dffeas \registers~446 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~446feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~446_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~446 .is_wysiwyg = "true";
defparam \registers~446 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N14
dffeas \registers~478 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~478_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~478 .is_wysiwyg = "true";
defparam \registers~478 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N14
dffeas \registers~382 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~382_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~382 .is_wysiwyg = "true";
defparam \registers~382 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N14
dffeas \registers~350 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~350_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~350 .is_wysiwyg = "true";
defparam \registers~350 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N27
cyclonev_lcell_comb \registers~318feeder (
// Equation(s):
// \registers~318feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~318feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~318feeder .extended_lut = "off";
defparam \registers~318feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~318feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N28
dffeas \registers~318 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~318feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~318_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~318 .is_wysiwyg = "true";
defparam \registers~318 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N50
dffeas \registers~286 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~286_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~286 .is_wysiwyg = "true";
defparam \registers~286 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N48
cyclonev_lcell_comb \registers~2439 (
// Equation(s):
// \registers~2439_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~286_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ) # (\registers~318_q ))))) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (((\registers~350_q  & ((!\read_addr1[2]~input_o )))))) # (\read_addr1[0]~input_o  & ((((\read_addr1[2]~input_o ))) # (\registers~382_q ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\registers~382_q ),
	.datac(!\registers~350_q ),
	.datad(!\registers~318_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~286_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2439_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2439 .extended_lut = "on";
defparam \registers~2439 .lut_mask = 64'h0A5F1B1B55555555;
defparam \registers~2439 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N20
dffeas \registers~414 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~414_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~414 .is_wysiwyg = "true";
defparam \registers~414 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N18
cyclonev_lcell_comb \registers~1508 (
// Equation(s):
// \registers~1508_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2439_combout  & (((\registers~414_q  & \read_addr1[2]~input_o )))) # (\registers~2439_combout  & (((!\read_addr1[2]~input_o )) # (\registers~446_q )))) ) ) # ( \read_addr1[1]~input_o  
// & ( ((!\registers~2439_combout  & (((\registers~478_q  & \read_addr1[2]~input_o )))) # (\registers~2439_combout  & (((!\read_addr1[2]~input_o )) # (\registers~510_q )))) ) )

	.dataa(!\registers~510_q ),
	.datab(!\registers~446_q ),
	.datac(!\registers~478_q ),
	.datad(!\registers~2439_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~414_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1508 .extended_lut = "on";
defparam \registers~1508 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1508 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N14
dffeas \registers~94 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~94 .is_wysiwyg = "true";
defparam \registers~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N38
dffeas \registers~126 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~126 .is_wysiwyg = "true";
defparam \registers~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N31
dffeas \registers~62 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~62 .is_wysiwyg = "true";
defparam \registers~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N36
cyclonev_lcell_comb \registers~2438 (
// Equation(s):
// \registers~2438_combout  = ( \registers~126_q  & ( \registers~62_q  & ( ((!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & \registers~94_q ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~126_q  & ( \registers~62_q  & ( (!\read_addr1[2]~input_o  
// & ((!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o  & \registers~94_q )) # (\read_addr1[0]~input_o  & (!\read_addr1[1]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( \registers~126_q  & ( !\registers~62_q  & ( 
// (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & ((\registers~94_q ) # (\read_addr1[0]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( !\registers~126_q  & ( !\registers~62_q  & ( (!\read_addr1[2]~input_o  & 
// (!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o  & \registers~94_q ))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\registers~94_q ),
	.datae(!\registers~126_q ),
	.dataf(!\registers~62_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2438_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2438 .extended_lut = "off";
defparam \registers~2438 .lut_mask = 64'h1119131B3139333B;
defparam \registers~2438 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N2
dffeas \registers~222 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~222 .is_wysiwyg = "true";
defparam \registers~222 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N18
cyclonev_lcell_comb \registers~254feeder (
// Equation(s):
// \registers~254feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~254feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~254feeder .extended_lut = "off";
defparam \registers~254feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~254feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N20
dffeas \registers~254 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~254 .is_wysiwyg = "true";
defparam \registers~254 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y2_N12
cyclonev_lcell_comb \registers~190feeder (
// Equation(s):
// \registers~190feeder_combout  = ( \write_data[30]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[30]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~190feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~190feeder .extended_lut = "off";
defparam \registers~190feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~190feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y2_N14
dffeas \registers~190 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~190 .is_wysiwyg = "true";
defparam \registers~190 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N44
dffeas \registers~158 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[30]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~158 .is_wysiwyg = "true";
defparam \registers~158 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N42
cyclonev_lcell_comb \registers~1504 (
// Equation(s):
// \registers~1504_combout  = ( !\read_addr1[1]~input_o  & ( (!\registers~2438_combout  & (\read_addr1[2]~input_o  & (\registers~158_q ))) # (\registers~2438_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~190_q ))))) ) ) # ( \read_addr1[1]~input_o  & 
// ( (!\registers~2438_combout  & (\read_addr1[2]~input_o  & (\registers~222_q ))) # (\registers~2438_combout  & ((!\read_addr1[2]~input_o ) # (((\registers~254_q ))))) ) )

	.dataa(!\registers~2438_combout ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~222_q ),
	.datad(!\registers~254_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~190_q ),
	.datag(!\registers~158_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1504 .extended_lut = "on";
defparam \registers~1504 .lut_mask = 64'h4646465757574657;
defparam \registers~1504 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y4_N6
cyclonev_lcell_comb \read_data1~4 (
// Equation(s):
// \read_data1~4_combout  = ( !\read_addr1[4]~input_o  & ( ((!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1504_combout )) # (\read_addr1[3]~input_o  & ((\registers~1508_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout  
// & ((!\read_addr1[3]~input_o  & (((\registers~1512_combout )))) # (\read_addr1[3]~input_o  & (\registers~1516_combout )))) ) )

	.dataa(!\registers~1516_combout ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1512_combout ),
	.datad(!\read_addr1[3]~input_o ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1508_combout ),
	.datag(!\registers~1504_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~4 .extended_lut = "on";
defparam \read_data1~4 .lut_mask = 64'h0C000C440CCC0C44;
defparam \read_data1~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \write_data[31]~input (
	.i(write_data[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\write_data[31]~input_o ));
// synopsys translate_off
defparam \write_data[31]~input .bus_hold = "false";
defparam \write_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N18
cyclonev_lcell_comb \registers~703feeder (
// Equation(s):
// \registers~703feeder_combout  = ( \write_data[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~703feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~703feeder .extended_lut = "off";
defparam \registers~703feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~703feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N20
dffeas \registers~703 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~703feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2891_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~703_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~703 .is_wysiwyg = "true";
defparam \registers~703 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y5_N56
dffeas \registers~767 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2892_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~767_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~767 .is_wysiwyg = "true";
defparam \registers~767 .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y3_N44
dffeas \registers~735 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2894_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~735_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~735 .is_wysiwyg = "true";
defparam \registers~735 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N30
cyclonev_lcell_comb \registers~575feeder (
// Equation(s):
// \registers~575feeder_combout  = ( \write_data[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~575feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~575feeder .extended_lut = "off";
defparam \registers~575feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~575feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N32
dffeas \registers~575 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~575feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2903_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~575_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~575 .is_wysiwyg = "true";
defparam \registers~575 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N44
dffeas \registers~607 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2906_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~607_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~607 .is_wysiwyg = "true";
defparam \registers~607 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N26
dffeas \registers~639 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2904_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~639_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~639 .is_wysiwyg = "true";
defparam \registers~639 .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y3_N20
dffeas \registers~543 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2905_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~543_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~543 .is_wysiwyg = "true";
defparam \registers~543 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N18
cyclonev_lcell_comb \registers~2456 (
// Equation(s):
// \registers~2456_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (((\registers~543_q )))) # (\read_addr1[0]~input_o  & (\registers~575_q )))) # (\read_addr1[2]~input_o  & ((((\read_addr1[0]~input_o ))))) ) 
// ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~607_q )) # (\read_addr1[0]~input_o  & ((\registers~639_q ))))) # (\read_addr1[2]~input_o  & (((\read_addr1[0]~input_o ))))) ) )

	.dataa(!\registers~575_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~607_q ),
	.datad(!\read_addr1[0]~input_o ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~639_q ),
	.datag(!\registers~543_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2456_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2456 .extended_lut = "on";
defparam \registers~2456 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~2456 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y3_N50
dffeas \registers~671 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2893_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~671_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~671 .is_wysiwyg = "true";
defparam \registers~671 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N48
cyclonev_lcell_comb \registers~1528 (
// Equation(s):
// \registers~1528_combout  = ( !\read_addr1[1]~input_o  & ( ((!\registers~2456_combout  & (((\registers~671_q  & \read_addr1[2]~input_o )))) # (\registers~2456_combout  & (((!\read_addr1[2]~input_o )) # (\registers~703_q )))) ) ) # ( \read_addr1[1]~input_o  
// & ( ((!\registers~2456_combout  & (((\registers~735_q  & \read_addr1[2]~input_o )))) # (\registers~2456_combout  & (((!\read_addr1[2]~input_o )) # (\registers~767_q )))) ) )

	.dataa(!\registers~703_q ),
	.datab(!\registers~767_q ),
	.datac(!\registers~735_q ),
	.datad(!\registers~2456_combout ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\read_addr1[2]~input_o ),
	.datag(!\registers~671_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1528_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1528 .extended_lut = "on";
defparam \registers~1528 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1528 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y2_N20
dffeas \registers~447 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2887_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~447_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~447 .is_wysiwyg = "true";
defparam \registers~447 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N50
dffeas \registers~479 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2890_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~479_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~479 .is_wysiwyg = "true";
defparam \registers~479 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y2_N26
dffeas \registers~511 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2888_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~511_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~511 .is_wysiwyg = "true";
defparam \registers~511 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N44
dffeas \registers~351 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2902_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~351_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~351 .is_wysiwyg = "true";
defparam \registers~351 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y5_N19
dffeas \registers~319 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2899_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~319_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~319 .is_wysiwyg = "true";
defparam \registers~319 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N20
dffeas \registers~383 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2900_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~383_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~383 .is_wysiwyg = "true";
defparam \registers~383 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N50
dffeas \registers~287 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2901_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~287_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~287 .is_wysiwyg = "true";
defparam \registers~287 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N48
cyclonev_lcell_comb \registers~2452 (
// Equation(s):
// \registers~2452_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~287_q )) # (\read_addr1[0]~input_o  & (((\registers~319_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) # ( 
// \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((!\read_addr1[0]~input_o  & (\registers~351_q )) # (\read_addr1[0]~input_o  & (((\registers~383_q )))))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\registers~351_q ),
	.datad(!\registers~319_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~383_q ),
	.datag(!\registers~287_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2452_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2452 .extended_lut = "on";
defparam \registers~2452 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2452 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N20
dffeas \registers~415 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2889_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~415_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~415 .is_wysiwyg = "true";
defparam \registers~415 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \registers~1524 (
// Equation(s):
// \registers~1524_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2452_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2452_combout  & ((\registers~415_q ))) # (\registers~2452_combout  & (\registers~447_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2452_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2452_combout  & (\registers~479_q )) # (\registers~2452_combout  & ((\registers~511_q )))))) ) )

	.dataa(!\registers~447_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~479_q ),
	.datad(!\registers~511_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2452_combout ),
	.datag(!\registers~415_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1524_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1524 .extended_lut = "on";
defparam \registers~1524 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1524 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N44
dffeas \registers~863 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2910_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~863_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~863 .is_wysiwyg = "true";
defparam \registers~863 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y1_N38
dffeas \registers~895 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2908_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~895_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~895 .is_wysiwyg = "true";
defparam \registers~895 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N24
cyclonev_lcell_comb \registers~831feeder (
// Equation(s):
// \registers~831feeder_combout  = \write_data[31]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\write_data[31]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~831feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~831feeder .extended_lut = "off";
defparam \registers~831feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \registers~831feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y1_N26
dffeas \registers~831 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~831feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2907_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~831_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~831 .is_wysiwyg = "true";
defparam \registers~831 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y1_N50
dffeas \registers~799 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2909_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~799_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~799 .is_wysiwyg = "true";
defparam \registers~799 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N48
cyclonev_lcell_comb \registers~2460 (
// Equation(s):
// \registers~2460_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~799_q ))) # (\read_addr1[0]~input_o  & ((((\registers~831_q ))) # (\read_addr1[2]~input_o ))) ) ) # ( \read_addr1[1]~input_o  & ( 
// (!\read_addr1[0]~input_o  & (!\read_addr1[2]~input_o  & (\registers~863_q ))) # (\read_addr1[0]~input_o  & ((((\registers~895_q ))) # (\read_addr1[2]~input_o ))) ) )

	.dataa(!\read_addr1[0]~input_o ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~863_q ),
	.datad(!\registers~895_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~831_q ),
	.datag(!\registers~799_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2460_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2460 .extended_lut = "on";
defparam \registers~2460 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2460 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y1_N20
dffeas \registers~991 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2898_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~991_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~991 .is_wysiwyg = "true";
defparam \registers~991 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N14
dffeas \registers~959 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2895_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~959 .is_wysiwyg = "true";
defparam \registers~959 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N50
dffeas \registers~1023 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2896_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~1023 .is_wysiwyg = "true";
defparam \registers~1023 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y1_N38
dffeas \registers~927 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2897_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~927_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~927 .is_wysiwyg = "true";
defparam \registers~927 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N36
cyclonev_lcell_comb \registers~1532 (
// Equation(s):
// \registers~1532_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2460_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2460_combout  & (\registers~927_q )) # (\registers~2460_combout  & (((\registers~959_q )))))) ) ) 
// # ( \read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & (\registers~2460_combout )) # (\read_addr1[2]~input_o  & ((!\registers~2460_combout  & (\registers~991_q )) # (\registers~2460_combout  & (((\registers~1023_q )))))) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\registers~2460_combout ),
	.datac(!\registers~991_q ),
	.datad(!\registers~959_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~1023_q ),
	.datag(!\registers~927_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1532_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1532 .extended_lut = "on";
defparam \registers~1532 .lut_mask = 64'h2637262626373737;
defparam \registers~1532 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N0
cyclonev_lcell_comb \registers~191feeder (
// Equation(s):
// \registers~191feeder_combout  = ( \write_data[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~191feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~191feeder .extended_lut = "off";
defparam \registers~191feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~191feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N2
dffeas \registers~191 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2880_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~191 .is_wysiwyg = "true";
defparam \registers~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N2
dffeas \registers~223 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2886_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~223 .is_wysiwyg = "true";
defparam \registers~223 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N6
cyclonev_lcell_comb \registers~255feeder (
// Equation(s):
// \registers~255feeder_combout  = ( \write_data[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~255feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~255feeder .extended_lut = "off";
defparam \registers~255feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~255feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N8
dffeas \registers~255 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~255feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2881_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~255 .is_wysiwyg = "true";
defparam \registers~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N59
dffeas \registers~95 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2885_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~95 .is_wysiwyg = "true";
defparam \registers~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N20
dffeas \registers~127 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2884_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~127 .is_wysiwyg = "true";
defparam \registers~127 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N15
cyclonev_lcell_comb \registers~63feeder (
// Equation(s):
// \registers~63feeder_combout  = ( \write_data[31]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\write_data[31]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~63feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~63feeder .extended_lut = "off";
defparam \registers~63feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \registers~63feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N17
dffeas \registers~63 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\registers~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\registers~2883_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~63 .is_wysiwyg = "true";
defparam \registers~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N18
cyclonev_lcell_comb \registers~2451 (
// Equation(s):
// \registers~2451_combout  = ( \registers~127_q  & ( \registers~63_q  & ( ((!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & \registers~95_q ))) # (\read_addr1[0]~input_o ) ) ) ) # ( !\registers~127_q  & ( \registers~63_q  & ( (!\read_addr1[2]~input_o  
// & ((!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o  & \registers~95_q )) # (\read_addr1[0]~input_o  & (!\read_addr1[1]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( \registers~127_q  & ( !\registers~63_q  & ( 
// (!\read_addr1[2]~input_o  & (\read_addr1[1]~input_o  & ((\registers~95_q ) # (\read_addr1[0]~input_o )))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) ) # ( !\registers~127_q  & ( !\registers~63_q  & ( (!\read_addr1[2]~input_o  & 
// (!\read_addr1[0]~input_o  & (\read_addr1[1]~input_o  & \registers~95_q ))) # (\read_addr1[2]~input_o  & (\read_addr1[0]~input_o )) ) ) )

	.dataa(!\read_addr1[2]~input_o ),
	.datab(!\read_addr1[0]~input_o ),
	.datac(!\read_addr1[1]~input_o ),
	.datad(!\registers~95_q ),
	.datae(!\registers~127_q ),
	.dataf(!\registers~63_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2451_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2451 .extended_lut = "off";
defparam \registers~2451 .lut_mask = 64'h1119131B3139333B;
defparam \registers~2451 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N14
dffeas \registers~159 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\write_data[31]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\registers~2882_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\registers~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \registers~159 .is_wysiwyg = "true";
defparam \registers~159 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N12
cyclonev_lcell_comb \registers~1520 (
// Equation(s):
// \registers~1520_combout  = ( !\read_addr1[1]~input_o  & ( (!\read_addr1[2]~input_o  & ((((\registers~2451_combout ))))) # (\read_addr1[2]~input_o  & (((!\registers~2451_combout  & ((\registers~159_q ))) # (\registers~2451_combout  & (\registers~191_q 
// ))))) ) ) # ( \read_addr1[1]~input_o  & ( ((!\read_addr1[2]~input_o  & (((\registers~2451_combout )))) # (\read_addr1[2]~input_o  & ((!\registers~2451_combout  & (\registers~223_q )) # (\registers~2451_combout  & ((\registers~255_q )))))) ) )

	.dataa(!\registers~191_q ),
	.datab(!\read_addr1[2]~input_o ),
	.datac(!\registers~223_q ),
	.datad(!\registers~255_q ),
	.datae(!\read_addr1[1]~input_o ),
	.dataf(!\registers~2451_combout ),
	.datag(!\registers~159_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1520_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1520 .extended_lut = "on";
defparam \registers~1520 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1520 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N30
cyclonev_lcell_comb \read_data1~0 (
// Equation(s):
// \read_data1~0_combout  = ( !\read_addr1[4]~input_o  & ( (!\Equal0~0_combout  & ((!\read_addr1[3]~input_o  & (\registers~1520_combout )) # (\read_addr1[3]~input_o  & (((\registers~1524_combout )))))) ) ) # ( \read_addr1[4]~input_o  & ( (!\Equal0~0_combout  
// & ((!\read_addr1[3]~input_o  & (\registers~1528_combout )) # (\read_addr1[3]~input_o  & (((\registers~1532_combout )))))) ) )

	.dataa(!\read_addr1[3]~input_o ),
	.datab(!\Equal0~0_combout ),
	.datac(!\registers~1528_combout ),
	.datad(!\registers~1524_combout ),
	.datae(!\read_addr1[4]~input_o ),
	.dataf(!\registers~1532_combout ),
	.datag(!\registers~1520_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data1~0 .extended_lut = "on";
defparam \read_data1~0 .lut_mask = 64'h084C0808084C4C4C;
defparam \read_data1~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \read_addr2[1]~input (
	.i(read_addr2[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_addr2[1]~input_o ));
// synopsys translate_off
defparam \read_addr2[1]~input .bus_hold = "false";
defparam \read_addr2[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \read_addr2[2]~input (
	.i(read_addr2[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_addr2[2]~input_o ));
// synopsys translate_off
defparam \read_addr2[2]~input .bus_hold = "false";
defparam \read_addr2[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N18
cyclonev_io_ibuf \read_addr2[0]~input (
	.i(read_addr2[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_addr2[0]~input_o ));
// synopsys translate_off
defparam \read_addr2[0]~input .bus_hold = "false";
defparam \read_addr2[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \read_addr2[4]~input (
	.i(read_addr2[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_addr2[4]~input_o ));
// synopsys translate_off
defparam \read_addr2[4]~input .bus_hold = "false";
defparam \read_addr2[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \read_addr2[3]~input (
	.i(read_addr2[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\read_addr2[3]~input_o ));
// synopsys translate_off
defparam \read_addr2[3]~input .bus_hold = "false";
defparam \read_addr2[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N51
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( !\read_addr2[3]~input_o  & ( (!\read_addr2[1]~input_o  & (!\read_addr2[2]~input_o  & (!\read_addr2[0]~input_o  & !\read_addr2[4]~input_o ))) ) )

	.dataa(!\read_addr2[1]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\read_addr2[0]~input_o ),
	.datad(!\read_addr2[4]~input_o ),
	.datae(gnd),
	.dataf(!\read_addr2[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h8000800000000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N48
cyclonev_lcell_comb \registers~2473 (
// Equation(s):
// \registers~2473_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~768_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~800_q ))) ) ) # ( \read_addr2[1]~input_o  
// & ( ((!\read_addr2[0]~input_o  & (\registers~832_q  & (!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & (((\registers~864_q ) # (\read_addr2[2]~input_o ))))) ) )

	.dataa(!\registers~800_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~832_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~864_q ),
	.datag(!\registers~768_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2473_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2473 .extended_lut = "on";
defparam \registers~2473 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~2473 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N18
cyclonev_lcell_comb \registers~1548 (
// Equation(s):
// \registers~1548_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2473_combout  & (\read_addr2[2]~input_o  & (\registers~896_q ))) # (\registers~2473_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~928_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2473_combout  & (\read_addr2[2]~input_o  & (\registers~960_q ))) # (\registers~2473_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~992_q ))))) ) )

	.dataa(!\registers~2473_combout ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~960_q ),
	.datad(!\registers~928_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~992_q ),
	.datag(!\registers~896_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1548_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1548 .extended_lut = "on";
defparam \registers~1548 .lut_mask = 64'h4657464646575757;
defparam \registers~1548 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \registers~2469 (
// Equation(s):
// \registers~2469_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~512_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~544_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~576_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~608_q ))))) ) )

	.dataa(!\registers~544_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~576_q ),
	.datad(!\registers~608_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~512_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2469_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2469 .extended_lut = "on";
defparam \registers~2469 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2469 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N54
cyclonev_lcell_comb \registers~1544 (
// Equation(s):
// \registers~1544_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2469_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2469_combout  & (\registers~640_q )) # (\registers~2469_combout  & ((\registers~672_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2469_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2469_combout  & (((\registers~704_q )))) # (\registers~2469_combout  & (\registers~736_q )))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~736_q ),
	.datac(!\registers~704_q ),
	.datad(!\registers~2469_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~672_q ),
	.datag(!\registers~640_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1544_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1544 .extended_lut = "on";
defparam \registers~1544 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1544 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N54
cyclonev_lcell_comb \registers~2465 (
// Equation(s):
// \registers~2465_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~256_q ))) # (\read_addr2[0]~input_o  & ((((\registers~288_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~320_q ))) # (\read_addr2[0]~input_o  & ((((\registers~352_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~320_q ),
	.datad(!\registers~288_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~352_q ),
	.datag(!\registers~256_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2465_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2465 .extended_lut = "on";
defparam \registers~2465 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2465 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N48
cyclonev_lcell_comb \registers~1540 (
// Equation(s):
// \registers~1540_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2465_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2465_combout  & (\registers~384_q )) # (\registers~2465_combout  & ((\registers~416_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2465_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2465_combout  & (((\registers~448_q )))) # (\registers~2465_combout  & (\registers~480_q )))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~480_q ),
	.datac(!\registers~448_q ),
	.datad(!\registers~2465_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~416_q ),
	.datag(!\registers~384_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1540_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1540 .extended_lut = "on";
defparam \registers~1540 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1540 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N24
cyclonev_lcell_comb \registers~2464 (
// Equation(s):
// \registers~2464_combout  = ( \registers~64_q  & ( \read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & ((!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~96_q ))) ) ) ) # ( !\registers~64_q  & ( 
// \read_addr2[1]~input_o  & ( (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~96_q ))) ) ) ) # ( \registers~64_q  & ( !\read_addr2[1]~input_o  & ( (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~32_q ))) ) ) ) # ( 
// !\registers~64_q  & ( !\read_addr2[1]~input_o  & ( (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~32_q ))) ) ) )

	.dataa(!\registers~32_q ),
	.datab(!\registers~96_q ),
	.datac(!\read_addr2[0]~input_o ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\registers~64_q ),
	.dataf(!\read_addr2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2464_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2464 .extended_lut = "off";
defparam \registers~2464 .lut_mask = 64'h050F050F030FF30F;
defparam \registers~2464 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N30
cyclonev_lcell_comb \registers~1536 (
// Equation(s):
// \registers~1536_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2464_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2464_combout  & ((\registers~128_q ))) # (\registers~2464_combout  & (\registers~160_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2464_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2464_combout  & (\registers~192_q )) # (\registers~2464_combout  & ((\registers~224_q )))))) ) )

	.dataa(!\registers~160_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~192_q ),
	.datad(!\registers~224_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2464_combout ),
	.datag(!\registers~128_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1536_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1536 .extended_lut = "on";
defparam \registers~1536 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1536 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N12
cyclonev_lcell_comb \read_data2~124 (
// Equation(s):
// \read_data2~124_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & (((!\read_addr2[3]~input_o  & (\registers~1536_combout )) # (\read_addr2[3]~input_o  & ((\registers~1540_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( 
// (!\Equal1~0_combout  & (((!\read_addr2[3]~input_o  & ((\registers~1544_combout ))) # (\read_addr2[3]~input_o  & (\registers~1548_combout ))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\registers~1548_combout ),
	.datac(!\registers~1544_combout ),
	.datad(!\registers~1540_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\read_addr2[3]~input_o ),
	.datag(!\registers~1536_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~124 .extended_lut = "on";
defparam \read_data2~124 .lut_mask = 64'h0A0A0A0A00AA2222;
defparam \read_data2~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N54
cyclonev_lcell_comb \registers~2482 (
// Equation(s):
// \registers~2482_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~513_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~545_q ))) ) ) # ( \read_addr2[1]~input_o  
// & ( ((!\read_addr2[0]~input_o  & (\registers~577_q  & (!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & (((\registers~609_q ) # (\read_addr2[2]~input_o ))))) ) )

	.dataa(!\registers~545_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~577_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~609_q ),
	.datag(!\registers~513_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2482_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2482 .extended_lut = "on";
defparam \registers~2482 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~2482 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N18
cyclonev_lcell_comb \registers~1560 (
// Equation(s):
// \registers~1560_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2482_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2482_combout  & ((\registers~641_q ))) # (\registers~2482_combout  & (\registers~673_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2482_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2482_combout  & (\registers~705_q )) # (\registers~2482_combout  & ((\registers~737_q )))))) ) )

	.dataa(!\registers~673_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~705_q ),
	.datad(!\registers~737_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2482_combout ),
	.datag(!\registers~641_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1560 .extended_lut = "on";
defparam \registers~1560 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1560 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N54
cyclonev_lcell_comb \registers~2478 (
// Equation(s):
// \registers~2478_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~257_q ))) # (\read_addr2[0]~input_o  & ((((\registers~289_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~321_q ))) # (\read_addr2[0]~input_o  & ((((\registers~353_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~321_q ),
	.datad(!\registers~353_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~289_q ),
	.datag(!\registers~257_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2478_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2478 .extended_lut = "on";
defparam \registers~2478 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2478 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N54
cyclonev_lcell_comb \registers~1556 (
// Equation(s):
// \registers~1556_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2478_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2478_combout  & (((\registers~385_q )))) # (\registers~2478_combout  & (\registers~417_q 
// )))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2478_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2478_combout  & (\registers~449_q )) # (\registers~2478_combout  & ((\registers~481_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~417_q ),
	.datac(!\registers~449_q ),
	.datad(!\registers~2478_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~481_q ),
	.datag(!\registers~385_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1556 .extended_lut = "on";
defparam \registers~1556 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1556 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N30
cyclonev_lcell_comb \registers~2486 (
// Equation(s):
// \registers~2486_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & ((\registers~769_q ))) # (\read_addr2[0]~input_o  & (\registers~801_q )))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & ((\registers~833_q ))) # (\read_addr2[0]~input_o  & (\registers~865_q )))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\registers~865_q ),
	.datab(!\registers~801_q ),
	.datac(!\registers~833_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(!\registers~769_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2486_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2486 .extended_lut = "on";
defparam \registers~2486 .lut_mask = 64'h0F000F0033FF55FF;
defparam \registers~2486 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N42
cyclonev_lcell_comb \registers~1564 (
// Equation(s):
// \registers~1564_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2486_combout  & (((\registers~897_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2486_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~929_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\registers~2486_combout  & (\registers~961_q  & ((\read_addr2[2]~input_o )))) # (\registers~2486_combout  & (((!\read_addr2[2]~input_o ) # (\registers~993_q ))))) ) )

	.dataa(!\registers~929_q ),
	.datab(!\registers~2486_combout ),
	.datac(!\registers~961_q ),
	.datad(!\registers~993_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~897_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1564 .extended_lut = "on";
defparam \registers~1564 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~1564 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N48
cyclonev_lcell_comb \registers~2477 (
// Equation(s):
// \registers~2477_combout  = ( \registers~65_q  & ( \read_addr2[0]~input_o  & ( ((!\read_addr2[1]~input_o  & (\registers~33_q )) # (\read_addr2[1]~input_o  & ((\registers~97_q )))) # (\read_addr2[2]~input_o ) ) ) ) # ( !\registers~65_q  & ( 
// \read_addr2[0]~input_o  & ( ((!\read_addr2[1]~input_o  & (\registers~33_q )) # (\read_addr2[1]~input_o  & ((\registers~97_q )))) # (\read_addr2[2]~input_o ) ) ) ) # ( \registers~65_q  & ( !\read_addr2[0]~input_o  & ( (!\read_addr2[2]~input_o  & 
// \read_addr2[1]~input_o ) ) ) )

	.dataa(!\registers~33_q ),
	.datab(!\registers~97_q ),
	.datac(!\read_addr2[2]~input_o ),
	.datad(!\read_addr2[1]~input_o ),
	.datae(!\registers~65_q ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2477_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2477 .extended_lut = "off";
defparam \registers~2477 .lut_mask = 64'h000000F05F3F5F3F;
defparam \registers~2477 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N48
cyclonev_lcell_comb \registers~1552 (
// Equation(s):
// \registers~1552_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2477_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2477_combout  & (((\registers~129_q )))) # (\registers~2477_combout  & (\registers~161_q 
// )))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2477_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2477_combout  & (\registers~193_q )) # (\registers~2477_combout  & ((\registers~225_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~161_q ),
	.datac(!\registers~193_q ),
	.datad(!\registers~2477_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~225_q ),
	.datag(!\registers~129_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1552_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1552 .extended_lut = "on";
defparam \registers~1552 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1552 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N12
cyclonev_lcell_comb \read_data2~120 (
// Equation(s):
// \read_data2~120_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1552_combout )) # (\read_addr2[3]~input_o  & (((\registers~1556_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( 
// (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1560_combout )) # (\read_addr2[3]~input_o  & (((\registers~1564_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\read_addr2[3]~input_o ),
	.datac(!\registers~1560_combout ),
	.datad(!\registers~1556_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1564_combout ),
	.datag(!\registers~1552_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~120 .extended_lut = "on";
defparam \read_data2~120 .lut_mask = 64'h082A0808082A2A2A;
defparam \read_data2~120 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N30
cyclonev_lcell_comb \registers~2499 (
// Equation(s):
// \registers~2499_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~770_q )) # (\read_addr2[0]~input_o  & (((\registers~802_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~834_q )) # (\read_addr2[0]~input_o  & (((\registers~866_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~834_q ),
	.datad(!\registers~866_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~802_q ),
	.datag(!\registers~770_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2499_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2499 .extended_lut = "on";
defparam \registers~2499 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2499 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N0
cyclonev_lcell_comb \registers~1580 (
// Equation(s):
// \registers~1580_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2499_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2499_combout  & (((\registers~898_q )))) # (\registers~2499_combout  & (\registers~930_q 
// )))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2499_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2499_combout  & (\registers~962_q )) # (\registers~2499_combout  & ((\registers~994_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~930_q ),
	.datac(!\registers~962_q ),
	.datad(!\registers~2499_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~994_q ),
	.datag(!\registers~898_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1580_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1580 .extended_lut = "on";
defparam \registers~1580 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1580 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \registers~2495 (
// Equation(s):
// \registers~2495_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~514_q )) # (\read_addr2[0]~input_o  & (((\registers~546_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~578_q )) # (\read_addr2[0]~input_o  & (((\registers~610_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~578_q ),
	.datad(!\registers~610_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~546_q ),
	.datag(!\registers~514_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2495_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2495 .extended_lut = "on";
defparam \registers~2495 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2495 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N48
cyclonev_lcell_comb \registers~1576 (
// Equation(s):
// \registers~1576_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2495_combout  & (((\registers~642_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2495_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~674_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\registers~2495_combout  & (\registers~706_q  & ((\read_addr2[2]~input_o )))) # (\registers~2495_combout  & (((!\read_addr2[2]~input_o ) # (\registers~738_q ))))) ) )

	.dataa(!\registers~674_q ),
	.datab(!\registers~2495_combout ),
	.datac(!\registers~706_q ),
	.datad(!\registers~738_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~642_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1576_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1576 .extended_lut = "on";
defparam \registers~1576 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~1576 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \registers~2491 (
// Equation(s):
// \registers~2491_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~258_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~290_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~322_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ) # (\registers~354_q ))))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\registers~290_q ),
	.datac(!\registers~322_q ),
	.datad(!\registers~354_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~258_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2491_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2491 .extended_lut = "on";
defparam \registers~2491 .lut_mask = 64'h1B1B0A5F55555555;
defparam \registers~2491 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N0
cyclonev_lcell_comb \registers~1572 (
// Equation(s):
// \registers~1572_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2491_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2491_combout  & (\registers~386_q )) # (\registers~2491_combout  & ((\registers~418_q )))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2491_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2491_combout  & ((\registers~450_q ))) # (\registers~2491_combout  & (\registers~482_q ))))) ) )

	.dataa(!\registers~482_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~450_q ),
	.datad(!\registers~418_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2491_combout ),
	.datag(!\registers~386_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1572_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1572 .extended_lut = "on";
defparam \registers~1572 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1572 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N6
cyclonev_lcell_comb \registers~2490 (
// Equation(s):
// \registers~2490_combout  = ( \registers~66_q  & ( \read_addr2[0]~input_o  & ( ((!\read_addr2[1]~input_o  & (\registers~34_q )) # (\read_addr2[1]~input_o  & ((\registers~98_q )))) # (\read_addr2[2]~input_o ) ) ) ) # ( !\registers~66_q  & ( 
// \read_addr2[0]~input_o  & ( ((!\read_addr2[1]~input_o  & (\registers~34_q )) # (\read_addr2[1]~input_o  & ((\registers~98_q )))) # (\read_addr2[2]~input_o ) ) ) ) # ( \registers~66_q  & ( !\read_addr2[0]~input_o  & ( (\read_addr2[1]~input_o  & 
// !\read_addr2[2]~input_o ) ) ) )

	.dataa(!\registers~34_q ),
	.datab(!\registers~98_q ),
	.datac(!\read_addr2[1]~input_o ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\registers~66_q ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2490_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2490 .extended_lut = "off";
defparam \registers~2490 .lut_mask = 64'h00000F0053FF53FF;
defparam \registers~2490 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N21
cyclonev_lcell_comb \registers~1568 (
// Equation(s):
// \registers~1568_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2490_combout  & (\read_addr2[2]~input_o  & (\registers~130_q ))) # (\registers~2490_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~162_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2490_combout  & (\read_addr2[2]~input_o  & (\registers~194_q ))) # (\registers~2490_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~226_q ))))) ) )

	.dataa(!\registers~2490_combout ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~194_q ),
	.datad(!\registers~226_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~162_q ),
	.datag(!\registers~130_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1568 .extended_lut = "on";
defparam \registers~1568 .lut_mask = 64'h4646465757574657;
defparam \registers~1568 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N18
cyclonev_lcell_comb \read_data2~116 (
// Equation(s):
// \read_data2~116_combout  = ( !\read_addr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1568_combout )) # (\read_addr2[3]~input_o  & ((\registers~1572_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( 
// ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & ((\registers~1576_combout ))) # (\read_addr2[3]~input_o  & (\registers~1580_combout ))))) ) )

	.dataa(!\registers~1580_combout ),
	.datab(!\read_addr2[3]~input_o ),
	.datac(!\registers~1576_combout ),
	.datad(!\registers~1572_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\registers~1568_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~116 .extended_lut = "on";
defparam \read_data2~116 .lut_mask = 64'h0C3F1D1D00000000;
defparam \read_data2~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y3_N36
cyclonev_lcell_comb \registers~2512 (
// Equation(s):
// \registers~2512_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~771_q  & (!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & (((\registers~803_q ) # (\read_addr2[2]~input_o ))))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (((\registers~835_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~867_q ))) ) )

	.dataa(!\registers~867_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~835_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~803_q ),
	.datag(!\registers~771_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2512_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2512 .extended_lut = "on";
defparam \registers~2512 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2512 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N18
cyclonev_lcell_comb \registers~1596 (
// Equation(s):
// \registers~1596_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2512_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2512_combout  & (\registers~899_q )) # (\registers~2512_combout  & ((\registers~931_q )))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2512_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2512_combout  & (((\registers~963_q )))) # (\registers~2512_combout  & (\registers~995_q )))) ) )

	.dataa(!\registers~995_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~963_q ),
	.datad(!\registers~2512_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~931_q ),
	.datag(!\registers~899_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1596_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1596 .extended_lut = "on";
defparam \registers~1596 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1596 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N48
cyclonev_lcell_comb \registers~2508 (
// Equation(s):
// \registers~2508_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~515_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~547_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~579_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~611_q ))))) ) )

	.dataa(!\registers~547_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~579_q ),
	.datad(!\registers~611_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~515_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2508_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2508 .extended_lut = "on";
defparam \registers~2508 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2508 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N42
cyclonev_lcell_comb \registers~1592 (
// Equation(s):
// \registers~1592_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2508_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2508_combout  & ((\registers~643_q ))) # (\registers~2508_combout  & (\registers~675_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2508_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2508_combout  & (\registers~707_q )) # (\registers~2508_combout  & ((\registers~739_q )))))) ) )

	.dataa(!\registers~675_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~707_q ),
	.datad(!\registers~739_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2508_combout ),
	.datag(!\registers~643_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1592_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1592 .extended_lut = "on";
defparam \registers~1592 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1592 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N54
cyclonev_lcell_comb \registers~2504 (
// Equation(s):
// \registers~2504_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~259_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~291_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~323_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~355_q ))))) ) )

	.dataa(!\registers~291_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~323_q ),
	.datad(!\registers~355_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~259_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2504_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2504 .extended_lut = "on";
defparam \registers~2504 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2504 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N6
cyclonev_lcell_comb \registers~1588 (
// Equation(s):
// \registers~1588_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2504_combout  & (((\registers~387_q  & (\read_addr2[2]~input_o ))))) # (\registers~2504_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~419_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\registers~2504_combout  & (\registers~451_q  & (\read_addr2[2]~input_o ))) # (\registers~2504_combout  & (((!\read_addr2[2]~input_o ) # (\registers~483_q ))))) ) )

	.dataa(!\registers~419_q ),
	.datab(!\registers~2504_combout ),
	.datac(!\registers~451_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~483_q ),
	.datag(!\registers~387_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1588_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1588 .extended_lut = "on";
defparam \registers~1588 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1588 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N48
cyclonev_lcell_comb \registers~2503 (
// Equation(s):
// \registers~2503_combout  = ( \registers~67_q  & ( \registers~35_q  & ( (!\read_addr2[0]~input_o  & (((\read_addr2[1]~input_o  & !\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # 
// (\registers~99_q ))) ) ) ) # ( !\registers~67_q  & ( \registers~35_q  & ( (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # (\registers~99_q ))) ) ) ) # ( \registers~67_q  & ( !\registers~35_q  & ( 
// (!\read_addr2[2]~input_o  & (\read_addr2[1]~input_o  & ((!\read_addr2[0]~input_o ) # (\registers~99_q )))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) ) # ( !\registers~67_q  & ( !\registers~35_q  & ( (\read_addr2[0]~input_o  & 
// (((\registers~99_q  & \read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\registers~99_q ),
	.datac(!\read_addr2[1]~input_o ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\registers~67_q ),
	.dataf(!\registers~35_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2503_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2503 .extended_lut = "off";
defparam \registers~2503 .lut_mask = 64'h01550B5551555B55;
defparam \registers~2503 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N21
cyclonev_lcell_comb \registers~1584 (
// Equation(s):
// \registers~1584_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2503_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2503_combout  & ((\registers~131_q ))) # (\registers~2503_combout  & (\registers~163_q ))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2503_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2503_combout  & ((\registers~195_q ))) # (\registers~2503_combout  & (\registers~227_q ))))) ) )

	.dataa(!\registers~227_q ),
	.datab(!\registers~163_q ),
	.datac(!\registers~195_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2503_combout ),
	.datag(!\registers~131_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1584_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1584 .extended_lut = "on";
defparam \registers~1584 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1584 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y6_N48
cyclonev_lcell_comb \read_data2~112 (
// Equation(s):
// \read_data2~112_combout  = ( !\read_addr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1584_combout )) # (\read_addr2[3]~input_o  & ((\registers~1588_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( 
// (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (((\registers~1592_combout )))) # (\read_addr2[3]~input_o  & (\registers~1596_combout )))) ) )

	.dataa(!\registers~1596_combout ),
	.datab(!\read_addr2[3]~input_o ),
	.datac(!\registers~1592_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1588_combout ),
	.datag(!\registers~1584_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~112 .extended_lut = "on";
defparam \read_data2~112 .lut_mask = 64'h0C001D003F001D00;
defparam \read_data2~112 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N54
cyclonev_lcell_comb \registers~2517 (
// Equation(s):
// \registers~2517_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~260_q ))) # (\read_addr2[0]~input_o  & ((((\registers~292_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~324_q ))) # (\read_addr2[0]~input_o  & ((((\registers~356_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~324_q ),
	.datad(!\registers~292_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~356_q ),
	.datag(!\registers~260_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2517_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2517 .extended_lut = "on";
defparam \registers~2517 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2517 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N18
cyclonev_lcell_comb \registers~1604 (
// Equation(s):
// \registers~1604_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2517_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2517_combout  & (\registers~388_q )) # (\registers~2517_combout  & ((\registers~420_q )))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2517_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2517_combout  & (((\registers~452_q )))) # (\registers~2517_combout  & (\registers~484_q )))) ) )

	.dataa(!\registers~484_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~452_q ),
	.datad(!\registers~2517_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~420_q ),
	.datag(!\registers~388_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1604_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1604 .extended_lut = "on";
defparam \registers~1604 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1604 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N30
cyclonev_lcell_comb \registers~2521 (
// Equation(s):
// \registers~2521_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & ((\registers~516_q ))) # (\read_addr2[0]~input_o  & (\registers~548_q ))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) 
// ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & (\registers~580_q )) # (\read_addr2[0]~input_o  & ((\registers~612_q )))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~548_q ),
	.datac(!\registers~580_q ),
	.datad(!\registers~612_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(!\registers~516_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2521_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2521 .extended_lut = "on";
defparam \registers~2521 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \registers~2521 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N0
cyclonev_lcell_comb \registers~1608 (
// Equation(s):
// \registers~1608_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2521_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2521_combout  & ((\registers~644_q ))) # (\registers~2521_combout  & (\registers~676_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2521_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2521_combout  & (\registers~708_q )) # (\registers~2521_combout  & ((\registers~740_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~676_q ),
	.datac(!\registers~708_q ),
	.datad(!\registers~740_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2521_combout ),
	.datag(!\registers~644_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1608 .extended_lut = "on";
defparam \registers~1608 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1608 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N54
cyclonev_lcell_comb \registers~2525 (
// Equation(s):
// \registers~2525_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~772_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~804_q ))) ) ) # ( \read_addr2[1]~input_o  
// & ( ((!\read_addr2[0]~input_o  & (\registers~836_q  & (!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & (((\registers~868_q ) # (\read_addr2[2]~input_o ))))) ) )

	.dataa(!\registers~804_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~836_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~868_q ),
	.datag(!\registers~772_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2525_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2525 .extended_lut = "on";
defparam \registers~2525 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~2525 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N30
cyclonev_lcell_comb \registers~1612 (
// Equation(s):
// \registers~1612_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2525_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2525_combout  & (\registers~900_q )) # (\registers~2525_combout  & ((\registers~932_q )))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2525_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2525_combout  & (((\registers~964_q )))) # (\registers~2525_combout  & (\registers~996_q )))) ) )

	.dataa(!\registers~996_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~964_q ),
	.datad(!\registers~2525_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~932_q ),
	.datag(!\registers~900_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1612 .extended_lut = "on";
defparam \registers~1612 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1612 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N42
cyclonev_lcell_comb \registers~2516 (
// Equation(s):
// \registers~2516_combout  = ( \registers~68_q  & ( \read_addr2[0]~input_o  & ( ((!\read_addr2[1]~input_o  & ((\registers~36_q ))) # (\read_addr2[1]~input_o  & (\registers~100_q ))) # (\read_addr2[2]~input_o ) ) ) ) # ( !\registers~68_q  & ( 
// \read_addr2[0]~input_o  & ( ((!\read_addr2[1]~input_o  & ((\registers~36_q ))) # (\read_addr2[1]~input_o  & (\registers~100_q ))) # (\read_addr2[2]~input_o ) ) ) ) # ( \registers~68_q  & ( !\read_addr2[0]~input_o  & ( (\read_addr2[1]~input_o  & 
// !\read_addr2[2]~input_o ) ) ) )

	.dataa(!\read_addr2[1]~input_o ),
	.datab(!\registers~100_q ),
	.datac(!\read_addr2[2]~input_o ),
	.datad(!\registers~36_q ),
	.datae(!\registers~68_q ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2516_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2516 .extended_lut = "off";
defparam \registers~2516 .lut_mask = 64'h000050501FBF1FBF;
defparam \registers~2516 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N36
cyclonev_lcell_comb \registers~1600 (
// Equation(s):
// \registers~1600_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2516_combout  & (\read_addr2[2]~input_o  & (\registers~132_q ))) # (\registers~2516_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~164_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2516_combout  & (\read_addr2[2]~input_o  & (\registers~196_q ))) # (\registers~2516_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~228_q ))))) ) )

	.dataa(!\registers~2516_combout ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~196_q ),
	.datad(!\registers~228_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~164_q ),
	.datag(!\registers~132_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1600_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1600 .extended_lut = "on";
defparam \registers~1600 .lut_mask = 64'h4646465757574657;
defparam \registers~1600 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y1_N15
cyclonev_lcell_comb \read_data2~108 (
// Equation(s):
// \read_data2~108_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (((\registers~1600_combout )))) # (\read_addr2[3]~input_o  & (\registers~1604_combout )))) ) ) # ( \read_addr2[4]~input_o  & ( 
// (!\Equal1~0_combout  & (((!\read_addr2[3]~input_o  & (\registers~1608_combout )) # (\read_addr2[3]~input_o  & ((\registers~1612_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\registers~1604_combout ),
	.datac(!\registers~1608_combout ),
	.datad(!\read_addr2[3]~input_o ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1612_combout ),
	.datag(!\registers~1600_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~108 .extended_lut = "on";
defparam \read_data2~108 .lut_mask = 64'h0A220A000A220AAA;
defparam \read_data2~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N30
cyclonev_lcell_comb \registers~2538 (
// Equation(s):
// \registers~2538_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~773_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~805_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\read_addr2[0]~input_o  & (((\registers~837_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~869_q ))) ) )

	.dataa(!\registers~869_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~837_q ),
	.datad(!\registers~805_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~773_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2538_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2538 .extended_lut = "on";
defparam \registers~2538 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2538 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N48
cyclonev_lcell_comb \registers~1628 (
// Equation(s):
// \registers~1628_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2538_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2538_combout  & ((\registers~901_q ))) # (\registers~2538_combout  & (\registers~933_q ))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2538_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2538_combout  & ((\registers~965_q ))) # (\registers~2538_combout  & (\registers~997_q ))))) ) )

	.dataa(!\registers~933_q ),
	.datab(!\registers~997_q ),
	.datac(!\registers~965_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2538_combout ),
	.datag(!\registers~901_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1628 .extended_lut = "on";
defparam \registers~1628 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1628 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N24
cyclonev_lcell_comb \registers~2534 (
// Equation(s):
// \registers~2534_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~517_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\registers~549_q ) # (\read_addr2[2]~input_o ))))) ) ) # ( \read_addr2[1]~input_o  
// & ( (!\read_addr2[0]~input_o  & (((\registers~581_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~613_q ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\registers~613_q ),
	.datac(!\registers~581_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~549_q ),
	.datag(!\registers~517_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2534_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2534 .extended_lut = "on";
defparam \registers~2534 .lut_mask = 64'h0A551B555F551B55;
defparam \registers~2534 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N21
cyclonev_lcell_comb \registers~1624 (
// Equation(s):
// \registers~1624_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2534_combout  & (((\registers~645_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2534_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~677_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\registers~2534_combout  & (\registers~709_q  & ((\read_addr2[2]~input_o )))) # (\registers~2534_combout  & (((!\read_addr2[2]~input_o ) # (\registers~741_q ))))) ) )

	.dataa(!\registers~677_q ),
	.datab(!\registers~2534_combout ),
	.datac(!\registers~709_q ),
	.datad(!\registers~741_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~645_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1624 .extended_lut = "on";
defparam \registers~1624 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~1624 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N24
cyclonev_lcell_comb \registers~2530 (
// Equation(s):
// \registers~2530_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~261_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~293_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\read_addr2[0]~input_o  & (((\registers~325_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~357_q ))) ) )

	.dataa(!\registers~357_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~325_q ),
	.datad(!\registers~293_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~261_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2530_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2530 .extended_lut = "on";
defparam \registers~2530 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2530 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N42
cyclonev_lcell_comb \registers~1620 (
// Equation(s):
// \registers~1620_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2530_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2530_combout  & ((\registers~389_q ))) # (\registers~2530_combout  & (\registers~421_q ))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2530_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2530_combout  & ((\registers~453_q ))) # (\registers~2530_combout  & (\registers~485_q ))))) ) )

	.dataa(!\registers~421_q ),
	.datab(!\registers~485_q ),
	.datac(!\registers~453_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2530_combout ),
	.datag(!\registers~389_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1620 .extended_lut = "on";
defparam \registers~1620 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N6
cyclonev_lcell_comb \registers~2529 (
// Equation(s):
// \registers~2529_combout  = ( \registers~69_q  & ( \registers~101_q  & ( (!\read_addr2[2]~input_o  & (((\registers~37_q  & \read_addr2[0]~input_o )) # (\read_addr2[1]~input_o ))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( 
// !\registers~69_q  & ( \registers~101_q  & ( (\read_addr2[0]~input_o  & (((\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # (\registers~37_q ))) ) ) ) # ( \registers~69_q  & ( !\registers~101_q  & ( (!\read_addr2[0]~input_o  & 
// (((!\read_addr2[2]~input_o  & \read_addr2[1]~input_o )))) # (\read_addr2[0]~input_o  & (((\registers~37_q  & !\read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) ) # ( !\registers~69_q  & ( !\registers~101_q  & ( (\read_addr2[0]~input_o  & 
// (((\registers~37_q  & !\read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\registers~37_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\read_addr2[2]~input_o ),
	.datad(!\read_addr2[1]~input_o ),
	.datae(!\registers~69_q ),
	.dataf(!\registers~101_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2529_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2529 .extended_lut = "off";
defparam \registers~2529 .lut_mask = 64'h130313C3133313F3;
defparam \registers~2529 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N42
cyclonev_lcell_comb \registers~1616 (
// Equation(s):
// \registers~1616_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2529_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2529_combout  & ((\registers~133_q ))) # (\registers~2529_combout  & (\registers~165_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2529_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2529_combout  & (\registers~197_q )) # (\registers~2529_combout  & ((\registers~229_q )))))) ) )

	.dataa(!\registers~165_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~197_q ),
	.datad(!\registers~229_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2529_combout ),
	.datag(!\registers~133_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1616 .extended_lut = "on";
defparam \registers~1616 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1616 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N0
cyclonev_lcell_comb \read_data2~104 (
// Equation(s):
// \read_data2~104_combout  = ( !\read_addr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1616_combout )) # (\read_addr2[3]~input_o  & ((\registers~1620_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( 
// (!\Equal1~0_combout  & (((!\read_addr2[3]~input_o  & ((\registers~1624_combout ))) # (\read_addr2[3]~input_o  & (\registers~1628_combout ))))) ) )

	.dataa(!\registers~1628_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\registers~1624_combout ),
	.datad(!\registers~1620_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\read_addr2[3]~input_o ),
	.datag(!\registers~1616_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~104 .extended_lut = "on";
defparam \read_data2~104 .lut_mask = 64'h0C0C0C0C00CC4444;
defparam \read_data2~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N30
cyclonev_lcell_comb \registers~2543 (
// Equation(s):
// \registers~2543_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~262_q ))) # (\read_addr2[0]~input_o  & ((((\registers~294_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~326_q ))) # (\read_addr2[0]~input_o  & ((((\registers~358_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~326_q ),
	.datad(!\registers~294_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~358_q ),
	.datag(!\registers~262_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2543_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2543 .extended_lut = "on";
defparam \registers~2543 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2543 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N24
cyclonev_lcell_comb \registers~1636 (
// Equation(s):
// \registers~1636_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2543_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2543_combout  & ((\registers~390_q ))) # (\registers~2543_combout  & (\registers~422_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2543_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2543_combout  & (\registers~454_q )) # (\registers~2543_combout  & ((\registers~486_q )))))) ) )

	.dataa(!\registers~422_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~454_q ),
	.datad(!\registers~486_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2543_combout ),
	.datag(!\registers~390_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1636 .extended_lut = "on";
defparam \registers~1636 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1636 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \registers~2547 (
// Equation(s):
// \registers~2547_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~518_q )) # (\read_addr2[0]~input_o  & (((\registers~550_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~582_q )) # (\read_addr2[0]~input_o  & (((\registers~614_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~582_q ),
	.datad(!\registers~550_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~614_q ),
	.datag(!\registers~518_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2547_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2547 .extended_lut = "on";
defparam \registers~2547 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2547 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N39
cyclonev_lcell_comb \registers~1640 (
// Equation(s):
// \registers~1640_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2547_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2547_combout  & ((\registers~646_q ))) # (\registers~2547_combout  & (\registers~678_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2547_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2547_combout  & (\registers~710_q )) # (\registers~2547_combout  & ((\registers~742_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~678_q ),
	.datac(!\registers~710_q ),
	.datad(!\registers~742_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2547_combout ),
	.datag(!\registers~646_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1640 .extended_lut = "on";
defparam \registers~1640 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1640 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N42
cyclonev_lcell_comb \registers~2551 (
// Equation(s):
// \registers~2551_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~774_q ))) # (\read_addr2[0]~input_o  & ((((\registers~806_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~838_q ))) # (\read_addr2[0]~input_o  & ((((\registers~870_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~838_q ),
	.datad(!\registers~870_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~806_q ),
	.datag(!\registers~774_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2551_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2551 .extended_lut = "on";
defparam \registers~2551 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2551 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N6
cyclonev_lcell_comb \registers~1644 (
// Equation(s):
// \registers~1644_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2551_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2551_combout  & (\registers~902_q )) # (\registers~2551_combout  & ((\registers~934_q )))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2551_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2551_combout  & (((\registers~966_q )))) # (\registers~2551_combout  & (\registers~998_q )))) ) )

	.dataa(!\registers~998_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~966_q ),
	.datad(!\registers~2551_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~934_q ),
	.datag(!\registers~902_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1644 .extended_lut = "on";
defparam \registers~1644 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1644 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N54
cyclonev_lcell_comb \registers~2542 (
// Equation(s):
// \registers~2542_combout  = ( \registers~70_q  & ( \registers~102_q  & ( (!\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o  & \registers~38_q )) # (\read_addr2[1]~input_o ))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( 
// !\registers~70_q  & ( \registers~102_q  & ( (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~38_q )) # (\read_addr2[1]~input_o ))) ) ) ) # ( \registers~70_q  & ( !\registers~102_q  & ( (!\read_addr2[1]~input_o  & 
// (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~38_q )))) # (\read_addr2[1]~input_o  & (!\read_addr2[0]~input_o  $ (((\read_addr2[2]~input_o ))))) ) ) ) # ( !\registers~70_q  & ( !\registers~102_q  & ( (\read_addr2[0]~input_o  & 
// (((!\read_addr2[1]~input_o  & \registers~38_q )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\read_addr2[1]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~38_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\registers~70_q ),
	.dataf(!\registers~102_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2542_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2542 .extended_lut = "off";
defparam \registers~2542 .lut_mask = 64'h0233463313335733;
defparam \registers~2542 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N48
cyclonev_lcell_comb \registers~1632 (
// Equation(s):
// \registers~1632_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2542_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2542_combout  & (\registers~134_q )) # (\registers~2542_combout  & (((\registers~166_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2542_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2542_combout  & (\registers~198_q )) # (\registers~2542_combout  & (((\registers~230_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2542_combout ),
	.datac(!\registers~198_q ),
	.datad(!\registers~166_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~230_q ),
	.datag(!\registers~134_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1632 .extended_lut = "on";
defparam \registers~1632 .lut_mask = 64'h2637262626373737;
defparam \registers~1632 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N54
cyclonev_lcell_comb \read_data2~100 (
// Equation(s):
// \read_data2~100_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (((\registers~1632_combout )))) # (\read_addr2[3]~input_o  & (\registers~1636_combout )))) ) ) # ( \read_addr2[4]~input_o  & ( 
// ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1640_combout )) # (\read_addr2[3]~input_o  & ((\registers~1644_combout )))))) ) )

	.dataa(!\read_addr2[3]~input_o ),
	.datab(!\registers~1636_combout ),
	.datac(!\registers~1640_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1644_combout ),
	.datag(!\registers~1632_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~100 .extended_lut = "on";
defparam \read_data2~100 .lut_mask = 64'h1B000A001B005F00;
defparam \read_data2~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N36
cyclonev_lcell_comb \registers~2560 (
// Equation(s):
// \registers~2560_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (((\registers~519_q  & !\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o )) # (\registers~551_q )))) ) ) # ( \read_addr2[1]~input_o  & 
// ( ((!\read_addr2[0]~input_o  & (((\registers~583_q  & !\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o )) # (\registers~615_q )))) ) )

	.dataa(!\registers~615_q ),
	.datab(!\registers~551_q ),
	.datac(!\registers~583_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~519_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2560_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2560 .extended_lut = "on";
defparam \registers~2560 .lut_mask = 64'h0F330F5500FF00FF;
defparam \registers~2560 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N30
cyclonev_lcell_comb \registers~1656 (
// Equation(s):
// \registers~1656_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2560_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2560_combout  & (\registers~647_q )) # (\registers~2560_combout  & ((\registers~679_q )))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2560_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2560_combout  & ((\registers~711_q ))) # (\registers~2560_combout  & (\registers~743_q ))))) ) )

	.dataa(!\registers~743_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~711_q ),
	.datad(!\registers~679_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2560_combout ),
	.datag(!\registers~647_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1656_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1656 .extended_lut = "on";
defparam \registers~1656 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1656 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y2_N0
cyclonev_lcell_comb \registers~2564 (
// Equation(s):
// \registers~2564_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~775_q )) # (\read_addr2[0]~input_o  & ((\registers~807_q ))))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (((\registers~839_q )))) # (\read_addr2[0]~input_o  & (\registers~871_q )))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\registers~871_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~839_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~807_q ),
	.datag(!\registers~775_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2564_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2564 .extended_lut = "on";
defparam \registers~2564 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2564 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N24
cyclonev_lcell_comb \registers~1660 (
// Equation(s):
// \registers~1660_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2564_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2564_combout  & ((\registers~903_q ))) # (\registers~2564_combout  & (\registers~935_q ))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2564_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2564_combout  & ((\registers~967_q ))) # (\registers~2564_combout  & (\registers~999_q ))))) ) )

	.dataa(!\registers~935_q ),
	.datab(!\registers~999_q ),
	.datac(!\registers~967_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2564_combout ),
	.datag(!\registers~903_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1660 .extended_lut = "on";
defparam \registers~1660 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1660 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \registers~2556 (
// Equation(s):
// \registers~2556_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (((\registers~263_q  & !\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o )) # (\registers~295_q )))) ) ) # ( \read_addr2[1]~input_o  & 
// ( ((!\read_addr2[0]~input_o  & (((\registers~327_q  & !\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o )) # (\registers~359_q )))) ) )

	.dataa(!\registers~295_q ),
	.datab(!\registers~359_q ),
	.datac(!\registers~327_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~263_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2556_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2556 .extended_lut = "on";
defparam \registers~2556 .lut_mask = 64'h0F550F3300FF00FF;
defparam \registers~2556 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N24
cyclonev_lcell_comb \registers~1652 (
// Equation(s):
// \registers~1652_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2556_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2556_combout  & (\registers~391_q )) # (\registers~2556_combout  & ((\registers~423_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2556_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2556_combout  & ((\registers~455_q ))) # (\registers~2556_combout  & (\registers~487_q ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~487_q ),
	.datac(!\registers~455_q ),
	.datad(!\registers~423_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2556_combout ),
	.datag(!\registers~391_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1652_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1652 .extended_lut = "on";
defparam \registers~1652 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1652 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N24
cyclonev_lcell_comb \registers~2555 (
// Equation(s):
// \registers~2555_combout  = ( \registers~71_q  & ( \registers~103_q  & ( (!\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o  & \registers~39_q )) # (\read_addr2[1]~input_o ))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) ) # ( 
// !\registers~71_q  & ( \registers~103_q  & ( (\read_addr2[0]~input_o  & (((\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # (\registers~39_q ))) ) ) ) # ( \registers~71_q  & ( !\registers~103_q  & ( (!\read_addr2[0]~input_o  & 
// (((!\read_addr2[2]~input_o  & \read_addr2[1]~input_o )))) # (\read_addr2[0]~input_o  & (((\registers~39_q  & !\read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) ) # ( !\registers~71_q  & ( !\registers~103_q  & ( (\read_addr2[0]~input_o  & 
// (((\registers~39_q  & !\read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\registers~39_q ),
	.datac(!\read_addr2[2]~input_o ),
	.datad(!\read_addr2[1]~input_o ),
	.datae(!\registers~71_q ),
	.dataf(!\registers~103_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2555_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2555 .extended_lut = "off";
defparam \registers~2555 .lut_mask = 64'h150515A5155515F5;
defparam \registers~2555 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N0
cyclonev_lcell_comb \registers~1648 (
// Equation(s):
// \registers~1648_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2555_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2555_combout  & ((\registers~135_q ))) # (\registers~2555_combout  & (\registers~167_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2555_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2555_combout  & (\registers~199_q )) # (\registers~2555_combout  & ((\registers~231_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~167_q ),
	.datac(!\registers~199_q ),
	.datad(!\registers~231_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2555_combout ),
	.datag(!\registers~135_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1648_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1648 .extended_lut = "on";
defparam \registers~1648 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1648 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N45
cyclonev_lcell_comb \read_data2~96 (
// Equation(s):
// \read_data2~96_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1648_combout )) # (\read_addr2[3]~input_o  & (((\registers~1652_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( (!\Equal1~0_combout 
//  & ((!\read_addr2[3]~input_o  & (\registers~1656_combout )) # (\read_addr2[3]~input_o  & (((\registers~1660_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\read_addr2[3]~input_o ),
	.datac(!\registers~1656_combout ),
	.datad(!\registers~1660_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1652_combout ),
	.datag(!\registers~1648_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~96 .extended_lut = "on";
defparam \read_data2~96 .lut_mask = 64'h0808082A2A2A082A;
defparam \read_data2~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N36
cyclonev_lcell_comb \registers~2569 (
// Equation(s):
// \registers~2569_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~264_q )) # (\read_addr2[0]~input_o  & (((\registers~296_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~328_q )) # (\read_addr2[0]~input_o  & (((\registers~360_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~328_q ),
	.datad(!\registers~296_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~360_q ),
	.datag(!\registers~264_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2569_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2569 .extended_lut = "on";
defparam \registers~2569 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2569 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N0
cyclonev_lcell_comb \registers~1668 (
// Equation(s):
// \registers~1668_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2569_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2569_combout  & (\registers~392_q )) # (\registers~2569_combout  & ((\registers~424_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2569_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2569_combout  & (((\registers~456_q )))) # (\registers~2569_combout  & (\registers~488_q )))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~488_q ),
	.datac(!\registers~456_q ),
	.datad(!\registers~2569_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~424_q ),
	.datag(!\registers~392_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1668 .extended_lut = "on";
defparam \registers~1668 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1668 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \registers~2573 (
// Equation(s):
// \registers~2573_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~520_q )) # (\read_addr2[0]~input_o  & (((\registers~552_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~584_q )) # (\read_addr2[0]~input_o  & (((\registers~616_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~584_q ),
	.datad(!\registers~552_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~616_q ),
	.datag(!\registers~520_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2573_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2573 .extended_lut = "on";
defparam \registers~2573 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2573 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N42
cyclonev_lcell_comb \registers~1672 (
// Equation(s):
// \registers~1672_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2573_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2573_combout  & (\registers~648_q )) # (\registers~2573_combout  & (((\registers~680_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2573_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2573_combout  & (\registers~712_q )) # (\registers~2573_combout  & (((\registers~744_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2573_combout ),
	.datac(!\registers~712_q ),
	.datad(!\registers~680_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~744_q ),
	.datag(!\registers~648_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1672 .extended_lut = "on";
defparam \registers~1672 .lut_mask = 64'h2637262626373737;
defparam \registers~1672 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N42
cyclonev_lcell_comb \registers~2577 (
// Equation(s):
// \registers~2577_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & ((\registers~776_q ))) # (\read_addr2[0]~input_o  & (\registers~808_q )))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & ((\registers~840_q ))) # (\read_addr2[0]~input_o  & (\registers~872_q )))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\registers~808_q ),
	.datab(!\registers~872_q ),
	.datac(!\registers~840_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(!\registers~776_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2577_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2577 .extended_lut = "on";
defparam \registers~2577 .lut_mask = 64'h0F000F0055FF33FF;
defparam \registers~2577 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N42
cyclonev_lcell_comb \registers~1676 (
// Equation(s):
// \registers~1676_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2577_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2577_combout  & (((\registers~904_q )))) # (\registers~2577_combout  & (\registers~936_q 
// )))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2577_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2577_combout  & (\registers~968_q )) # (\registers~2577_combout  & ((\registers~1000_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~936_q ),
	.datac(!\registers~968_q ),
	.datad(!\registers~2577_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~1000_q ),
	.datag(!\registers~904_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1676_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1676 .extended_lut = "on";
defparam \registers~1676 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1676 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N36
cyclonev_lcell_comb \registers~2568 (
// Equation(s):
// \registers~2568_combout  = ( \registers~72_q  & ( \registers~40_q  & ( (!\read_addr2[0]~input_o  & (\read_addr2[1]~input_o  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & ((!\read_addr2[1]~input_o ) # ((\read_addr2[2]~input_o ) # 
// (\registers~104_q )))) ) ) ) # ( !\registers~72_q  & ( \registers~40_q  & ( (\read_addr2[0]~input_o  & ((!\read_addr2[1]~input_o ) # ((\read_addr2[2]~input_o ) # (\registers~104_q )))) ) ) ) # ( \registers~72_q  & ( !\registers~40_q  & ( 
// (!\read_addr2[2]~input_o  & (\read_addr2[1]~input_o  & ((!\read_addr2[0]~input_o ) # (\registers~104_q )))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) ) # ( !\registers~72_q  & ( !\registers~40_q  & ( (\read_addr2[0]~input_o  & 
// (((\read_addr2[1]~input_o  & \registers~104_q )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[1]~input_o ),
	.datac(!\registers~104_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\registers~72_q ),
	.dataf(!\registers~40_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2568_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2568 .extended_lut = "off";
defparam \registers~2568 .lut_mask = 64'h0155235545556755;
defparam \registers~2568 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N36
cyclonev_lcell_comb \registers~1664 (
// Equation(s):
// \registers~1664_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2568_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2568_combout  & (\registers~136_q )) # (\registers~2568_combout  & (((\registers~168_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2568_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2568_combout  & (\registers~200_q )) # (\registers~2568_combout  & (((\registers~232_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2568_combout ),
	.datac(!\registers~200_q ),
	.datad(!\registers~168_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~232_q ),
	.datag(!\registers~136_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1664 .extended_lut = "on";
defparam \registers~1664 .lut_mask = 64'h2637262626373737;
defparam \registers~1664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N6
cyclonev_lcell_comb \read_data2~92 (
// Equation(s):
// \read_data2~92_combout  = ( !\read_addr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & ((\registers~1664_combout ))) # (\read_addr2[3]~input_o  & (\registers~1668_combout ))))) ) ) # ( \read_addr2[4]~input_o  & ( 
// ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1672_combout )) # (\read_addr2[3]~input_o  & ((\registers~1676_combout )))))) ) )

	.dataa(!\read_addr2[3]~input_o ),
	.datab(!\registers~1668_combout ),
	.datac(!\registers~1672_combout ),
	.datad(!\registers~1676_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\registers~1664_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~92 .extended_lut = "on";
defparam \read_data2~92 .lut_mask = 64'h1B1B0A5F00000000;
defparam \read_data2~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N0
cyclonev_lcell_comb \registers~2582 (
// Equation(s):
// \registers~2582_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~265_q ))) # (\read_addr2[0]~input_o  & ((((\registers~297_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~329_q ))) # (\read_addr2[0]~input_o  & ((((\registers~361_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~329_q ),
	.datad(!\registers~297_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~361_q ),
	.datag(!\registers~265_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2582_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2582 .extended_lut = "on";
defparam \registers~2582 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2582 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N6
cyclonev_lcell_comb \registers~1684 (
// Equation(s):
// \registers~1684_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2582_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2582_combout  & (\registers~393_q )) # (\registers~2582_combout  & ((\registers~425_q )))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2582_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2582_combout  & ((\registers~457_q ))) # (\registers~2582_combout  & (\registers~489_q ))))) ) )

	.dataa(!\registers~489_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~457_q ),
	.datad(!\registers~425_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2582_combout ),
	.datag(!\registers~393_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1684_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1684 .extended_lut = "on";
defparam \registers~1684 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1684 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N36
cyclonev_lcell_comb \registers~2586 (
// Equation(s):
// \registers~2586_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & ((\registers~521_q ))) # (\read_addr2[0]~input_o  & (\registers~553_q ))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) 
// ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & (\registers~585_q )) # (\read_addr2[0]~input_o  & ((\registers~617_q )))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~553_q ),
	.datac(!\registers~585_q ),
	.datad(!\registers~617_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(!\registers~521_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2586_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2586 .extended_lut = "on";
defparam \registers~2586 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \registers~2586 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N36
cyclonev_lcell_comb \registers~1688 (
// Equation(s):
// \registers~1688_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2586_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2586_combout  & (\registers~649_q )) # (\registers~2586_combout  & ((\registers~681_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2586_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2586_combout  & (((\registers~713_q )))) # (\registers~2586_combout  & (\registers~745_q )))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~745_q ),
	.datac(!\registers~713_q ),
	.datad(!\registers~2586_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~681_q ),
	.datag(!\registers~649_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1688_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1688 .extended_lut = "on";
defparam \registers~1688 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1688 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N0
cyclonev_lcell_comb \registers~2590 (
// Equation(s):
// \registers~2590_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~777_q  & (!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & (((\registers~809_q ) # (\read_addr2[2]~input_o ))))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (((\registers~841_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~873_q ))) ) )

	.dataa(!\registers~873_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~841_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~809_q ),
	.datag(!\registers~777_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2590_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2590 .extended_lut = "on";
defparam \registers~2590 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2590 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y1_N42
cyclonev_lcell_comb \registers~1692 (
// Equation(s):
// \registers~1692_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2590_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2590_combout  & (\registers~905_q )) # (\registers~2590_combout  & ((\registers~937_q )))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2590_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2590_combout  & (((\registers~969_q )))) # (\registers~2590_combout  & (\registers~1001_q )))) ) )

	.dataa(!\registers~1001_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~969_q ),
	.datad(!\registers~2590_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~937_q ),
	.datag(!\registers~905_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1692_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1692 .extended_lut = "on";
defparam \registers~1692 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1692 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N12
cyclonev_lcell_comb \registers~2581 (
// Equation(s):
// \registers~2581_combout  = ( \registers~73_q  & ( \read_addr2[0]~input_o  & ( ((!\read_addr2[1]~input_o  & (\registers~41_q )) # (\read_addr2[1]~input_o  & ((\registers~105_q )))) # (\read_addr2[2]~input_o ) ) ) ) # ( !\registers~73_q  & ( 
// \read_addr2[0]~input_o  & ( ((!\read_addr2[1]~input_o  & (\registers~41_q )) # (\read_addr2[1]~input_o  & ((\registers~105_q )))) # (\read_addr2[2]~input_o ) ) ) ) # ( \registers~73_q  & ( !\read_addr2[0]~input_o  & ( (\read_addr2[1]~input_o  & 
// !\read_addr2[2]~input_o ) ) ) )

	.dataa(!\registers~41_q ),
	.datab(!\registers~105_q ),
	.datac(!\read_addr2[1]~input_o ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\registers~73_q ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2581_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2581 .extended_lut = "off";
defparam \registers~2581 .lut_mask = 64'h00000F0053FF53FF;
defparam \registers~2581 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N54
cyclonev_lcell_comb \registers~1680 (
// Equation(s):
// \registers~1680_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2581_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2581_combout  & (\registers~137_q )) # (\registers~2581_combout  & (((\registers~169_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2581_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2581_combout  & (\registers~201_q )) # (\registers~2581_combout  & (((\registers~233_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2581_combout ),
	.datac(!\registers~201_q ),
	.datad(!\registers~233_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~169_q ),
	.datag(!\registers~137_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1680_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1680 .extended_lut = "on";
defparam \registers~1680 .lut_mask = 64'h2626263737372637;
defparam \registers~1680 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N48
cyclonev_lcell_comb \read_data2~88 (
// Equation(s):
// \read_data2~88_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (((\registers~1680_combout )))) # (\read_addr2[3]~input_o  & (\registers~1684_combout )))) ) ) # ( \read_addr2[4]~input_o  & ( 
// ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1688_combout )) # (\read_addr2[3]~input_o  & ((\registers~1692_combout )))))) ) )

	.dataa(!\read_addr2[3]~input_o ),
	.datab(!\registers~1684_combout ),
	.datac(!\registers~1688_combout ),
	.datad(!\Equal1~0_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1692_combout ),
	.datag(!\registers~1680_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~88 .extended_lut = "on";
defparam \read_data2~88 .lut_mask = 64'h1B000A001B005F00;
defparam \read_data2~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N54
cyclonev_lcell_comb \registers~2595 (
// Equation(s):
// \registers~2595_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~266_q )) # (\read_addr2[0]~input_o  & ((\registers~298_q ))))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & ((\registers~330_q ))) # (\read_addr2[0]~input_o  & (\registers~362_q ))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\registers~362_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~330_q ),
	.datad(!\registers~298_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(!\registers~266_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2595_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2595 .extended_lut = "on";
defparam \registers~2595 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \registers~2595 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N24
cyclonev_lcell_comb \registers~1700 (
// Equation(s):
// \registers~1700_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2595_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2595_combout  & (((\registers~394_q )))) # (\registers~2595_combout  & (\registers~426_q 
// )))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2595_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2595_combout  & (\registers~458_q )) # (\registers~2595_combout  & ((\registers~490_q )))))) ) )

	.dataa(!\registers~426_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~458_q ),
	.datad(!\registers~2595_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~490_q ),
	.datag(!\registers~394_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1700_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1700 .extended_lut = "on";
defparam \registers~1700 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1700 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N54
cyclonev_lcell_comb \registers~2599 (
// Equation(s):
// \registers~2599_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~522_q ))) # (\read_addr2[0]~input_o  & ((((\registers~554_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~586_q ))) # (\read_addr2[0]~input_o  & ((((\registers~618_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~586_q ),
	.datad(!\registers~554_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~618_q ),
	.datag(!\registers~522_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2599_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2599 .extended_lut = "on";
defparam \registers~2599 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2599 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N54
cyclonev_lcell_comb \registers~1704 (
// Equation(s):
// \registers~1704_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2599_combout  & (((\registers~650_q  & (\read_addr2[2]~input_o ))))) # (\registers~2599_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~682_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\registers~2599_combout  & (\registers~714_q  & (\read_addr2[2]~input_o ))) # (\registers~2599_combout  & (((!\read_addr2[2]~input_o ) # (\registers~746_q ))))) ) )

	.dataa(!\registers~682_q ),
	.datab(!\registers~2599_combout ),
	.datac(!\registers~714_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~746_q ),
	.datag(!\registers~650_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1704_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1704 .extended_lut = "on";
defparam \registers~1704 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1704 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N54
cyclonev_lcell_comb \registers~2603 (
// Equation(s):
// \registers~2603_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~778_q  & (!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & (((\registers~810_q ) # (\read_addr2[2]~input_o ))))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (((\registers~842_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~874_q ))) ) )

	.dataa(!\registers~874_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~842_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~810_q ),
	.datag(!\registers~778_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2603_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2603 .extended_lut = "on";
defparam \registers~2603 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2603 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N42
cyclonev_lcell_comb \registers~1708 (
// Equation(s):
// \registers~1708_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2603_combout  & (\read_addr2[2]~input_o  & (\registers~906_q ))) # (\registers~2603_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~938_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2603_combout  & (\read_addr2[2]~input_o  & (\registers~970_q ))) # (\registers~2603_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~1002_q ))))) ) )

	.dataa(!\registers~2603_combout ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~970_q ),
	.datad(!\registers~1002_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~938_q ),
	.datag(!\registers~906_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1708_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1708 .extended_lut = "on";
defparam \registers~1708 .lut_mask = 64'h4646465757574657;
defparam \registers~1708 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N30
cyclonev_lcell_comb \registers~2594 (
// Equation(s):
// \registers~2594_combout  = ( \registers~74_q  & ( \registers~42_q  & ( (!\read_addr2[0]~input_o  & (((!\read_addr2[2]~input_o  & \read_addr2[1]~input_o )))) # (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # 
// (\registers~106_q ))) ) ) ) # ( !\registers~74_q  & ( \registers~42_q  & ( (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # (\registers~106_q ))) ) ) ) # ( \registers~74_q  & ( !\registers~42_q  & ( 
// (!\read_addr2[2]~input_o  & (\read_addr2[1]~input_o  & ((!\read_addr2[0]~input_o ) # (\registers~106_q )))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( !\registers~74_q  & ( !\registers~42_q  & ( (\read_addr2[0]~input_o  & 
// (((\registers~106_q  & \read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\registers~106_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\read_addr2[2]~input_o ),
	.datad(!\read_addr2[1]~input_o ),
	.datae(!\registers~74_q ),
	.dataf(!\registers~42_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2594_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2594 .extended_lut = "off";
defparam \registers~2594 .lut_mask = 64'h031303D3331333D3;
defparam \registers~2594 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N54
cyclonev_lcell_comb \registers~1696 (
// Equation(s):
// \registers~1696_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2594_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2594_combout  & (\registers~138_q )) # (\registers~2594_combout  & ((\registers~170_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2594_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2594_combout  & ((\registers~202_q ))) # (\registers~2594_combout  & (\registers~234_q ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~234_q ),
	.datac(!\registers~202_q ),
	.datad(!\registers~170_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2594_combout ),
	.datag(!\registers~138_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1696_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1696 .extended_lut = "on";
defparam \registers~1696 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1696 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N30
cyclonev_lcell_comb \read_data2~84 (
// Equation(s):
// \read_data2~84_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (((\registers~1696_combout )))) # (\read_addr2[3]~input_o  & (\registers~1700_combout )))) ) ) # ( \read_addr2[4]~input_o  & ( 
// ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1704_combout )) # (\read_addr2[3]~input_o  & ((\registers~1708_combout )))))) ) )

	.dataa(!\registers~1700_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\registers~1704_combout ),
	.datad(!\read_addr2[3]~input_o ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1708_combout ),
	.datag(!\registers~1696_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~84 .extended_lut = "on";
defparam \read_data2~84 .lut_mask = 64'h0C440C000C440CCC;
defparam \read_data2~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N36
cyclonev_lcell_comb \registers~2616 (
// Equation(s):
// \registers~2616_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~779_q )) # (\read_addr2[0]~input_o  & (((\registers~811_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~843_q )) # (\read_addr2[0]~input_o  & (((\registers~875_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~843_q ),
	.datad(!\registers~811_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~875_q ),
	.datag(!\registers~779_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2616_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2616 .extended_lut = "on";
defparam \registers~2616 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2616 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N24
cyclonev_lcell_comb \registers~1724 (
// Equation(s):
// \registers~1724_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2616_combout  & (\read_addr2[2]~input_o  & (\registers~907_q ))) # (\registers~2616_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~939_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2616_combout  & (\read_addr2[2]~input_o  & (\registers~971_q ))) # (\registers~2616_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~1003_q ))))) ) )

	.dataa(!\registers~2616_combout ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~971_q ),
	.datad(!\registers~1003_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~939_q ),
	.datag(!\registers~907_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1724 .extended_lut = "on";
defparam \registers~1724 .lut_mask = 64'h4646465757574657;
defparam \registers~1724 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \registers~2608 (
// Equation(s):
// \registers~2608_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (((\registers~267_q  & !\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o )) # (\registers~299_q )))) ) ) # ( \read_addr2[1]~input_o  & 
// ( ((!\read_addr2[0]~input_o  & (((\registers~331_q  & !\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o )) # (\registers~363_q )))) ) )

	.dataa(!\registers~299_q ),
	.datab(!\registers~363_q ),
	.datac(!\registers~331_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~267_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2608_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2608 .extended_lut = "on";
defparam \registers~2608 .lut_mask = 64'h0F550F3300FF00FF;
defparam \registers~2608 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \registers~1716 (
// Equation(s):
// \registers~1716_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2608_combout  & (((\registers~395_q  & (\read_addr2[2]~input_o ))))) # (\registers~2608_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~427_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\registers~2608_combout  & (((\registers~459_q  & (\read_addr2[2]~input_o ))))) # (\registers~2608_combout  & ((((!\read_addr2[2]~input_o ) # (\registers~491_q ))))) ) )

	.dataa(!\registers~2608_combout ),
	.datab(!\registers~427_q ),
	.datac(!\registers~459_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~491_q ),
	.datag(!\registers~395_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1716 .extended_lut = "on";
defparam \registers~1716 .lut_mask = 64'h551B550A551B555F;
defparam \registers~1716 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \registers~2612 (
// Equation(s):
// \registers~2612_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~523_q )) # (\read_addr2[0]~input_o  & (((\registers~555_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~587_q )) # (\read_addr2[0]~input_o  & (((\registers~619_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~587_q ),
	.datad(!\registers~555_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~619_q ),
	.datag(!\registers~523_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2612_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2612 .extended_lut = "on";
defparam \registers~2612 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2612 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N24
cyclonev_lcell_comb \registers~1720 (
// Equation(s):
// \registers~1720_combout  = ( !\read_addr2[1]~input_o  & ( ((!\registers~2612_combout  & (((\registers~651_q  & \read_addr2[2]~input_o )))) # (\registers~2612_combout  & (((!\read_addr2[2]~input_o )) # (\registers~683_q )))) ) ) # ( \read_addr2[1]~input_o  
// & ( ((!\registers~2612_combout  & (((\registers~715_q  & \read_addr2[2]~input_o )))) # (\registers~2612_combout  & (((!\read_addr2[2]~input_o )) # (\registers~747_q )))) ) )

	.dataa(!\registers~683_q ),
	.datab(!\registers~747_q ),
	.datac(!\registers~715_q ),
	.datad(!\registers~2612_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~651_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1720 .extended_lut = "on";
defparam \registers~1720 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1720 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N6
cyclonev_lcell_comb \registers~2607 (
// Equation(s):
// \registers~2607_combout  = ( \registers~75_q  & ( \registers~43_q  & ( (!\read_addr2[0]~input_o  & (((!\read_addr2[2]~input_o  & \read_addr2[1]~input_o )))) # (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # 
// (\registers~107_q ))) ) ) ) # ( !\registers~75_q  & ( \registers~43_q  & ( (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # (\registers~107_q ))) ) ) ) # ( \registers~75_q  & ( !\registers~43_q  & ( 
// (!\read_addr2[2]~input_o  & (\read_addr2[1]~input_o  & ((!\read_addr2[0]~input_o ) # (\registers~107_q )))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) ) # ( !\registers~75_q  & ( !\registers~43_q  & ( (\read_addr2[0]~input_o  & 
// (((\registers~107_q  & \read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\registers~107_q ),
	.datac(!\read_addr2[2]~input_o ),
	.datad(!\read_addr2[1]~input_o ),
	.datae(!\registers~75_q ),
	.dataf(!\registers~43_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2607_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2607 .extended_lut = "off";
defparam \registers~2607 .lut_mask = 64'h051505B5551555B5;
defparam \registers~2607 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \registers~1712 (
// Equation(s):
// \registers~1712_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2607_combout  & (((\registers~139_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2607_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~171_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\registers~2607_combout  & (((\registers~203_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2607_combout  & ((((!\read_addr2[2]~input_o ) # (\registers~235_q ))))) ) )

	.dataa(!\registers~2607_combout ),
	.datab(!\registers~171_q ),
	.datac(!\registers~203_q ),
	.datad(!\registers~235_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~139_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1712 .extended_lut = "on";
defparam \registers~1712 .lut_mask = 64'h555555551B1B0A5F;
defparam \registers~1712 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \read_data2~80 (
// Equation(s):
// \read_data2~80_combout  = ( !\read_addr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & ((\registers~1712_combout ))) # (\read_addr2[3]~input_o  & (\registers~1716_combout ))))) ) ) # ( \read_addr2[4]~input_o  & ( 
// ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & ((\registers~1720_combout ))) # (\read_addr2[3]~input_o  & (\registers~1724_combout ))))) ) )

	.dataa(!\registers~1724_combout ),
	.datab(!\registers~1716_combout ),
	.datac(!\registers~1720_combout ),
	.datad(!\read_addr2[3]~input_o ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\registers~1712_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~80 .extended_lut = "on";
defparam \read_data2~80 .lut_mask = 64'h0F330F5500000000;
defparam \read_data2~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N30
cyclonev_lcell_comb \registers~2625 (
// Equation(s):
// \registers~2625_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~524_q )) # (\read_addr2[0]~input_o  & (((\registers~556_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~588_q )) # (\read_addr2[0]~input_o  & (((\registers~620_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~588_q ),
	.datad(!\registers~620_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~556_q ),
	.datag(!\registers~524_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2625 .extended_lut = "on";
defparam \registers~2625 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2625 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N6
cyclonev_lcell_comb \registers~1736 (
// Equation(s):
// \registers~1736_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2625_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2625_combout  & ((\registers~652_q ))) # (\registers~2625_combout  & (\registers~684_q ))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2625_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2625_combout  & ((\registers~716_q ))) # (\registers~2625_combout  & (\registers~748_q ))))) ) )

	.dataa(!\registers~684_q ),
	.datab(!\registers~748_q ),
	.datac(!\registers~716_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2625_combout ),
	.datag(!\registers~652_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1736_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1736 .extended_lut = "on";
defparam \registers~1736 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~1736 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N0
cyclonev_lcell_comb \registers~2621 (
// Equation(s):
// \registers~2621_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~268_q )) # (\read_addr2[0]~input_o  & ((\registers~300_q ))))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & ((\registers~332_q ))) # (\read_addr2[0]~input_o  & (\registers~364_q ))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\registers~364_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~332_q ),
	.datad(!\registers~300_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(!\registers~268_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2621_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2621 .extended_lut = "on";
defparam \registers~2621 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \registers~2621 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N18
cyclonev_lcell_comb \registers~1732 (
// Equation(s):
// \registers~1732_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2621_combout  & (((\registers~396_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2621_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~428_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\registers~2621_combout  & (((\registers~460_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2621_combout  & ((((!\read_addr2[2]~input_o ) # (\registers~492_q ))))) ) )

	.dataa(!\registers~2621_combout ),
	.datab(!\registers~428_q ),
	.datac(!\registers~460_q ),
	.datad(!\registers~492_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~396_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1732_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1732 .extended_lut = "on";
defparam \registers~1732 .lut_mask = 64'h555555551B1B0A5F;
defparam \registers~1732 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N36
cyclonev_lcell_comb \registers~2629 (
// Equation(s):
// \registers~2629_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~780_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~812_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\read_addr2[0]~input_o  & (((\registers~844_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~876_q ))) ) )

	.dataa(!\registers~876_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~844_q ),
	.datad(!\registers~812_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~780_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2629 .extended_lut = "on";
defparam \registers~2629 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2629 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y2_N36
cyclonev_lcell_comb \registers~1740 (
// Equation(s):
// \registers~1740_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2629_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2629_combout  & (\registers~908_q )) # (\registers~2629_combout  & (((\registers~940_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2629_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2629_combout  & (\registers~972_q )) # (\registers~2629_combout  & (((\registers~1004_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2629_combout ),
	.datac(!\registers~972_q ),
	.datad(!\registers~940_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~1004_q ),
	.datag(!\registers~908_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1740_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1740 .extended_lut = "on";
defparam \registers~1740 .lut_mask = 64'h2637262626373737;
defparam \registers~1740 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N42
cyclonev_lcell_comb \registers~2620 (
// Equation(s):
// \registers~2620_combout  = ( \registers~76_q  & ( \registers~108_q  & ( (!\read_addr2[2]~input_o  & (((\registers~44_q  & \read_addr2[0]~input_o )) # (\read_addr2[1]~input_o ))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( 
// !\registers~76_q  & ( \registers~108_q  & ( (\read_addr2[0]~input_o  & (((\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # (\registers~44_q ))) ) ) ) # ( \registers~76_q  & ( !\registers~108_q  & ( (!\read_addr2[0]~input_o  & 
// (((!\read_addr2[2]~input_o  & \read_addr2[1]~input_o )))) # (\read_addr2[0]~input_o  & (((\registers~44_q  & !\read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) ) # ( !\registers~76_q  & ( !\registers~108_q  & ( (\read_addr2[0]~input_o  & 
// (((\registers~44_q  & !\read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\registers~44_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\read_addr2[2]~input_o ),
	.datad(!\read_addr2[1]~input_o ),
	.datae(!\registers~76_q ),
	.dataf(!\registers~108_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2620_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2620 .extended_lut = "off";
defparam \registers~2620 .lut_mask = 64'h130313C3133313F3;
defparam \registers~2620 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N48
cyclonev_lcell_comb \registers~1728 (
// Equation(s):
// \registers~1728_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2620_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2620_combout  & (((\registers~140_q )))) # (\registers~2620_combout  & (\registers~172_q 
// )))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2620_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2620_combout  & (\registers~204_q )) # (\registers~2620_combout  & ((\registers~236_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~172_q ),
	.datac(!\registers~204_q ),
	.datad(!\registers~2620_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~236_q ),
	.datag(!\registers~140_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1728_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1728 .extended_lut = "on";
defparam \registers~1728 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1728 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y5_N45
cyclonev_lcell_comb \read_data2~76 (
// Equation(s):
// \read_data2~76_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1728_combout )) # (\read_addr2[3]~input_o  & (((\registers~1732_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( (!\Equal1~0_combout 
//  & ((!\read_addr2[3]~input_o  & (\registers~1736_combout )) # (\read_addr2[3]~input_o  & (((\registers~1740_combout )))))) ) )

	.dataa(!\read_addr2[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\registers~1736_combout ),
	.datad(!\registers~1732_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1740_combout ),
	.datag(!\registers~1728_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~76 .extended_lut = "on";
defparam \read_data2~76 .lut_mask = 64'h084C0808084C4C4C;
defparam \read_data2~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N48
cyclonev_lcell_comb \registers~2642 (
// Equation(s):
// \registers~2642_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~781_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~813_q ))) ) ) # ( \read_addr2[1]~input_o  
// & ( (!\read_addr2[0]~input_o  & (((\registers~845_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\registers~877_q ) # (\read_addr2[2]~input_o ))))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\registers~813_q ),
	.datac(!\registers~845_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~877_q ),
	.datag(!\registers~781_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2642 .extended_lut = "on";
defparam \registers~2642 .lut_mask = 64'h1B550A551B555F55;
defparam \registers~2642 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y2_N0
cyclonev_lcell_comb \registers~1756 (
// Equation(s):
// \registers~1756_combout  = ( !\read_addr2[1]~input_o  & ( ((!\registers~2642_combout  & (\registers~909_q  & ((\read_addr2[2]~input_o )))) # (\registers~2642_combout  & (((!\read_addr2[2]~input_o ) # (\registers~941_q ))))) ) ) # ( \read_addr2[1]~input_o  
// & ( (!\registers~2642_combout  & (((\registers~973_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2642_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~1005_q ))) ) )

	.dataa(!\registers~1005_q ),
	.datab(!\registers~2642_combout ),
	.datac(!\registers~973_q ),
	.datad(!\registers~941_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~909_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1756_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1756 .extended_lut = "on";
defparam \registers~1756 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1756 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N42
cyclonev_lcell_comb \registers~2638 (
// Equation(s):
// \registers~2638_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~525_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\registers~557_q ) # (\read_addr2[2]~input_o ))))) ) ) # ( \read_addr2[1]~input_o  
// & ( (!\read_addr2[0]~input_o  & (((\registers~589_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~621_q ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\registers~621_q ),
	.datac(!\registers~589_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~557_q ),
	.datag(!\registers~525_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2638 .extended_lut = "on";
defparam \registers~2638 .lut_mask = 64'h0A551B555F551B55;
defparam \registers~2638 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N54
cyclonev_lcell_comb \registers~1752 (
// Equation(s):
// \registers~1752_combout  = ( !\read_addr2[1]~input_o  & ( ((!\registers~2638_combout  & (\registers~653_q  & (\read_addr2[2]~input_o ))) # (\registers~2638_combout  & (((!\read_addr2[2]~input_o ) # (\registers~685_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2638_combout  & (((\registers~717_q  & (\read_addr2[2]~input_o ))))) # (\registers~2638_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~749_q ))) ) )

	.dataa(!\registers~749_q ),
	.datab(!\registers~2638_combout ),
	.datac(!\registers~717_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~685_q ),
	.datag(!\registers~653_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1752_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1752 .extended_lut = "on";
defparam \registers~1752 .lut_mask = 64'h330C331D333F331D;
defparam \registers~1752 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N0
cyclonev_lcell_comb \registers~2634 (
// Equation(s):
// \registers~2634_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~269_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~301_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\read_addr2[0]~input_o  & (((\registers~333_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~365_q ))) ) )

	.dataa(!\registers~365_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~333_q ),
	.datad(!\registers~301_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~269_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2634 .extended_lut = "on";
defparam \registers~2634 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2634 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y4_N51
cyclonev_lcell_comb \registers~1748 (
// Equation(s):
// \registers~1748_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2634_combout  & (((\registers~397_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2634_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~429_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\registers~2634_combout  & (((\registers~461_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2634_combout  & ((((!\read_addr2[2]~input_o ) # (\registers~493_q ))))) ) )

	.dataa(!\registers~2634_combout ),
	.datab(!\registers~429_q ),
	.datac(!\registers~461_q ),
	.datad(!\registers~493_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~397_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1748_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1748 .extended_lut = "on";
defparam \registers~1748 .lut_mask = 64'h555555551B1B0A5F;
defparam \registers~1748 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N18
cyclonev_lcell_comb \registers~2633 (
// Equation(s):
// \registers~2633_combout  = ( \registers~77_q  & ( \registers~45_q  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[1]~input_o  & (\read_addr2[0]~input_o )) # (\read_addr2[1]~input_o  & ((!\read_addr2[0]~input_o ) # (\registers~109_q ))))) # 
// (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( !\registers~77_q  & ( \registers~45_q  & ( (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\registers~109_q )) # (\read_addr2[2]~input_o ))) ) ) ) # ( \registers~77_q  & ( 
// !\registers~45_q  & ( (!\read_addr2[2]~input_o  & (\read_addr2[1]~input_o  & ((!\read_addr2[0]~input_o ) # (\registers~109_q )))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( !\registers~77_q  & ( !\registers~45_q  & ( 
// (\read_addr2[0]~input_o  & (((\read_addr2[1]~input_o  & \registers~109_q )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[1]~input_o ),
	.datac(!\read_addr2[0]~input_o ),
	.datad(!\registers~109_q ),
	.datae(!\registers~77_q ),
	.dataf(!\registers~45_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2633 .extended_lut = "off";
defparam \registers~2633 .lut_mask = 64'h050725270D0F2D2F;
defparam \registers~2633 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N0
cyclonev_lcell_comb \registers~1744 (
// Equation(s):
// \registers~1744_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2633_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2633_combout  & (((\registers~141_q )))) # (\registers~2633_combout  & (\registers~173_q 
// )))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2633_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2633_combout  & (\registers~205_q )) # (\registers~2633_combout  & ((\registers~237_q )))))) ) )

	.dataa(!\registers~173_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~205_q ),
	.datad(!\registers~2633_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~237_q ),
	.datag(!\registers~141_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1744_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1744 .extended_lut = "on";
defparam \registers~1744 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1744 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N39
cyclonev_lcell_comb \read_data2~72 (
// Equation(s):
// \read_data2~72_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & (((!\read_addr2[3]~input_o  & (\registers~1744_combout )) # (\read_addr2[3]~input_o  & ((\registers~1748_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( (!\Equal1~0_combout 
//  & ((!\read_addr2[3]~input_o  & (((\registers~1752_combout )))) # (\read_addr2[3]~input_o  & (\registers~1756_combout )))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\registers~1756_combout ),
	.datac(!\registers~1752_combout ),
	.datad(!\read_addr2[3]~input_o ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1748_combout ),
	.datag(!\registers~1744_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~72 .extended_lut = "on";
defparam \read_data2~72 .lut_mask = 64'h0A000A220AAA0A22;
defparam \read_data2~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N42
cyclonev_lcell_comb \registers~2647 (
// Equation(s):
// \registers~2647_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~270_q )) # (\read_addr2[0]~input_o  & (((\registers~302_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~334_q )) # (\read_addr2[0]~input_o  & (((\registers~366_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~334_q ),
	.datad(!\registers~366_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~302_q ),
	.datag(!\registers~270_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2647_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2647 .extended_lut = "on";
defparam \registers~2647 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2647 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N6
cyclonev_lcell_comb \registers~1764 (
// Equation(s):
// \registers~1764_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2647_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2647_combout  & (\registers~398_q )) # (\registers~2647_combout  & (((\registers~430_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2647_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2647_combout  & (\registers~462_q )) # (\registers~2647_combout  & (((\registers~494_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2647_combout ),
	.datac(!\registers~462_q ),
	.datad(!\registers~430_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~494_q ),
	.datag(!\registers~398_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1764_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1764 .extended_lut = "on";
defparam \registers~1764 .lut_mask = 64'h2637262626373737;
defparam \registers~1764 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N24
cyclonev_lcell_comb \registers~2651 (
// Equation(s):
// \registers~2651_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~526_q  & (!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & (((\registers~558_q ) # (\read_addr2[2]~input_o ))))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (((\registers~590_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~622_q ))) ) )

	.dataa(!\registers~622_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~590_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~558_q ),
	.datag(!\registers~526_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2651_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2651 .extended_lut = "on";
defparam \registers~2651 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2651 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N18
cyclonev_lcell_comb \registers~1768 (
// Equation(s):
// \registers~1768_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2651_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2651_combout  & (\registers~654_q )) # (\registers~2651_combout  & (((\registers~686_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2651_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2651_combout  & (\registers~718_q )) # (\registers~2651_combout  & (((\registers~750_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2651_combout ),
	.datac(!\registers~718_q ),
	.datad(!\registers~686_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~750_q ),
	.datag(!\registers~654_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1768_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1768 .extended_lut = "on";
defparam \registers~1768 .lut_mask = 64'h2637262626373737;
defparam \registers~1768 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N54
cyclonev_lcell_comb \registers~2655 (
// Equation(s):
// \registers~2655_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (((\registers~782_q )))) # (\read_addr2[0]~input_o  & (\registers~814_q )))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) 
// ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & (\registers~846_q )) # (\read_addr2[0]~input_o  & ((\registers~878_q )))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~814_q ),
	.datac(!\registers~846_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~878_q ),
	.datag(!\registers~782_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2655_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2655 .extended_lut = "on";
defparam \registers~2655 .lut_mask = 64'h0A770A550A770AFF;
defparam \registers~2655 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N18
cyclonev_lcell_comb \registers~1772 (
// Equation(s):
// \registers~1772_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2655_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2655_combout  & (\registers~910_q )) # (\registers~2655_combout  & ((\registers~942_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2655_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2655_combout  & ((\registers~974_q ))) # (\registers~2655_combout  & (\registers~1006_q ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~1006_q ),
	.datac(!\registers~974_q ),
	.datad(!\registers~942_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2655_combout ),
	.datag(!\registers~910_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1772_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1772 .extended_lut = "on";
defparam \registers~1772 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1772 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N39
cyclonev_lcell_comb \registers~2646 (
// Equation(s):
// \registers~2646_combout  = ( \registers~78_q  & ( \read_addr2[2]~input_o  & ( \read_addr2[0]~input_o  ) ) ) # ( !\registers~78_q  & ( \read_addr2[2]~input_o  & ( \read_addr2[0]~input_o  ) ) ) # ( \registers~78_q  & ( !\read_addr2[2]~input_o  & ( 
// (!\read_addr2[1]~input_o  & (\read_addr2[0]~input_o  & (\registers~46_q ))) # (\read_addr2[1]~input_o  & ((!\read_addr2[0]~input_o ) # ((\registers~110_q )))) ) ) ) # ( !\registers~78_q  & ( !\read_addr2[2]~input_o  & ( (\read_addr2[0]~input_o  & 
// ((!\read_addr2[1]~input_o  & (\registers~46_q )) # (\read_addr2[1]~input_o  & ((\registers~110_q ))))) ) ) )

	.dataa(!\read_addr2[1]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~46_q ),
	.datad(!\registers~110_q ),
	.datae(!\registers~78_q ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2646 .extended_lut = "off";
defparam \registers~2646 .lut_mask = 64'h0213465733333333;
defparam \registers~2646 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N42
cyclonev_lcell_comb \registers~1760 (
// Equation(s):
// \registers~1760_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2646_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2646_combout  & (\registers~142_q )) # (\registers~2646_combout  & (((\registers~174_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2646_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2646_combout  & (\registers~206_q )) # (\registers~2646_combout  & (((\registers~238_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2646_combout ),
	.datac(!\registers~206_q ),
	.datad(!\registers~174_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~238_q ),
	.datag(!\registers~142_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1760_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1760 .extended_lut = "on";
defparam \registers~1760 .lut_mask = 64'h2637262626373737;
defparam \registers~1760 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N6
cyclonev_lcell_comb \read_data2~68 (
// Equation(s):
// \read_data2~68_combout  = ( !\read_addr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & ((\registers~1760_combout ))) # (\read_addr2[3]~input_o  & (\registers~1764_combout ))))) ) ) # ( \read_addr2[4]~input_o  & ( 
// ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1768_combout )) # (\read_addr2[3]~input_o  & ((\registers~1772_combout )))))) ) )

	.dataa(!\registers~1764_combout ),
	.datab(!\read_addr2[3]~input_o ),
	.datac(!\registers~1768_combout ),
	.datad(!\registers~1772_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\registers~1760_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~68 .extended_lut = "on";
defparam \read_data2~68 .lut_mask = 64'h1D1D0C3F00000000;
defparam \read_data2~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N6
cyclonev_lcell_comb \registers~2660 (
// Equation(s):
// \registers~2660_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~271_q ))) # (\read_addr2[0]~input_o  & ((((\registers~303_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~335_q ))) # (\read_addr2[0]~input_o  & ((((\registers~367_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~335_q ),
	.datad(!\registers~303_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~367_q ),
	.datag(!\registers~271_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2660_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2660 .extended_lut = "on";
defparam \registers~2660 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2660 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \registers~1780 (
// Equation(s):
// \registers~1780_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2660_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2660_combout  & ((\registers~399_q ))) # (\registers~2660_combout  & (\registers~431_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2660_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2660_combout  & (\registers~463_q )) # (\registers~2660_combout  & ((\registers~495_q )))))) ) )

	.dataa(!\registers~431_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~463_q ),
	.datad(!\registers~495_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2660_combout ),
	.datag(!\registers~399_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1780_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1780 .extended_lut = "on";
defparam \registers~1780 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1780 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N6
cyclonev_lcell_comb \registers~2664 (
// Equation(s):
// \registers~2664_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~527_q )) # (\read_addr2[0]~input_o  & (((\registers~559_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~591_q )) # (\read_addr2[0]~input_o  & (((\registers~623_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~591_q ),
	.datad(!\registers~559_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~623_q ),
	.datag(!\registers~527_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2664_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2664 .extended_lut = "on";
defparam \registers~2664 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2664 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N30
cyclonev_lcell_comb \registers~1784 (
// Equation(s):
// \registers~1784_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2664_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2664_combout  & (\registers~655_q )) # (\registers~2664_combout  & ((\registers~687_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2664_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2664_combout  & (((\registers~719_q )))) # (\registers~2664_combout  & (\registers~751_q )))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~751_q ),
	.datac(!\registers~719_q ),
	.datad(!\registers~2664_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~687_q ),
	.datag(!\registers~655_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1784_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1784 .extended_lut = "on";
defparam \registers~1784 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1784 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N0
cyclonev_lcell_comb \registers~2668 (
// Equation(s):
// \registers~2668_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~783_q  & (!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & (((\registers~815_q ) # (\read_addr2[2]~input_o ))))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (((\registers~847_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~879_q ))) ) )

	.dataa(!\registers~879_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~847_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~815_q ),
	.datag(!\registers~783_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2668_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2668 .extended_lut = "on";
defparam \registers~2668 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2668 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N18
cyclonev_lcell_comb \registers~1788 (
// Equation(s):
// \registers~1788_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2668_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2668_combout  & ((\registers~911_q ))) # (\registers~2668_combout  & (\registers~943_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2668_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2668_combout  & (\registers~975_q )) # (\registers~2668_combout  & ((\registers~1007_q )))))) ) )

	.dataa(!\registers~943_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~975_q ),
	.datad(!\registers~1007_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2668_combout ),
	.datag(!\registers~911_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1788_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1788 .extended_lut = "on";
defparam \registers~1788 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1788 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N48
cyclonev_lcell_comb \registers~2659 (
// Equation(s):
// \registers~2659_combout  = ( \registers~79_q  & ( \registers~47_q  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\read_addr2[1]~input_o ))) # (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\registers~111_q )) # 
// (\read_addr2[2]~input_o ))) ) ) ) # ( !\registers~79_q  & ( \registers~47_q  & ( (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\registers~111_q )) # (\read_addr2[2]~input_o ))) ) ) ) # ( \registers~79_q  & ( !\registers~47_q  & ( 
// (!\read_addr2[2]~input_o  & (\read_addr2[1]~input_o  & ((!\read_addr2[0]~input_o ) # (\registers~111_q )))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) ) # ( !\registers~79_q  & ( !\registers~47_q  & ( (\read_addr2[0]~input_o  & 
// (((\read_addr2[1]~input_o  & \registers~111_q )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\read_addr2[1]~input_o ),
	.datad(!\registers~111_q ),
	.datae(!\registers~79_q ),
	.dataf(!\registers~47_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2659_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2659 .extended_lut = "off";
defparam \registers~2659 .lut_mask = 64'h1115191D5155595D;
defparam \registers~2659 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \registers~1776 (
// Equation(s):
// \registers~1776_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2659_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2659_combout  & ((\registers~143_q ))) # (\registers~2659_combout  & (\registers~175_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2659_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2659_combout  & (\registers~207_q )) # (\registers~2659_combout  & ((\registers~239_q )))))) ) )

	.dataa(!\registers~175_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~207_q ),
	.datad(!\registers~239_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2659_combout ),
	.datag(!\registers~143_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1776 .extended_lut = "on";
defparam \registers~1776 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1776 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N54
cyclonev_lcell_comb \read_data2~64 (
// Equation(s):
// \read_data2~64_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (((\registers~1776_combout )))) # (\read_addr2[3]~input_o  & (\registers~1780_combout )))) ) ) # ( \read_addr2[4]~input_o  & ( 
// ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1784_combout )) # (\read_addr2[3]~input_o  & ((\registers~1788_combout )))))) ) )

	.dataa(!\registers~1780_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\registers~1784_combout ),
	.datad(!\read_addr2[3]~input_o ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1788_combout ),
	.datag(!\registers~1776_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~64 .extended_lut = "on";
defparam \read_data2~64 .lut_mask = 64'h0C440C000C440CCC;
defparam \read_data2~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N6
cyclonev_lcell_comb \registers~2673 (
// Equation(s):
// \registers~2673_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~272_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~304_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\read_addr2[0]~input_o  & (((\registers~336_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~368_q ))) ) )

	.dataa(!\registers~368_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~336_q ),
	.datad(!\registers~304_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~272_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2673_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2673 .extended_lut = "on";
defparam \registers~2673 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2673 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y1_N42
cyclonev_lcell_comb \registers~1796 (
// Equation(s):
// \registers~1796_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2673_combout  & (((\registers~400_q  & (\read_addr2[2]~input_o ))))) # (\registers~2673_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~432_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\registers~2673_combout  & (\registers~464_q  & (\read_addr2[2]~input_o ))) # (\registers~2673_combout  & (((!\read_addr2[2]~input_o ) # (\registers~496_q ))))) ) )

	.dataa(!\registers~432_q ),
	.datab(!\registers~2673_combout ),
	.datac(!\registers~464_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~496_q ),
	.datag(!\registers~400_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1796_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1796 .extended_lut = "on";
defparam \registers~1796 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1796 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y2_N57
cyclonev_lcell_comb \registers~2677 (
// Equation(s):
// \registers~2677_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~528_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~560_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\read_addr2[0]~input_o  & (((\registers~592_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~624_q ))) ) )

	.dataa(!\registers~624_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~592_q ),
	.datad(!\registers~560_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~528_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2677_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2677 .extended_lut = "on";
defparam \registers~2677 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2677 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y2_N0
cyclonev_lcell_comb \registers~1800 (
// Equation(s):
// \registers~1800_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2677_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2677_combout  & ((\registers~656_q ))) # (\registers~2677_combout  & (\registers~688_q ))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2677_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2677_combout  & ((\registers~720_q ))) # (\registers~2677_combout  & (\registers~752_q ))))) ) )

	.dataa(!\registers~752_q ),
	.datab(!\registers~688_q ),
	.datac(!\registers~720_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2677_combout ),
	.datag(!\registers~656_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1800_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1800 .extended_lut = "on";
defparam \registers~1800 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1800 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N6
cyclonev_lcell_comb \registers~2681 (
// Equation(s):
// \registers~2681_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (((\registers~784_q  & !\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o )) # (\registers~816_q )))) ) ) # ( \read_addr2[1]~input_o  & 
// ( ((!\read_addr2[0]~input_o  & (((\registers~848_q  & !\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o )) # (\registers~880_q )))) ) )

	.dataa(!\registers~816_q ),
	.datab(!\registers~880_q ),
	.datac(!\registers~848_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~784_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2681_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2681 .extended_lut = "on";
defparam \registers~2681 .lut_mask = 64'h0F550F3300FF00FF;
defparam \registers~2681 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N30
cyclonev_lcell_comb \registers~1804 (
// Equation(s):
// \registers~1804_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2681_combout  & (((\registers~912_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2681_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~944_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\registers~2681_combout  & (\registers~976_q  & ((\read_addr2[2]~input_o )))) # (\registers~2681_combout  & (((!\read_addr2[2]~input_o ) # (\registers~1008_q ))))) ) )

	.dataa(!\registers~944_q ),
	.datab(!\registers~2681_combout ),
	.datac(!\registers~976_q ),
	.datad(!\registers~1008_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~912_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1804_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1804 .extended_lut = "on";
defparam \registers~1804 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~1804 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N51
cyclonev_lcell_comb \registers~2672 (
// Equation(s):
// \registers~2672_combout  = ( \registers~80_q  & ( \registers~112_q  & ( (!\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o  & \registers~48_q )) # (\read_addr2[1]~input_o ))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( 
// !\registers~80_q  & ( \registers~112_q  & ( (\read_addr2[0]~input_o  & (((\registers~48_q ) # (\read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) ) # ( \registers~80_q  & ( !\registers~112_q  & ( (!\read_addr2[2]~input_o  & 
// ((!\read_addr2[1]~input_o  & (\read_addr2[0]~input_o  & \registers~48_q )) # (\read_addr2[1]~input_o  & (!\read_addr2[0]~input_o )))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( !\registers~80_q  & ( !\registers~112_q  & ( 
// (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o  & \registers~48_q )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[1]~input_o ),
	.datac(!\read_addr2[0]~input_o ),
	.datad(!\registers~48_q ),
	.datae(!\registers~80_q ),
	.dataf(!\registers~112_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2672_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2672 .extended_lut = "off";
defparam \registers~2672 .lut_mask = 64'h050D252D070F272F;
defparam \registers~2672 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N48
cyclonev_lcell_comb \registers~1792 (
// Equation(s):
// \registers~1792_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2672_combout  & (\read_addr2[2]~input_o  & (\registers~144_q ))) # (\registers~2672_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~176_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2672_combout  & (\read_addr2[2]~input_o  & (\registers~208_q ))) # (\registers~2672_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~240_q ))))) ) )

	.dataa(!\registers~2672_combout ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~208_q ),
	.datad(!\registers~176_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~240_q ),
	.datag(!\registers~144_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1792_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1792 .extended_lut = "on";
defparam \registers~1792 .lut_mask = 64'h4657464646575757;
defparam \registers~1792 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y1_N54
cyclonev_lcell_comb \read_data2~60 (
// Equation(s):
// \read_data2~60_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & (((!\read_addr2[3]~input_o  & ((\registers~1792_combout ))) # (\read_addr2[3]~input_o  & (\registers~1796_combout ))))) ) ) # ( \read_addr2[4]~input_o  & ( 
// ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1800_combout )) # (\read_addr2[3]~input_o  & ((\registers~1804_combout )))))) ) )

	.dataa(!\registers~1796_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\registers~1800_combout ),
	.datad(!\registers~1804_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\read_addr2[3]~input_o ),
	.datag(!\registers~1792_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~60 .extended_lut = "on";
defparam \read_data2~60 .lut_mask = 64'h0C0C0C0C444400CC;
defparam \read_data2~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N42
cyclonev_lcell_comb \registers~2694 (
// Equation(s):
// \registers~2694_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~785_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ) # (\registers~817_q ))))) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~849_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~881_q ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\registers~881_q ),
	.datac(!\registers~849_q ),
	.datad(!\registers~817_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~785_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2694_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2694 .extended_lut = "on";
defparam \registers~2694 .lut_mask = 64'h0A5F1B1B55555555;
defparam \registers~2694 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N48
cyclonev_lcell_comb \registers~1820 (
// Equation(s):
// \registers~1820_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2694_combout  & (\read_addr2[2]~input_o  & (\registers~913_q ))) # (\registers~2694_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~945_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2694_combout  & (\read_addr2[2]~input_o  & (\registers~977_q ))) # (\registers~2694_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~1009_q ))))) ) )

	.dataa(!\registers~2694_combout ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~977_q ),
	.datad(!\registers~1009_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~945_q ),
	.datag(!\registers~913_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1820_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1820 .extended_lut = "on";
defparam \registers~1820 .lut_mask = 64'h4646465757574657;
defparam \registers~1820 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N42
cyclonev_lcell_comb \registers~2690 (
// Equation(s):
// \registers~2690_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~529_q )) # (\read_addr2[0]~input_o  & (((\registers~561_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~593_q )) # (\read_addr2[0]~input_o  & (((\registers~625_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~593_q ),
	.datad(!\registers~561_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~625_q ),
	.datag(!\registers~529_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2690_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2690 .extended_lut = "on";
defparam \registers~2690 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2690 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N24
cyclonev_lcell_comb \registers~1816 (
// Equation(s):
// \registers~1816_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2690_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2690_combout  & (((\registers~657_q )))) # (\registers~2690_combout  & (\registers~689_q 
// )))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2690_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2690_combout  & (\registers~721_q )) # (\registers~2690_combout  & ((\registers~753_q )))))) ) )

	.dataa(!\registers~689_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~721_q ),
	.datad(!\registers~2690_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~753_q ),
	.datag(!\registers~657_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1816_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1816 .extended_lut = "on";
defparam \registers~1816 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1816 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N0
cyclonev_lcell_comb \registers~2686 (
// Equation(s):
// \registers~2686_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & ((\registers~273_q ))) # (\read_addr2[0]~input_o  & (\registers~305_q ))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) 
// ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~337_q )) # (\read_addr2[0]~input_o  & ((\registers~369_q ))))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\registers~305_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~337_q ),
	.datad(!\registers~369_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(!\registers~273_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2686_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2686 .extended_lut = "on";
defparam \registers~2686 .lut_mask = 64'h0C0C0C0C777733FF;
defparam \registers~2686 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \registers~1812 (
// Equation(s):
// \registers~1812_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2686_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2686_combout  & (\registers~401_q )) # (\registers~2686_combout  & (((\registers~433_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2686_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2686_combout  & (\registers~465_q )) # (\registers~2686_combout  & (((\registers~497_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2686_combout ),
	.datac(!\registers~465_q ),
	.datad(!\registers~433_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~497_q ),
	.datag(!\registers~401_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1812_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1812 .extended_lut = "on";
defparam \registers~1812 .lut_mask = 64'h2637262626373737;
defparam \registers~1812 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N12
cyclonev_lcell_comb \registers~2685 (
// Equation(s):
// \registers~2685_combout  = ( \registers~81_q  & ( \registers~113_q  & ( (!\read_addr2[2]~input_o  & (((\registers~49_q  & \read_addr2[0]~input_o )) # (\read_addr2[1]~input_o ))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( 
// !\registers~81_q  & ( \registers~113_q  & ( (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~49_q )) # (\read_addr2[1]~input_o ))) ) ) ) # ( \registers~81_q  & ( !\registers~113_q  & ( (!\read_addr2[1]~input_o  & 
// (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~49_q )))) # (\read_addr2[1]~input_o  & ((!\read_addr2[2]~input_o  $ (\read_addr2[0]~input_o )))) ) ) ) # ( !\registers~81_q  & ( !\registers~113_q  & ( (\read_addr2[0]~input_o  & 
// (((!\read_addr2[1]~input_o  & \registers~49_q )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\read_addr2[1]~input_o ),
	.datab(!\registers~49_q ),
	.datac(!\read_addr2[2]~input_o ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\registers~81_q ),
	.dataf(!\registers~113_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2685_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2685 .extended_lut = "off";
defparam \registers~2685 .lut_mask = 64'h002F502F007F507F;
defparam \registers~2685 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N0
cyclonev_lcell_comb \registers~1808 (
// Equation(s):
// \registers~1808_combout  = ( !\read_addr2[1]~input_o  & ( ((!\registers~2685_combout  & (\registers~145_q  & (\read_addr2[2]~input_o ))) # (\registers~2685_combout  & (((!\read_addr2[2]~input_o ) # (\registers~177_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2685_combout  & (((\registers~209_q  & (\read_addr2[2]~input_o ))))) # (\registers~2685_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~241_q ))) ) )

	.dataa(!\registers~241_q ),
	.datab(!\registers~2685_combout ),
	.datac(!\registers~209_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~177_q ),
	.datag(!\registers~145_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1808_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1808 .extended_lut = "on";
defparam \registers~1808 .lut_mask = 64'h330C331D333F331D;
defparam \registers~1808 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y4_N30
cyclonev_lcell_comb \read_data2~56 (
// Equation(s):
// \read_data2~56_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & (((!\read_addr2[3]~input_o  & (\registers~1808_combout )) # (\read_addr2[3]~input_o  & ((\registers~1812_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( (!\Equal1~0_combout 
//  & (((!\read_addr2[3]~input_o  & ((\registers~1816_combout ))) # (\read_addr2[3]~input_o  & (\registers~1820_combout ))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\registers~1820_combout ),
	.datac(!\registers~1816_combout ),
	.datad(!\registers~1812_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\read_addr2[3]~input_o ),
	.datag(!\registers~1808_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~56 .extended_lut = "on";
defparam \read_data2~56 .lut_mask = 64'h0A0A0A0A00AA2222;
defparam \read_data2~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N36
cyclonev_lcell_comb \registers~2699 (
// Equation(s):
// \registers~2699_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~274_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~306_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~338_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ) # (\registers~370_q ))))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\registers~306_q ),
	.datac(!\registers~338_q ),
	.datad(!\registers~370_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~274_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2699_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2699 .extended_lut = "on";
defparam \registers~2699 .lut_mask = 64'h1B1B0A5F55555555;
defparam \registers~2699 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \registers~1828 (
// Equation(s):
// \registers~1828_combout  = ( !\read_addr2[1]~input_o  & ( ((!\registers~2699_combout  & (\registers~402_q  & ((\read_addr2[2]~input_o )))) # (\registers~2699_combout  & (((!\read_addr2[2]~input_o ) # (\registers~434_q ))))) ) ) # ( \read_addr2[1]~input_o  
// & ( (!\registers~2699_combout  & (((\registers~466_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2699_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~498_q ))) ) )

	.dataa(!\registers~498_q ),
	.datab(!\registers~2699_combout ),
	.datac(!\registers~466_q ),
	.datad(!\registers~434_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~402_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1828_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1828 .extended_lut = "on";
defparam \registers~1828 .lut_mask = 64'h333333330C3F1D1D;
defparam \registers~1828 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \registers~2703 (
// Equation(s):
// \registers~2703_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~530_q )) # (\read_addr2[0]~input_o  & (((\registers~562_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~594_q )) # (\read_addr2[0]~input_o  & (((\registers~626_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~594_q ),
	.datad(!\registers~562_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~626_q ),
	.datag(!\registers~530_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2703_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2703 .extended_lut = "on";
defparam \registers~2703 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2703 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N42
cyclonev_lcell_comb \registers~1832 (
// Equation(s):
// \registers~1832_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2703_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2703_combout  & (\registers~658_q )) # (\registers~2703_combout  & ((\registers~690_q )))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2703_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2703_combout  & (((\registers~722_q )))) # (\registers~2703_combout  & (\registers~754_q )))) ) )

	.dataa(!\registers~754_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~722_q ),
	.datad(!\registers~2703_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~690_q ),
	.datag(!\registers~658_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1832_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1832 .extended_lut = "on";
defparam \registers~1832 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~1832 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N42
cyclonev_lcell_comb \registers~2707 (
// Equation(s):
// \registers~2707_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~786_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~818_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~850_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ) # (\registers~882_q ))))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\registers~818_q ),
	.datac(!\registers~850_q ),
	.datad(!\registers~882_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~786_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2707_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2707 .extended_lut = "on";
defparam \registers~2707 .lut_mask = 64'h1B1B0A5F55555555;
defparam \registers~2707 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N36
cyclonev_lcell_comb \registers~1836 (
// Equation(s):
// \registers~1836_combout  = ( !\read_addr2[1]~input_o  & ( ((!\registers~2707_combout  & (((\registers~914_q  & \read_addr2[2]~input_o )))) # (\registers~2707_combout  & (((!\read_addr2[2]~input_o )) # (\registers~946_q )))) ) ) # ( \read_addr2[1]~input_o  
// & ( ((!\registers~2707_combout  & (((\registers~978_q  & \read_addr2[2]~input_o )))) # (\registers~2707_combout  & (((!\read_addr2[2]~input_o )) # (\registers~1010_q )))) ) )

	.dataa(!\registers~946_q ),
	.datab(!\registers~1010_q ),
	.datac(!\registers~978_q ),
	.datad(!\registers~2707_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~914_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1836_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1836 .extended_lut = "on";
defparam \registers~1836 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1836 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N42
cyclonev_lcell_comb \registers~2698 (
// Equation(s):
// \registers~2698_combout  = ( \registers~82_q  & ( \registers~114_q  & ( (!\read_addr2[2]~input_o  & (((\registers~50_q  & \read_addr2[0]~input_o )) # (\read_addr2[1]~input_o ))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( 
// !\registers~82_q  & ( \registers~114_q  & ( (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\read_addr2[1]~input_o )) # (\registers~50_q ))) ) ) ) # ( \registers~82_q  & ( !\registers~114_q  & ( (!\read_addr2[1]~input_o  & 
// (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~50_q )))) # (\read_addr2[1]~input_o  & ((!\read_addr2[2]~input_o  $ (\read_addr2[0]~input_o )))) ) ) ) # ( !\registers~82_q  & ( !\registers~114_q  & ( (\read_addr2[0]~input_o  & 
// (((\registers~50_q  & !\read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\registers~50_q ),
	.datab(!\read_addr2[1]~input_o ),
	.datac(!\read_addr2[2]~input_o ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\registers~82_q ),
	.dataf(!\registers~114_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2698_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2698 .extended_lut = "off";
defparam \registers~2698 .lut_mask = 64'h004F304F007F307F;
defparam \registers~2698 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y2_N30
cyclonev_lcell_comb \registers~1824 (
// Equation(s):
// \registers~1824_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2698_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2698_combout  & ((\registers~146_q ))) # (\registers~2698_combout  & (\registers~178_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2698_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2698_combout  & (\registers~210_q )) # (\registers~2698_combout  & ((\registers~242_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~178_q ),
	.datac(!\registers~210_q ),
	.datad(!\registers~242_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2698_combout ),
	.datag(!\registers~146_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1824_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1824 .extended_lut = "on";
defparam \registers~1824 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1824 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N18
cyclonev_lcell_comb \read_data2~52 (
// Equation(s):
// \read_data2~52_combout  = ( !\read_addr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & ((\registers~1824_combout ))) # (\read_addr2[3]~input_o  & (\registers~1828_combout ))))) ) ) # ( \read_addr2[4]~input_o  & ( 
// ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1832_combout )) # (\read_addr2[3]~input_o  & ((\registers~1836_combout )))))) ) )

	.dataa(!\read_addr2[3]~input_o ),
	.datab(!\registers~1828_combout ),
	.datac(!\registers~1832_combout ),
	.datad(!\registers~1836_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\registers~1824_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~52 .extended_lut = "on";
defparam \read_data2~52 .lut_mask = 64'h1B1B0A5F00000000;
defparam \read_data2~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N6
cyclonev_lcell_comb \registers~2712 (
// Equation(s):
// \registers~2712_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~275_q ))) # (\read_addr2[0]~input_o  & ((((\registers~307_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~339_q ))) # (\read_addr2[0]~input_o  & ((((\registers~371_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~339_q ),
	.datad(!\registers~371_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~307_q ),
	.datag(!\registers~275_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2712_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2712 .extended_lut = "on";
defparam \registers~2712 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2712 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N6
cyclonev_lcell_comb \registers~1844 (
// Equation(s):
// \registers~1844_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2712_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2712_combout  & (\registers~403_q )) # (\registers~2712_combout  & (((\registers~435_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2712_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2712_combout  & (\registers~467_q )) # (\registers~2712_combout  & (((\registers~499_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2712_combout ),
	.datac(!\registers~467_q ),
	.datad(!\registers~499_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~435_q ),
	.datag(!\registers~403_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1844_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1844 .extended_lut = "on";
defparam \registers~1844 .lut_mask = 64'h2626263737372637;
defparam \registers~1844 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N0
cyclonev_lcell_comb \registers~2716 (
// Equation(s):
// \registers~2716_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~531_q ))) # (\read_addr2[0]~input_o  & ((((\registers~563_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~595_q ))) # (\read_addr2[0]~input_o  & ((((\registers~627_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~595_q ),
	.datad(!\registers~563_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~627_q ),
	.datag(!\registers~531_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2716_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2716 .extended_lut = "on";
defparam \registers~2716 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2716 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N36
cyclonev_lcell_comb \registers~1848 (
// Equation(s):
// \registers~1848_combout  = ( !\read_addr2[1]~input_o  & ( ((!\registers~2716_combout  & (((\registers~659_q  & \read_addr2[2]~input_o )))) # (\registers~2716_combout  & (((!\read_addr2[2]~input_o )) # (\registers~691_q )))) ) ) # ( \read_addr2[1]~input_o  
// & ( ((!\registers~2716_combout  & (((\registers~723_q  & \read_addr2[2]~input_o )))) # (\registers~2716_combout  & (((!\read_addr2[2]~input_o )) # (\registers~755_q )))) ) )

	.dataa(!\registers~691_q ),
	.datab(!\registers~755_q ),
	.datac(!\registers~723_q ),
	.datad(!\registers~2716_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~659_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1848_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1848 .extended_lut = "on";
defparam \registers~1848 .lut_mask = 64'h00FF00FF0F550F33;
defparam \registers~1848 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N6
cyclonev_lcell_comb \registers~2720 (
// Equation(s):
// \registers~2720_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~787_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~819_q ))) ) ) # ( \read_addr2[1]~input_o  
// & ( ((!\read_addr2[0]~input_o  & (\registers~851_q  & (!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & (((\registers~883_q ) # (\read_addr2[2]~input_o ))))) ) )

	.dataa(!\registers~819_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~851_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~883_q ),
	.datag(!\registers~787_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2720_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2720 .extended_lut = "on";
defparam \registers~2720 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~2720 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N42
cyclonev_lcell_comb \registers~1852 (
// Equation(s):
// \registers~1852_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2720_combout  & (\read_addr2[2]~input_o  & (\registers~915_q ))) # (\registers~2720_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~947_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2720_combout  & (\read_addr2[2]~input_o  & (\registers~979_q ))) # (\registers~2720_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~1011_q ))))) ) )

	.dataa(!\registers~2720_combout ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~979_q ),
	.datad(!\registers~1011_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~947_q ),
	.datag(!\registers~915_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1852_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1852 .extended_lut = "on";
defparam \registers~1852 .lut_mask = 64'h4646465757574657;
defparam \registers~1852 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N54
cyclonev_lcell_comb \registers~2711 (
// Equation(s):
// \registers~2711_combout  = ( \registers~83_q  & ( \registers~115_q  & ( (!\read_addr2[2]~input_o  & (((\registers~51_q  & \read_addr2[0]~input_o )) # (\read_addr2[1]~input_o ))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( 
// !\registers~83_q  & ( \registers~115_q  & ( (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\read_addr2[1]~input_o )) # (\registers~51_q ))) ) ) ) # ( \registers~83_q  & ( !\registers~115_q  & ( (!\read_addr2[1]~input_o  & 
// (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~51_q )))) # (\read_addr2[1]~input_o  & ((!\read_addr2[2]~input_o  $ (\read_addr2[0]~input_o )))) ) ) ) # ( !\registers~83_q  & ( !\registers~115_q  & ( (\read_addr2[0]~input_o  & 
// (((\registers~51_q  & !\read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\registers~51_q ),
	.datab(!\read_addr2[1]~input_o ),
	.datac(!\read_addr2[2]~input_o ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\registers~83_q ),
	.dataf(!\registers~115_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2711_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2711 .extended_lut = "off";
defparam \registers~2711 .lut_mask = 64'h004F304F007F307F;
defparam \registers~2711 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y2_N36
cyclonev_lcell_comb \registers~1840 (
// Equation(s):
// \registers~1840_combout  = ( !\read_addr2[1]~input_o  & ( ((!\registers~2711_combout  & (\registers~147_q  & (\read_addr2[2]~input_o ))) # (\registers~2711_combout  & (((!\read_addr2[2]~input_o ) # (\registers~179_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2711_combout  & (((\registers~211_q  & (\read_addr2[2]~input_o ))))) # (\registers~2711_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~243_q ))) ) )

	.dataa(!\registers~243_q ),
	.datab(!\registers~2711_combout ),
	.datac(!\registers~211_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~179_q ),
	.datag(!\registers~147_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1840_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1840 .extended_lut = "on";
defparam \registers~1840 .lut_mask = 64'h330C331D333F331D;
defparam \registers~1840 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N30
cyclonev_lcell_comb \read_data2~48 (
// Equation(s):
// \read_data2~48_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (((\registers~1840_combout )))) # (\read_addr2[3]~input_o  & (\registers~1844_combout )))) ) ) # ( \read_addr2[4]~input_o  & ( (!\Equal1~0_combout 
//  & (((!\read_addr2[3]~input_o  & (\registers~1848_combout )) # (\read_addr2[3]~input_o  & ((\registers~1852_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\registers~1844_combout ),
	.datac(!\registers~1848_combout ),
	.datad(!\read_addr2[3]~input_o ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1852_combout ),
	.datag(!\registers~1840_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~48 .extended_lut = "on";
defparam \read_data2~48 .lut_mask = 64'h0A220A000A220AAA;
defparam \read_data2~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N48
cyclonev_lcell_comb \registers~2733 (
// Equation(s):
// \registers~2733_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~788_q ))) # (\read_addr2[0]~input_o  & ((((\registers~820_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~852_q ))) # (\read_addr2[0]~input_o  & ((((\registers~884_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~852_q ),
	.datad(!\registers~884_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~820_q ),
	.datag(!\registers~788_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2733_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2733 .extended_lut = "on";
defparam \registers~2733 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2733 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y5_N33
cyclonev_lcell_comb \registers~1868 (
// Equation(s):
// \registers~1868_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2733_combout  & (\read_addr2[2]~input_o  & (\registers~916_q ))) # (\registers~2733_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~948_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2733_combout  & (\read_addr2[2]~input_o  & (\registers~980_q ))) # (\registers~2733_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~1012_q ))))) ) )

	.dataa(!\registers~2733_combout ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~980_q ),
	.datad(!\registers~948_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~1012_q ),
	.datag(!\registers~916_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1868_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1868 .extended_lut = "on";
defparam \registers~1868 .lut_mask = 64'h4657464646575757;
defparam \registers~1868 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N36
cyclonev_lcell_comb \registers~2729 (
// Equation(s):
// \registers~2729_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~532_q )) # (\read_addr2[0]~input_o  & (((\registers~564_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~596_q )) # (\read_addr2[0]~input_o  & (((\registers~628_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~596_q ),
	.datad(!\registers~628_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~564_q ),
	.datag(!\registers~532_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2729_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2729 .extended_lut = "on";
defparam \registers~2729 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2729 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N54
cyclonev_lcell_comb \registers~1864 (
// Equation(s):
// \registers~1864_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2729_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2729_combout  & ((\registers~660_q ))) # (\registers~2729_combout  & (\registers~692_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2729_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2729_combout  & (\registers~724_q )) # (\registers~2729_combout  & ((\registers~756_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~692_q ),
	.datac(!\registers~724_q ),
	.datad(!\registers~756_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2729_combout ),
	.datag(!\registers~660_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1864_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1864 .extended_lut = "on";
defparam \registers~1864 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1864 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N30
cyclonev_lcell_comb \registers~2725 (
// Equation(s):
// \registers~2725_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & (\registers~276_q )) # (\read_addr2[0]~input_o  & ((\registers~308_q )))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) 
// ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (((\registers~340_q )))) # (\read_addr2[0]~input_o  & (\registers~372_q )))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~372_q ),
	.datac(!\registers~340_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~308_q ),
	.datag(!\registers~276_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2725_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2725 .extended_lut = "on";
defparam \registers~2725 .lut_mask = 64'h0A550A770AFF0A77;
defparam \registers~2725 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N24
cyclonev_lcell_comb \registers~1860 (
// Equation(s):
// \registers~1860_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2725_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2725_combout  & (\registers~404_q )) # (\registers~2725_combout  & (((\registers~436_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2725_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2725_combout  & (\registers~468_q )) # (\registers~2725_combout  & (((\registers~500_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2725_combout ),
	.datac(!\registers~468_q ),
	.datad(!\registers~436_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~500_q ),
	.datag(!\registers~404_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1860_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1860 .extended_lut = "on";
defparam \registers~1860 .lut_mask = 64'h2637262626373737;
defparam \registers~1860 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N42
cyclonev_lcell_comb \registers~2724 (
// Equation(s):
// \registers~2724_combout  = ( \registers~84_q  & ( \registers~116_q  & ( (!\read_addr2[2]~input_o  & (((\registers~52_q  & \read_addr2[0]~input_o )) # (\read_addr2[1]~input_o ))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( 
// !\registers~84_q  & ( \registers~116_q  & ( (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\read_addr2[1]~input_o )) # (\registers~52_q ))) ) ) ) # ( \registers~84_q  & ( !\registers~116_q  & ( (!\read_addr2[0]~input_o  & 
// (((\read_addr2[1]~input_o  & !\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\registers~52_q  & !\read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) ) # ( !\registers~84_q  & ( !\registers~116_q  & ( (\read_addr2[0]~input_o  & 
// (((\registers~52_q  & !\read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\registers~52_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\read_addr2[1]~input_o ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\registers~84_q ),
	.dataf(!\registers~116_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2724_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2724 .extended_lut = "off";
defparam \registers~2724 .lut_mask = 64'h10331C3313331F33;
defparam \registers~2724 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N54
cyclonev_lcell_comb \registers~1856 (
// Equation(s):
// \registers~1856_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2724_combout  & (((\registers~148_q  & (\read_addr2[2]~input_o ))))) # (\registers~2724_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~180_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\registers~2724_combout  & (\registers~212_q  & (\read_addr2[2]~input_o ))) # (\registers~2724_combout  & (((!\read_addr2[2]~input_o ) # (\registers~244_q ))))) ) )

	.dataa(!\registers~180_q ),
	.datab(!\registers~2724_combout ),
	.datac(!\registers~212_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~244_q ),
	.datag(!\registers~148_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1856_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1856 .extended_lut = "on";
defparam \registers~1856 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1856 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y6_N3
cyclonev_lcell_comb \read_data2~44 (
// Equation(s):
// \read_data2~44_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & (((!\read_addr2[3]~input_o  & (\registers~1856_combout )) # (\read_addr2[3]~input_o  & ((\registers~1860_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( (!\Equal1~0_combout 
//  & ((!\read_addr2[3]~input_o  & (((\registers~1864_combout )))) # (\read_addr2[3]~input_o  & (\registers~1868_combout )))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\registers~1868_combout ),
	.datac(!\registers~1864_combout ),
	.datad(!\read_addr2[3]~input_o ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1860_combout ),
	.datag(!\registers~1856_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~44 .extended_lut = "on";
defparam \read_data2~44 .lut_mask = 64'h0A000A220AAA0A22;
defparam \read_data2~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y3_N36
cyclonev_lcell_comb \registers~2746 (
// Equation(s):
// \registers~2746_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & ((\registers~789_q ))) # (\read_addr2[0]~input_o  & (\registers~821_q )))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & ((\registers~853_q ))) # (\read_addr2[0]~input_o  & (\registers~885_q )))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\registers~821_q ),
	.datab(!\registers~885_q ),
	.datac(!\registers~853_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(!\registers~789_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2746_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2746 .extended_lut = "on";
defparam \registers~2746 .lut_mask = 64'h0F000F0055FF33FF;
defparam \registers~2746 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N24
cyclonev_lcell_comb \registers~1884 (
// Equation(s):
// \registers~1884_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2746_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2746_combout  & ((\registers~917_q ))) # (\registers~2746_combout  & (\registers~949_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2746_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2746_combout  & (\registers~981_q )) # (\registers~2746_combout  & ((\registers~1013_q )))))) ) )

	.dataa(!\registers~949_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~981_q ),
	.datad(!\registers~1013_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2746_combout ),
	.datag(!\registers~917_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1884_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1884 .extended_lut = "on";
defparam \registers~1884 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1884 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \registers~2742 (
// Equation(s):
// \registers~2742_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~533_q  & (!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & (((\registers~565_q ) # (\read_addr2[2]~input_o ))))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (((\registers~597_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~629_q ))) ) )

	.dataa(!\registers~629_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~597_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~565_q ),
	.datag(!\registers~533_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2742_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2742 .extended_lut = "on";
defparam \registers~2742 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2742 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N18
cyclonev_lcell_comb \registers~1880 (
// Equation(s):
// \registers~1880_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2742_combout  & (((\registers~661_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2742_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~693_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\registers~2742_combout  & (\registers~725_q  & ((\read_addr2[2]~input_o )))) # (\registers~2742_combout  & (((!\read_addr2[2]~input_o ) # (\registers~757_q ))))) ) )

	.dataa(!\registers~693_q ),
	.datab(!\registers~2742_combout ),
	.datac(!\registers~725_q ),
	.datad(!\registers~757_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~661_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1880_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1880 .extended_lut = "on";
defparam \registers~1880 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~1880 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N36
cyclonev_lcell_comb \registers~2738 (
// Equation(s):
// \registers~2738_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~277_q )) # (\read_addr2[0]~input_o  & ((\registers~309_q ))))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (((\registers~341_q )))) # (\read_addr2[0]~input_o  & (\registers~373_q )))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\registers~373_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~341_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~309_q ),
	.datag(!\registers~277_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2738_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2738 .extended_lut = "on";
defparam \registers~2738 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2738 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N0
cyclonev_lcell_comb \registers~1876 (
// Equation(s):
// \registers~1876_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2738_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2738_combout  & (\registers~405_q )) # (\registers~2738_combout  & ((\registers~437_q )))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2738_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2738_combout  & ((\registers~469_q ))) # (\registers~2738_combout  & (\registers~501_q ))))) ) )

	.dataa(!\registers~501_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~469_q ),
	.datad(!\registers~437_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2738_combout ),
	.datag(!\registers~405_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1876_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1876 .extended_lut = "on";
defparam \registers~1876 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~1876 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N36
cyclonev_lcell_comb \registers~2737 (
// Equation(s):
// \registers~2737_combout  = ( \registers~85_q  & ( \read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & ((!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~117_q ))) ) ) ) # ( !\registers~85_q  & ( 
// \read_addr2[1]~input_o  & ( (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~117_q ))) ) ) ) # ( \registers~85_q  & ( !\read_addr2[1]~input_o  & ( (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~53_q ))) ) ) ) # ( 
// !\registers~85_q  & ( !\read_addr2[1]~input_o  & ( (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~53_q ))) ) ) )

	.dataa(!\registers~117_q ),
	.datab(!\registers~53_q ),
	.datac(!\read_addr2[0]~input_o ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\registers~85_q ),
	.dataf(!\read_addr2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2737_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2737 .extended_lut = "off";
defparam \registers~2737 .lut_mask = 64'h030F030F050FF50F;
defparam \registers~2737 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N6
cyclonev_lcell_comb \registers~1872 (
// Equation(s):
// \registers~1872_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2737_combout  & (\read_addr2[2]~input_o  & (\registers~149_q ))) # (\registers~2737_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~181_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2737_combout  & (\read_addr2[2]~input_o  & (\registers~213_q ))) # (\registers~2737_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~245_q ))))) ) )

	.dataa(!\registers~2737_combout ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~213_q ),
	.datad(!\registers~245_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~181_q ),
	.datag(!\registers~149_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1872_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1872 .extended_lut = "on";
defparam \registers~1872 .lut_mask = 64'h4646465757574657;
defparam \registers~1872 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y3_N30
cyclonev_lcell_comb \read_data2~40 (
// Equation(s):
// \read_data2~40_combout  = ( !\read_addr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1872_combout )) # (\read_addr2[3]~input_o  & ((\registers~1876_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( (!\Equal1~0_combout 
//  & ((!\read_addr2[3]~input_o  & (((\registers~1880_combout )))) # (\read_addr2[3]~input_o  & (\registers~1884_combout )))) ) )

	.dataa(!\registers~1884_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\registers~1880_combout ),
	.datad(!\read_addr2[3]~input_o ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1876_combout ),
	.datag(!\registers~1872_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~40 .extended_lut = "on";
defparam \read_data2~40 .lut_mask = 64'h0C000C440CCC0C44;
defparam \read_data2~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N18
cyclonev_lcell_comb \registers~2759 (
// Equation(s):
// \registers~2759_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~790_q ))) # (\read_addr2[0]~input_o  & ((((\registers~822_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~854_q ))) # (\read_addr2[0]~input_o  & ((((\registers~886_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~854_q ),
	.datad(!\registers~822_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~886_q ),
	.datag(!\registers~790_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2759_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2759 .extended_lut = "on";
defparam \registers~2759 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2759 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N24
cyclonev_lcell_comb \registers~1900 (
// Equation(s):
// \registers~1900_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2759_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2759_combout  & (((\registers~918_q )))) # (\registers~2759_combout  & (\registers~950_q 
// )))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2759_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2759_combout  & (\registers~982_q )) # (\registers~2759_combout  & ((\registers~1014_q )))))) ) )

	.dataa(!\registers~950_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~982_q ),
	.datad(!\registers~2759_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~1014_q ),
	.datag(!\registers~918_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1900_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1900 .extended_lut = "on";
defparam \registers~1900 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1900 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \registers~2755 (
// Equation(s):
// \registers~2755_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~534_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~566_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\read_addr2[0]~input_o  & (((\registers~598_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~630_q ))) ) )

	.dataa(!\registers~630_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~598_q ),
	.datad(!\registers~566_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~534_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2755_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2755 .extended_lut = "on";
defparam \registers~2755 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2755 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N36
cyclonev_lcell_comb \registers~1896 (
// Equation(s):
// \registers~1896_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2755_combout  & (((\registers~662_q  & (\read_addr2[2]~input_o ))))) # (\registers~2755_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~694_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\registers~2755_combout  & (\registers~726_q  & (\read_addr2[2]~input_o ))) # (\registers~2755_combout  & (((!\read_addr2[2]~input_o ) # (\registers~758_q ))))) ) )

	.dataa(!\registers~694_q ),
	.datab(!\registers~2755_combout ),
	.datac(!\registers~726_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~758_q ),
	.datag(!\registers~662_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1896_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1896 .extended_lut = "on";
defparam \registers~1896 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1896 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N42
cyclonev_lcell_comb \registers~2751 (
// Equation(s):
// \registers~2751_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~278_q )) # (\read_addr2[0]~input_o  & ((\registers~310_q ))))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & ((\registers~342_q ))) # (\read_addr2[0]~input_o  & (\registers~374_q ))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\registers~374_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~342_q ),
	.datad(!\registers~310_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(!\registers~278_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2751_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2751 .extended_lut = "on";
defparam \registers~2751 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \registers~2751 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y1_N6
cyclonev_lcell_comb \registers~1892 (
// Equation(s):
// \registers~1892_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2751_combout  & (\read_addr2[2]~input_o  & (\registers~406_q ))) # (\registers~2751_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~438_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2751_combout  & (\read_addr2[2]~input_o  & (\registers~470_q ))) # (\registers~2751_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~502_q ))))) ) )

	.dataa(!\registers~2751_combout ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~470_q ),
	.datad(!\registers~502_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~438_q ),
	.datag(!\registers~406_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1892_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1892 .extended_lut = "on";
defparam \registers~1892 .lut_mask = 64'h4646465757574657;
defparam \registers~1892 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N48
cyclonev_lcell_comb \registers~2750 (
// Equation(s):
// \registers~2750_combout  = ( \registers~86_q  & ( \read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & ((!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~118_q ))) ) ) ) # ( !\registers~86_q  & ( 
// \read_addr2[1]~input_o  & ( (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~118_q ))) ) ) ) # ( \registers~86_q  & ( !\read_addr2[1]~input_o  & ( (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~54_q ))) ) ) ) # ( 
// !\registers~86_q  & ( !\read_addr2[1]~input_o  & ( (\read_addr2[0]~input_o  & ((\read_addr2[2]~input_o ) # (\registers~54_q ))) ) ) )

	.dataa(!\registers~54_q ),
	.datab(!\registers~118_q ),
	.datac(!\read_addr2[0]~input_o ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\registers~86_q ),
	.dataf(!\read_addr2[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2750_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2750 .extended_lut = "off";
defparam \registers~2750 .lut_mask = 64'h050F050F030FF30F;
defparam \registers~2750 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y2_N42
cyclonev_lcell_comb \registers~1888 (
// Equation(s):
// \registers~1888_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2750_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2750_combout  & ((\registers~150_q ))) # (\registers~2750_combout  & (\registers~182_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2750_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2750_combout  & (\registers~214_q )) # (\registers~2750_combout  & ((\registers~246_q )))))) ) )

	.dataa(!\registers~182_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~214_q ),
	.datad(!\registers~246_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2750_combout ),
	.datag(!\registers~150_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1888_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1888 .extended_lut = "on";
defparam \registers~1888 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1888 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N6
cyclonev_lcell_comb \read_data2~36 (
// Equation(s):
// \read_data2~36_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & (((!\read_addr2[3]~input_o  & (\registers~1888_combout )) # (\read_addr2[3]~input_o  & ((\registers~1892_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( (!\Equal1~0_combout 
//  & (((!\read_addr2[3]~input_o  & ((\registers~1896_combout ))) # (\read_addr2[3]~input_o  & (\registers~1900_combout ))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\registers~1900_combout ),
	.datac(!\registers~1896_combout ),
	.datad(!\registers~1892_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\read_addr2[3]~input_o ),
	.datag(!\registers~1888_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~36 .extended_lut = "on";
defparam \read_data2~36 .lut_mask = 64'h0A0A0A0A00AA2222;
defparam \read_data2~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N48
cyclonev_lcell_comb \registers~2768 (
// Equation(s):
// \registers~2768_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (((\registers~535_q )))) # (\read_addr2[0]~input_o  & (\registers~567_q )))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) 
// ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & (\registers~599_q )) # (\read_addr2[0]~input_o  & ((\registers~631_q )))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~567_q ),
	.datac(!\registers~599_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~631_q ),
	.datag(!\registers~535_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2768_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2768 .extended_lut = "on";
defparam \registers~2768 .lut_mask = 64'h0A770A550A770AFF;
defparam \registers~2768 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y6_N18
cyclonev_lcell_comb \registers~1912 (
// Equation(s):
// \registers~1912_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2768_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2768_combout  & (\registers~663_q )) # (\registers~2768_combout  & (((\registers~695_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2768_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2768_combout  & (\registers~727_q )) # (\registers~2768_combout  & (((\registers~759_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2768_combout ),
	.datac(!\registers~727_q ),
	.datad(!\registers~759_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~695_q ),
	.datag(!\registers~663_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1912_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1912 .extended_lut = "on";
defparam \registers~1912 .lut_mask = 64'h2626263737372637;
defparam \registers~1912 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N45
cyclonev_lcell_comb \registers~2764 (
// Equation(s):
// \registers~2764_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~279_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~311_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~343_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~375_q ))))) ) )

	.dataa(!\registers~311_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~343_q ),
	.datad(!\registers~375_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~279_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2764_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2764 .extended_lut = "on";
defparam \registers~2764 .lut_mask = 64'h1D1D0C3F33333333;
defparam \registers~2764 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N42
cyclonev_lcell_comb \registers~1908 (
// Equation(s):
// \registers~1908_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2764_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2764_combout  & (((\registers~407_q )))) # (\registers~2764_combout  & (\registers~439_q 
// )))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2764_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2764_combout  & (\registers~471_q )) # (\registers~2764_combout  & ((\registers~503_q )))))) ) )

	.dataa(!\registers~439_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~471_q ),
	.datad(!\registers~2764_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~503_q ),
	.datag(!\registers~407_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1908_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1908 .extended_lut = "on";
defparam \registers~1908 .lut_mask = 64'h03DD03CC03DD03FF;
defparam \registers~1908 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N48
cyclonev_lcell_comb \registers~2772 (
// Equation(s):
// \registers~2772_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~791_q )) # (\read_addr2[0]~input_o  & ((\registers~823_q ))))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (((\registers~855_q )))) # (\read_addr2[0]~input_o  & (\registers~887_q )))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\registers~887_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~855_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~823_q ),
	.datag(!\registers~791_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2772_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2772 .extended_lut = "on";
defparam \registers~2772 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2772 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y3_N12
cyclonev_lcell_comb \registers~1916 (
// Equation(s):
// \registers~1916_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2772_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2772_combout  & (\registers~919_q )) # (\registers~2772_combout  & ((\registers~951_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2772_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2772_combout  & (((\registers~983_q )))) # (\registers~2772_combout  & (\registers~1015_q )))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~1015_q ),
	.datac(!\registers~983_q ),
	.datad(!\registers~2772_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~951_q ),
	.datag(!\registers~919_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1916_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1916 .extended_lut = "on";
defparam \registers~1916 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1916 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N30
cyclonev_lcell_comb \registers~2763 (
// Equation(s):
// \registers~2763_combout  = ( \registers~87_q  & ( \registers~119_q  & ( (!\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o  & \registers~55_q )) # (\read_addr2[1]~input_o ))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) ) # ( 
// !\registers~87_q  & ( \registers~119_q  & ( (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~55_q )) # (\read_addr2[1]~input_o ))) ) ) ) # ( \registers~87_q  & ( !\registers~119_q  & ( (!\read_addr2[0]~input_o  & 
// (\read_addr2[1]~input_o  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o  & \registers~55_q )) # (\read_addr2[2]~input_o ))) ) ) ) # ( !\registers~87_q  & ( !\registers~119_q  & ( (\read_addr2[0]~input_o  & 
// (((!\read_addr2[1]~input_o  & \registers~55_q )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[1]~input_o ),
	.datac(!\registers~55_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\registers~87_q ),
	.dataf(!\registers~119_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2763_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2763 .extended_lut = "off";
defparam \registers~2763 .lut_mask = 64'h0455265515553755;
defparam \registers~2763 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y5_N48
cyclonev_lcell_comb \registers~1904 (
// Equation(s):
// \registers~1904_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2763_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2763_combout  & ((\registers~151_q ))) # (\registers~2763_combout  & (\registers~183_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2763_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2763_combout  & (\registers~215_q )) # (\registers~2763_combout  & ((\registers~247_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~183_q ),
	.datac(!\registers~215_q ),
	.datad(!\registers~247_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2763_combout ),
	.datag(!\registers~151_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1904_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1904 .extended_lut = "on";
defparam \registers~1904 .lut_mask = 64'h05050505BBBBAAFF;
defparam \registers~1904 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y7_N0
cyclonev_lcell_comb \read_data2~32 (
// Equation(s):
// \read_data2~32_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1904_combout )) # (\read_addr2[3]~input_o  & (((\registers~1908_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( (!\Equal1~0_combout 
//  & ((!\read_addr2[3]~input_o  & (\registers~1912_combout )) # (\read_addr2[3]~input_o  & (((\registers~1916_combout )))))) ) )

	.dataa(!\read_addr2[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\registers~1912_combout ),
	.datad(!\registers~1908_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1916_combout ),
	.datag(!\registers~1904_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~32 .extended_lut = "on";
defparam \read_data2~32 .lut_mask = 64'h084C0808084C4C4C;
defparam \read_data2~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N30
cyclonev_lcell_comb \registers~2785 (
// Equation(s):
// \registers~2785_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & (\registers~792_q )) # (\read_addr2[0]~input_o  & ((\registers~824_q )))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) 
// ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (((\registers~856_q )))) # (\read_addr2[0]~input_o  & (\registers~888_q )))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~888_q ),
	.datac(!\registers~856_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~824_q ),
	.datag(!\registers~792_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2785_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2785 .extended_lut = "on";
defparam \registers~2785 .lut_mask = 64'h0A550A770AFF0A77;
defparam \registers~2785 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y3_N0
cyclonev_lcell_comb \registers~1932 (
// Equation(s):
// \registers~1932_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2785_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2785_combout  & ((\registers~920_q ))) # (\registers~2785_combout  & (\registers~952_q ))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2785_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2785_combout  & ((\registers~984_q ))) # (\registers~2785_combout  & (\registers~1016_q ))))) ) )

	.dataa(!\registers~1016_q ),
	.datab(!\registers~952_q ),
	.datac(!\registers~984_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2785_combout ),
	.datag(!\registers~920_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1932_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1932 .extended_lut = "on";
defparam \registers~1932 .lut_mask = 64'h000F000FFF33FF55;
defparam \registers~1932 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y6_N30
cyclonev_lcell_comb \registers~2781 (
// Equation(s):
// \registers~2781_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~536_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~568_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\read_addr2[0]~input_o  & (((\registers~600_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~632_q ))) ) )

	.dataa(!\registers~632_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~600_q ),
	.datad(!\registers~568_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~536_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2781_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2781 .extended_lut = "on";
defparam \registers~2781 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2781 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y6_N0
cyclonev_lcell_comb \registers~1928 (
// Equation(s):
// \registers~1928_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2781_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2781_combout  & (\registers~664_q )) # (\registers~2781_combout  & ((\registers~696_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2781_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2781_combout  & (((\registers~728_q )))) # (\registers~2781_combout  & (\registers~760_q )))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~760_q ),
	.datac(!\registers~728_q ),
	.datad(!\registers~2781_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~696_q ),
	.datag(!\registers~664_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1928_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1928 .extended_lut = "on";
defparam \registers~1928 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1928 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N18
cyclonev_lcell_comb \registers~2777 (
// Equation(s):
// \registers~2777_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~280_q )) # (\read_addr2[0]~input_o  & (((\registers~312_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~344_q )) # (\read_addr2[0]~input_o  & (((\registers~376_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~344_q ),
	.datad(!\registers~312_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~376_q ),
	.datag(!\registers~280_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2777_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2777 .extended_lut = "on";
defparam \registers~2777 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2777 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y5_N12
cyclonev_lcell_comb \registers~1924 (
// Equation(s):
// \registers~1924_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2777_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2777_combout  & (\registers~408_q )) # (\registers~2777_combout  & ((\registers~440_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2777_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2777_combout  & ((\registers~472_q ))) # (\registers~2777_combout  & (\registers~504_q ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~504_q ),
	.datac(!\registers~472_q ),
	.datad(!\registers~440_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2777_combout ),
	.datag(!\registers~408_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1924_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1924 .extended_lut = "on";
defparam \registers~1924 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1924 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y5_N24
cyclonev_lcell_comb \registers~2776 (
// Equation(s):
// \registers~2776_combout  = ( \registers~88_q  & ( \registers~120_q  & ( (!\read_addr2[2]~input_o  & (((\registers~56_q  & \read_addr2[0]~input_o )) # (\read_addr2[1]~input_o ))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( 
// !\registers~88_q  & ( \registers~120_q  & ( (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\read_addr2[1]~input_o )) # (\registers~56_q ))) ) ) ) # ( \registers~88_q  & ( !\registers~120_q  & ( (!\read_addr2[0]~input_o  & 
// (((\read_addr2[1]~input_o  & !\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\registers~56_q  & !\read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) ) # ( !\registers~88_q  & ( !\registers~120_q  & ( (\read_addr2[0]~input_o  & 
// (((\registers~56_q  & !\read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\registers~56_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\read_addr2[1]~input_o ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\registers~88_q ),
	.dataf(!\registers~120_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2776_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2776 .extended_lut = "off";
defparam \registers~2776 .lut_mask = 64'h10331C3313331F33;
defparam \registers~2776 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N0
cyclonev_lcell_comb \registers~1920 (
// Equation(s):
// \registers~1920_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2776_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2776_combout  & (\registers~152_q )) # (\registers~2776_combout  & (((\registers~184_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2776_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2776_combout  & (\registers~216_q )) # (\registers~2776_combout  & (((\registers~248_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2776_combout ),
	.datac(!\registers~216_q ),
	.datad(!\registers~184_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~248_q ),
	.datag(!\registers~152_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1920_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1920 .extended_lut = "on";
defparam \registers~1920 .lut_mask = 64'h2637262626373737;
defparam \registers~1920 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N6
cyclonev_lcell_comb \read_data2~28 (
// Equation(s):
// \read_data2~28_combout  = ( !\read_addr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1920_combout )) # (\read_addr2[3]~input_o  & ((\registers~1924_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( (!\Equal1~0_combout 
//  & (((!\read_addr2[3]~input_o  & ((\registers~1928_combout ))) # (\read_addr2[3]~input_o  & (\registers~1932_combout ))))) ) )

	.dataa(!\registers~1932_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\registers~1928_combout ),
	.datad(!\registers~1924_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\read_addr2[3]~input_o ),
	.datag(!\registers~1920_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~28 .extended_lut = "on";
defparam \read_data2~28 .lut_mask = 64'h0C0C0C0C00CC4444;
defparam \read_data2~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N36
cyclonev_lcell_comb \registers~2790 (
// Equation(s):
// \registers~2790_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (((\registers~281_q )))) # (\read_addr2[0]~input_o  & (\registers~313_q )))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) 
// ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~345_q )) # (\read_addr2[0]~input_o  & ((\registers~377_q ))))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\registers~313_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~345_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~377_q ),
	.datag(!\registers~281_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2790_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2790 .extended_lut = "on";
defparam \registers~2790 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~2790 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N0
cyclonev_lcell_comb \registers~1940 (
// Equation(s):
// \registers~1940_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2790_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2790_combout  & ((\registers~409_q ))) # (\registers~2790_combout  & (\registers~441_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2790_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2790_combout  & (\registers~473_q )) # (\registers~2790_combout  & ((\registers~505_q )))))) ) )

	.dataa(!\registers~441_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~473_q ),
	.datad(!\registers~505_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2790_combout ),
	.datag(!\registers~409_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1940_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1940 .extended_lut = "on";
defparam \registers~1940 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~1940 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y2_N12
cyclonev_lcell_comb \registers~2794 (
// Equation(s):
// \registers~2794_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~537_q )) # (\read_addr2[0]~input_o  & (((\registers~569_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~601_q )) # (\read_addr2[0]~input_o  & (((\registers~633_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~601_q ),
	.datad(!\registers~633_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~569_q ),
	.datag(!\registers~537_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2794_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2794 .extended_lut = "on";
defparam \registers~2794 .lut_mask = 64'h1919193B3B3B193B;
defparam \registers~2794 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y2_N42
cyclonev_lcell_comb \registers~1944 (
// Equation(s):
// \registers~1944_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2794_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2794_combout  & (\registers~665_q )) # (\registers~2794_combout  & ((\registers~697_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2794_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2794_combout  & ((\registers~729_q ))) # (\registers~2794_combout  & (\registers~761_q ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~761_q ),
	.datac(!\registers~729_q ),
	.datad(!\registers~697_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2794_combout ),
	.datag(!\registers~665_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1944_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1944 .extended_lut = "on";
defparam \registers~1944 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1944 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N24
cyclonev_lcell_comb \registers~2798 (
// Equation(s):
// \registers~2798_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~793_q )) # (\read_addr2[0]~input_o  & ((\registers~825_q ))))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & ((\registers~857_q ))) # (\read_addr2[0]~input_o  & (\registers~889_q ))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\registers~889_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~857_q ),
	.datad(!\registers~825_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(!\registers~793_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2798_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2798 .extended_lut = "on";
defparam \registers~2798 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \registers~2798 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N12
cyclonev_lcell_comb \registers~1948 (
// Equation(s):
// \registers~1948_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2798_combout  & (\read_addr2[2]~input_o  & (\registers~921_q ))) # (\registers~2798_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~953_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2798_combout  & (\read_addr2[2]~input_o  & (\registers~985_q ))) # (\registers~2798_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~1017_q ))))) ) )

	.dataa(!\registers~2798_combout ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~985_q ),
	.datad(!\registers~1017_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~953_q ),
	.datag(!\registers~921_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1948_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1948 .extended_lut = "on";
defparam \registers~1948 .lut_mask = 64'h4646465757574657;
defparam \registers~1948 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y2_N24
cyclonev_lcell_comb \registers~2789 (
// Equation(s):
// \registers~2789_combout  = ( \registers~89_q  & ( \read_addr2[0]~input_o  & ( ((!\read_addr2[1]~input_o  & (\registers~57_q )) # (\read_addr2[1]~input_o  & ((\registers~121_q )))) # (\read_addr2[2]~input_o ) ) ) ) # ( !\registers~89_q  & ( 
// \read_addr2[0]~input_o  & ( ((!\read_addr2[1]~input_o  & (\registers~57_q )) # (\read_addr2[1]~input_o  & ((\registers~121_q )))) # (\read_addr2[2]~input_o ) ) ) ) # ( \registers~89_q  & ( !\read_addr2[0]~input_o  & ( (\read_addr2[1]~input_o  & 
// !\read_addr2[2]~input_o ) ) ) )

	.dataa(!\registers~57_q ),
	.datab(!\registers~121_q ),
	.datac(!\read_addr2[1]~input_o ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\registers~89_q ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2789_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2789 .extended_lut = "off";
defparam \registers~2789 .lut_mask = 64'h00000F0053FF53FF;
defparam \registers~2789 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y2_N30
cyclonev_lcell_comb \registers~1936 (
// Equation(s):
// \registers~1936_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2789_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2789_combout  & (\registers~153_q )) # (\registers~2789_combout  & (((\registers~185_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2789_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2789_combout  & (\registers~217_q )) # (\registers~2789_combout  & (((\registers~249_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2789_combout ),
	.datac(!\registers~217_q ),
	.datad(!\registers~249_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~185_q ),
	.datag(!\registers~153_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1936_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1936 .extended_lut = "on";
defparam \registers~1936 .lut_mask = 64'h2626263737372637;
defparam \registers~1936 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y1_N42
cyclonev_lcell_comb \read_data2~24 (
// Equation(s):
// \read_data2~24_combout  = ( !\read_addr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & ((\registers~1936_combout ))) # (\read_addr2[3]~input_o  & (\registers~1940_combout ))))) ) ) # ( \read_addr2[4]~input_o  & ( 
// ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1944_combout )) # (\read_addr2[3]~input_o  & ((\registers~1948_combout )))))) ) )

	.dataa(!\read_addr2[3]~input_o ),
	.datab(!\registers~1940_combout ),
	.datac(!\registers~1944_combout ),
	.datad(!\registers~1948_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\registers~1936_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~24 .extended_lut = "on";
defparam \read_data2~24 .lut_mask = 64'h1B1B0A5F00000000;
defparam \read_data2~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \registers~2807 (
// Equation(s):
// \registers~2807_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~538_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~570_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\read_addr2[0]~input_o  & (((\registers~602_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~634_q ))) ) )

	.dataa(!\registers~634_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~602_q ),
	.datad(!\registers~570_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~538_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2807_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2807 .extended_lut = "on";
defparam \registers~2807 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2807 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N12
cyclonev_lcell_comb \registers~1960 (
// Equation(s):
// \registers~1960_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2807_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2807_combout  & (((\registers~666_q )))) # (\registers~2807_combout  & (\registers~698_q 
// )))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2807_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2807_combout  & (\registers~730_q )) # (\registers~2807_combout  & ((\registers~762_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~698_q ),
	.datac(!\registers~730_q ),
	.datad(!\registers~2807_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~762_q ),
	.datag(!\registers~666_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1960_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1960 .extended_lut = "on";
defparam \registers~1960 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1960 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y4_N18
cyclonev_lcell_comb \registers~2803 (
// Equation(s):
// \registers~2803_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~282_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~314_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\read_addr2[0]~input_o  & (((\registers~346_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~378_q ))) ) )

	.dataa(!\registers~378_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~346_q ),
	.datad(!\registers~314_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~282_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2803_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2803 .extended_lut = "on";
defparam \registers~2803 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2803 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y4_N0
cyclonev_lcell_comb \registers~1956 (
// Equation(s):
// \registers~1956_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2803_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2803_combout  & (\registers~410_q )) # (\registers~2803_combout  & (((\registers~442_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2803_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2803_combout  & (\registers~474_q )) # (\registers~2803_combout  & (((\registers~506_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2803_combout ),
	.datac(!\registers~474_q ),
	.datad(!\registers~506_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~442_q ),
	.datag(!\registers~410_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1956_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1956 .extended_lut = "on";
defparam \registers~1956 .lut_mask = 64'h2626263737372637;
defparam \registers~1956 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N36
cyclonev_lcell_comb \registers~2811 (
// Equation(s):
// \registers~2811_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & (\registers~794_q )) # (\read_addr2[0]~input_o  & ((\registers~826_q )))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) 
// ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (((\registers~858_q )))) # (\read_addr2[0]~input_o  & (\registers~890_q )))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~890_q ),
	.datac(!\registers~858_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~826_q ),
	.datag(!\registers~794_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2811_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2811 .extended_lut = "on";
defparam \registers~2811 .lut_mask = 64'h0A550A770AFF0A77;
defparam \registers~2811 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y3_N0
cyclonev_lcell_comb \registers~1964 (
// Equation(s):
// \registers~1964_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2811_combout  & (((\registers~922_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2811_combout  & ((((!\read_addr2[2]~input_o ) # (\registers~954_q ))))) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\registers~2811_combout  & (((\registers~986_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2811_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~1018_q ))) ) )

	.dataa(!\registers~2811_combout ),
	.datab(!\registers~1018_q ),
	.datac(!\registers~986_q ),
	.datad(!\registers~954_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~922_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1964_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1964 .extended_lut = "on";
defparam \registers~1964 .lut_mask = 64'h555555550A5F1B1B;
defparam \registers~1964 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N48
cyclonev_lcell_comb \registers~2802 (
// Equation(s):
// \registers~2802_combout  = ( \registers~90_q  & ( \registers~58_q  & ( (!\read_addr2[0]~input_o  & (((!\read_addr2[2]~input_o  & \read_addr2[1]~input_o )))) # (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # 
// (\registers~122_q ))) ) ) ) # ( !\registers~90_q  & ( \registers~58_q  & ( (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # (\registers~122_q ))) ) ) ) # ( \registers~90_q  & ( !\registers~58_q  & ( 
// (!\read_addr2[2]~input_o  & (\read_addr2[1]~input_o  & ((!\read_addr2[0]~input_o ) # (\registers~122_q )))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) ) # ( !\registers~90_q  & ( !\registers~58_q  & ( (\read_addr2[0]~input_o  & 
// (((\registers~122_q  & \read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\registers~122_q ),
	.datac(!\read_addr2[2]~input_o ),
	.datad(!\read_addr2[1]~input_o ),
	.datae(!\registers~90_q ),
	.dataf(!\registers~58_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2802_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2802 .extended_lut = "off";
defparam \registers~2802 .lut_mask = 64'h051505B5551555B5;
defparam \registers~2802 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y3_N36
cyclonev_lcell_comb \registers~1952 (
// Equation(s):
// \registers~1952_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2802_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2802_combout  & (\registers~154_q )) # (\registers~2802_combout  & ((\registers~186_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2802_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2802_combout  & (((\registers~218_q )))) # (\registers~2802_combout  & (\registers~250_q )))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~250_q ),
	.datac(!\registers~218_q ),
	.datad(!\registers~2802_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~186_q ),
	.datag(!\registers~154_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1952_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1952 .extended_lut = "on";
defparam \registers~1952 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~1952 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y4_N48
cyclonev_lcell_comb \read_data2~20 (
// Equation(s):
// \read_data2~20_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1952_combout )) # (\read_addr2[3]~input_o  & (((\registers~1956_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( (!\Equal1~0_combout 
//  & ((!\read_addr2[3]~input_o  & (\registers~1960_combout )) # (\read_addr2[3]~input_o  & (((\registers~1964_combout )))))) ) )

	.dataa(!\read_addr2[3]~input_o ),
	.datab(!\Equal1~0_combout ),
	.datac(!\registers~1960_combout ),
	.datad(!\registers~1956_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1964_combout ),
	.datag(!\registers~1952_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~20 .extended_lut = "on";
defparam \read_data2~20 .lut_mask = 64'h084C0808084C4C4C;
defparam \read_data2~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \registers~2816 (
// Equation(s):
// \registers~2816_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~283_q )) # (\read_addr2[0]~input_o  & ((\registers~315_q ))))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (((\registers~347_q )))) # (\read_addr2[0]~input_o  & (\registers~379_q )))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\registers~379_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~347_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~315_q ),
	.datag(!\registers~283_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2816_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2816 .extended_lut = "on";
defparam \registers~2816 .lut_mask = 64'h0C330C770CFF0C77;
defparam \registers~2816 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y5_N48
cyclonev_lcell_comb \registers~1972 (
// Equation(s):
// \registers~1972_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2816_combout  & (((\registers~411_q  & (\read_addr2[2]~input_o ))))) # (\registers~2816_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~443_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\registers~2816_combout  & (\registers~475_q  & (\read_addr2[2]~input_o ))) # (\registers~2816_combout  & (((!\read_addr2[2]~input_o ) # (\registers~507_q ))))) ) )

	.dataa(!\registers~443_q ),
	.datab(!\registers~2816_combout ),
	.datac(!\registers~475_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~507_q ),
	.datag(!\registers~411_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1972_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1972 .extended_lut = "on";
defparam \registers~1972 .lut_mask = 64'h331D330C331D333F;
defparam \registers~1972 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N42
cyclonev_lcell_comb \registers~2824 (
// Equation(s):
// \registers~2824_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~795_q )) # (\read_addr2[0]~input_o  & (((\registers~827_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~859_q )) # (\read_addr2[0]~input_o  & (((\registers~891_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~859_q ),
	.datad(!\registers~827_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~891_q ),
	.datag(!\registers~795_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2824_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2824 .extended_lut = "on";
defparam \registers~2824 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2824 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y6_N6
cyclonev_lcell_comb \registers~1980 (
// Equation(s):
// \registers~1980_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2824_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2824_combout  & (((\registers~923_q )))) # (\registers~2824_combout  & (\registers~955_q 
// )))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2824_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2824_combout  & (\registers~987_q )) # (\registers~2824_combout  & ((\registers~1019_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~955_q ),
	.datac(!\registers~987_q ),
	.datad(!\registers~2824_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~1019_q ),
	.datag(!\registers~923_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1980_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1980 .extended_lut = "on";
defparam \registers~1980 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1980 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \registers~2820 (
// Equation(s):
// \registers~2820_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (((\registers~539_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~571_q ))) ) ) # ( \read_addr2[1]~input_o  
// & ( ((!\read_addr2[0]~input_o  & (\registers~603_q  & (!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & (((\registers~635_q ) # (\read_addr2[2]~input_o ))))) ) )

	.dataa(!\registers~571_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~603_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~635_q ),
	.datag(!\registers~539_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2820_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2820 .extended_lut = "on";
defparam \registers~2820 .lut_mask = 64'h1D330C331D333F33;
defparam \registers~2820 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N36
cyclonev_lcell_comb \registers~1976 (
// Equation(s):
// \registers~1976_combout  = ( !\read_addr2[1]~input_o  & ( ((!\registers~2820_combout  & (((\registers~667_q  & \read_addr2[2]~input_o )))) # (\registers~2820_combout  & (((!\read_addr2[2]~input_o )) # (\registers~699_q )))) ) ) # ( \read_addr2[1]~input_o  
// & ( ((!\registers~2820_combout  & (((\registers~731_q  & \read_addr2[2]~input_o )))) # (\registers~2820_combout  & (((!\read_addr2[2]~input_o )) # (\registers~763_q )))) ) )

	.dataa(!\registers~763_q ),
	.datab(!\registers~699_q ),
	.datac(!\registers~731_q ),
	.datad(!\registers~2820_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~667_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1976_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1976 .extended_lut = "on";
defparam \registers~1976 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1976 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y5_N12
cyclonev_lcell_comb \registers~2815 (
// Equation(s):
// \registers~2815_combout  = ( \registers~91_q  & ( \registers~123_q  & ( (!\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o  & \registers~59_q )) # (\read_addr2[1]~input_o ))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( 
// !\registers~91_q  & ( \registers~123_q  & ( (\read_addr2[0]~input_o  & (((\registers~59_q ) # (\read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) ) # ( \registers~91_q  & ( !\registers~123_q  & ( (!\read_addr2[2]~input_o  & 
// ((!\read_addr2[1]~input_o  & (\read_addr2[0]~input_o  & \registers~59_q )) # (\read_addr2[1]~input_o  & (!\read_addr2[0]~input_o )))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( !\registers~91_q  & ( !\registers~123_q  & ( 
// (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o  & \registers~59_q )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[1]~input_o ),
	.datac(!\read_addr2[0]~input_o ),
	.datad(!\registers~59_q ),
	.datae(!\registers~91_q ),
	.dataf(!\registers~123_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2815_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2815 .extended_lut = "off";
defparam \registers~2815 .lut_mask = 64'h050D252D070F272F;
defparam \registers~2815 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N30
cyclonev_lcell_comb \registers~1968 (
// Equation(s):
// \registers~1968_combout  = ( !\read_addr2[1]~input_o  & ( ((!\registers~2815_combout  & (((\registers~155_q  & \read_addr2[2]~input_o )))) # (\registers~2815_combout  & (((!\read_addr2[2]~input_o )) # (\registers~187_q )))) ) ) # ( \read_addr2[1]~input_o  
// & ( ((!\registers~2815_combout  & (((\registers~219_q  & \read_addr2[2]~input_o )))) # (\registers~2815_combout  & (((!\read_addr2[2]~input_o )) # (\registers~251_q )))) ) )

	.dataa(!\registers~251_q ),
	.datab(!\registers~187_q ),
	.datac(!\registers~219_q ),
	.datad(!\registers~2815_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~155_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1968_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1968 .extended_lut = "on";
defparam \registers~1968 .lut_mask = 64'h00FF00FF0F330F55;
defparam \registers~1968 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X30_Y4_N42
cyclonev_lcell_comb \read_data2~16 (
// Equation(s):
// \read_data2~16_combout  = ( !\read_addr2[4]~input_o  & ( ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & ((\registers~1968_combout ))) # (\read_addr2[3]~input_o  & (\registers~1972_combout ))))) ) ) # ( \read_addr2[4]~input_o  & ( 
// ((!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & ((\registers~1976_combout ))) # (\read_addr2[3]~input_o  & (\registers~1980_combout ))))) ) )

	.dataa(!\registers~1972_combout ),
	.datab(!\registers~1980_combout ),
	.datac(!\registers~1976_combout ),
	.datad(!\read_addr2[3]~input_o ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\Equal1~0_combout ),
	.datag(!\registers~1968_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~16 .extended_lut = "on";
defparam \read_data2~16 .lut_mask = 64'h0F550F3300000000;
defparam \read_data2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y3_N12
cyclonev_lcell_comb \registers~2833 (
// Equation(s):
// \registers~2833_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~540_q )) # (\read_addr2[0]~input_o  & (((\registers~572_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~604_q )) # (\read_addr2[0]~input_o  & (((\registers~636_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~604_q ),
	.datad(!\registers~572_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~636_q ),
	.datag(!\registers~540_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2833_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2833 .extended_lut = "on";
defparam \registers~2833 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2833 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N42
cyclonev_lcell_comb \registers~1992 (
// Equation(s):
// \registers~1992_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2833_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2833_combout  & (((\registers~668_q )))) # (\registers~2833_combout  & (\registers~700_q 
// )))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2833_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2833_combout  & (\registers~732_q )) # (\registers~2833_combout  & ((\registers~764_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~700_q ),
	.datac(!\registers~732_q ),
	.datad(!\registers~2833_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~764_q ),
	.datag(!\registers~668_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1992_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1992 .extended_lut = "on";
defparam \registers~1992 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~1992 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N36
cyclonev_lcell_comb \registers~2829 (
// Equation(s):
// \registers~2829_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & ((\registers~284_q ))) # (\read_addr2[0]~input_o  & (\registers~316_q ))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) 
// ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & (\registers~348_q )) # (\read_addr2[0]~input_o  & ((\registers~380_q )))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~316_q ),
	.datac(!\registers~348_q ),
	.datad(!\registers~380_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[0]~input_o ),
	.datag(!\registers~284_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2829_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2829 .extended_lut = "on";
defparam \registers~2829 .lut_mask = 64'h0A0A0A0A777755FF;
defparam \registers~2829 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y6_N30
cyclonev_lcell_comb \registers~1988 (
// Equation(s):
// \registers~1988_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2829_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2829_combout  & (\registers~412_q )) # (\registers~2829_combout  & (((\registers~444_q )))))) ) ) 
// # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (\registers~2829_combout )) # (\read_addr2[2]~input_o  & ((!\registers~2829_combout  & (\registers~476_q )) # (\registers~2829_combout  & (((\registers~508_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~2829_combout ),
	.datac(!\registers~476_q ),
	.datad(!\registers~508_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~444_q ),
	.datag(!\registers~412_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1988_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1988 .extended_lut = "on";
defparam \registers~1988 .lut_mask = 64'h2626263737372637;
defparam \registers~1988 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N48
cyclonev_lcell_comb \registers~2837 (
// Equation(s):
// \registers~2837_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~796_q ))) # (\read_addr2[0]~input_o  & ((((\registers~828_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~860_q ))) # (\read_addr2[0]~input_o  & ((((\registers~892_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~860_q ),
	.datad(!\registers~892_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~828_q ),
	.datag(!\registers~796_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2837_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2837 .extended_lut = "on";
defparam \registers~2837 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2837 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \registers~1996 (
// Equation(s):
// \registers~1996_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2837_combout  & (((\registers~924_q  & ((\read_addr2[2]~input_o )))))) # (\registers~2837_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~956_q ))) ) ) # ( 
// \read_addr2[1]~input_o  & ( ((!\registers~2837_combout  & (\registers~988_q  & ((\read_addr2[2]~input_o )))) # (\registers~2837_combout  & (((!\read_addr2[2]~input_o ) # (\registers~1020_q ))))) ) )

	.dataa(!\registers~956_q ),
	.datab(!\registers~2837_combout ),
	.datac(!\registers~988_q ),
	.datad(!\registers~1020_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~924_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1996_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1996 .extended_lut = "on";
defparam \registers~1996 .lut_mask = 64'h333333331D1D0C3F;
defparam \registers~1996 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N36
cyclonev_lcell_comb \registers~2828 (
// Equation(s):
// \registers~2828_combout  = ( \registers~92_q  & ( \read_addr2[2]~input_o  & ( \read_addr2[0]~input_o  ) ) ) # ( !\registers~92_q  & ( \read_addr2[2]~input_o  & ( \read_addr2[0]~input_o  ) ) ) # ( \registers~92_q  & ( !\read_addr2[2]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (((\read_addr2[1]~input_o )))) # (\read_addr2[0]~input_o  & ((!\read_addr2[1]~input_o  & ((\registers~60_q ))) # (\read_addr2[1]~input_o  & (\registers~124_q )))) ) ) ) # ( !\registers~92_q  & ( !\read_addr2[2]~input_o  & ( 
// (\read_addr2[0]~input_o  & ((!\read_addr2[1]~input_o  & ((\registers~60_q ))) # (\read_addr2[1]~input_o  & (\registers~124_q )))) ) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\registers~124_q ),
	.datac(!\registers~60_q ),
	.datad(!\read_addr2[1]~input_o ),
	.datae(!\registers~92_q ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2828_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2828 .extended_lut = "off";
defparam \registers~2828 .lut_mask = 64'h051105BB55555555;
defparam \registers~2828 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N24
cyclonev_lcell_comb \registers~1984 (
// Equation(s):
// \registers~1984_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2828_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2828_combout  & (\registers~156_q )) # (\registers~2828_combout  & ((\registers~188_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2828_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2828_combout  & ((\registers~220_q ))) # (\registers~2828_combout  & (\registers~252_q ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~252_q ),
	.datac(!\registers~220_q ),
	.datad(!\registers~188_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2828_combout ),
	.datag(!\registers~156_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~1984_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~1984 .extended_lut = "on";
defparam \registers~1984 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~1984 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N9
cyclonev_lcell_comb \read_data2~12 (
// Equation(s):
// \read_data2~12_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~1984_combout )) # (\read_addr2[3]~input_o  & (((\registers~1988_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( (!\Equal1~0_combout 
//  & ((!\read_addr2[3]~input_o  & (\registers~1992_combout )) # (\read_addr2[3]~input_o  & (((\registers~1996_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\read_addr2[3]~input_o ),
	.datac(!\registers~1992_combout ),
	.datad(!\registers~1988_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~1996_combout ),
	.datag(!\registers~1984_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~12 .extended_lut = "on";
defparam \read_data2~12 .lut_mask = 64'h082A0808082A2A2A;
defparam \read_data2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y5_N18
cyclonev_lcell_comb \registers~2846 (
// Equation(s):
// \registers~2846_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~541_q  & ((!\read_addr2[2]~input_o )))) # (\read_addr2[0]~input_o  & (((\read_addr2[2]~input_o ) # (\registers~573_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\read_addr2[0]~input_o  & (((\registers~605_q  & ((!\read_addr2[2]~input_o )))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~637_q ))) ) )

	.dataa(!\registers~637_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~605_q ),
	.datad(!\registers~573_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(!\registers~541_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2846_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2846 .extended_lut = "on";
defparam \registers~2846 .lut_mask = 64'h0C3F1D1D33333333;
defparam \registers~2846 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y6_N48
cyclonev_lcell_comb \registers~2008 (
// Equation(s):
// \registers~2008_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2846_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2846_combout  & ((\registers~669_q ))) # (\registers~2846_combout  & (\registers~701_q ))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2846_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2846_combout  & ((\registers~733_q ))) # (\registers~2846_combout  & (\registers~765_q ))))) ) )

	.dataa(!\registers~701_q ),
	.datab(!\registers~765_q ),
	.datac(!\registers~733_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2846_combout ),
	.datag(!\registers~669_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2008_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2008 .extended_lut = "on";
defparam \registers~2008 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~2008 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y5_N12
cyclonev_lcell_comb \registers~2842 (
// Equation(s):
// \registers~2842_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~285_q )) # (\read_addr2[0]~input_o  & (((\registers~317_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~349_q )) # (\read_addr2[0]~input_o  & (((\registers~381_q )))))) # (\read_addr2[2]~input_o  & (\read_addr2[0]~input_o )) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~349_q ),
	.datad(!\registers~317_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~381_q ),
	.datag(!\registers~285_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2842_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2842 .extended_lut = "on";
defparam \registers~2842 .lut_mask = 64'h193B1919193B3B3B;
defparam \registers~2842 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N12
cyclonev_lcell_comb \registers~2004 (
// Equation(s):
// \registers~2004_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2842_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2842_combout  & (\registers~413_q )) # (\registers~2842_combout  & ((\registers~445_q )))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2842_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2842_combout  & ((\registers~477_q ))) # (\registers~2842_combout  & (\registers~509_q ))))) ) )

	.dataa(!\registers~509_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~477_q ),
	.datad(!\registers~445_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2842_combout ),
	.datag(!\registers~413_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2004_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2004 .extended_lut = "on";
defparam \registers~2004 .lut_mask = 64'h03030303CCFFDDDD;
defparam \registers~2004 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y3_N36
cyclonev_lcell_comb \registers~2850 (
// Equation(s):
// \registers~2850_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & (((!\read_addr2[0]~input_o  & (\registers~797_q )) # (\read_addr2[0]~input_o  & ((\registers~829_q )))))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) 
// ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (((\registers~861_q )))) # (\read_addr2[0]~input_o  & (\registers~893_q )))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~893_q ),
	.datac(!\registers~861_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~829_q ),
	.datag(!\registers~797_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2850_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2850 .extended_lut = "on";
defparam \registers~2850 .lut_mask = 64'h0A550A770AFF0A77;
defparam \registers~2850 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \registers~2012 (
// Equation(s):
// \registers~2012_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2850_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2850_combout  & (\registers~925_q )) # (\registers~2850_combout  & ((\registers~957_q )))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2850_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2850_combout  & (((\registers~989_q )))) # (\registers~2850_combout  & (\registers~1021_q )))) ) )

	.dataa(!\registers~1021_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~989_q ),
	.datad(!\registers~2850_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~957_q ),
	.datag(!\registers~925_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2012_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2012 .extended_lut = "on";
defparam \registers~2012 .lut_mask = 64'h03CC03DD03FF03DD;
defparam \registers~2012 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N0
cyclonev_lcell_comb \registers~2841 (
// Equation(s):
// \registers~2841_combout  = ( \registers~93_q  & ( \registers~61_q  & ( (!\read_addr2[0]~input_o  & (((!\read_addr2[2]~input_o  & \read_addr2[1]~input_o )))) # (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # 
// (\registers~125_q ))) ) ) ) # ( !\registers~93_q  & ( \registers~61_q  & ( (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # (\registers~125_q ))) ) ) ) # ( \registers~93_q  & ( !\registers~61_q  & ( 
// (!\read_addr2[2]~input_o  & (\read_addr2[1]~input_o  & ((!\read_addr2[0]~input_o ) # (\registers~125_q )))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( !\registers~93_q  & ( !\registers~61_q  & ( (\read_addr2[0]~input_o  & 
// (((\registers~125_q  & \read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\registers~125_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\read_addr2[2]~input_o ),
	.datad(!\read_addr2[1]~input_o ),
	.datae(!\registers~93_q ),
	.dataf(!\registers~61_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2841_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2841 .extended_lut = "off";
defparam \registers~2841 .lut_mask = 64'h031303D3331333D3;
defparam \registers~2841 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N30
cyclonev_lcell_comb \registers~2000 (
// Equation(s):
// \registers~2000_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2841_combout  & (((\registers~157_q  & (\read_addr2[2]~input_o ))))) # (\registers~2841_combout  & ((((!\read_addr2[2]~input_o ) # (\registers~189_q ))))) ) ) # ( 
// \read_addr2[1]~input_o  & ( (!\registers~2841_combout  & (((\registers~221_q  & (\read_addr2[2]~input_o ))))) # (\registers~2841_combout  & ((((!\read_addr2[2]~input_o ))) # (\registers~253_q ))) ) )

	.dataa(!\registers~2841_combout ),
	.datab(!\registers~253_q ),
	.datac(!\registers~221_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~189_q ),
	.datag(!\registers~157_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2000_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2000 .extended_lut = "on";
defparam \registers~2000 .lut_mask = 64'h550A551B555F551B;
defparam \registers~2000 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N54
cyclonev_lcell_comb \read_data2~8 (
// Equation(s):
// \read_data2~8_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~2000_combout )) # (\read_addr2[3]~input_o  & (((\registers~2004_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( (!\Equal1~0_combout  
// & ((!\read_addr2[3]~input_o  & (\registers~2008_combout )) # (\read_addr2[3]~input_o  & (((\registers~2012_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\read_addr2[3]~input_o ),
	.datac(!\registers~2008_combout ),
	.datad(!\registers~2004_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~2012_combout ),
	.datag(!\registers~2000_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~8 .extended_lut = "on";
defparam \read_data2~8 .lut_mask = 64'h082A0808082A2A2A;
defparam \read_data2~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N36
cyclonev_lcell_comb \registers~2859 (
// Equation(s):
// \registers~2859_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~542_q ))) # (\read_addr2[0]~input_o  & ((((\registers~574_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~606_q ))) # (\read_addr2[0]~input_o  & ((((\registers~638_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~606_q ),
	.datad(!\registers~574_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~638_q ),
	.datag(!\registers~542_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2859_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2859 .extended_lut = "on";
defparam \registers~2859 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2859 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N0
cyclonev_lcell_comb \registers~2024 (
// Equation(s):
// \registers~2024_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2859_combout  & (\read_addr2[2]~input_o  & (\registers~670_q ))) # (\registers~2859_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~702_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2859_combout  & (\read_addr2[2]~input_o  & (\registers~734_q ))) # (\registers~2859_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~766_q ))))) ) )

	.dataa(!\registers~2859_combout ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~734_q ),
	.datad(!\registers~766_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~702_q ),
	.datag(!\registers~670_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2024_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2024 .extended_lut = "on";
defparam \registers~2024 .lut_mask = 64'h4646465757574657;
defparam \registers~2024 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N24
cyclonev_lcell_comb \registers~2863 (
// Equation(s):
// \registers~2863_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~798_q  & (!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & (((\registers~830_q ) # (\read_addr2[2]~input_o ))))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (((\registers~862_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~894_q ))) ) )

	.dataa(!\registers~894_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~862_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~830_q ),
	.datag(!\registers~798_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2863_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2863 .extended_lut = "on";
defparam \registers~2863 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2863 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N0
cyclonev_lcell_comb \registers~2028 (
// Equation(s):
// \registers~2028_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2863_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2863_combout  & (\registers~926_q )) # (\registers~2863_combout  & ((\registers~958_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2863_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2863_combout  & ((\registers~990_q ))) # (\registers~2863_combout  & (\registers~1022_q ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~1022_q ),
	.datac(!\registers~990_q ),
	.datad(!\registers~958_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2863_combout ),
	.datag(!\registers~926_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2028_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2028 .extended_lut = "on";
defparam \registers~2028 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~2028 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N12
cyclonev_lcell_comb \registers~2855 (
// Equation(s):
// \registers~2855_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~286_q ))) # (\read_addr2[0]~input_o  & ((((\registers~318_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~350_q ))) # (\read_addr2[0]~input_o  & ((((\registers~382_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~350_q ),
	.datad(!\registers~382_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~318_q ),
	.datag(!\registers~286_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2855_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2855 .extended_lut = "on";
defparam \registers~2855 .lut_mask = 64'h1919195D5D5D195D;
defparam \registers~2855 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \registers~2020 (
// Equation(s):
// \registers~2020_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2855_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2855_combout  & (((\registers~414_q )))) # (\registers~2855_combout  & (\registers~446_q 
// )))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2855_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2855_combout  & (\registers~478_q )) # (\registers~2855_combout  & ((\registers~510_q )))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~446_q ),
	.datac(!\registers~478_q ),
	.datad(!\registers~2855_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~510_q ),
	.datag(!\registers~414_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2020_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2020 .extended_lut = "on";
defparam \registers~2020 .lut_mask = 64'h05BB05AA05BB05FF;
defparam \registers~2020 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y3_N12
cyclonev_lcell_comb \registers~2854 (
// Equation(s):
// \registers~2854_combout  = ( \registers~94_q  & ( \registers~62_q  & ( (!\read_addr2[0]~input_o  & (((!\read_addr2[2]~input_o  & \read_addr2[1]~input_o )))) # (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # 
// (\registers~126_q ))) ) ) ) # ( !\registers~94_q  & ( \registers~62_q  & ( (\read_addr2[0]~input_o  & (((!\read_addr2[1]~input_o ) # (\read_addr2[2]~input_o )) # (\registers~126_q ))) ) ) ) # ( \registers~94_q  & ( !\registers~62_q  & ( 
// (!\read_addr2[2]~input_o  & (\read_addr2[1]~input_o  & ((!\read_addr2[0]~input_o ) # (\registers~126_q )))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o )))) ) ) ) # ( !\registers~94_q  & ( !\registers~62_q  & ( (\read_addr2[0]~input_o  & 
// (((\registers~126_q  & \read_addr2[1]~input_o )) # (\read_addr2[2]~input_o ))) ) ) )

	.dataa(!\registers~126_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\read_addr2[2]~input_o ),
	.datad(!\read_addr2[1]~input_o ),
	.datae(!\registers~94_q ),
	.dataf(!\registers~62_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2854_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2854 .extended_lut = "off";
defparam \registers~2854 .lut_mask = 64'h031303D3331333D3;
defparam \registers~2854 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N0
cyclonev_lcell_comb \registers~2016 (
// Equation(s):
// \registers~2016_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2854_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2854_combout  & (\registers~158_q )) # (\registers~2854_combout  & ((\registers~190_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2854_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2854_combout  & ((\registers~222_q ))) # (\registers~2854_combout  & (\registers~254_q ))))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~254_q ),
	.datac(!\registers~222_q ),
	.datad(!\registers~190_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2854_combout ),
	.datag(!\registers~158_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2016_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2016 .extended_lut = "on";
defparam \registers~2016 .lut_mask = 64'h05050505AAFFBBBB;
defparam \registers~2016 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y5_N6
cyclonev_lcell_comb \read_data2~4 (
// Equation(s):
// \read_data2~4_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (\registers~2016_combout )) # (\read_addr2[3]~input_o  & (((\registers~2020_combout )))))) ) ) # ( \read_addr2[4]~input_o  & ( (!\Equal1~0_combout  
// & ((!\read_addr2[3]~input_o  & (\registers~2024_combout )) # (\read_addr2[3]~input_o  & (((\registers~2028_combout )))))) ) )

	.dataa(!\Equal1~0_combout ),
	.datab(!\read_addr2[3]~input_o ),
	.datac(!\registers~2024_combout ),
	.datad(!\registers~2028_combout ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~2020_combout ),
	.datag(!\registers~2016_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~4 .extended_lut = "on";
defparam \read_data2~4 .lut_mask = 64'h0808082A2A2A082A;
defparam \read_data2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y5_N42
cyclonev_lcell_comb \registers~2868 (
// Equation(s):
// \registers~2868_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~287_q ))) # (\read_addr2[0]~input_o  & ((((\registers~319_q ))) # (\read_addr2[2]~input_o ))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (!\read_addr2[2]~input_o  & (\registers~351_q ))) # (\read_addr2[0]~input_o  & ((((\registers~383_q ))) # (\read_addr2[2]~input_o ))) ) )

	.dataa(!\read_addr2[0]~input_o ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~351_q ),
	.datad(!\registers~319_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~383_q ),
	.datag(!\registers~287_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2868_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2868 .extended_lut = "on";
defparam \registers~2868 .lut_mask = 64'h195D1919195D5D5D;
defparam \registers~2868 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N48
cyclonev_lcell_comb \registers~2036 (
// Equation(s):
// \registers~2036_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2868_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2868_combout  & ((\registers~415_q ))) # (\registers~2868_combout  & (\registers~447_q 
// ))))) ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2868_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2868_combout  & (\registers~479_q )) # (\registers~2868_combout  & ((\registers~511_q )))))) ) )

	.dataa(!\registers~447_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~479_q ),
	.datad(!\registers~511_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2868_combout ),
	.datag(!\registers~415_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2036_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2036 .extended_lut = "on";
defparam \registers~2036 .lut_mask = 64'h03030303DDDDCCFF;
defparam \registers~2036 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y3_N42
cyclonev_lcell_comb \registers~2872 (
// Equation(s):
// \registers~2872_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (((\registers~543_q )))) # (\read_addr2[0]~input_o  & (\registers~575_q )))) # (\read_addr2[2]~input_o  & ((((\read_addr2[0]~input_o ))))) ) 
// ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & ((!\read_addr2[0]~input_o  & (\registers~607_q )) # (\read_addr2[0]~input_o  & ((\registers~639_q ))))) # (\read_addr2[2]~input_o  & (((\read_addr2[0]~input_o ))))) ) )

	.dataa(!\registers~575_q ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~607_q ),
	.datad(!\read_addr2[0]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~639_q ),
	.datag(!\registers~543_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2872_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2872 .extended_lut = "on";
defparam \registers~2872 .lut_mask = 64'h0C770C330C770CFF;
defparam \registers~2872 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y3_N42
cyclonev_lcell_comb \registers~2040 (
// Equation(s):
// \registers~2040_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2872_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2872_combout  & ((\registers~671_q ))) # (\registers~2872_combout  & (\registers~703_q ))))) 
// ) ) # ( \read_addr2[1]~input_o  & ( ((!\read_addr2[2]~input_o  & (((\registers~2872_combout )))) # (\read_addr2[2]~input_o  & ((!\registers~2872_combout  & ((\registers~735_q ))) # (\registers~2872_combout  & (\registers~767_q ))))) ) )

	.dataa(!\registers~703_q ),
	.datab(!\registers~767_q ),
	.datac(!\registers~735_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~2872_combout ),
	.datag(!\registers~671_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2040 .extended_lut = "on";
defparam \registers~2040 .lut_mask = 64'h000F000FFF55FF33;
defparam \registers~2040 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y1_N42
cyclonev_lcell_comb \registers~2876 (
// Equation(s):
// \registers~2876_combout  = ( !\read_addr2[1]~input_o  & ( ((!\read_addr2[0]~input_o  & (\registers~799_q  & (!\read_addr2[2]~input_o ))) # (\read_addr2[0]~input_o  & (((\registers~831_q ) # (\read_addr2[2]~input_o ))))) ) ) # ( \read_addr2[1]~input_o  & ( 
// (!\read_addr2[0]~input_o  & (((\registers~863_q  & (!\read_addr2[2]~input_o ))))) # (\read_addr2[0]~input_o  & ((((\read_addr2[2]~input_o ))) # (\registers~895_q ))) ) )

	.dataa(!\registers~895_q ),
	.datab(!\read_addr2[0]~input_o ),
	.datac(!\registers~863_q ),
	.datad(!\read_addr2[2]~input_o ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~831_q ),
	.datag(!\registers~799_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2876_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2876 .extended_lut = "on";
defparam \registers~2876 .lut_mask = 64'h0C331D333F331D33;
defparam \registers~2876 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N18
cyclonev_lcell_comb \registers~2044 (
// Equation(s):
// \registers~2044_combout  = ( !\read_addr2[1]~input_o  & ( (!\registers~2876_combout  & (\read_addr2[2]~input_o  & (\registers~927_q ))) # (\registers~2876_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~959_q ))))) ) ) # ( \read_addr2[1]~input_o  & 
// ( (!\registers~2876_combout  & (\read_addr2[2]~input_o  & (\registers~991_q ))) # (\registers~2876_combout  & ((!\read_addr2[2]~input_o ) # (((\registers~1023_q ))))) ) )

	.dataa(!\registers~2876_combout ),
	.datab(!\read_addr2[2]~input_o ),
	.datac(!\registers~991_q ),
	.datad(!\registers~959_q ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~1023_q ),
	.datag(!\registers~927_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2044_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2044 .extended_lut = "on";
defparam \registers~2044 .lut_mask = 64'h4657464646575757;
defparam \registers~2044 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N57
cyclonev_lcell_comb \registers~2867 (
// Equation(s):
// \registers~2867_combout  = ( \registers~95_q  & ( \read_addr2[2]~input_o  & ( \read_addr2[0]~input_o  ) ) ) # ( !\registers~95_q  & ( \read_addr2[2]~input_o  & ( \read_addr2[0]~input_o  ) ) ) # ( \registers~95_q  & ( !\read_addr2[2]~input_o  & ( 
// (!\read_addr2[1]~input_o  & (\registers~63_q  & (\read_addr2[0]~input_o ))) # (\read_addr2[1]~input_o  & (((!\read_addr2[0]~input_o ) # (\registers~127_q )))) ) ) ) # ( !\registers~95_q  & ( !\read_addr2[2]~input_o  & ( (\read_addr2[0]~input_o  & 
// ((!\read_addr2[1]~input_o  & (\registers~63_q )) # (\read_addr2[1]~input_o  & ((\registers~127_q ))))) ) ) )

	.dataa(!\read_addr2[1]~input_o ),
	.datab(!\registers~63_q ),
	.datac(!\read_addr2[0]~input_o ),
	.datad(!\registers~127_q ),
	.datae(!\registers~95_q ),
	.dataf(!\read_addr2[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2867_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2867 .extended_lut = "off";
defparam \registers~2867 .lut_mask = 64'h020752570F0F0F0F;
defparam \registers~2867 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y2_N0
cyclonev_lcell_comb \registers~2032 (
// Equation(s):
// \registers~2032_combout  = ( !\read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2867_combout ))))) # (\read_addr2[2]~input_o  & (((!\registers~2867_combout  & (\registers~159_q )) # (\registers~2867_combout  & ((\registers~191_q 
// )))))) ) ) # ( \read_addr2[1]~input_o  & ( (!\read_addr2[2]~input_o  & ((((\registers~2867_combout ))))) # (\read_addr2[2]~input_o  & ((!\registers~2867_combout  & (((\registers~223_q )))) # (\registers~2867_combout  & (\registers~255_q )))) ) )

	.dataa(!\read_addr2[2]~input_o ),
	.datab(!\registers~255_q ),
	.datac(!\registers~223_q ),
	.datad(!\registers~2867_combout ),
	.datae(!\read_addr2[1]~input_o ),
	.dataf(!\registers~191_q ),
	.datag(!\registers~159_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\registers~2032_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \registers~2032 .extended_lut = "on";
defparam \registers~2032 .lut_mask = 64'h05AA05BB05FF05BB;
defparam \registers~2032 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y1_N24
cyclonev_lcell_comb \read_data2~0 (
// Equation(s):
// \read_data2~0_combout  = ( !\read_addr2[4]~input_o  & ( (!\Equal1~0_combout  & ((!\read_addr2[3]~input_o  & (((\registers~2032_combout )))) # (\read_addr2[3]~input_o  & (\registers~2036_combout )))) ) ) # ( \read_addr2[4]~input_o  & ( ((!\Equal1~0_combout 
//  & ((!\read_addr2[3]~input_o  & (\registers~2040_combout )) # (\read_addr2[3]~input_o  & ((\registers~2044_combout )))))) ) )

	.dataa(!\registers~2036_combout ),
	.datab(!\Equal1~0_combout ),
	.datac(!\registers~2040_combout ),
	.datad(!\read_addr2[3]~input_o ),
	.datae(!\read_addr2[4]~input_o ),
	.dataf(!\registers~2044_combout ),
	.datag(!\registers~2032_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\read_data2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \read_data2~0 .extended_lut = "on";
defparam \read_data2~0 .lut_mask = 64'h0C440C000C440CCC;
defparam \read_data2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y53_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
