<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\Radar_VHDL\gowin\ul\impl\gwsynthesis\ul.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>F:\Radar_VHDL\gowin\ul\src\ul.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Nov 11 15:37:16 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>238</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>202</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>126</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>n98_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>eh/n98_s2/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>103.623(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n98_6!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n98_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n98_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-34.935</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_m_0_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>52.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-33.042</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_m_1_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>50.114</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-28.922</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_m_2_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>45.995</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-23.663</td>
<td>dis/mult_5_s2/DOUT[21]</td>
<td>dis/distance_m_3_s0/D</td>
<td>clk:[R]</td>
<td>n98_6:[R]</td>
<td>20.000</td>
<td>2.601</td>
<td>40.735</td>
</tr>
<tr>
<td>5</td>
<td>10.350</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_22_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>9.354</td>
</tr>
<tr>
<td>6</td>
<td>11.163</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_20_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.540</td>
</tr>
<tr>
<td>7</td>
<td>11.307</td>
<td>eh/b_s0/D</td>
<td>eh/b_s0/D</td>
<td>n98_6:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-3.610</td>
<td>1.976</td>
</tr>
<tr>
<td>8</td>
<td>11.429</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_0_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.275</td>
</tr>
<tr>
<td>9</td>
<td>11.491</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_15_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.477</td>
</tr>
<tr>
<td>10</td>
<td>11.491</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_16_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.477</td>
</tr>
<tr>
<td>11</td>
<td>11.491</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_17_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.477</td>
</tr>
<tr>
<td>12</td>
<td>11.523</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_5_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.444</td>
</tr>
<tr>
<td>13</td>
<td>11.523</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_6_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.444</td>
</tr>
<tr>
<td>14</td>
<td>11.565</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_0_s1/CE</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.402</td>
</tr>
<tr>
<td>15</td>
<td>11.605</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_3_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.098</td>
</tr>
<tr>
<td>16</td>
<td>11.648</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt1_1_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.320</td>
</tr>
<tr>
<td>17</td>
<td>11.648</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt1_2_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.320</td>
</tr>
<tr>
<td>18</td>
<td>11.648</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt1_3_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.320</td>
</tr>
<tr>
<td>19</td>
<td>11.648</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt1_4_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.320</td>
</tr>
<tr>
<td>20</td>
<td>11.648</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt1_5_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.320</td>
</tr>
<tr>
<td>21</td>
<td>11.710</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt1_6_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>22</td>
<td>11.710</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt1_7_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>23</td>
<td>11.710</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt1_8_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>24</td>
<td>11.710</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt1_9_s0/RESET</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>8.258</td>
</tr>
<tr>
<td>25</td>
<td>11.764</td>
<td>cv/cnt2_1_s1/Q</td>
<td>cv/cnt2_21_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>7.940</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.441</td>
<td>eh/b_s0/D</td>
<td>eh/b_s0/D</td>
<td>n98_6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-2.638</td>
<td>1.228</td>
</tr>
<tr>
<td>2</td>
<td>0.524</td>
<td>cv/cnt1_0_s1/Q</td>
<td>cv/cnt1_0_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>3</td>
<td>0.524</td>
<td>cv/cnt2_18_s1/Q</td>
<td>cv/cnt2_18_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>4</td>
<td>0.524</td>
<td>cv/cnt2_22_s1/Q</td>
<td>cv/cnt2_22_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.524</td>
</tr>
<tr>
<td>5</td>
<td>0.525</td>
<td>eh/count_3_s3/Q</td>
<td>eh/count_3_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>6</td>
<td>0.525</td>
<td>eh/count_5_s1/Q</td>
<td>eh/count_5_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>7</td>
<td>0.525</td>
<td>cv/cnt2_8_s1/Q</td>
<td>cv/cnt2_8_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>8</td>
<td>0.525</td>
<td>cv/cnt2_13_s1/Q</td>
<td>cv/cnt2_13_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>9</td>
<td>0.525</td>
<td>cv/cnt2_16_s1/Q</td>
<td>cv/cnt2_16_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.525</td>
</tr>
<tr>
<td>10</td>
<td>0.526</td>
<td>cv/cnt2_0_s1/Q</td>
<td>cv/cnt2_0_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>11</td>
<td>0.526</td>
<td>cv/cnt2_15_s1/Q</td>
<td>cv/cnt2_15_s1/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>12</td>
<td>0.526</td>
<td>eh/count_0_s3/Q</td>
<td>eh/count_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>13</td>
<td>0.526</td>
<td>eh/count_9_s3/Q</td>
<td>eh/count_9_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>14</td>
<td>0.526</td>
<td>eh/count_10_s3/Q</td>
<td>eh/count_10_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>15</td>
<td>0.526</td>
<td>eh/count_2_s1/Q</td>
<td>eh/count_2_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>16</td>
<td>0.526</td>
<td>eh/count_8_s1/Q</td>
<td>eh/count_8_s1/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.526</td>
</tr>
<tr>
<td>17</td>
<td>0.541</td>
<td>servo/cnt_3_s0/Q</td>
<td>servo/cnt_3_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>18</td>
<td>0.541</td>
<td>servo/cnt_7_s0/Q</td>
<td>servo/cnt_7_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>19</td>
<td>0.541</td>
<td>servo/cnt_9_s0/Q</td>
<td>servo/cnt_9_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>20</td>
<td>0.541</td>
<td>servo/cnt_13_s0/Q</td>
<td>servo/cnt_13_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>21</td>
<td>0.541</td>
<td>servo/cnt_15_s0/Q</td>
<td>servo/cnt_15_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>22</td>
<td>0.541</td>
<td>servo/cnt_19_s0/Q</td>
<td>servo/cnt_19_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>23</td>
<td>0.541</td>
<td>servo/cnt_21_s0/Q</td>
<td>servo/cnt_21_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>24</td>
<td>0.541</td>
<td>cv/cnt1_2_s0/Q</td>
<td>cv/cnt1_2_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
<tr>
<td>25</td>
<td>0.541</td>
<td>cv/cnt1_6_s0/Q</td>
<td>cv/cnt1_6_s0/D</td>
<td>clk:[F]</td>
<td>clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.541</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/count_14_s1</td>
</tr>
<tr>
<td>3</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/count_2_s1</td>
</tr>
<tr>
<td>4</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>eh/count_6_s3</td>
</tr>
<tr>
<td>5</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>servo/cnt_15_s0</td>
</tr>
<tr>
<td>7</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>servo/cnt_16_s0</td>
</tr>
<tr>
<td>8</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>servo/cnt_17_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.943</td>
<td>8.869</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>servo/cnt_18_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-34.935</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>55.618</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>4.838</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>dis/n117_s391/I0</td>
</tr>
<tr>
<td>5.624</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s391/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>dis/n117_s375/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s375/F</td>
</tr>
<tr>
<td>7.721</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>dis/n117_s377/I3</td>
</tr>
<tr>
<td>8.481</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s377/F</td>
</tr>
<tr>
<td>8.796</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>dis/n117_s348/I1</td>
</tr>
<tr>
<td>9.560</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s348/F</td>
</tr>
<tr>
<td>10.532</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>dis/n117_s299/I0</td>
</tr>
<tr>
<td>11.346</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s299/F</td>
</tr>
<tr>
<td>12.802</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>dis/n117_s303/I1</td>
</tr>
<tr>
<td>13.616</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s303/F</td>
</tr>
<tr>
<td>14.575</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>dis/n117_s245/I1</td>
</tr>
<tr>
<td>15.184</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s245/F</td>
</tr>
<tr>
<td>16.507</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td>dis/n117_s172/I2</td>
</tr>
<tr>
<td>17.293</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C18[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s172/F</td>
</tr>
<tr>
<td>17.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>dis/n117_s256/I2</td>
</tr>
<tr>
<td>18.377</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s256/F</td>
</tr>
<tr>
<td>19.470</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>dis/n117_s206/I1</td>
</tr>
<tr>
<td>20.285</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s206/F</td>
</tr>
<tr>
<td>21.139</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>dis/n117_s258/I0</td>
</tr>
<tr>
<td>21.603</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s258/F</td>
</tr>
<tr>
<td>21.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>dis/n117_s409/I0</td>
</tr>
<tr>
<td>22.371</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s409/F</td>
</tr>
<tr>
<td>23.477</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>dis/n117_s197/I3</td>
</tr>
<tr>
<td>24.291</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s197/F</td>
</tr>
<tr>
<td>25.503</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>dis/n117_s131/I3</td>
</tr>
<tr>
<td>25.966</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s131/F</td>
</tr>
<tr>
<td>26.281</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>dis/n117_s75/I1</td>
</tr>
<tr>
<td>27.095</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R8C21[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s75/F</td>
</tr>
<tr>
<td>28.812</td>
<td>1.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>dis/n117_s120/I0</td>
</tr>
<tr>
<td>29.406</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s120/F</td>
</tr>
<tr>
<td>29.720</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>dis/n117_s69/I1</td>
</tr>
<tr>
<td>30.534</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s69/F</td>
</tr>
<tr>
<td>31.622</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][B]</td>
<td>dis/n117_s71/I2</td>
</tr>
<tr>
<td>32.437</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s71/F</td>
</tr>
<tr>
<td>33.057</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[2][A]</td>
<td>dis/n117_s39/I0</td>
</tr>
<tr>
<td>33.872</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R6C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s39/F</td>
</tr>
<tr>
<td>34.986</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>dis/n117_s100/I2</td>
</tr>
<tr>
<td>35.772</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s100/F</td>
</tr>
<tr>
<td>36.084</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[3][A]</td>
<td>dis/n119_s55/I3</td>
</tr>
<tr>
<td>36.849</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R12C26[3][A]</td>
<td style=" background: #97FFFF;">dis/n119_s55/F</td>
</tr>
<tr>
<td>37.951</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>dis/n117_s65/I1</td>
</tr>
<tr>
<td>38.765</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s65/F</td>
</tr>
<tr>
<td>39.373</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>dis/n117_s35/I2</td>
</tr>
<tr>
<td>40.138</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C28[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s35/F</td>
</tr>
<tr>
<td>41.483</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>dis/n118_s74/I0</td>
</tr>
<tr>
<td>42.298</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C29[0][B]</td>
<td style=" background: #97FFFF;">dis/n118_s74/F</td>
</tr>
<tr>
<td>42.902</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>dis/n118_s44/I1</td>
</tr>
<tr>
<td>43.662</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">dis/n118_s44/F</td>
</tr>
<tr>
<td>43.974</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>dis/n118_s31/I3</td>
</tr>
<tr>
<td>44.788</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">dis/n118_s31/F</td>
</tr>
<tr>
<td>45.637</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>dis/n118_s18/I3</td>
</tr>
<tr>
<td>46.451</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">dis/n118_s18/F</td>
</tr>
<tr>
<td>46.825</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>dis/n118_s15/I1</td>
</tr>
<tr>
<td>47.590</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s15/F</td>
</tr>
<tr>
<td>48.920</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>dis/n119_s34/I2</td>
</tr>
<tr>
<td>49.384</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">dis/n119_s34/F</td>
</tr>
<tr>
<td>50.824</td>
<td>1.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>dis/n119_s25/I3</td>
</tr>
<tr>
<td>51.287</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R12C29[2][A]</td>
<td style=" background: #97FFFF;">dis/n119_s25/F</td>
</tr>
<tr>
<td>51.600</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[3][A]</td>
<td>dis/n120_s99/I1</td>
</tr>
<tr>
<td>52.360</td>
<td>0.760</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R13C29[3][A]</td>
<td style=" background: #97FFFF;">dis/n120_s99/F</td>
</tr>
<tr>
<td>52.674</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td>dis/n120_s87/I1</td>
</tr>
<tr>
<td>53.488</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C29[2][B]</td>
<td style=" background: #97FFFF;">dis/n120_s87/F</td>
</tr>
<tr>
<td>53.492</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>dis/n120_s78/I3</td>
</tr>
<tr>
<td>54.257</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">dis/n120_s78/F</td>
</tr>
<tr>
<td>54.853</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>dis/n120_s75/I2</td>
</tr>
<tr>
<td>55.618</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">dis/n120_s75/F</td>
</tr>
<tr>
<td>55.618</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" font-weight:bold;">dis/distance_m_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R9C30[0][A]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>dis/distance_m_0_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_0_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>dis/distance_m_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>35</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 25.215, 48.484%; route: 26.553, 51.056%; tC2Q: 0.240, 0.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-33.042</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>4.838</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>dis/n117_s391/I0</td>
</tr>
<tr>
<td>5.624</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s391/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>dis/n117_s375/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s375/F</td>
</tr>
<tr>
<td>7.721</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>dis/n117_s377/I3</td>
</tr>
<tr>
<td>8.481</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s377/F</td>
</tr>
<tr>
<td>8.796</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>dis/n117_s348/I1</td>
</tr>
<tr>
<td>9.560</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s348/F</td>
</tr>
<tr>
<td>10.532</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>dis/n117_s299/I0</td>
</tr>
<tr>
<td>11.346</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s299/F</td>
</tr>
<tr>
<td>12.802</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>dis/n117_s303/I1</td>
</tr>
<tr>
<td>13.616</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s303/F</td>
</tr>
<tr>
<td>14.575</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>dis/n117_s245/I1</td>
</tr>
<tr>
<td>15.184</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s245/F</td>
</tr>
<tr>
<td>16.507</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td>dis/n117_s172/I2</td>
</tr>
<tr>
<td>17.293</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C18[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s172/F</td>
</tr>
<tr>
<td>17.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>dis/n117_s256/I2</td>
</tr>
<tr>
<td>18.377</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s256/F</td>
</tr>
<tr>
<td>19.470</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>dis/n117_s206/I1</td>
</tr>
<tr>
<td>20.285</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s206/F</td>
</tr>
<tr>
<td>21.139</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>dis/n117_s258/I0</td>
</tr>
<tr>
<td>21.603</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s258/F</td>
</tr>
<tr>
<td>21.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>dis/n117_s409/I0</td>
</tr>
<tr>
<td>22.371</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s409/F</td>
</tr>
<tr>
<td>23.477</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>dis/n117_s197/I3</td>
</tr>
<tr>
<td>24.291</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s197/F</td>
</tr>
<tr>
<td>25.503</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>dis/n117_s131/I3</td>
</tr>
<tr>
<td>25.966</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s131/F</td>
</tr>
<tr>
<td>26.281</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>dis/n117_s75/I1</td>
</tr>
<tr>
<td>27.095</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R8C21[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s75/F</td>
</tr>
<tr>
<td>28.812</td>
<td>1.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>dis/n117_s120/I0</td>
</tr>
<tr>
<td>29.406</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s120/F</td>
</tr>
<tr>
<td>29.720</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>dis/n117_s69/I1</td>
</tr>
<tr>
<td>30.534</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s69/F</td>
</tr>
<tr>
<td>31.622</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][B]</td>
<td>dis/n117_s71/I2</td>
</tr>
<tr>
<td>32.437</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s71/F</td>
</tr>
<tr>
<td>33.057</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[2][A]</td>
<td>dis/n117_s39/I0</td>
</tr>
<tr>
<td>33.872</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R6C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s39/F</td>
</tr>
<tr>
<td>34.986</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>dis/n117_s100/I2</td>
</tr>
<tr>
<td>35.772</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s100/F</td>
</tr>
<tr>
<td>36.084</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[3][A]</td>
<td>dis/n119_s55/I3</td>
</tr>
<tr>
<td>36.849</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R12C26[3][A]</td>
<td style=" background: #97FFFF;">dis/n119_s55/F</td>
</tr>
<tr>
<td>37.951</td>
<td>1.102</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td>dis/n117_s65/I1</td>
</tr>
<tr>
<td>38.765</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s65/F</td>
</tr>
<tr>
<td>39.373</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C28[2][A]</td>
<td>dis/n117_s35/I2</td>
</tr>
<tr>
<td>40.138</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C28[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s35/F</td>
</tr>
<tr>
<td>41.483</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[0][B]</td>
<td>dis/n118_s74/I0</td>
</tr>
<tr>
<td>42.298</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C29[0][B]</td>
<td style=" background: #97FFFF;">dis/n118_s74/F</td>
</tr>
<tr>
<td>42.902</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C30[3][B]</td>
<td>dis/n118_s44/I1</td>
</tr>
<tr>
<td>43.662</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C30[3][B]</td>
<td style=" background: #97FFFF;">dis/n118_s44/F</td>
</tr>
<tr>
<td>43.974</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C29[0][B]</td>
<td>dis/n118_s31/I3</td>
</tr>
<tr>
<td>44.788</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R7C29[0][B]</td>
<td style=" background: #97FFFF;">dis/n118_s31/F</td>
</tr>
<tr>
<td>45.637</td>
<td>0.848</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][B]</td>
<td>dis/n118_s18/I3</td>
</tr>
<tr>
<td>46.451</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C28[2][B]</td>
<td style=" background: #97FFFF;">dis/n118_s18/F</td>
</tr>
<tr>
<td>46.825</td>
<td>0.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C30[0][A]</td>
<td>dis/n118_s15/I1</td>
</tr>
<tr>
<td>47.590</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C30[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s15/F</td>
</tr>
<tr>
<td>48.920</td>
<td>1.330</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[1][A]</td>
<td>dis/n119_s34/I2</td>
</tr>
<tr>
<td>49.384</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R7C28[1][A]</td>
<td style=" background: #97FFFF;">dis/n119_s34/F</td>
</tr>
<tr>
<td>50.824</td>
<td>1.440</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[2][A]</td>
<td>dis/n119_s25/I3</td>
</tr>
<tr>
<td>51.288</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C29[2][A]</td>
<td style=" background: #97FFFF;">dis/n119_s25/F</td>
</tr>
<tr>
<td>51.895</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C28[0][B]</td>
<td>dis/n119_s23/I1</td>
</tr>
<tr>
<td>52.660</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C28[0][B]</td>
<td style=" background: #97FFFF;">dis/n119_s23/F</td>
</tr>
<tr>
<td>53.724</td>
<td>1.064</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">dis/distance_m_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R9C30[0][A]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>dis/distance_m_1_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_1_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>dis/distance_m_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>32</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.877, 45.649%; route: 26.998, 53.873%; tC2Q: 0.240, 0.478%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-28.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>4.838</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>dis/n117_s391/I0</td>
</tr>
<tr>
<td>5.624</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s391/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>dis/n117_s375/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s375/F</td>
</tr>
<tr>
<td>7.721</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>dis/n117_s377/I3</td>
</tr>
<tr>
<td>8.481</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s377/F</td>
</tr>
<tr>
<td>8.796</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>dis/n117_s348/I1</td>
</tr>
<tr>
<td>9.560</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s348/F</td>
</tr>
<tr>
<td>10.532</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>dis/n117_s299/I0</td>
</tr>
<tr>
<td>11.346</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s299/F</td>
</tr>
<tr>
<td>12.802</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>dis/n117_s303/I1</td>
</tr>
<tr>
<td>13.616</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s303/F</td>
</tr>
<tr>
<td>14.575</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>dis/n117_s245/I1</td>
</tr>
<tr>
<td>15.184</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s245/F</td>
</tr>
<tr>
<td>16.507</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td>dis/n117_s172/I2</td>
</tr>
<tr>
<td>17.293</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C18[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s172/F</td>
</tr>
<tr>
<td>17.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>dis/n117_s256/I2</td>
</tr>
<tr>
<td>18.377</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s256/F</td>
</tr>
<tr>
<td>19.470</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>dis/n117_s206/I1</td>
</tr>
<tr>
<td>20.285</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s206/F</td>
</tr>
<tr>
<td>21.139</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>dis/n117_s258/I0</td>
</tr>
<tr>
<td>21.603</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s258/F</td>
</tr>
<tr>
<td>21.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>dis/n117_s409/I0</td>
</tr>
<tr>
<td>22.371</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s409/F</td>
</tr>
<tr>
<td>23.477</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>dis/n117_s197/I3</td>
</tr>
<tr>
<td>24.291</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s197/F</td>
</tr>
<tr>
<td>25.503</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>dis/n117_s131/I3</td>
</tr>
<tr>
<td>25.966</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s131/F</td>
</tr>
<tr>
<td>26.281</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>dis/n117_s75/I1</td>
</tr>
<tr>
<td>27.095</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R8C21[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s75/F</td>
</tr>
<tr>
<td>28.812</td>
<td>1.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>dis/n117_s120/I0</td>
</tr>
<tr>
<td>29.406</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s120/F</td>
</tr>
<tr>
<td>29.720</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>dis/n117_s69/I1</td>
</tr>
<tr>
<td>30.534</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s69/F</td>
</tr>
<tr>
<td>31.622</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][B]</td>
<td>dis/n117_s71/I2</td>
</tr>
<tr>
<td>32.437</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s71/F</td>
</tr>
<tr>
<td>33.057</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[2][A]</td>
<td>dis/n117_s39/I0</td>
</tr>
<tr>
<td>33.872</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R6C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s39/F</td>
</tr>
<tr>
<td>34.986</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>dis/n117_s100/I2</td>
</tr>
<tr>
<td>35.772</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s100/F</td>
</tr>
<tr>
<td>36.084</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[3][A]</td>
<td>dis/n119_s55/I3</td>
</tr>
<tr>
<td>36.849</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R12C26[3][A]</td>
<td style=" background: #97FFFF;">dis/n119_s55/F</td>
</tr>
<tr>
<td>37.949</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[2][A]</td>
<td>dis/n117_s59/I0</td>
</tr>
<tr>
<td>38.558</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C28[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s59/F</td>
</tr>
<tr>
<td>39.529</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>dis/n117_s34/I0</td>
</tr>
<tr>
<td>40.293</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s34/F</td>
</tr>
<tr>
<td>41.035</td>
<td>0.742</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C30[2][B]</td>
<td>dis/n118_s60/I1</td>
</tr>
<tr>
<td>41.849</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R8C30[2][B]</td>
<td style=" background: #97FFFF;">dis/n118_s60/F</td>
</tr>
<tr>
<td>42.813</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[2][B]</td>
<td>dis/n118_s51/I1</td>
</tr>
<tr>
<td>43.422</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C29[2][B]</td>
<td style=" background: #97FFFF;">dis/n118_s51/F</td>
</tr>
<tr>
<td>44.381</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C27[0][A]</td>
<td>dis/n118_s35/I1</td>
</tr>
<tr>
<td>44.990</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C27[0][A]</td>
<td style=" background: #97FFFF;">dis/n118_s35/F</td>
</tr>
<tr>
<td>45.835</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][B]</td>
<td>dis/n118_s83/I1</td>
</tr>
<tr>
<td>46.600</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R11C28[3][B]</td>
<td style=" background: #97FFFF;">dis/n118_s83/F</td>
</tr>
<tr>
<td>46.616</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[3][A]</td>
<td>dis/n118_s16/I0</td>
</tr>
<tr>
<td>47.376</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R11C28[3][A]</td>
<td style=" background: #97FFFF;">dis/n118_s16/F</td>
</tr>
<tr>
<td>47.695</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C29[2][B]</td>
<td>dis/n118_s79/I3</td>
</tr>
<tr>
<td>48.510</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R11C29[2][B]</td>
<td style=" background: #97FFFF;">dis/n118_s79/F</td>
</tr>
<tr>
<td>49.605</td>
<td>1.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">dis/distance_m_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R9C30[0][A]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dis/distance_m_2_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_2_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>dis/distance_m_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 21.383, 46.490%; route: 24.372, 52.989%; tC2Q: 0.240, 0.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.663</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.345</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>dis/mult_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>dis/distance_m_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n98_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>54</td>
<td>DSP_R19[2][A]</td>
<td>dis/mult_5_s2/CLK</td>
</tr>
<tr>
<td>3.849</td>
<td>0.240</td>
<td>tC2Q</td>
<td>RF</td>
<td>12</td>
<td>DSP_R19[2][A]</td>
<td style=" font-weight:bold;">dis/mult_5_s2/DOUT[21]</td>
</tr>
<tr>
<td>4.838</td>
<td>0.989</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[1][A]</td>
<td>dis/n117_s391/I0</td>
</tr>
<tr>
<td>5.624</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C22[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s391/F</td>
</tr>
<tr>
<td>5.939</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>dis/n117_s375/I0</td>
</tr>
<tr>
<td>6.753</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s375/F</td>
</tr>
<tr>
<td>7.721</td>
<td>0.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C20[3][B]</td>
<td>dis/n117_s377/I3</td>
</tr>
<tr>
<td>8.481</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C20[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s377/F</td>
</tr>
<tr>
<td>8.796</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[2][B]</td>
<td>dis/n117_s348/I1</td>
</tr>
<tr>
<td>9.560</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R14C19[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s348/F</td>
</tr>
<tr>
<td>10.532</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C21[1][A]</td>
<td>dis/n117_s299/I0</td>
</tr>
<tr>
<td>11.346</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C21[1][A]</td>
<td style=" background: #97FFFF;">dis/n117_s299/F</td>
</tr>
<tr>
<td>12.802</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[2][B]</td>
<td>dis/n117_s303/I1</td>
</tr>
<tr>
<td>13.616</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C18[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s303/F</td>
</tr>
<tr>
<td>14.575</td>
<td>0.959</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>dis/n117_s245/I1</td>
</tr>
<tr>
<td>15.184</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s245/F</td>
</tr>
<tr>
<td>16.507</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][B]</td>
<td>dis/n117_s172/I2</td>
</tr>
<tr>
<td>17.293</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C18[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s172/F</td>
</tr>
<tr>
<td>17.612</td>
<td>0.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>dis/n117_s256/I2</td>
</tr>
<tr>
<td>18.377</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s256/F</td>
</tr>
<tr>
<td>19.470</td>
<td>1.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C19[0][A]</td>
<td>dis/n117_s206/I1</td>
</tr>
<tr>
<td>20.285</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C19[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s206/F</td>
</tr>
<tr>
<td>21.139</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>dis/n117_s258/I0</td>
</tr>
<tr>
<td>21.603</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s258/F</td>
</tr>
<tr>
<td>21.607</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[2][A]</td>
<td>dis/n117_s409/I0</td>
</tr>
<tr>
<td>22.371</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R9C20[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s409/F</td>
</tr>
<tr>
<td>23.477</td>
<td>1.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[2][B]</td>
<td>dis/n117_s197/I3</td>
</tr>
<tr>
<td>24.291</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R11C25[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s197/F</td>
</tr>
<tr>
<td>25.503</td>
<td>1.211</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C21[0][B]</td>
<td>dis/n117_s131/I3</td>
</tr>
<tr>
<td>25.966</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R7C21[0][B]</td>
<td style=" background: #97FFFF;">dis/n117_s131/F</td>
</tr>
<tr>
<td>26.281</td>
<td>0.315</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C21[1][B]</td>
<td>dis/n117_s75/I1</td>
</tr>
<tr>
<td>27.095</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>15</td>
<td>R8C21[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s75/F</td>
</tr>
<tr>
<td>28.812</td>
<td>1.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[1][B]</td>
<td>dis/n117_s120/I0</td>
</tr>
<tr>
<td>29.406</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R11C26[1][B]</td>
<td style=" background: #97FFFF;">dis/n117_s120/F</td>
</tr>
<tr>
<td>29.720</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[3][B]</td>
<td>dis/n117_s69/I1</td>
</tr>
<tr>
<td>30.534</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>5</td>
<td>R12C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s69/F</td>
</tr>
<tr>
<td>31.622</td>
<td>1.089</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[3][B]</td>
<td>dis/n117_s71/I2</td>
</tr>
<tr>
<td>32.437</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R7C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s71/F</td>
</tr>
<tr>
<td>33.057</td>
<td>0.620</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[2][A]</td>
<td>dis/n117_s39/I0</td>
</tr>
<tr>
<td>33.872</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R6C25[2][A]</td>
<td style=" background: #97FFFF;">dis/n117_s39/F</td>
</tr>
<tr>
<td>34.986</td>
<td>1.114</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[3][B]</td>
<td>dis/n117_s100/I2</td>
</tr>
<tr>
<td>35.772</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C26[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s100/F</td>
</tr>
<tr>
<td>36.084</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C26[3][A]</td>
<td>dis/n119_s55/I3</td>
</tr>
<tr>
<td>36.849</td>
<td>0.765</td>
<td>tINS</td>
<td>RF</td>
<td>14</td>
<td>R12C26[3][A]</td>
<td style=" background: #97FFFF;">dis/n119_s55/F</td>
</tr>
<tr>
<td>37.949</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C28[0][A]</td>
<td>dis/n117_s45/I1</td>
</tr>
<tr>
<td>38.558</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R9C28[0][A]</td>
<td style=" background: #97FFFF;">dis/n117_s45/F</td>
</tr>
<tr>
<td>39.174</td>
<td>0.617</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[3][A]</td>
<td>dis/n117_s36/I1</td>
</tr>
<tr>
<td>39.961</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R8C29[3][A]</td>
<td style=" background: #97FFFF;">dis/n117_s36/F</td>
</tr>
<tr>
<td>40.274</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C28[3][B]</td>
<td>dis/n117_s27/I1</td>
</tr>
<tr>
<td>41.088</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R8C28[3][B]</td>
<td style=" background: #97FFFF;">dis/n117_s27/F</td>
</tr>
<tr>
<td>42.293</td>
<td>1.204</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C28[2][B]</td>
<td>dis/n117_s23/I3</td>
</tr>
<tr>
<td>42.902</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R7C28[2][B]</td>
<td style=" background: #97FFFF;">dis/n117_s23/F</td>
</tr>
<tr>
<td>44.345</td>
<td>1.443</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td style=" font-weight:bold;">dis/distance_m_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R9C30[0][A]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>21.009</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>dis/distance_m_3_s0/CLK</td>
</tr>
<tr>
<td>20.979</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>dis/distance_m_3_s0</td>
</tr>
<tr>
<td>20.682</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C27[0][A]</td>
<td>dis/distance_m_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.601</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>26</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.456, 45.307%; route: 22.040, 54.104%; tC2Q: 0.240, 0.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.009, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.123</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/n81_s2/I0</td>
</tr>
<tr>
<td>15.603</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/n81_s2/F</td>
</tr>
<tr>
<td>15.920</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cv/n78_s2/I3</td>
</tr>
<tr>
<td>16.734</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n78_s2/F</td>
</tr>
<tr>
<td>17.341</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>cv/n76_s2/I3</td>
</tr>
<tr>
<td>17.951</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n76_s2/F</td>
</tr>
<tr>
<td>17.959</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>cv/n72_s2/I3</td>
</tr>
<tr>
<td>18.745</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">cv/n72_s2/F</td>
</tr>
<tr>
<td>19.057</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/n67_s3/I3</td>
</tr>
<tr>
<td>19.666</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>20.273</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>cv/n65_s3/I3</td>
</tr>
<tr>
<td>20.868</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n65_s3/F</td>
</tr>
<tr>
<td>21.181</td>
<td>0.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[3][B]</td>
<td>cv/n64_s2/I2</td>
</tr>
<tr>
<td>21.995</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C33[3][B]</td>
<td style=" background: #97FFFF;">cv/n64_s2/F</td>
</tr>
<tr>
<td>22.358</td>
<td>0.363</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>cv/n64_s1/I1</td>
</tr>
<tr>
<td>23.123</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" background: #97FFFF;">cv/n64_s1/F</td>
</tr>
<tr>
<td>23.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>cv/cnt2_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.752, 61.497%; route: 3.262, 34.872%; tC2Q: 0.340, 3.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.163</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/n81_s2/I0</td>
</tr>
<tr>
<td>15.603</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/n81_s2/F</td>
</tr>
<tr>
<td>15.920</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cv/n78_s2/I3</td>
</tr>
<tr>
<td>16.734</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n78_s2/F</td>
</tr>
<tr>
<td>17.341</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>cv/n76_s2/I3</td>
</tr>
<tr>
<td>17.951</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n76_s2/F</td>
</tr>
<tr>
<td>17.959</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>cv/n72_s2/I3</td>
</tr>
<tr>
<td>18.745</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">cv/n72_s2/F</td>
</tr>
<tr>
<td>19.057</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/n67_s3/I3</td>
</tr>
<tr>
<td>19.666</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>20.273</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>cv/n65_s3/I3</td>
</tr>
<tr>
<td>20.882</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n65_s3/F</td>
</tr>
<tr>
<td>21.846</td>
<td>0.963</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>cv/n66_s1/I2</td>
</tr>
<tr>
<td>22.309</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td style=" background: #97FFFF;">cv/n66_s1/F</td>
</tr>
<tr>
<td>22.309</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td style=" font-weight:bold;">cv/cnt2_20_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>cv/cnt2_20_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C33[2][A]</td>
<td>cv/cnt2_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.652, 54.471%; route: 3.549, 41.553%; tC2Q: 0.340, 3.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.307</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.283</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n98_6:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>R9C30[0][A]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>11.976</td>
<td>1.976</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td style=" font-weight:bold;">eh/b_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>22.601</td>
<td>2.601</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>23.610</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>eh/b_s0/CLK</td>
</tr>
<tr>
<td>23.580</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>eh/b_s0</td>
</tr>
<tr>
<td>23.283</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>eh/b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.610</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.976, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.601, 72.054%; route: 1.009, 27.946%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.044</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>21.230</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/n86_s2/I1</td>
</tr>
<tr>
<td>22.044</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n86_s2/F</td>
</tr>
<tr>
<td>22.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.691, 56.684%; route: 3.245, 39.212%; tC2Q: 0.340, 4.104%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.906</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>21.369</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R8C33[2][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/cnt2_15_s1/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/cnt2_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.339, 51.191%; route: 3.798, 44.803%; tC2Q: 0.340, 4.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.906</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>21.369</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R8C33[2][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_16_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt2_16_s1/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt2_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.339, 51.191%; route: 3.798, 44.803%; tC2Q: 0.340, 4.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.491</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.906</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>21.369</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R8C33[2][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>22.246</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td style=" font-weight:bold;">cv/cnt2_17_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/cnt2_17_s1/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C32[0][B]</td>
<td>cv/cnt2_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.339, 51.191%; route: 3.798, 44.803%; tC2Q: 0.340, 4.007%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.906</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>21.369</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R8C33[2][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>22.214</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cv/cnt2_5_s1/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C32[1][B]</td>
<td>cv/cnt2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.339, 51.387%; route: 3.766, 44.592%; tC2Q: 0.340, 4.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.523</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.906</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>21.369</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R8C33[2][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>22.214</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td style=" font-weight:bold;">cv/cnt2_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cv/cnt2_6_s1/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C32[2][A]</td>
<td>cv/cnt2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.339, 51.387%; route: 3.766, 44.592%; tC2Q: 0.340, 4.022%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.172</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.906</td>
<td>0.664</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[2][B]</td>
<td>cv/cnt2_24_s4/I3</td>
</tr>
<tr>
<td>21.369</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>23</td>
<td>R8C33[2][B]</td>
<td style=" background: #97FFFF;">cv/cnt2_24_s4/F</td>
</tr>
<tr>
<td>22.172</td>
<td>0.803</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.339, 51.644%; route: 3.723, 44.314%; tC2Q: 0.340, 4.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.867</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>21.258</td>
<td>1.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>cv/n83_s1/I0</td>
</tr>
<tr>
<td>21.867</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" background: #97FFFF;">cv/n83_s1/F</td>
</tr>
<tr>
<td>21.867</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>cv/cnt2_3_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C33[1][A]</td>
<td>cv/cnt2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.485, 55.387%; route: 3.273, 40.420%; tC2Q: 0.340, 4.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.902</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.497</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>22.089</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[0][B]</td>
<td style=" font-weight:bold;">cv/cnt1_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[0][B]</td>
<td>cv/cnt1_1_s0/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32[0][B]</td>
<td>cv/cnt1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.470, 53.731%; route: 3.510, 42.187%; tC2Q: 0.340, 4.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.902</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.497</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>22.089</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>cv/cnt1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.470, 53.731%; route: 3.510, 42.187%; tC2Q: 0.340, 4.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.902</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.497</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>22.089</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td style=" font-weight:bold;">cv/cnt1_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][B]</td>
<td>cv/cnt1_3_s0/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32[1][B]</td>
<td>cv/cnt1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.470, 53.731%; route: 3.510, 42.187%; tC2Q: 0.340, 4.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.902</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.497</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>22.089</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td style=" font-weight:bold;">cv/cnt1_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][A]</td>
<td>cv/cnt1_4_s0/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32[2][A]</td>
<td>cv/cnt1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.470, 53.731%; route: 3.510, 42.187%; tC2Q: 0.340, 4.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.648</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.089</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.902</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.497</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>22.089</td>
<td>0.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td style=" font-weight:bold;">cv/cnt1_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>cv/cnt1_5_s0/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C32[2][B]</td>
<td>cv/cnt1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.470, 53.731%; route: 3.510, 42.187%; tC2Q: 0.340, 4.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.902</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.497</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>cv/cnt1_6_s0/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>cv/cnt1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.470, 54.138%; route: 3.447, 41.749%; tC2Q: 0.340, 4.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.902</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.497</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td style=" font-weight:bold;">cv/cnt1_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>cv/cnt1_7_s0/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C33[0][B]</td>
<td>cv/cnt1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.470, 54.138%; route: 3.447, 41.749%; tC2Q: 0.340, 4.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.902</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.497</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>cv/cnt1_8_s0/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C33[1][A]</td>
<td>cv/cnt1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.470, 54.138%; route: 3.447, 41.749%; tC2Q: 0.340, 4.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.027</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td>cv/b_s9/I1</td>
</tr>
<tr>
<td>15.608</td>
<td>0.765</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C33[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s9/F</td>
</tr>
<tr>
<td>16.216</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td>cv/b_s8/I0</td>
</tr>
<tr>
<td>16.680</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C32[2][B]</td>
<td style=" background: #97FFFF;">cv/b_s8/F</td>
</tr>
<tr>
<td>16.684</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td>cv/b_s6/I1</td>
</tr>
<tr>
<td>17.444</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C32[3][A]</td>
<td style=" background: #97FFFF;">cv/b_s6/F</td>
</tr>
<tr>
<td>17.755</td>
<td>0.310</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td>cv/b_s5/I0</td>
</tr>
<tr>
<td>18.364</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C32[1][A]</td>
<td style=" background: #97FFFF;">cv/b_s5/F</td>
</tr>
<tr>
<td>18.368</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td>cv/b_s4/I0</td>
</tr>
<tr>
<td>18.832</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C32[2][A]</td>
<td style=" background: #97FFFF;">cv/b_s4/F</td>
</tr>
<tr>
<td>19.428</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[3][B]</td>
<td>cv/b_s3/I1</td>
</tr>
<tr>
<td>20.242</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R9C32[3][B]</td>
<td style=" background: #97FFFF;">cv/b_s3/F</td>
</tr>
<tr>
<td>20.902</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[0][B]</td>
<td>cv/n51_s3/I3</td>
</tr>
<tr>
<td>21.497</td>
<td>0.594</td>
<td>tINS</td>
<td>FR</td>
<td>10</td>
<td>R7C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n51_s3/F</td>
</tr>
<tr>
<td>22.027</td>
<td>0.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt1_9_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>cv/cnt1_9_s0/CLK</td>
</tr>
<tr>
<td>33.737</td>
<td>-0.032</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C33[1][B]</td>
<td>cv/cnt1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.470, 54.138%; route: 3.447, 41.749%; tC2Q: 0.340, 4.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>33.473</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][B]</td>
<td>cv/cnt2_1_s1/CLK</td>
</tr>
<tr>
<td>14.109</td>
<td>0.340</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R11C33[1][B]</td>
<td style=" font-weight:bold;">cv/cnt2_1_s1/Q</td>
</tr>
<tr>
<td>14.843</td>
<td>0.734</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C33[3][A]</td>
<td>cv/n81_s2/I0</td>
</tr>
<tr>
<td>15.603</td>
<td>0.760</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R7C33[3][A]</td>
<td style=" background: #97FFFF;">cv/n81_s2/F</td>
</tr>
<tr>
<td>15.920</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[1][A]</td>
<td>cv/n78_s2/I3</td>
</tr>
<tr>
<td>16.734</td>
<td>0.814</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n78_s2/F</td>
</tr>
<tr>
<td>17.341</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[0][B]</td>
<td>cv/n76_s2/I3</td>
</tr>
<tr>
<td>17.951</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R8C33[0][B]</td>
<td style=" background: #97FFFF;">cv/n76_s2/F</td>
</tr>
<tr>
<td>17.959</td>
<td>0.008</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][B]</td>
<td>cv/n72_s2/I3</td>
</tr>
<tr>
<td>18.745</td>
<td>0.786</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R8C33[1][B]</td>
<td style=" background: #97FFFF;">cv/n72_s2/F</td>
</tr>
<tr>
<td>19.057</td>
<td>0.312</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C32[0][A]</td>
<td>cv/n67_s3/I3</td>
</tr>
<tr>
<td>19.666</td>
<td>0.609</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R8C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n67_s3/F</td>
</tr>
<tr>
<td>20.273</td>
<td>0.608</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][B]</td>
<td>cv/n65_s3/I3</td>
</tr>
<tr>
<td>20.882</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C32[0][B]</td>
<td style=" background: #97FFFF;">cv/n65_s3/F</td>
</tr>
<tr>
<td>20.895</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>cv/n65_s1/I1</td>
</tr>
<tr>
<td>21.709</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">cv/n65_s1/F</td>
</tr>
<tr>
<td>21.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td style=" font-weight:bold;">cv/cnt2_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>32.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>33.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>cv/cnt2_21_s1/CLK</td>
</tr>
<tr>
<td>33.473</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>cv/cnt2_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.002, 63.005%; route: 2.598, 32.718%; tC2Q: 0.340, 4.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.489, 66.048%; route: 1.280, 33.952%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.668</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/b_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n98_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n98_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R9C30[0][A]</td>
<td>eh/n98_s2/F</td>
</tr>
<tr>
<td>1.228</td>
<td>1.228</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td style=" font-weight:bold;">eh/b_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>eh/b_s0/CLK</td>
</tr>
<tr>
<td>2.668</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>eh/b_s0</td>
</tr>
<tr>
<td>2.668</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>eh/b_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.228, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/cnt1_0_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_0_s1/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/n49_s3/I0</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n49_s3/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/cnt1_0_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C32[0][A]</td>
<td>cv/cnt1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_18_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/cnt2_18_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_18_s1/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/n68_s1/I3</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n68_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/cnt2_18_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[1][A]</td>
<td>cv/cnt2_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R11C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>cv/n64_s1/I0</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" background: #97FFFF;">cv/n64_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_22_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>cv/cnt2_22_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C33[1][A]</td>
<td>cv/cnt2_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.565%; route: 0.002, 0.334%; tC2Q: 0.247, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>eh/count_3_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R12C24[0][A]</td>
<td style=" font-weight:bold;">eh/count_3_s3/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>eh/n94_s4/I2</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" background: #97FFFF;">eh/n94_s4/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td style=" font-weight:bold;">eh/count_3_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>eh/count_3_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[0][A]</td>
<td>eh/count_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>eh/count_5_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">eh/count_5_s1/Q</td>
</tr>
<tr>
<td>2.888</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>eh/n92_s1/I2</td>
</tr>
<tr>
<td>3.164</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td style=" background: #97FFFF;">eh/n92_s1/F</td>
</tr>
<tr>
<td>3.164</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td style=" font-weight:bold;">eh/count_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>eh/count_5_s1/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C24[1][A]</td>
<td>eh/count_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>cv/cnt2_8_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_8_s1/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>cv/n78_s1/I3</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" background: #97FFFF;">cv/n78_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>cv/cnt2_8_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>cv/cnt2_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/cnt2_13_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_13_s1/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/n73_s1/I3</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n73_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/cnt2_13_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C32[0][A]</td>
<td>cv/cnt2_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.467</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt2_16_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_16_s1/Q</td>
</tr>
<tr>
<td>13.192</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/n70_s1/I3</td>
</tr>
<tr>
<td>13.467</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" background: #97FFFF;">cv/n70_s1/F</td>
</tr>
<tr>
<td>13.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_16_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt2_16_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C32[0][A]</td>
<td>cv/cnt2_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.478%; route: 0.003, 0.500%; tC2Q: 0.247, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R6C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/Q</td>
</tr>
<tr>
<td>13.193</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/n86_s2/I0</td>
</tr>
<tr>
<td>13.468</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" background: #97FFFF;">cv/n86_s2/F</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td style=" font-weight:bold;">cv/cnt2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_0_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C31[0][A]</td>
<td>cv/cnt2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt2_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt2_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/cnt2_15_s1/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_15_s1/Q</td>
</tr>
<tr>
<td>13.193</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/n71_s1/I1</td>
</tr>
<tr>
<td>13.468</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n71_s1/F</td>
</tr>
<tr>
<td>13.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt2_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/cnt2_15_s1/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C32[1][A]</td>
<td>cv/cnt2_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>eh/count_0_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">eh/count_0_s3/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>eh/n97_s3/I2</td>
</tr>
<tr>
<td>3.165</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">eh/n97_s3/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" font-weight:bold;">eh/count_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>eh/count_0_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>eh/count_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_9_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_9_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>eh/count_9_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">eh/count_9_s3/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>eh/n88_s4/I2</td>
</tr>
<tr>
<td>3.165</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" background: #97FFFF;">eh/n88_s4/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">eh/count_9_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>eh/count_9_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>eh/count_9_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_10_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_10_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>eh/count_10_s3/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">eh/count_10_s3/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>eh/n87_s4/I2</td>
</tr>
<tr>
<td>3.165</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" background: #97FFFF;">eh/n87_s4/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">eh/count_10_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>eh/count_10_s3/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>eh/count_10_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>eh/count_2_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">eh/count_2_s1/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>eh/n95_s1/I2</td>
</tr>
<tr>
<td>3.165</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" background: #97FFFF;">eh/n95_s1/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td style=" font-weight:bold;">eh/count_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>eh/count_2_s1/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C24[1][A]</td>
<td>eh/count_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.638</td>
</tr>
<tr>
<td class="label">From</td>
<td>eh/count_8_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>eh/count_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>eh/count_8_s1/CLK</td>
</tr>
<tr>
<td>2.885</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R9C24[1][A]</td>
<td style=" font-weight:bold;">eh/count_8_s1/Q</td>
</tr>
<tr>
<td>2.889</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>eh/n89_s1/I2</td>
</tr>
<tr>
<td>3.165</td>
<td>0.276</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td style=" background: #97FFFF;">eh/n89_s1/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td style=" font-weight:bold;">eh/count_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>eh/count_8_s1/CLK</td>
</tr>
<tr>
<td>2.638</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[1][A]</td>
<td>eh/count_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.276, 52.390%; route: 0.003, 0.665%; tC2Q: 0.247, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.922, 72.860%; route: 0.716, 27.140%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>servo/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_3_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C16[1][A]</td>
<td>servo/n29_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" background: #97FFFF;">servo/n29_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>servo/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C16[1][A]</td>
<td>servo/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>servo/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R6C17[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_7_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C17[0][A]</td>
<td>servo/n25_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" background: #97FFFF;">servo/n25_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>servo/cnt_7_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C17[0][A]</td>
<td>servo/cnt_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>servo/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R6C17[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_9_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C17[1][A]</td>
<td>servo/n23_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" background: #97FFFF;">servo/n23_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>servo/cnt_9_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C17[1][A]</td>
<td>servo/cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>servo/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R6C18[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_13_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C18[0][A]</td>
<td>servo/n19_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" background: #97FFFF;">servo/n19_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>servo/cnt_13_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>servo/cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>servo/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_15_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C18[1][A]</td>
<td>servo/n17_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">servo/n17_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>servo/cnt_15_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>servo/cnt_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>servo/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_19_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C19[0][A]</td>
<td>servo/n13_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td style=" background: #97FFFF;">servo/n13_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">servo/cnt_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>servo/cnt_19_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>servo/cnt_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>servo/cnt_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>servo/cnt_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[1][A]</td>
<td>servo/cnt_21_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R6C19[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_21_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C19[1][A]</td>
<td>servo/n11_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C19[1][A]</td>
<td style=" background: #97FFFF;">servo/n11_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[1][A]</td>
<td style=" font-weight:bold;">servo/cnt_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[1][A]</td>
<td>servo/cnt_21_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C19[1][A]</td>
<td>servo/cnt_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_2_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C32[1][A]</td>
<td>cv/n47_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" background: #97FFFF;">cv/n47_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td style=" font-weight:bold;">cv/cnt1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C32[1][A]</td>
<td>cv/cnt1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>cv/cnt1_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cv/cnt1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>cv/cnt1_6_s0/CLK</td>
</tr>
<tr>
<td>13.189</td>
<td>0.247</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R6C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_6_s0/Q</td>
</tr>
<tr>
<td>13.191</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C33[0][A]</td>
<td>cv/n43_s/I1</td>
</tr>
<tr>
<td>13.483</td>
<td>0.292</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" background: #97FFFF;">cv/n43_s/SUM</td>
</tr>
<tr>
<td>13.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td style=" font-weight:bold;">cv/cnt1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT13[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.037</td>
<td>2.037</td>
<td>tINS</td>
<td>FF</td>
<td>79</td>
<td>IOT13[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.942</td>
<td>0.905</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>cv/cnt1_6_s0/CLK</td>
</tr>
<tr>
<td>12.942</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C33[0][A]</td>
<td>cv/cnt1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.292, 53.995%; route: 0.002, 0.324%; tC2Q: 0.247, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.037, 69.228%; route: 0.905, 30.772%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/b_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/b_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/b_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/count_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/count_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/count_14_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/count_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/count_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/count_2_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>eh/count_6_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>eh/count_6_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>eh/count_6_s3/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>servo/cnt_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>servo/cnt_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>servo/cnt_15_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>servo/cnt_16_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>servo/cnt_16_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>servo/cnt_16_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cv/cnt1_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>cv/cnt1_2_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>servo/cnt_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>servo/cnt_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>servo/cnt_17_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.943</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.869</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>servo/cnt_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>12.489</td>
<td>2.489</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>13.769</td>
<td>1.280</td>
<td>tNET</td>
<td>FF</td>
<td>servo/cnt_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>21.922</td>
<td>1.922</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>servo/cnt_18_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>79</td>
<td>clk_d</td>
<td>-34.935</td>
<td>1.280</td>
</tr>
<tr>
<td>41</td>
<td>n19_3</td>
<td>-34.307</td>
<td>1.019</td>
</tr>
<tr>
<td>37</td>
<td>b_7</td>
<td>11.429</td>
<td>1.127</td>
</tr>
<tr>
<td>23</td>
<td>cnt2_24_10</td>
<td>11.491</td>
<td>0.998</td>
</tr>
<tr>
<td>23</td>
<td>n34_4</td>
<td>14.751</td>
<td>0.979</td>
</tr>
<tr>
<td>23</td>
<td>n117_440</td>
<td>-33.297</td>
<td>1.475</td>
</tr>
<tr>
<td>21</td>
<td>n117_146</td>
<td>-34.304</td>
<td>1.704</td>
</tr>
<tr>
<td>18</td>
<td>n117_406</td>
<td>-32.845</td>
<td>1.228</td>
</tr>
<tr>
<td>16</td>
<td>n117_46</td>
<td>-34.935</td>
<td>1.114</td>
</tr>
<tr>
<td>16</td>
<td>n117_178</td>
<td>-34.384</td>
<td>1.336</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R6C17</td>
<td>81.94%</td>
</tr>
<tr>
<td>R6C18</td>
<td>81.94%</td>
</tr>
<tr>
<td>R6C16</td>
<td>79.17%</td>
</tr>
<tr>
<td>R9C24</td>
<td>72.22%</td>
</tr>
<tr>
<td>R8C24</td>
<td>70.83%</td>
</tr>
<tr>
<td>R6C33</td>
<td>69.44%</td>
</tr>
<tr>
<td>R9C33</td>
<td>66.67%</td>
</tr>
<tr>
<td>R11C24</td>
<td>65.28%</td>
</tr>
<tr>
<td>R6C32</td>
<td>65.28%</td>
</tr>
<tr>
<td>R9C32</td>
<td>58.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
