{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../pruebaLogo.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2"
    },
    "design_tree": {
      "AdderFab_0": "",
      "FPAdd_8_23_F400_uid2_0": "",
      "IntAdder_8_f400_uid2_0": ""
    },
    "components": {
      "AdderFab_0": {
        "vlnv": "user.org:user:AdderFab:1.0",
        "xci_name": "design_1_AdderFab_0_1",
        "xci_path": "ip/design_1_AdderFab_0_1/design_1_AdderFab_0_1.xci",
        "inst_hier_path": "AdderFab_0"
      },
      "FPAdd_8_23_F400_uid2_0": {
        "vlnv": "xilinx.com:module_ref:FPAdd_8_23_F400_uid2:1.0",
        "xci_name": "design_1_FPAdd_8_23_F400_uid2_0_0",
        "xci_path": "ip/design_1_FPAdd_8_23_F400_uid2_0_0/design_1_FPAdd_8_23_F400_uid2_0_0.xci",
        "inst_hier_path": "FPAdd_8_23_F400_uid2_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "FPAdd_8_23_F400_uid2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "X": {
            "direction": "I",
            "left": "33",
            "right": "0"
          },
          "Y": {
            "direction": "I",
            "left": "33",
            "right": "0"
          },
          "R": {
            "direction": "O",
            "left": "33",
            "right": "0"
          }
        }
      },
      "IntAdder_8_f400_uid2_0": {
        "vlnv": "xilinx.com:module_ref:IntAdder_8_f400_uid2:1.0",
        "xci_name": "design_1_IntAdder_8_f400_uid2_0_0",
        "xci_path": "ip/design_1_IntAdder_8_f400_uid2_0_0/design_1_IntAdder_8_f400_uid2_0_0.xci",
        "inst_hier_path": "IntAdder_8_f400_uid2_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "IntAdder_8_f400_uid2",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "X": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Y": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "Cin": {
            "direction": "I"
          },
          "R": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      }
    }
  }
}