<stg><name>pool<2u, 20u, 24u></name>


<trans_list>

<trans id="309" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="9" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="20" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="39" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="41" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="41" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="42" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="44" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="44" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="45" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="46" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="48" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="50" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="51" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="52" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="53" to="56">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="55" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="56" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:2  %buf = alloca [240 x i32], align 4

]]></Node>
<StgValue><ssdm name="buf"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
:3  %acc = alloca [20 x i32], align 16

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_V = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_V_21 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_21"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_21)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="63" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_V_23 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_23"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:9  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_23)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_V_25 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_25"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:11  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_25)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="67" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_V_27 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_27"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_27)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_V_29 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_29"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_29)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="71" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_V_31 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_31"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:17  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_31)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str126, i32 0, i32 0, [1 x i8]* @p_str127, [1 x i8]* @p_str128, [1 x i8]* @p_str129, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str130, [1 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i32* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str119, i32 0, i32 0, [1 x i8]* @p_str120, [1 x i8]* @p_str121, [1 x i8]* @p_str122, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str123, [1 x i8]* @p_str124)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_V_33 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_33"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_33)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_s = icmp eq i32 %tmp_V, 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:21  %IFMCH_curr_1_load = load i32* @IFMCH_curr_1, align 4

]]></Node>
<StgValue><ssdm name="IFMCH_curr_1_load"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:22  br i1 %tmp_s, label %1, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %tmp_V_29, i32* @IFMCH_curr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 %tmp_V_31, i32* @IFMDim_curr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %IFMCH_curr_1_loc = phi i32 [ %tmp_V_29, %1 ], [ %IFMCH_curr_1_load, %0 ]

]]></Node>
<StgValue><ssdm name="IFMCH_curr_1_loc"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecMemCore([240 x i32]* %buf, [1 x i8]* @p_str1, [14 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecMemCore([20 x i32]* %acc, [1 x i8]* @p_str1, [14 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:3  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="87" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j = phi i5 [ 0, %._crit_edge ], [ %j_2, %.preheader248.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_17 = icmp eq i5 %j, -12

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="89" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="90" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %j_2 = add i5 %j, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="91" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_17, label %.preheader247.0, label %.preheader248.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader248.preheader:0  %tmp_30 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %j, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader248.preheader:1  %tmp_31 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="7">
<![CDATA[
.preheader248.preheader:2  %p_shl1_cast = zext i7 %tmp_31 to i9

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader248.preheader:3  %tmp_32 = sub i9 %tmp_30, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="9">
<![CDATA[
.preheader248.preheader:4  %tmp_34_cast = sext i9 %tmp_32 to i64

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader248.preheader:5  %buf_addr = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader248.preheader:39  store i32 -999999, i32* %buf_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:0  %acc_addr = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="acc_addr"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:1  store i32 -999999, i32* %acc_addr, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader247.0:40  %tmp_18 = icmp eq i32 %tmp_V, 0

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader248.preheader:6  %tmp_33 = or i9 %tmp_32, 1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="9">
<![CDATA[
.preheader248.preheader:7  %tmp_35_cast = zext i9 %tmp_33 to i64

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader248.preheader:8  %buf_addr_7 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="buf_addr_7"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader248.preheader:40  store i32 -999999, i32* %buf_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="106" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader248.preheader:9  %tmp_34 = or i9 %tmp_32, 2

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="9">
<![CDATA[
.preheader248.preheader:10  %tmp_36_cast = zext i9 %tmp_34 to i64

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader248.preheader:11  %buf_addr_8 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_36_cast

]]></Node>
<StgValue><ssdm name="buf_addr_8"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader248.preheader:41  store i32 -999999, i32* %buf_addr_8, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader248.preheader:12  %tmp_35 = or i9 %tmp_32, 3

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="9">
<![CDATA[
.preheader248.preheader:13  %tmp_37_cast = zext i9 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="tmp_37_cast"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader248.preheader:14  %buf_addr_9 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_37_cast

]]></Node>
<StgValue><ssdm name="buf_addr_9"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader248.preheader:42  store i32 -999999, i32* %buf_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader248.preheader:15  %tmp_36 = add i9 %tmp_32, 4

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="9">
<![CDATA[
.preheader248.preheader:16  %tmp_38_cast = sext i9 %tmp_36 to i64

]]></Node>
<StgValue><ssdm name="tmp_38_cast"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader248.preheader:17  %buf_addr_10 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_38_cast

]]></Node>
<StgValue><ssdm name="buf_addr_10"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader248.preheader:43  store i32 -999999, i32* %buf_addr_10, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="118" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader248.preheader:18  %tmp_37 = add i9 %tmp_32, 5

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="9">
<![CDATA[
.preheader248.preheader:19  %tmp_39_cast = sext i9 %tmp_37 to i64

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader248.preheader:20  %buf_addr_11 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="buf_addr_11"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader248.preheader:44  store i32 -999999, i32* %buf_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="122" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader248.preheader:21  %tmp_38 = add i9 %tmp_32, 6

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="9">
<![CDATA[
.preheader248.preheader:22  %tmp_40_cast = sext i9 %tmp_38 to i64

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader248.preheader:23  %buf_addr_12 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_40_cast

]]></Node>
<StgValue><ssdm name="buf_addr_12"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader248.preheader:45  store i32 -999999, i32* %buf_addr_12, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="126" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader248.preheader:24  %tmp_39 = add i9 %tmp_32, 7

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="9">
<![CDATA[
.preheader248.preheader:25  %tmp_41_cast = sext i9 %tmp_39 to i64

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader248.preheader:26  %buf_addr_13 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_41_cast

]]></Node>
<StgValue><ssdm name="buf_addr_13"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader248.preheader:46  store i32 -999999, i32* %buf_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="130" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader248.preheader:27  %tmp_40 = add i9 %tmp_32, 8

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="9">
<![CDATA[
.preheader248.preheader:28  %tmp_42_cast = sext i9 %tmp_40 to i64

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader248.preheader:29  %buf_addr_14 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="buf_addr_14"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader248.preheader:47  store i32 -999999, i32* %buf_addr_14, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="134" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader248.preheader:30  %tmp_41 = add i9 %tmp_32, 9

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="135" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="9">
<![CDATA[
.preheader248.preheader:31  %tmp_43_cast = sext i9 %tmp_41 to i64

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="136" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader248.preheader:32  %buf_addr_15 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_43_cast

]]></Node>
<StgValue><ssdm name="buf_addr_15"/></StgValue>
</operation>

<operation id="137" st_id="18" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader248.preheader:48  store i32 -999999, i32* %buf_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="138" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader248.preheader:33  %tmp_42 = add i9 %tmp_32, 10

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="9">
<![CDATA[
.preheader248.preheader:34  %tmp_44_cast = sext i9 %tmp_42 to i64

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader248.preheader:35  %buf_addr_16 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="buf_addr_16"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader248.preheader:49  store i32 -999999, i32* %buf_addr_16, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="142" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader248.preheader:36  %tmp_43 = add i9 %tmp_32, 11

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="9">
<![CDATA[
.preheader248.preheader:37  %tmp_45_cast = sext i9 %tmp_43 to i64

]]></Node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader248.preheader:38  %buf_addr_17 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_45_cast

]]></Node>
<StgValue><ssdm name="buf_addr_17"/></StgValue>
</operation>

<operation id="145" st_id="20" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader248.preheader:50  store i32 -999999, i32* %buf_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
.preheader248.preheader:51  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="147" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:2  %acc_addr_53 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="acc_addr_53"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:3  store i32 -999999, i32* %acc_addr_53, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="149" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:4  %acc_addr_54 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="acc_addr_54"/></StgValue>
</operation>

<operation id="150" st_id="22" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:5  store i32 -999999, i32* %acc_addr_54, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="151" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:6  %acc_addr_55 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="acc_addr_55"/></StgValue>
</operation>

<operation id="152" st_id="23" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:7  store i32 -999999, i32* %acc_addr_55, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="153" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:8  %acc_addr_56 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="acc_addr_56"/></StgValue>
</operation>

<operation id="154" st_id="24" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:9  store i32 -999999, i32* %acc_addr_56, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="155" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:10  %acc_addr_57 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="acc_addr_57"/></StgValue>
</operation>

<operation id="156" st_id="25" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:11  store i32 -999999, i32* %acc_addr_57, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="157" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:12  %acc_addr_58 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="acc_addr_58"/></StgValue>
</operation>

<operation id="158" st_id="26" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:13  store i32 -999999, i32* %acc_addr_58, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="159" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:14  %acc_addr_59 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="acc_addr_59"/></StgValue>
</operation>

<operation id="160" st_id="27" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:15  store i32 -999999, i32* %acc_addr_59, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="161" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:16  %acc_addr_60 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="acc_addr_60"/></StgValue>
</operation>

<operation id="162" st_id="28" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:17  store i32 -999999, i32* %acc_addr_60, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="163" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:18  %acc_addr_61 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="acc_addr_61"/></StgValue>
</operation>

<operation id="164" st_id="29" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:19  store i32 -999999, i32* %acc_addr_61, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="165" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:20  %acc_addr_62 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="acc_addr_62"/></StgValue>
</operation>

<operation id="166" st_id="30" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:21  store i32 -999999, i32* %acc_addr_62, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="167" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:22  %acc_addr_63 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="acc_addr_63"/></StgValue>
</operation>

<operation id="168" st_id="31" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:23  store i32 -999999, i32* %acc_addr_63, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="169" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:24  %acc_addr_64 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="acc_addr_64"/></StgValue>
</operation>

<operation id="170" st_id="32" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:25  store i32 -999999, i32* %acc_addr_64, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="171" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:26  %acc_addr_65 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="acc_addr_65"/></StgValue>
</operation>

<operation id="172" st_id="33" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:27  store i32 -999999, i32* %acc_addr_65, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="173" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:28  %acc_addr_66 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="acc_addr_66"/></StgValue>
</operation>

<operation id="174" st_id="34" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:29  store i32 -999999, i32* %acc_addr_66, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="175" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:30  %acc_addr_67 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="acc_addr_67"/></StgValue>
</operation>

<operation id="176" st_id="35" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:31  store i32 -999999, i32* %acc_addr_67, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="177" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:32  %acc_addr_68 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="acc_addr_68"/></StgValue>
</operation>

<operation id="178" st_id="36" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:33  store i32 -999999, i32* %acc_addr_68, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="179" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:34  %acc_addr_69 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="acc_addr_69"/></StgValue>
</operation>

<operation id="180" st_id="37" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:35  store i32 -999999, i32* %acc_addr_69, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="181" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:36  %acc_addr_70 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="acc_addr_70"/></StgValue>
</operation>

<operation id="182" st_id="38" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:37  store i32 -999999, i32* %acc_addr_70, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="183" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader247.0:38  %acc_addr_71 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="acc_addr_71"/></StgValue>
</operation>

<operation id="184" st_id="39" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader247.0:39  store i32 -999999, i32* %acc_addr_71, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader247.0:41  br i1 %tmp_18, label %3, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp1 = mul i32 %tmp_V_23, %tmp_V_23

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="187" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp2 = mul i32 %tmp_V_25, %tmp_V_29

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="188" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
:0  %IFMDim_curr_1_load = load i32* @IFMDim_curr_1, align 4

]]></Node>
<StgValue><ssdm name="IFMDim_curr_1_load"/></StgValue>
</operation>

<operation id="189" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %IFMDim_curr_1_load, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="190" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
:2  %tmp_44 = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %IFMCH_curr_1_loc, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="191" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:3  %tmp_45 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="192" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="63" op_0_bw="31">
<![CDATA[
:4  %cast9 = zext i31 %tmp_9 to i63

]]></Node>
<StgValue><ssdm name="cast9"/></StgValue>
</operation>

<operation id="193" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="63" op_0_bw="32">
<![CDATA[
:5  %cast = zext i32 %IFMCH_curr_1_loc to i63

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="194" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:6  %bound3 = mul i63 %cast9, %cast

]]></Node>
<StgValue><ssdm name="bound3"/></StgValue>
</operation>

<operation id="195" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="63" op_0_bw="32">
<![CDATA[
:7  %cast2 = zext i32 %tmp_V_21 to i63

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="196" st_id="39" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:8  %bound5 = mul i63 %cast2, %cast9

]]></Node>
<StgValue><ssdm name="bound5"/></StgValue>
</operation>

<operation id="197" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader245

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="198" st_id="40" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %KER_bound = mul i32 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="KER_bound"/></StgValue>
</operation>

<operation id="199" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="200" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i3 = phi i32 [ 0, %6 ], [ %i, %8 ]

]]></Node>
<StgValue><ssdm name="i3"/></StgValue>
</operation>

<operation id="201" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %exitcond = icmp eq i32 %i3, %KER_bound

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="202" st_id="41" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %i = add i32 %i3, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="203" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond, label %.loopexit.loopexit, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="204" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str41)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="205" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="42" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_V_35 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_35"/></StgValue>
</operation>

<operation id="207" st_id="42" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_35)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:4  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str41, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="209" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="210" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="212" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
.preheader245:0  %indvar_flatten3 = phi i63 [ 0, %3 ], [ %indvar_flatten_next3, %.preheader245.loopexit ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="213" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader245:1  %exitcond_flatten3 = icmp eq i63 %indvar_flatten3, %bound5

]]></Node>
<StgValue><ssdm name="exitcond_flatten3"/></StgValue>
</operation>

<operation id="214" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader245:2  %indvar_flatten_next3 = add i63 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="215" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader245:3  br i1 %exitcond_flatten3, label %.loopexit.loopexit253, label %.preheader243.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
.preheader243.preheader:0  br label %.preheader243

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit253:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="218" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader243:0  %indvar_flatten6 = phi i32 [ %indvar_flatten_next7, %5 ], [ 0, %.preheader243.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="219" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader243:1  %xp = phi i31 [ %xp_2, %5 ], [ 0, %.preheader243.preheader ]

]]></Node>
<StgValue><ssdm name="xp"/></StgValue>
</operation>

<operation id="220" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader243:2  %exitcond_flatten8 = icmp eq i32 %indvar_flatten6, %tmp_45

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="221" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader243:3  %indvar_flatten_next7 = add i32 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="222" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader243:4  br i1 %exitcond_flatten8, label %.preheader.preheader, label %.preheader244

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader244:0  %exitcond4 = icmp eq i31 %xp, %tmp_9

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="224" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader244:1  %xp_mid2 = select i1 %exitcond4, i31 0, i31 %xp

]]></Node>
<StgValue><ssdm name="xp_mid2"/></StgValue>
</operation>

<operation id="225" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
.preheader244:2  br label %.preheader241

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="227" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="33" op_0_bw="33" op_1_bw="0">
<![CDATA[
.preheader241:0  %indvar_flatten = phi i33 [ 0, %.preheader244 ], [ %indvar_flatten_next, %.preheader242 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="228" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader241:1  %ch = phi i32 [ 0, %.preheader244 ], [ %ch_3, %.preheader242 ]

]]></Node>
<StgValue><ssdm name="ch"/></StgValue>
</operation>

<operation id="229" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader241:2  %exitcond_flatten = icmp eq i33 %indvar_flatten, %tmp_44

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="230" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.preheader241:3  %indvar_flatten_next = add i33 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="231" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader241:4  br i1 %exitcond_flatten, label %.preheader240.preheader, label %.preheader242

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader242:0  %exitcond6 = icmp eq i32 %ch, %IFMCH_curr_1_loc

]]></Node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="233" st_id="46" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader242:1  %ch_mid2 = select i1 %exitcond6, i32 0, i32 %ch

]]></Node>
<StgValue><ssdm name="ch_mid2"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="234" st_id="47" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader242:4  %tmp_V_38 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %in_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_38"/></StgValue>
</operation>

<operation id="235" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="32">
<![CDATA[
.preheader242:5  %tmp_23 = zext i32 %ch_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="236" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader242:6  %acc_addr_8 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 %tmp_23

]]></Node>
<StgValue><ssdm name="acc_addr_8"/></StgValue>
</operation>

<operation id="237" st_id="47" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="5">
<![CDATA[
.preheader242:7  %acc_load_2 = load i32* %acc_addr_8, align 4

]]></Node>
<StgValue><ssdm name="acc_load_2"/></StgValue>
</operation>

<operation id="238" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader242:12  %ch_3 = add i32 %ch_mid2, 1

]]></Node>
<StgValue><ssdm name="ch_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="239" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader242:2  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="240" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader242:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="48" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="5">
<![CDATA[
.preheader242:7  %acc_load_2 = load i32* %acc_addr_8, align 4

]]></Node>
<StgValue><ssdm name="acc_load_2"/></StgValue>
</operation>

<operation id="242" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader242:8  %tmp_24 = icmp sgt i32 %acc_load_2, %tmp_V_38

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="243" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader242:9  %acc_load_2_valIn_V = select i1 %tmp_24, i32 %acc_load_2, i32 %tmp_V_38

]]></Node>
<StgValue><ssdm name="acc_load_2_valIn_V"/></StgValue>
</operation>

<operation id="244" st_id="48" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader242:10  store i32 %acc_load_2_valIn_V, i32* %acc_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader242:11  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp_21)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="246" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.preheader242:13  br label %.preheader241

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="247" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="9" op_0_bw="31">
<![CDATA[
.preheader240.preheader:0  %tmp_51 = trunc i31 %xp_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="248" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
.preheader240.preheader:1  br label %.preheader240

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="249" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader240:0  %ch2 = phi i5 [ %ch_4, %4 ], [ 0, %.preheader240.preheader ]

]]></Node>
<StgValue><ssdm name="ch2"/></StgValue>
</operation>

<operation id="250" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader240:1  %tmp_25 = icmp eq i5 %ch2, -12

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="251" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader240:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="252" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader240:3  %ch_4 = add i5 %ch2, 1

]]></Node>
<StgValue><ssdm name="ch_4"/></StgValue>
</operation>

<operation id="253" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader240:4  br i1 %tmp_25, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="5">
<![CDATA[
:2  %tmp_27 = zext i5 %ch2 to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="255" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:3  %tmp_52 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %ch2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="256" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:4  %tmp_53 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %ch2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="257" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="7">
<![CDATA[
:5  %p_shl5_cast = zext i7 %tmp_53 to i9

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="258" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %tmp_54 = sub i9 %tmp_52, %p_shl5_cast

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="259" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %tmp_55 = add i9 %tmp_54, %tmp_51

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="260" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="9">
<![CDATA[
:8  %tmp_56_cast = sext i9 %tmp_55 to i64

]]></Node>
<StgValue><ssdm name="tmp_56_cast"/></StgValue>
</operation>

<operation id="261" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %buf_addr_6 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_56_cast

]]></Node>
<StgValue><ssdm name="buf_addr_6"/></StgValue>
</operation>

<operation id="262" st_id="50" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="8">
<![CDATA[
:10  %buf_load = load i32* %buf_addr_6, align 4

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="263" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %acc_addr_7 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="acc_addr_7"/></StgValue>
</operation>

<operation id="264" st_id="50" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="5">
<![CDATA[
:12  %acc_load = load i32* %acc_addr_7, align 4

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="265" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str39)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="266" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="51" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="8">
<![CDATA[
:10  %buf_load = load i32* %buf_addr_6, align 4

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="268" st_id="51" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="5">
<![CDATA[
:12  %acc_load = load i32* %acc_addr_7, align 4

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="269" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_28 = icmp sgt i32 %buf_load, %acc_load

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="270" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %tmp_29 = select i1 %tmp_28, i32 %buf_load, i32 %acc_load

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="271" st_id="51" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:15  store i32 %tmp_29, i32* %buf_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="51" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:16  store i32 -999999, i32* %acc_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:17  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str39, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="274" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
:18  br label %.preheader240

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="275" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:0  %xp_2 = add i31 %xp_mid2, 1

]]></Node>
<StgValue><ssdm name="xp_2"/></StgValue>
</operation>

<operation id="276" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader243

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="277" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten4 = phi i63 [ %indvar_flatten_next4, %.preheader239 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="278" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader:1  %outpix = phi i31 [ %tmp_22_mid2_v, %.preheader239 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="outpix"/></StgValue>
</operation>

<operation id="279" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:2  %outch = phi i32 [ %outch_2, %.preheader239 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="outch"/></StgValue>
</operation>

<operation id="280" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader:3  %exitcond_flatten4 = icmp eq i63 %indvar_flatten4, %bound3

]]></Node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="281" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader:4  %indvar_flatten_next4 = add i63 %indvar_flatten4, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next4"/></StgValue>
</operation>

<operation id="282" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten4, label %.preheader245.loopexit, label %.preheader239

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader239:0  %outpix_2 = add i31 1, %outpix

]]></Node>
<StgValue><ssdm name="outpix_2"/></StgValue>
</operation>

<operation id="284" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader239:1  %exitcond5 = icmp eq i32 %outch, %IFMCH_curr_1_loc

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="285" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader239:2  %outch_mid2 = select i1 %exitcond5, i32 0, i32 %outch

]]></Node>
<StgValue><ssdm name="outch_mid2"/></StgValue>
</operation>

<operation id="286" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader239:3  %tmp_22_mid2_v = select i1 %exitcond5, i31 %outpix_2, i31 %outpix

]]></Node>
<StgValue><ssdm name="tmp_22_mid2_v"/></StgValue>
</operation>

<operation id="287" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="31">
<![CDATA[
.preheader239:4  %tmp_46 = trunc i31 %tmp_22_mid2_v to i9

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="288" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
.preheader239:7  %tmp_20 = zext i32 %outch_mid2 to i64

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="289" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="32">
<![CDATA[
.preheader239:8  %tmp_47 = trunc i32 %outch_mid2 to i5

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="290" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader239:9  %p_shl2_cast = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_47, i4 0)

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="291" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="32">
<![CDATA[
.preheader239:10  %tmp_48 = trunc i32 %outch_mid2 to i7

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="292" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader239:11  %p_shl3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %tmp_48, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="293" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader239:12  %tmp_49 = sub i9 %p_shl2_cast, %p_shl3_cast

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="294" st_id="53" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader239:13  %tmp_50 = add i9 %tmp_46, %tmp_49

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="295" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="9">
<![CDATA[
.preheader239:14  %tmp_52_cast = sext i9 %tmp_50 to i64

]]></Node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="296" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader239:15  %buf_addr_5 = getelementptr [240 x i32]* %buf, i64 0, i64 %tmp_52_cast

]]></Node>
<StgValue><ssdm name="buf_addr_5"/></StgValue>
</operation>

<operation id="297" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader239:19  %acc_addr_6 = getelementptr inbounds [20 x i32]* %acc, i64 0, i64 %tmp_20

]]></Node>
<StgValue><ssdm name="acc_addr_6"/></StgValue>
</operation>

<operation id="298" st_id="53" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
.preheader239:20  store i32 -999999, i32* %acc_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader239:22  %outch_2 = add i32 1, %outch_mid2

]]></Node>
<StgValue><ssdm name="outch_2"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="300" st_id="54" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="8">
<![CDATA[
.preheader239:16  %tmp_V_36 = load i32* %buf_addr_5, align 4

]]></Node>
<StgValue><ssdm name="tmp_V_36"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="301" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader239:5  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str40)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="302" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader239:6  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="55" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="8">
<![CDATA[
.preheader239:16  %tmp_V_36 = load i32* %buf_addr_5, align 4

]]></Node>
<StgValue><ssdm name="tmp_V_36"/></StgValue>
</operation>

<operation id="304" st_id="55" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader239:17  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %out_V_V, i32 %tmp_V_36)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="55" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader239:18  store i32 -999999, i32* %buf_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader239:21  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str40, i32 %tmp_19)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="307" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
.preheader239:23  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="308" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
.preheader245.loopexit:0  br label %.preheader245

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
