# Reading D:/Quartus/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do processor_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Quartus\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Quartus\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/Quartus/ProjetoFinal/Final_Project/memData.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memData
# -- Compiling architecture SYN of memdata
# vcom -93 -work work {D:/Quartus/ProjetoFinal/Final_Project/memIntr.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity memIntr
# -- Compiling architecture SYN of memintr
# vcom -93 -work work {D:/Quartus/ProjetoFinal/PC/PC.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture PC_arch of PC
# vcom -93 -work work {D:/Quartus/ProjetoFinal/MUX/MUX-2-1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MUX
# -- Compiling architecture MUX_arch of MUX
# vcom -93 -work work {D:/Quartus/ProjetoFinal/control/Control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control
# -- Compiling architecture control_arch of control
# vcom -93 -work work {D:/Quartus/ProjetoFinal/Adder/Adder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Adder
# -- Compiling architecture Adder_arch of Adder
# vcom -93 -work work {D:/Quartus/ProjetoFinal/xregs/reg_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Compiling package reg_pkg
# vcom -93 -work work {D:/Quartus/ProjetoFinal/ula/rv_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Compiling package rv_pkg
# vcom -93 -work work {D:/Quartus/ProjetoFinal/genImm32/genImm32.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity genImm32
# -- Compiling architecture genImm32_arch of genImm32
# vcom -93 -work work {D:/Quartus/ProjetoFinal/MUX/MUX_Branchs.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MUX_Branchs
# -- Compiling architecture MUX_Branchs_arch of MUX_Branchs
# vcom -93 -work work {D:/Quartus/ProjetoFinal/ULA_control/ULA_Control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package rv_pkg
# -- Compiling entity ULA_control
# -- Compiling architecture ULA_control_arch of ULA_control
# vcom -93 -work work {D:/Quartus/ProjetoFinal/xregs/xregs.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package reg_pkg
# -- Compiling entity xregs
# -- Compiling architecture xregs_arch of xregs
# vcom -93 -work work {D:/Quartus/ProjetoFinal/ula/ula.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package rv_pkg
# -- Compiling entity ula
# -- Compiling architecture ula_arch of ula
# vcom -93 -work work {D:/Quartus/ProjetoFinal/Final_Project/processor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package rv_pkg
# -- Loading package reg_pkg
# -- Compiling entity processor
# -- Compiling architecture processor_arch of processor
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor.vhd(106): (vcom-1013) Initial value of "inverted_zero_ula" depends on value of signal "zero_ula".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor.vhd(165): (vcom-1013) Initial value of "even_value" depends on value of signal "resultUla".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor.vhd(168): (vcom-1013) Initial value of "and_Branch" depends on value of signal "Branch_control".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor.vhd(168): (vcom-1013) Initial value of "and_Branch" depends on value of signal "MuxBranchResult".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor.vhd(171): (vcom-1013) Initial value of "or_Branch" depends on value of signal "and_Branch".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor.vhd(171): (vcom-1013) Initial value of "or_Branch" depends on value of signal "isJAL_control".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor.vhd(172): (vcom-1013) Initial value of "or_JAL_JALR" depends on value of signal "isJAL_control".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor.vhd(172): (vcom-1013) Initial value of "or_JAL_JALR" depends on value of signal "isJALR_control".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor.vhd(175): (vcom-1013) Initial value of "signal_answer" depends on value of signal "resultUla".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor.vhd(176): (vcom-1013) Initial value of "inverted_signal_answer" depends on value of signal "resultUla".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor.vhd(179): (vcom-1013) Initial value of "concat_instr" depends on value of signal "q_instr".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor.vhd(182): (vcom-1013) Initial value of "inverterMasterClock" depends on value of signal "masterClock".
# 
# 
# vcom -93 -work work {D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package rv_pkg
# -- Loading package reg_pkg
# -- Compiling entity processor_tb
# -- Compiling architecture processor_arch of processor_tb
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd(109): (vcom-1013) Initial value of "inverted_zero_ula" depends on value of signal "zero_ula".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd(168): (vcom-1013) Initial value of "even_value" depends on value of signal "resultUla".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd(171): (vcom-1013) Initial value of "and_Branch" depends on value of signal "Branch_control".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd(171): (vcom-1013) Initial value of "and_Branch" depends on value of signal "MuxBranchResult".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd(174): (vcom-1013) Initial value of "or_Branch" depends on value of signal "and_Branch".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd(174): (vcom-1013) Initial value of "or_Branch" depends on value of signal "isJAL_control".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd(175): (vcom-1013) Initial value of "or_JAL_JALR" depends on value of signal "isJAL_control".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd(175): (vcom-1013) Initial value of "or_JAL_JALR" depends on value of signal "isJALR_control".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd(178): (vcom-1013) Initial value of "signal_answer" depends on value of signal "resultUla".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd(179): (vcom-1013) Initial value of "inverted_signal_answer" depends on value of signal "resultUla".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd(182): (vcom-1013) Initial value of "concat_instr" depends on value of signal "q_instr".
# 
# ** Warning: [9] D:/Quartus/ProjetoFinal/Final_Project/processor_tb.vhd(186): (vcom-1013) Initial value of "inverterMasterClock" depends on value of signal "masterClock".
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  processor_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps processor_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rv_pkg
# Loading work.reg_pkg
# Loading work.processor_tb(processor_arch)
# Loading work.pc(pc_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.adder(adder_arch)
# Loading work.mux(mux_arch)
# Loading work.mux_branchs(mux_branchs_arch)
# Loading work.memintr(syn)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.control(control_arch)
# Loading work.xregs(xregs_arch)
# Loading work.genimm32(genimm32_arch)
# Loading work.ula_control(ula_control_arch)
# Loading work.ula(ula_arch)
# Loading work.memdata(syn)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 14 sec
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/RegBank
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/RegBank
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/AdderJumps
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/AdderJumps
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/AdderJumps
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/AdderJumps
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/AdderPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/AdderPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/AdderPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/AdderPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /processor_tb/AdderJumps
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /processor_tb/AdderJumps
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /processor_tb/AdderJumps
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /processor_tb/AdderJumps
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /processor_tb/AdderJumps
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /processor_tb/AdderPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 2  Instance: /processor_tb/AdderPC
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /processor_tb/AdderJumps
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 3  Instance: /processor_tb/AdderJumps
