/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the ARM target                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
void SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*165 cases */, 95|128,43/*5599*/, TARGET_VAL(ISD::OR),// ->5604
/*5*/         OPC_Scope, 101|128,5/*741*/, /*->749*/ // 17 children in Scope
/*8*/           OPC_MoveChild0,
/*9*/           OPC_Scope, 74, /*->85*/ // 9 children in Scope
/*11*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14*/            OPC_MoveChild0,
/*15*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*18*/            OPC_RecordChild0, // #0 = $Rm
/*19*/            OPC_CheckChild1Integer, 24, 
/*21*/            OPC_CheckChild1Type, MVT::i32,
/*23*/            OPC_MoveParent,
/*24*/            OPC_CheckChild1Integer, 16, 
/*26*/            OPC_CheckChild1Type, MVT::i32,
/*28*/            OPC_MoveParent,
/*29*/            OPC_MoveChild1,
/*30*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*33*/            OPC_MoveChild0,
/*34*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*37*/            OPC_CheckChild0Same, 0,
/*39*/            OPC_CheckChild1Integer, 8, 
/*41*/            OPC_CheckChild1Type, MVT::i32,
/*43*/            OPC_MoveParent,
/*44*/            OPC_MoveParent,
/*45*/            OPC_CheckType, MVT::i32,
/*47*/            OPC_Scope, 17, /*->66*/ // 2 children in Scope
/*49*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*51*/              OPC_EmitInteger, MVT::i32, 14, 
/*54*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*66*/            /*Scope*/ 17, /*->84*/
/*67*/              OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*69*/              OPC_EmitInteger, MVT::i32, 14, 
/*72*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*84*/            0, /*End of Scope*/
/*85*/          /*Scope*/ 74, /*->160*/
/*86*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*89*/            OPC_MoveChild0,
/*90*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*93*/            OPC_RecordChild0, // #0 = $Rm
/*94*/            OPC_CheckChild1Integer, 8, 
/*96*/            OPC_CheckChild1Type, MVT::i32,
/*98*/            OPC_MoveParent,
/*99*/            OPC_MoveParent,
/*100*/           OPC_MoveChild1,
/*101*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*104*/           OPC_MoveChild0,
/*105*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*108*/           OPC_CheckChild0Same, 0,
/*110*/           OPC_CheckChild1Integer, 24, 
/*112*/           OPC_CheckChild1Type, MVT::i32,
/*114*/           OPC_MoveParent,
/*115*/           OPC_CheckChild1Integer, 16, 
/*117*/           OPC_CheckChild1Type, MVT::i32,
/*119*/           OPC_MoveParent,
/*120*/           OPC_CheckType, MVT::i32,
/*122*/           OPC_Scope, 17, /*->141*/ // 2 children in Scope
/*124*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*126*/             OPC_EmitInteger, MVT::i32, 14, 
/*129*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*132*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*141*/           /*Scope*/ 17, /*->159*/
/*142*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*144*/             OPC_EmitInteger, MVT::i32, 14, 
/*147*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*150*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*159*/           0, /*End of Scope*/
/*160*/         /*Scope*/ 53, /*->214*/
/*161*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*165*/           OPC_RecordChild0, // #0 = $Rn
/*166*/           OPC_MoveParent,
/*167*/           OPC_MoveChild1,
/*168*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*174*/           OPC_MoveChild0,
/*175*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*178*/           OPC_RecordChild0, // #1 = $Rm
/*179*/           OPC_RecordChild1, // #2 = $sh
/*180*/           OPC_MoveChild1,
/*181*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*184*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*186*/           OPC_CheckType, MVT::i32,
/*188*/           OPC_MoveParent,
/*189*/           OPC_MoveParent,
/*190*/           OPC_MoveParent,
/*191*/           OPC_CheckType, MVT::i32,
/*193*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*195*/           OPC_EmitConvertToTarget, 2,
/*197*/           OPC_EmitInteger, MVT::i32, 14, 
/*200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*203*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*214*/         /*Scope*/ 94, /*->309*/
/*215*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*221*/           OPC_RecordChild0, // #0 = $Rn
/*222*/           OPC_MoveParent,
/*223*/           OPC_MoveChild1,
/*224*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*228*/           OPC_MoveChild0,
/*229*/           OPC_SwitchOpcode /*2 cases */, 36, TARGET_VAL(ISD::SRA),// ->269
/*233*/             OPC_RecordChild0, // #1 = $Rm
/*234*/             OPC_RecordChild1, // #2 = $sh
/*235*/             OPC_MoveChild1,
/*236*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*239*/             OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*241*/             OPC_CheckType, MVT::i32,
/*243*/             OPC_MoveParent,
/*244*/             OPC_MoveParent,
/*245*/             OPC_MoveParent,
/*246*/             OPC_CheckType, MVT::i32,
/*248*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*250*/             OPC_EmitConvertToTarget, 2,
/*252*/             OPC_EmitInteger, MVT::i32, 14, 
/*255*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*258*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*269*/           /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->308
/*272*/             OPC_RecordChild0, // #1 = $src2
/*273*/             OPC_RecordChild1, // #2 = $sh
/*274*/             OPC_MoveChild1,
/*275*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*278*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*280*/             OPC_CheckType, MVT::i32,
/*282*/             OPC_MoveParent,
/*283*/             OPC_MoveParent,
/*284*/             OPC_MoveParent,
/*285*/             OPC_CheckType, MVT::i32,
/*287*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*289*/             OPC_EmitConvertToTarget, 2,
/*291*/             OPC_EmitInteger, MVT::i32, 14, 
/*294*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*297*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*308*/           0, // EndSwitchOpcode
/*309*/         /*Scope*/ 53, /*->363*/
/*310*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*314*/           OPC_RecordChild0, // #0 = $Rn
/*315*/           OPC_MoveParent,
/*316*/           OPC_MoveChild1,
/*317*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*323*/           OPC_MoveChild0,
/*324*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*327*/           OPC_RecordChild0, // #1 = $Rm
/*328*/           OPC_RecordChild1, // #2 = $sh
/*329*/           OPC_MoveChild1,
/*330*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*333*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*335*/           OPC_CheckType, MVT::i32,
/*337*/           OPC_MoveParent,
/*338*/           OPC_MoveParent,
/*339*/           OPC_MoveParent,
/*340*/           OPC_CheckType, MVT::i32,
/*342*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*344*/           OPC_EmitConvertToTarget, 2,
/*346*/           OPC_EmitInteger, MVT::i32, 14, 
/*349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*352*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*363*/         /*Scope*/ 17|128,1/*145*/, /*->510*/
/*365*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*371*/           OPC_Scope, 88, /*->461*/ // 2 children in Scope
/*373*/             OPC_RecordChild0, // #0 = $Rn
/*374*/             OPC_MoveParent,
/*375*/             OPC_MoveChild1,
/*376*/             OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*380*/             OPC_MoveChild0,
/*381*/             OPC_SwitchOpcode /*2 cases */, 36, TARGET_VAL(ISD::SRA),// ->421
/*385*/               OPC_RecordChild0, // #1 = $Rm
/*386*/               OPC_RecordChild1, // #2 = $sh
/*387*/               OPC_MoveChild1,
/*388*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*391*/               OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*393*/               OPC_CheckType, MVT::i32,
/*395*/               OPC_MoveParent,
/*396*/               OPC_MoveParent,
/*397*/               OPC_MoveParent,
/*398*/               OPC_CheckType, MVT::i32,
/*400*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*402*/               OPC_EmitConvertToTarget, 2,
/*404*/               OPC_EmitInteger, MVT::i32, 14, 
/*407*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*410*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*421*/             /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->460
/*424*/               OPC_RecordChild0, // #1 = $src2
/*425*/               OPC_RecordChild1, // #2 = $sh
/*426*/               OPC_MoveChild1,
/*427*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*430*/               OPC_CheckPredicate, 2, // Predicate_imm1_15
/*432*/               OPC_CheckType, MVT::i32,
/*434*/               OPC_MoveParent,
/*435*/               OPC_MoveParent,
/*436*/               OPC_MoveParent,
/*437*/               OPC_CheckType, MVT::i32,
/*439*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*441*/               OPC_EmitConvertToTarget, 2,
/*443*/               OPC_EmitInteger, MVT::i32, 14, 
/*446*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*449*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*460*/             0, // EndSwitchOpcode
/*461*/           /*Scope*/ 47, /*->509*/
/*462*/             OPC_MoveChild0,
/*463*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*466*/             OPC_RecordChild0, // #0 = $Rm
/*467*/             OPC_RecordChild1, // #1 = $sh
/*468*/             OPC_MoveChild1,
/*469*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*472*/             OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*474*/             OPC_CheckType, MVT::i32,
/*476*/             OPC_MoveParent,
/*477*/             OPC_MoveParent,
/*478*/             OPC_MoveParent,
/*479*/             OPC_MoveChild1,
/*480*/             OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*484*/             OPC_RecordChild0, // #2 = $Rn
/*485*/             OPC_MoveParent,
/*486*/             OPC_CheckType, MVT::i32,
/*488*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*490*/             OPC_EmitConvertToTarget, 1,
/*492*/             OPC_EmitInteger, MVT::i32, 14, 
/*495*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*498*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*509*/           0, /*End of Scope*/
/*510*/         /*Scope*/ 53, /*->564*/
/*511*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*515*/           OPC_MoveChild0,
/*516*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*519*/           OPC_RecordChild0, // #0 = $Rm
/*520*/           OPC_RecordChild1, // #1 = $sh
/*521*/           OPC_MoveChild1,
/*522*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*525*/           OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*527*/           OPC_CheckType, MVT::i32,
/*529*/           OPC_MoveParent,
/*530*/           OPC_MoveParent,
/*531*/           OPC_MoveParent,
/*532*/           OPC_MoveChild1,
/*533*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*539*/           OPC_RecordChild0, // #2 = $Rn
/*540*/           OPC_MoveParent,
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*545*/           OPC_EmitConvertToTarget, 1,
/*547*/           OPC_EmitInteger, MVT::i32, 14, 
/*550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*553*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*564*/         /*Scope*/ 53, /*->618*/
/*565*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*571*/           OPC_MoveChild0,
/*572*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*575*/           OPC_RecordChild0, // #0 = $Rm
/*576*/           OPC_RecordChild1, // #1 = $sh
/*577*/           OPC_MoveChild1,
/*578*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*581*/           OPC_CheckPredicate, 0, // Predicate_pkh_lsl_amt
/*583*/           OPC_CheckType, MVT::i32,
/*585*/           OPC_MoveParent,
/*586*/           OPC_MoveParent,
/*587*/           OPC_MoveParent,
/*588*/           OPC_MoveChild1,
/*589*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*593*/           OPC_RecordChild0, // #2 = $Rn
/*594*/           OPC_MoveParent,
/*595*/           OPC_CheckType, MVT::i32,
/*597*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*599*/           OPC_EmitConvertToTarget, 1,
/*601*/           OPC_EmitInteger, MVT::i32, 14, 
/*604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*607*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*618*/         /*Scope*/ 0|128,1/*128*/, /*->748*/
/*620*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*624*/           OPC_MoveChild0,
/*625*/           OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::SRA),// ->674
/*629*/             OPC_RecordChild0, // #0 = $Rm
/*630*/             OPC_RecordChild1, // #1 = $sh
/*631*/             OPC_MoveChild1,
/*632*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*635*/             OPC_CheckPredicate, 1, // Predicate_pkh_asr_amt
/*637*/             OPC_CheckType, MVT::i32,
/*639*/             OPC_MoveParent,
/*640*/             OPC_MoveParent,
/*641*/             OPC_MoveParent,
/*642*/             OPC_MoveChild1,
/*643*/             OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*649*/             OPC_RecordChild0, // #2 = $Rn
/*650*/             OPC_MoveParent,
/*651*/             OPC_CheckType, MVT::i32,
/*653*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*655*/             OPC_EmitConvertToTarget, 1,
/*657*/             OPC_EmitInteger, MVT::i32, 14, 
/*660*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*663*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*674*/           /*SwitchOpcode*/ 70, TARGET_VAL(ISD::SRL),// ->747
/*677*/             OPC_RecordChild0, // #0 = $src2
/*678*/             OPC_RecordChild1, // #1 = $sh
/*679*/             OPC_MoveChild1,
/*680*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*683*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*685*/             OPC_CheckType, MVT::i32,
/*687*/             OPC_MoveParent,
/*688*/             OPC_MoveParent,
/*689*/             OPC_MoveParent,
/*690*/             OPC_MoveChild1,
/*691*/             OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*697*/             OPC_RecordChild0, // #2 = $src1
/*698*/             OPC_MoveParent,
/*699*/             OPC_CheckType, MVT::i32,
/*701*/             OPC_Scope, 21, /*->724*/ // 2 children in Scope
/*703*/               OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*705*/               OPC_EmitConvertToTarget, 1,
/*707*/               OPC_EmitInteger, MVT::i32, 14, 
/*710*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*713*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*724*/             /*Scope*/ 21, /*->746*/
/*725*/               OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*727*/               OPC_EmitConvertToTarget, 1,
/*729*/               OPC_EmitInteger, MVT::i32, 14, 
/*732*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*735*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*746*/             0, /*End of Scope*/
/*747*/           0, // EndSwitchOpcode
/*748*/         0, /*End of Scope*/
/*749*/       /*Scope*/ 46, /*->796*/
/*750*/         OPC_RecordChild0, // #0 = $Rn
/*751*/         OPC_MoveChild1,
/*752*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*755*/         OPC_RecordChild0, // #1 = $ShiftedRm
/*756*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*767*/         OPC_MoveParent,
/*768*/         OPC_CheckType, MVT::i32,
/*770*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*772*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*775*/         OPC_EmitInteger, MVT::i32, 14, 
/*778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*784*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrs), 0,
                    MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*796*/       /*Scope*/ 66|128,5/*706*/, /*->1504*/
/*798*/         OPC_MoveChild0,
/*799*/         OPC_Scope, 45, /*->846*/ // 11 children in Scope
/*801*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*804*/           OPC_RecordChild0, // #0 = $ShiftedRm
/*805*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*816*/           OPC_MoveParent,
/*817*/           OPC_RecordChild1, // #1 = $Rn
/*818*/           OPC_CheckType, MVT::i32,
/*820*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*822*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*825*/           OPC_EmitInteger, MVT::i32, 14, 
/*828*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*831*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*834*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrs), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*846*/         /*Scope*/ 65, /*->912*/
/*847*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*851*/           OPC_RecordChild0, // #0 = $Rn
/*852*/           OPC_MoveParent,
/*853*/           OPC_MoveChild1,
/*854*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*860*/           OPC_RecordChild0, // #1 = $Rm
/*861*/           OPC_MoveParent,
/*862*/           OPC_CheckType, MVT::i32,
/*864*/           OPC_Scope, 22, /*->888*/ // 2 children in Scope
/*866*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*868*/             OPC_EmitInteger, MVT::i32, 0, 
/*871*/             OPC_EmitInteger, MVT::i32, 14, 
/*874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*877*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*888*/           /*Scope*/ 22, /*->911*/
/*889*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*891*/             OPC_EmitInteger, MVT::i32, 0, 
/*894*/             OPC_EmitInteger, MVT::i32, 14, 
/*897*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*900*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*911*/           0, /*End of Scope*/
/*912*/         /*Scope*/ 65, /*->978*/
/*913*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*919*/           OPC_RecordChild0, // #0 = $Rm
/*920*/           OPC_MoveParent,
/*921*/           OPC_MoveChild1,
/*922*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*926*/           OPC_RecordChild0, // #1 = $Rn
/*927*/           OPC_MoveParent,
/*928*/           OPC_CheckType, MVT::i32,
/*930*/           OPC_Scope, 22, /*->954*/ // 2 children in Scope
/*932*/             OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*934*/             OPC_EmitInteger, MVT::i32, 0, 
/*937*/             OPC_EmitInteger, MVT::i32, 14, 
/*940*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*943*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*954*/           /*Scope*/ 22, /*->977*/
/*955*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*957*/             OPC_EmitInteger, MVT::i32, 0, 
/*960*/             OPC_EmitInteger, MVT::i32, 14, 
/*963*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*966*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*977*/           0, /*End of Scope*/
/*978*/         /*Scope*/ 45, /*->1024*/
/*979*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*983*/           OPC_RecordChild0, // #0 = $Rn
/*984*/           OPC_MoveParent,
/*985*/           OPC_MoveChild1,
/*986*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*989*/           OPC_RecordChild0, // #1 = $Rm
/*990*/           OPC_RecordChild1, // #2 = $sh
/*991*/           OPC_MoveChild1,
/*992*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*995*/           OPC_CheckPredicate, 3, // Predicate_imm16_31
/*997*/           OPC_CheckType, MVT::i32,
/*999*/           OPC_MoveParent,
/*1000*/          OPC_MoveParent,
/*1001*/          OPC_CheckType, MVT::i32,
/*1003*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1005*/          OPC_EmitConvertToTarget, 2,
/*1007*/          OPC_EmitInteger, MVT::i32, 14, 
/*1010*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1013*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1024*/        /*Scope*/ 87, /*->1112*/
/*1025*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1031*/          OPC_RecordChild0, // #0 = $src1
/*1032*/          OPC_MoveParent,
/*1033*/          OPC_MoveChild1,
/*1034*/          OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::SRL),// ->1073
/*1038*/            OPC_RecordChild0, // #1 = $src2
/*1039*/            OPC_RecordChild1, // #2 = $sh
/*1040*/            OPC_MoveChild1,
/*1041*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1044*/            OPC_CheckPredicate, 4, // Predicate_imm16
/*1046*/            OPC_CheckType, MVT::i32,
/*1048*/            OPC_MoveParent,
/*1049*/            OPC_MoveParent,
/*1050*/            OPC_CheckType, MVT::i32,
/*1052*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1054*/            OPC_EmitConvertToTarget, 2,
/*1056*/            OPC_EmitInteger, MVT::i32, 14, 
/*1059*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1062*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1073*/          /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SRA),// ->1111
/*1076*/            OPC_RecordChild0, // #1 = $src2
/*1077*/            OPC_RecordChild1, // #2 = $sh
/*1078*/            OPC_MoveChild1,
/*1079*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1082*/            OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1084*/            OPC_CheckType, MVT::i32,
/*1086*/            OPC_MoveParent,
/*1087*/            OPC_MoveParent,
/*1088*/            OPC_CheckType, MVT::i32,
/*1090*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1092*/            OPC_EmitConvertToTarget, 2,
/*1094*/            OPC_EmitInteger, MVT::i32, 14, 
/*1097*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1100*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1111*/          0, // EndSwitchOpcode
/*1112*/        /*Scope*/ 45, /*->1158*/
/*1113*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1117*/          OPC_RecordChild0, // #0 = $src1
/*1118*/          OPC_MoveParent,
/*1119*/          OPC_MoveChild1,
/*1120*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1123*/          OPC_RecordChild0, // #1 = $src2
/*1124*/          OPC_RecordChild1, // #2 = $sh
/*1125*/          OPC_MoveChild1,
/*1126*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1129*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1131*/          OPC_CheckType, MVT::i32,
/*1133*/          OPC_MoveParent,
/*1134*/          OPC_MoveParent,
/*1135*/          OPC_CheckType, MVT::i32,
/*1137*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1139*/          OPC_EmitConvertToTarget, 2,
/*1141*/          OPC_EmitInteger, MVT::i32, 14, 
/*1144*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1147*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1158*/        /*Scope*/ 87, /*->1246*/
/*1159*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1165*/          OPC_RecordChild0, // #0 = $src1
/*1166*/          OPC_MoveParent,
/*1167*/          OPC_MoveChild1,
/*1168*/          OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::SRL),// ->1207
/*1172*/            OPC_RecordChild0, // #1 = $src2
/*1173*/            OPC_RecordChild1, // #2 = $sh
/*1174*/            OPC_MoveChild1,
/*1175*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1178*/            OPC_CheckPredicate, 4, // Predicate_imm16
/*1180*/            OPC_CheckType, MVT::i32,
/*1182*/            OPC_MoveParent,
/*1183*/            OPC_MoveParent,
/*1184*/            OPC_CheckType, MVT::i32,
/*1186*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1188*/            OPC_EmitConvertToTarget, 2,
/*1190*/            OPC_EmitInteger, MVT::i32, 14, 
/*1193*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1196*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1207*/          /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SRA),// ->1245
/*1210*/            OPC_RecordChild0, // #1 = $src2
/*1211*/            OPC_RecordChild1, // #2 = $sh
/*1212*/            OPC_MoveChild1,
/*1213*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1216*/            OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1218*/            OPC_CheckType, MVT::i32,
/*1220*/            OPC_MoveParent,
/*1221*/            OPC_MoveParent,
/*1222*/            OPC_CheckType, MVT::i32,
/*1224*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1226*/            OPC_EmitConvertToTarget, 2,
/*1228*/            OPC_EmitInteger, MVT::i32, 14, 
/*1231*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1234*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1245*/          0, // EndSwitchOpcode
/*1246*/        /*Scope*/ 70, /*->1317*/
/*1247*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1250*/          OPC_RecordChild0, // #0 = $Rm
/*1251*/          OPC_RecordChild1, // #1 = $sh
/*1252*/          OPC_MoveChild1,
/*1253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1256*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1258*/          OPC_CheckType, MVT::i32,
/*1260*/          OPC_MoveParent,
/*1261*/          OPC_MoveParent,
/*1262*/          OPC_MoveChild1,
/*1263*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1267*/          OPC_RecordChild0, // #2 = $Rn
/*1268*/          OPC_MoveParent,
/*1269*/          OPC_CheckType, MVT::i32,
/*1271*/          OPC_Scope, 21, /*->1294*/ // 2 children in Scope
/*1273*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1275*/            OPC_EmitConvertToTarget, 1,
/*1277*/            OPC_EmitInteger, MVT::i32, 14, 
/*1280*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1283*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1294*/          /*Scope*/ 21, /*->1316*/
/*1295*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1297*/            OPC_EmitConvertToTarget, 1,
/*1299*/            OPC_EmitInteger, MVT::i32, 14, 
/*1302*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1305*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1316*/          0, /*End of Scope*/
/*1317*/        /*Scope*/ 72, /*->1390*/
/*1318*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1321*/          OPC_RecordChild0, // #0 = $src2
/*1322*/          OPC_RecordChild1, // #1 = $sh
/*1323*/          OPC_MoveChild1,
/*1324*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1327*/          OPC_CheckPredicate, 4, // Predicate_imm16
/*1329*/          OPC_CheckType, MVT::i32,
/*1331*/          OPC_MoveParent,
/*1332*/          OPC_MoveParent,
/*1333*/          OPC_MoveChild1,
/*1334*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1340*/          OPC_RecordChild0, // #2 = $src1
/*1341*/          OPC_MoveParent,
/*1342*/          OPC_CheckType, MVT::i32,
/*1344*/          OPC_Scope, 21, /*->1367*/ // 2 children in Scope
/*1346*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1348*/            OPC_EmitConvertToTarget, 1,
/*1350*/            OPC_EmitInteger, MVT::i32, 14, 
/*1353*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1356*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1367*/          /*Scope*/ 21, /*->1389*/
/*1368*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1370*/            OPC_EmitConvertToTarget, 1,
/*1372*/            OPC_EmitInteger, MVT::i32, 14, 
/*1375*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1378*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*1389*/          0, /*End of Scope*/
/*1390*/        /*Scope*/ 72, /*->1463*/
/*1391*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1394*/          OPC_RecordChild0, // #0 = $src2
/*1395*/          OPC_RecordChild1, // #1 = $sh
/*1396*/          OPC_MoveChild1,
/*1397*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1400*/          OPC_CheckPredicate, 3, // Predicate_imm16_31
/*1402*/          OPC_CheckType, MVT::i32,
/*1404*/          OPC_MoveParent,
/*1405*/          OPC_MoveParent,
/*1406*/          OPC_MoveChild1,
/*1407*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*1413*/          OPC_RecordChild0, // #2 = $src1
/*1414*/          OPC_MoveParent,
/*1415*/          OPC_CheckType, MVT::i32,
/*1417*/          OPC_Scope, 21, /*->1440*/ // 2 children in Scope
/*1419*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1421*/            OPC_EmitConvertToTarget, 1,
/*1423*/            OPC_EmitInteger, MVT::i32, 14, 
/*1426*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1429*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1440*/          /*Scope*/ 21, /*->1462*/
/*1441*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*1443*/            OPC_EmitConvertToTarget, 1,
/*1445*/            OPC_EmitInteger, MVT::i32, 14, 
/*1448*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1451*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*1462*/          0, /*End of Scope*/
/*1463*/        /*Scope*/ 39, /*->1503*/
/*1464*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1468*/          OPC_RecordChild0, // #0 = $src
/*1469*/          OPC_MoveParent,
/*1470*/          OPC_RecordChild1, // #1 = $imm
/*1471*/          OPC_MoveChild1,
/*1472*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1475*/          OPC_CheckPredicate, 5, // Predicate_lo16AllZero
/*1477*/          OPC_MoveParent,
/*1478*/          OPC_CheckType, MVT::i32,
/*1480*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*1482*/          OPC_EmitConvertToTarget, 1,
/*1484*/          OPC_EmitNodeXForm, 0, 2, // hi16
/*1487*/          OPC_EmitInteger, MVT::i32, 14, 
/*1490*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1493*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*1503*/        0, /*End of Scope*/
/*1504*/      /*Scope*/ 31, /*->1536*/
/*1505*/        OPC_RecordChild0, // #0 = $Rn
/*1506*/        OPC_RecordChild1, // #1 = $shift
/*1507*/        OPC_CheckType, MVT::i32,
/*1509*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1511*/        OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*1514*/        OPC_EmitInteger, MVT::i32, 14, 
/*1517*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1520*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1523*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsr), 0,
                    MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1536*/      /*Scope*/ 40, /*->1577*/
/*1537*/        OPC_MoveChild0,
/*1538*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1542*/        OPC_RecordChild0, // #0 = $src
/*1543*/        OPC_MoveParent,
/*1544*/        OPC_RecordChild1, // #1 = $imm
/*1545*/        OPC_MoveChild1,
/*1546*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1549*/        OPC_CheckPredicate, 5, // Predicate_lo16AllZero
/*1551*/        OPC_MoveParent,
/*1552*/        OPC_CheckType, MVT::i32,
/*1554*/        OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*1556*/        OPC_EmitConvertToTarget, 1,
/*1558*/        OPC_EmitNodeXForm, 0, 2, // hi16
/*1561*/        OPC_EmitInteger, MVT::i32, 14, 
/*1564*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1567*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVTi16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*1577*/      /*Scope*/ 8|128,1/*136*/, /*->1715*/
/*1579*/        OPC_RecordChild0, // #0 = $Rn
/*1580*/        OPC_Scope, 50, /*->1632*/ // 3 children in Scope
/*1582*/          OPC_MoveChild1,
/*1583*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1586*/          OPC_RecordChild0, // #1 = $imm
/*1587*/          OPC_MoveChild0,
/*1588*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1591*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1593*/          OPC_MoveParent,
/*1594*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1605*/          OPC_MoveParent,
/*1606*/          OPC_CheckType, MVT::i32,
/*1608*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1610*/          OPC_EmitConvertToTarget, 1,
/*1612*/          OPC_EmitInteger, MVT::i32, 14, 
/*1615*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1618*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1621*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1632*/        /*Scope*/ 30, /*->1663*/
/*1633*/          OPC_RecordChild1, // #1 = $Rn
/*1634*/          OPC_CheckType, MVT::i32,
/*1636*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1638*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*1641*/          OPC_EmitInteger, MVT::i32, 14, 
/*1644*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1647*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1650*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1663*/        /*Scope*/ 50, /*->1714*/
/*1664*/          OPC_MoveChild1,
/*1665*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1668*/          OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1679*/          OPC_RecordChild1, // #1 = $imm
/*1680*/          OPC_MoveChild1,
/*1681*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1684*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1686*/          OPC_MoveParent,
/*1687*/          OPC_MoveParent,
/*1688*/          OPC_CheckType, MVT::i32,
/*1690*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1692*/          OPC_EmitConvertToTarget, 1,
/*1694*/          OPC_EmitInteger, MVT::i32, 14, 
/*1697*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1700*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1703*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1714*/        0, /*End of Scope*/
/*1715*/      /*Scope*/ 102, /*->1818*/
/*1716*/        OPC_MoveChild0,
/*1717*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1720*/        OPC_Scope, 47, /*->1769*/ // 2 children in Scope
/*1722*/          OPC_RecordChild0, // #0 = $imm
/*1723*/          OPC_MoveChild0,
/*1724*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1727*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1729*/          OPC_MoveParent,
/*1730*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1741*/          OPC_MoveParent,
/*1742*/          OPC_RecordChild1, // #1 = $Rn
/*1743*/          OPC_CheckType, MVT::i32,
/*1745*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1747*/          OPC_EmitConvertToTarget, 0,
/*1749*/          OPC_EmitInteger, MVT::i32, 14, 
/*1752*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1755*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1758*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1769*/        /*Scope*/ 47, /*->1817*/
/*1770*/          OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1781*/          OPC_RecordChild1, // #0 = $imm
/*1782*/          OPC_MoveChild1,
/*1783*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1786*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*1788*/          OPC_MoveParent,
/*1789*/          OPC_MoveParent,
/*1790*/          OPC_RecordChild1, // #1 = $Rn
/*1791*/          OPC_CheckType, MVT::i32,
/*1793*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1795*/          OPC_EmitConvertToTarget, 0,
/*1797*/          OPC_EmitInteger, MVT::i32, 14, 
/*1800*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1803*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1806*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*1817*/        0, /*End of Scope*/
/*1818*/      /*Scope*/ 31|128,1/*159*/, /*->1979*/
/*1820*/        OPC_RecordChild0, // #0 = $Rn
/*1821*/        OPC_Scope, 113, /*->1936*/ // 2 children in Scope
/*1823*/          OPC_RecordChild1, // #1 = $shift
/*1824*/          OPC_CheckType, MVT::i32,
/*1826*/          OPC_Scope, 26, /*->1854*/ // 4 children in Scope
/*1828*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1830*/            OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*1833*/            OPC_EmitInteger, MVT::i32, 14, 
/*1836*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1839*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1842*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*1854*/          /*Scope*/ 26, /*->1881*/
/*1855*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1857*/            OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*1860*/            OPC_EmitInteger, MVT::i32, 14, 
/*1863*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1866*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1869*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*1881*/          /*Scope*/ 26, /*->1908*/
/*1882*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1884*/            OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*1887*/            OPC_EmitInteger, MVT::i32, 14, 
/*1890*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1893*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1896*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*1908*/          /*Scope*/ 26, /*->1935*/
/*1909*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1911*/            OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*1914*/            OPC_EmitInteger, MVT::i32, 14, 
/*1917*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1923*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*1935*/          0, /*End of Scope*/
/*1936*/        /*Scope*/ 41, /*->1978*/
/*1937*/          OPC_MoveChild1,
/*1938*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1941*/          OPC_RecordChild0, // #1 = $Rm
/*1942*/          OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1953*/          OPC_MoveParent,
/*1954*/          OPC_CheckType, MVT::i32,
/*1956*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*1958*/          OPC_EmitInteger, MVT::i32, 14, 
/*1961*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1964*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1967*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrr), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*1978*/        0, /*End of Scope*/
/*1979*/      /*Scope*/ 42, /*->2022*/
/*1980*/        OPC_MoveChild0,
/*1981*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*1984*/        OPC_RecordChild0, // #0 = $Rm
/*1985*/        OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*1996*/        OPC_MoveParent,
/*1997*/        OPC_RecordChild1, // #1 = $Rn
/*1998*/        OPC_CheckType, MVT::i32,
/*2000*/        OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2002*/        OPC_EmitInteger, MVT::i32, 14, 
/*2005*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2008*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2011*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrr), 0,
                    MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*2022*/      /*Scope*/ 59, /*->2082*/
/*2023*/        OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*2029*/        OPC_RecordChild0, // #0 = $src
/*2030*/        OPC_CheckType, MVT::i32,
/*2032*/        OPC_Scope, 23, /*->2057*/ // 2 children in Scope
/*2034*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*2036*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*2041*/          OPC_EmitInteger, MVT::i32, 14, 
/*2044*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2047*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*2057*/        /*Scope*/ 23, /*->2081*/
/*2058*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2060*/          OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*2065*/          OPC_EmitInteger, MVT::i32, 14, 
/*2068*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2071*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*2081*/        0, /*End of Scope*/
/*2082*/      /*Scope*/ 50|128,1/*178*/, /*->2262*/
/*2084*/        OPC_RecordChild0, // #0 = $Rn
/*2085*/        OPC_RecordChild1, // #1 = $imm
/*2086*/        OPC_Scope, 99, /*->2187*/ // 2 children in Scope
/*2088*/          OPC_MoveChild1,
/*2089*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2092*/          OPC_Scope, 29, /*->2123*/ // 3 children in Scope
/*2094*/            OPC_CheckPredicate, 7, // Predicate_mod_imm
/*2096*/            OPC_MoveParent,
/*2097*/            OPC_CheckType, MVT::i32,
/*2099*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2101*/            OPC_EmitConvertToTarget, 1,
/*2103*/            OPC_EmitInteger, MVT::i32, 14, 
/*2106*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2109*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2112*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2123*/          /*Scope*/ 29, /*->2153*/
/*2124*/            OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*2126*/            OPC_MoveParent,
/*2127*/            OPC_CheckType, MVT::i32,
/*2129*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2131*/            OPC_EmitConvertToTarget, 1,
/*2133*/            OPC_EmitInteger, MVT::i32, 14, 
/*2136*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2139*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2142*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*2153*/          /*Scope*/ 32, /*->2186*/
/*2154*/            OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*2156*/            OPC_MoveParent,
/*2157*/            OPC_CheckType, MVT::i32,
/*2159*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2161*/            OPC_EmitConvertToTarget, 1,
/*2163*/            OPC_EmitNodeXForm, 1, 2, // t2_so_imm_not_XFORM
/*2166*/            OPC_EmitInteger, MVT::i32, 14, 
/*2169*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2172*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2175*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*2186*/          0, /*End of Scope*/
/*2187*/        /*Scope*/ 73, /*->2261*/
/*2188*/          OPC_CheckType, MVT::i32,
/*2190*/          OPC_Scope, 22, /*->2214*/ // 3 children in Scope
/*2192*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2194*/            OPC_EmitInteger, MVT::i32, 14, 
/*2197*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2200*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2203*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*2214*/          /*Scope*/ 22, /*->2237*/
/*2215*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2217*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2220*/            OPC_EmitInteger, MVT::i32, 14, 
/*2223*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2226*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::tORR), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*2237*/          /*Scope*/ 22, /*->2260*/
/*2238*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*2240*/            OPC_EmitInteger, MVT::i32, 14, 
/*2243*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2246*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2249*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*2260*/          0, /*End of Scope*/
/*2261*/        0, /*End of Scope*/
/*2262*/      /*Scope*/ 126|128,22/*2942*/, /*->5206*/
/*2264*/        OPC_MoveChild0,
/*2265*/        OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2268*/        OPC_Scope, 13|128,5/*653*/, /*->2924*/ // 8 children in Scope
/*2271*/          OPC_RecordChild0, // #0 = $Vn
/*2272*/          OPC_Scope, 94|128,3/*478*/, /*->2753*/ // 2 children in Scope
/*2275*/            OPC_RecordChild1, // #1 = $Vd
/*2276*/            OPC_MoveParent,
/*2277*/            OPC_MoveChild1,
/*2278*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2281*/            OPC_Scope, 44|128,1/*172*/, /*->2456*/ // 4 children in Scope
/*2284*/              OPC_RecordChild0, // #2 = $Vm
/*2285*/              OPC_MoveChild1,
/*2286*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2289*/              OPC_Scope, 119, /*->2410*/ // 2 children in Scope
/*2291*/                OPC_CheckChild0Same, 1,
/*2293*/                OPC_MoveChild1,
/*2294*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2297*/                OPC_MoveChild0,
/*2298*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2301*/                OPC_MoveChild0,
/*2302*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2305*/                OPC_MoveParent,
/*2306*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2308*/                OPC_SwitchType /*2 cases */, 48, MVT::v8i8,// ->2359
/*2311*/                  OPC_MoveParent,
/*2312*/                  OPC_MoveParent,
/*2313*/                  OPC_MoveParent,
/*2314*/                  OPC_MoveParent,
/*2315*/                  OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->2337
/*2318*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2320*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2323*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2326*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                                MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2337*/                  /*SwitchType*/ 19, MVT::v1i64,// ->2358
/*2339*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2341*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2344*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2347*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                                MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*2358*/                  0, // EndSwitchType
/*2359*/                /*SwitchType*/ 48, MVT::v16i8,// ->2409
/*2361*/                  OPC_MoveParent,
/*2362*/                  OPC_MoveParent,
/*2363*/                  OPC_MoveParent,
/*2364*/                  OPC_MoveParent,
/*2365*/                  OPC_SwitchType /*2 cases */, 19, MVT::v4i32,// ->2387
/*2368*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2370*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2373*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2376*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                                MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*2387*/                  /*SwitchType*/ 19, MVT::v2i64,// ->2408
/*2389*/                    OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2391*/                    OPC_EmitInteger, MVT::i32, 14, 
/*2394*/                    OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2397*/                    OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                                MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*2408*/                  0, // EndSwitchType
/*2409*/                0, // EndSwitchType
/*2410*/              /*Scope*/ 44, /*->2455*/
/*2411*/                OPC_MoveChild0,
/*2412*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2415*/                OPC_MoveChild0,
/*2416*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2419*/                OPC_MoveChild0,
/*2420*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2423*/                OPC_MoveParent,
/*2424*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2426*/                OPC_CheckType, MVT::v8i8,
/*2428*/                OPC_MoveParent,
/*2429*/                OPC_MoveParent,
/*2430*/                OPC_CheckChild1Same, 1,
/*2432*/                OPC_MoveParent,
/*2433*/                OPC_MoveParent,
/*2434*/                OPC_CheckType, MVT::v2i32,
/*2436*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2438*/                OPC_EmitInteger, MVT::i32, 14, 
/*2441*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2444*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2455*/              0, /*End of Scope*/
/*2456*/            /*Scope*/ 98, /*->2555*/
/*2457*/              OPC_MoveChild0,
/*2458*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2461*/              OPC_Scope, 45, /*->2508*/ // 2 children in Scope
/*2463*/                OPC_CheckChild0Same, 1,
/*2465*/                OPC_MoveChild1,
/*2466*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2469*/                OPC_MoveChild0,
/*2470*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2473*/                OPC_MoveChild0,
/*2474*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2477*/                OPC_MoveParent,
/*2478*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2480*/                OPC_CheckType, MVT::v8i8,
/*2482*/                OPC_MoveParent,
/*2483*/                OPC_MoveParent,
/*2484*/                OPC_MoveParent,
/*2485*/                OPC_RecordChild1, // #2 = $Vm
/*2486*/                OPC_MoveParent,
/*2487*/                OPC_CheckType, MVT::v2i32,
/*2489*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2491*/                OPC_EmitInteger, MVT::i32, 14, 
/*2494*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2497*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2508*/              /*Scope*/ 45, /*->2554*/
/*2509*/                OPC_MoveChild0,
/*2510*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2513*/                OPC_MoveChild0,
/*2514*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2517*/                OPC_MoveChild0,
/*2518*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2521*/                OPC_MoveParent,
/*2522*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2524*/                OPC_CheckType, MVT::v8i8,
/*2526*/                OPC_MoveParent,
/*2527*/                OPC_MoveParent,
/*2528*/                OPC_CheckChild1Same, 1,
/*2530*/                OPC_MoveParent,
/*2531*/                OPC_RecordChild1, // #2 = $Vm
/*2532*/                OPC_MoveParent,
/*2533*/                OPC_CheckType, MVT::v2i32,
/*2535*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2537*/                OPC_EmitInteger, MVT::i32, 14, 
/*2540*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2543*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2554*/              0, /*End of Scope*/
/*2555*/            /*Scope*/ 97, /*->2653*/
/*2556*/              OPC_RecordChild0, // #2 = $Vm
/*2557*/              OPC_MoveChild1,
/*2558*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2561*/              OPC_Scope, 44, /*->2607*/ // 2 children in Scope
/*2563*/                OPC_CheckChild0Same, 0,
/*2565*/                OPC_MoveChild1,
/*2566*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2569*/                OPC_MoveChild0,
/*2570*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2573*/                OPC_MoveChild0,
/*2574*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2577*/                OPC_MoveParent,
/*2578*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2580*/                OPC_CheckType, MVT::v8i8,
/*2582*/                OPC_MoveParent,
/*2583*/                OPC_MoveParent,
/*2584*/                OPC_MoveParent,
/*2585*/                OPC_MoveParent,
/*2586*/                OPC_CheckType, MVT::v2i32,
/*2588*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2590*/                OPC_EmitInteger, MVT::i32, 14, 
/*2593*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2596*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2607*/              /*Scope*/ 44, /*->2652*/
/*2608*/                OPC_MoveChild0,
/*2609*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2612*/                OPC_MoveChild0,
/*2613*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2616*/                OPC_MoveChild0,
/*2617*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2620*/                OPC_MoveParent,
/*2621*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2623*/                OPC_CheckType, MVT::v8i8,
/*2625*/                OPC_MoveParent,
/*2626*/                OPC_MoveParent,
/*2627*/                OPC_CheckChild1Same, 0,
/*2629*/                OPC_MoveParent,
/*2630*/                OPC_MoveParent,
/*2631*/                OPC_CheckType, MVT::v2i32,
/*2633*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2635*/                OPC_EmitInteger, MVT::i32, 14, 
/*2638*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2641*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2652*/              0, /*End of Scope*/
/*2653*/            /*Scope*/ 98, /*->2752*/
/*2654*/              OPC_MoveChild0,
/*2655*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2658*/              OPC_Scope, 45, /*->2705*/ // 2 children in Scope
/*2660*/                OPC_CheckChild0Same, 0,
/*2662*/                OPC_MoveChild1,
/*2663*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2666*/                OPC_MoveChild0,
/*2667*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2670*/                OPC_MoveChild0,
/*2671*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2674*/                OPC_MoveParent,
/*2675*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2677*/                OPC_CheckType, MVT::v8i8,
/*2679*/                OPC_MoveParent,
/*2680*/                OPC_MoveParent,
/*2681*/                OPC_MoveParent,
/*2682*/                OPC_RecordChild1, // #2 = $Vm
/*2683*/                OPC_MoveParent,
/*2684*/                OPC_CheckType, MVT::v2i32,
/*2686*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2688*/                OPC_EmitInteger, MVT::i32, 14, 
/*2691*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2694*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2705*/              /*Scope*/ 45, /*->2751*/
/*2706*/                OPC_MoveChild0,
/*2707*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2710*/                OPC_MoveChild0,
/*2711*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2714*/                OPC_MoveChild0,
/*2715*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2718*/                OPC_MoveParent,
/*2719*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2721*/                OPC_CheckType, MVT::v8i8,
/*2723*/                OPC_MoveParent,
/*2724*/                OPC_MoveParent,
/*2725*/                OPC_CheckChild1Same, 0,
/*2727*/                OPC_MoveParent,
/*2728*/                OPC_RecordChild1, // #2 = $Vm
/*2729*/                OPC_MoveParent,
/*2730*/                OPC_CheckType, MVT::v2i32,
/*2732*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2734*/                OPC_EmitInteger, MVT::i32, 14, 
/*2737*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2740*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2751*/              0, /*End of Scope*/
/*2752*/            0, /*End of Scope*/
/*2753*/          /*Scope*/ 40|128,1/*168*/, /*->2923*/
/*2755*/            OPC_MoveChild1,
/*2756*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2759*/            OPC_Scope, 80, /*->2841*/ // 2 children in Scope
/*2761*/              OPC_RecordChild0, // #1 = $Vd
/*2762*/              OPC_MoveChild1,
/*2763*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2766*/              OPC_MoveChild0,
/*2767*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2770*/              OPC_MoveChild0,
/*2771*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2774*/              OPC_MoveParent,
/*2775*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2777*/              OPC_CheckType, MVT::v8i8,
/*2779*/              OPC_MoveParent,
/*2780*/              OPC_MoveParent,
/*2781*/              OPC_MoveParent,
/*2782*/              OPC_MoveParent,
/*2783*/              OPC_MoveChild1,
/*2784*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2787*/              OPC_Scope, 25, /*->2814*/ // 2 children in Scope
/*2789*/                OPC_RecordChild0, // #2 = $Vn
/*2790*/                OPC_CheckChild1Same, 1,
/*2792*/                OPC_MoveParent,
/*2793*/                OPC_CheckType, MVT::v2i32,
/*2795*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2797*/                OPC_EmitInteger, MVT::i32, 14, 
/*2800*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2803*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2814*/              /*Scope*/ 25, /*->2840*/
/*2815*/                OPC_CheckChild0Same, 1,
/*2817*/                OPC_RecordChild1, // #2 = $Vn
/*2818*/                OPC_MoveParent,
/*2819*/                OPC_CheckType, MVT::v2i32,
/*2821*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2823*/                OPC_EmitInteger, MVT::i32, 14, 
/*2826*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2829*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2840*/              0, /*End of Scope*/
/*2841*/            /*Scope*/ 80, /*->2922*/
/*2842*/              OPC_MoveChild0,
/*2843*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2846*/              OPC_MoveChild0,
/*2847*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2850*/              OPC_MoveChild0,
/*2851*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2854*/              OPC_MoveParent,
/*2855*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2857*/              OPC_CheckType, MVT::v8i8,
/*2859*/              OPC_MoveParent,
/*2860*/              OPC_MoveParent,
/*2861*/              OPC_RecordChild1, // #1 = $Vd
/*2862*/              OPC_MoveParent,
/*2863*/              OPC_MoveParent,
/*2864*/              OPC_MoveChild1,
/*2865*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2868*/              OPC_Scope, 25, /*->2895*/ // 2 children in Scope
/*2870*/                OPC_RecordChild0, // #2 = $Vn
/*2871*/                OPC_CheckChild1Same, 1,
/*2873*/                OPC_MoveParent,
/*2874*/                OPC_CheckType, MVT::v2i32,
/*2876*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2878*/                OPC_EmitInteger, MVT::i32, 14, 
/*2881*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2884*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2895*/              /*Scope*/ 25, /*->2921*/
/*2896*/                OPC_CheckChild0Same, 1,
/*2898*/                OPC_RecordChild1, // #2 = $Vn
/*2899*/                OPC_MoveParent,
/*2900*/                OPC_CheckType, MVT::v2i32,
/*2902*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2904*/                OPC_EmitInteger, MVT::i32, 14, 
/*2907*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2910*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2921*/              0, /*End of Scope*/
/*2922*/            0, /*End of Scope*/
/*2923*/          0, /*End of Scope*/
/*2924*/        /*Scope*/ 42|128,1/*170*/, /*->3096*/
/*2926*/          OPC_MoveChild0,
/*2927*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*2930*/          OPC_Scope, 81, /*->3013*/ // 2 children in Scope
/*2932*/            OPC_RecordChild0, // #0 = $Vd
/*2933*/            OPC_MoveChild1,
/*2934*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*2937*/            OPC_MoveChild0,
/*2938*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*2941*/            OPC_MoveChild0,
/*2942*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*2945*/            OPC_MoveParent,
/*2946*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*2948*/            OPC_CheckType, MVT::v8i8,
/*2950*/            OPC_MoveParent,
/*2951*/            OPC_MoveParent,
/*2952*/            OPC_MoveParent,
/*2953*/            OPC_RecordChild1, // #1 = $Vm
/*2954*/            OPC_MoveParent,
/*2955*/            OPC_MoveChild1,
/*2956*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*2959*/            OPC_Scope, 25, /*->2986*/ // 2 children in Scope
/*2961*/              OPC_RecordChild0, // #2 = $Vn
/*2962*/              OPC_CheckChild1Same, 0,
/*2964*/              OPC_MoveParent,
/*2965*/              OPC_CheckType, MVT::v2i32,
/*2967*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2969*/              OPC_EmitInteger, MVT::i32, 14, 
/*2972*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2975*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*2986*/            /*Scope*/ 25, /*->3012*/
/*2987*/              OPC_CheckChild0Same, 0,
/*2989*/              OPC_RecordChild1, // #2 = $Vn
/*2990*/              OPC_MoveParent,
/*2991*/              OPC_CheckType, MVT::v2i32,
/*2993*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*2995*/              OPC_EmitInteger, MVT::i32, 14, 
/*2998*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3001*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3012*/            0, /*End of Scope*/
/*3013*/          /*Scope*/ 81, /*->3095*/
/*3014*/            OPC_MoveChild0,
/*3015*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3018*/            OPC_MoveChild0,
/*3019*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3022*/            OPC_MoveChild0,
/*3023*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3026*/            OPC_MoveParent,
/*3027*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3029*/            OPC_CheckType, MVT::v8i8,
/*3031*/            OPC_MoveParent,
/*3032*/            OPC_MoveParent,
/*3033*/            OPC_RecordChild1, // #0 = $Vd
/*3034*/            OPC_MoveParent,
/*3035*/            OPC_RecordChild1, // #1 = $Vm
/*3036*/            OPC_MoveParent,
/*3037*/            OPC_MoveChild1,
/*3038*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3041*/            OPC_Scope, 25, /*->3068*/ // 2 children in Scope
/*3043*/              OPC_RecordChild0, // #2 = $Vn
/*3044*/              OPC_CheckChild1Same, 0,
/*3046*/              OPC_MoveParent,
/*3047*/              OPC_CheckType, MVT::v2i32,
/*3049*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3051*/              OPC_EmitInteger, MVT::i32, 14, 
/*3054*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3057*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3068*/            /*Scope*/ 25, /*->3094*/
/*3069*/              OPC_CheckChild0Same, 0,
/*3071*/              OPC_RecordChild1, // #2 = $Vn
/*3072*/              OPC_MoveParent,
/*3073*/              OPC_CheckType, MVT::v2i32,
/*3075*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3077*/              OPC_EmitInteger, MVT::i32, 14, 
/*3080*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3083*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3094*/            0, /*End of Scope*/
/*3095*/          0, /*End of Scope*/
/*3096*/        /*Scope*/ 17|128,4/*529*/, /*->3627*/
/*3098*/          OPC_RecordChild0, // #0 = $Vn
/*3099*/          OPC_Scope, 98|128,2/*354*/, /*->3456*/ // 2 children in Scope
/*3102*/            OPC_RecordChild1, // #1 = $Vd
/*3103*/            OPC_MoveParent,
/*3104*/            OPC_MoveChild1,
/*3105*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3108*/            OPC_Scope, 49, /*->3159*/ // 4 children in Scope
/*3110*/              OPC_RecordChild0, // #2 = $Vm
/*3111*/              OPC_MoveChild1,
/*3112*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3115*/              OPC_MoveChild0,
/*3116*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3119*/              OPC_MoveChild0,
/*3120*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3123*/              OPC_MoveChild0,
/*3124*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3127*/              OPC_MoveParent,
/*3128*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3130*/              OPC_CheckType, MVT::v8i8,
/*3132*/              OPC_MoveParent,
/*3133*/              OPC_MoveParent,
/*3134*/              OPC_CheckChild1Same, 1,
/*3136*/              OPC_MoveParent,
/*3137*/              OPC_MoveParent,
/*3138*/              OPC_CheckType, MVT::v1i64,
/*3140*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3142*/              OPC_EmitInteger, MVT::i32, 14, 
/*3145*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3148*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3159*/            /*Scope*/ 98, /*->3258*/
/*3160*/              OPC_MoveChild0,
/*3161*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3164*/              OPC_Scope, 45, /*->3211*/ // 2 children in Scope
/*3166*/                OPC_CheckChild0Same, 1,
/*3168*/                OPC_MoveChild1,
/*3169*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3172*/                OPC_MoveChild0,
/*3173*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3176*/                OPC_MoveChild0,
/*3177*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3180*/                OPC_MoveParent,
/*3181*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3183*/                OPC_CheckType, MVT::v8i8,
/*3185*/                OPC_MoveParent,
/*3186*/                OPC_MoveParent,
/*3187*/                OPC_MoveParent,
/*3188*/                OPC_RecordChild1, // #2 = $Vm
/*3189*/                OPC_MoveParent,
/*3190*/                OPC_CheckType, MVT::v1i64,
/*3192*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3194*/                OPC_EmitInteger, MVT::i32, 14, 
/*3197*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3200*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3211*/              /*Scope*/ 45, /*->3257*/
/*3212*/                OPC_MoveChild0,
/*3213*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3216*/                OPC_MoveChild0,
/*3217*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3220*/                OPC_MoveChild0,
/*3221*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3224*/                OPC_MoveParent,
/*3225*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3227*/                OPC_CheckType, MVT::v8i8,
/*3229*/                OPC_MoveParent,
/*3230*/                OPC_MoveParent,
/*3231*/                OPC_CheckChild1Same, 1,
/*3233*/                OPC_MoveParent,
/*3234*/                OPC_RecordChild1, // #2 = $Vm
/*3235*/                OPC_MoveParent,
/*3236*/                OPC_CheckType, MVT::v1i64,
/*3238*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3240*/                OPC_EmitInteger, MVT::i32, 14, 
/*3243*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3246*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3257*/              0, /*End of Scope*/
/*3258*/            /*Scope*/ 97, /*->3356*/
/*3259*/              OPC_RecordChild0, // #2 = $Vm
/*3260*/              OPC_MoveChild1,
/*3261*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3264*/              OPC_Scope, 44, /*->3310*/ // 2 children in Scope
/*3266*/                OPC_CheckChild0Same, 0,
/*3268*/                OPC_MoveChild1,
/*3269*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3272*/                OPC_MoveChild0,
/*3273*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3276*/                OPC_MoveChild0,
/*3277*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3280*/                OPC_MoveParent,
/*3281*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3283*/                OPC_CheckType, MVT::v8i8,
/*3285*/                OPC_MoveParent,
/*3286*/                OPC_MoveParent,
/*3287*/                OPC_MoveParent,
/*3288*/                OPC_MoveParent,
/*3289*/                OPC_CheckType, MVT::v1i64,
/*3291*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3293*/                OPC_EmitInteger, MVT::i32, 14, 
/*3296*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3299*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3310*/              /*Scope*/ 44, /*->3355*/
/*3311*/                OPC_MoveChild0,
/*3312*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3315*/                OPC_MoveChild0,
/*3316*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3319*/                OPC_MoveChild0,
/*3320*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3323*/                OPC_MoveParent,
/*3324*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3326*/                OPC_CheckType, MVT::v8i8,
/*3328*/                OPC_MoveParent,
/*3329*/                OPC_MoveParent,
/*3330*/                OPC_CheckChild1Same, 0,
/*3332*/                OPC_MoveParent,
/*3333*/                OPC_MoveParent,
/*3334*/                OPC_CheckType, MVT::v1i64,
/*3336*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3338*/                OPC_EmitInteger, MVT::i32, 14, 
/*3341*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3344*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3355*/              0, /*End of Scope*/
/*3356*/            /*Scope*/ 98, /*->3455*/
/*3357*/              OPC_MoveChild0,
/*3358*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3361*/              OPC_Scope, 45, /*->3408*/ // 2 children in Scope
/*3363*/                OPC_CheckChild0Same, 0,
/*3365*/                OPC_MoveChild1,
/*3366*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3369*/                OPC_MoveChild0,
/*3370*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3373*/                OPC_MoveChild0,
/*3374*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3377*/                OPC_MoveParent,
/*3378*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3380*/                OPC_CheckType, MVT::v8i8,
/*3382*/                OPC_MoveParent,
/*3383*/                OPC_MoveParent,
/*3384*/                OPC_MoveParent,
/*3385*/                OPC_RecordChild1, // #2 = $Vm
/*3386*/                OPC_MoveParent,
/*3387*/                OPC_CheckType, MVT::v1i64,
/*3389*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3391*/                OPC_EmitInteger, MVT::i32, 14, 
/*3394*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3397*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3408*/              /*Scope*/ 45, /*->3454*/
/*3409*/                OPC_MoveChild0,
/*3410*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3413*/                OPC_MoveChild0,
/*3414*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3417*/                OPC_MoveChild0,
/*3418*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3421*/                OPC_MoveParent,
/*3422*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3424*/                OPC_CheckType, MVT::v8i8,
/*3426*/                OPC_MoveParent,
/*3427*/                OPC_MoveParent,
/*3428*/                OPC_CheckChild1Same, 0,
/*3430*/                OPC_MoveParent,
/*3431*/                OPC_RecordChild1, // #2 = $Vm
/*3432*/                OPC_MoveParent,
/*3433*/                OPC_CheckType, MVT::v1i64,
/*3435*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3437*/                OPC_EmitInteger, MVT::i32, 14, 
/*3440*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3443*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3454*/              0, /*End of Scope*/
/*3455*/            0, /*End of Scope*/
/*3456*/          /*Scope*/ 40|128,1/*168*/, /*->3626*/
/*3458*/            OPC_MoveChild1,
/*3459*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3462*/            OPC_Scope, 80, /*->3544*/ // 2 children in Scope
/*3464*/              OPC_RecordChild0, // #1 = $Vd
/*3465*/              OPC_MoveChild1,
/*3466*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3469*/              OPC_MoveChild0,
/*3470*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3473*/              OPC_MoveChild0,
/*3474*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3477*/              OPC_MoveParent,
/*3478*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3480*/              OPC_CheckType, MVT::v8i8,
/*3482*/              OPC_MoveParent,
/*3483*/              OPC_MoveParent,
/*3484*/              OPC_MoveParent,
/*3485*/              OPC_MoveParent,
/*3486*/              OPC_MoveChild1,
/*3487*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3490*/              OPC_Scope, 25, /*->3517*/ // 2 children in Scope
/*3492*/                OPC_RecordChild0, // #2 = $Vn
/*3493*/                OPC_CheckChild1Same, 1,
/*3495*/                OPC_MoveParent,
/*3496*/                OPC_CheckType, MVT::v1i64,
/*3498*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3500*/                OPC_EmitInteger, MVT::i32, 14, 
/*3503*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3506*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3517*/              /*Scope*/ 25, /*->3543*/
/*3518*/                OPC_CheckChild0Same, 1,
/*3520*/                OPC_RecordChild1, // #2 = $Vn
/*3521*/                OPC_MoveParent,
/*3522*/                OPC_CheckType, MVT::v1i64,
/*3524*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3526*/                OPC_EmitInteger, MVT::i32, 14, 
/*3529*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3532*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3543*/              0, /*End of Scope*/
/*3544*/            /*Scope*/ 80, /*->3625*/
/*3545*/              OPC_MoveChild0,
/*3546*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3549*/              OPC_MoveChild0,
/*3550*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3553*/              OPC_MoveChild0,
/*3554*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3557*/              OPC_MoveParent,
/*3558*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3560*/              OPC_CheckType, MVT::v8i8,
/*3562*/              OPC_MoveParent,
/*3563*/              OPC_MoveParent,
/*3564*/              OPC_RecordChild1, // #1 = $Vd
/*3565*/              OPC_MoveParent,
/*3566*/              OPC_MoveParent,
/*3567*/              OPC_MoveChild1,
/*3568*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3571*/              OPC_Scope, 25, /*->3598*/ // 2 children in Scope
/*3573*/                OPC_RecordChild0, // #2 = $Vn
/*3574*/                OPC_CheckChild1Same, 1,
/*3576*/                OPC_MoveParent,
/*3577*/                OPC_CheckType, MVT::v1i64,
/*3579*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3581*/                OPC_EmitInteger, MVT::i32, 14, 
/*3584*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3587*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3598*/              /*Scope*/ 25, /*->3624*/
/*3599*/                OPC_CheckChild0Same, 1,
/*3601*/                OPC_RecordChild1, // #2 = $Vn
/*3602*/                OPC_MoveParent,
/*3603*/                OPC_CheckType, MVT::v1i64,
/*3605*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3607*/                OPC_EmitInteger, MVT::i32, 14, 
/*3610*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3613*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3624*/              0, /*End of Scope*/
/*3625*/            0, /*End of Scope*/
/*3626*/          0, /*End of Scope*/
/*3627*/        /*Scope*/ 42|128,1/*170*/, /*->3799*/
/*3629*/          OPC_MoveChild0,
/*3630*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3633*/          OPC_Scope, 81, /*->3716*/ // 2 children in Scope
/*3635*/            OPC_RecordChild0, // #0 = $Vd
/*3636*/            OPC_MoveChild1,
/*3637*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3640*/            OPC_MoveChild0,
/*3641*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3644*/            OPC_MoveChild0,
/*3645*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3648*/            OPC_MoveParent,
/*3649*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3651*/            OPC_CheckType, MVT::v8i8,
/*3653*/            OPC_MoveParent,
/*3654*/            OPC_MoveParent,
/*3655*/            OPC_MoveParent,
/*3656*/            OPC_RecordChild1, // #1 = $Vm
/*3657*/            OPC_MoveParent,
/*3658*/            OPC_MoveChild1,
/*3659*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3662*/            OPC_Scope, 25, /*->3689*/ // 2 children in Scope
/*3664*/              OPC_RecordChild0, // #2 = $Vn
/*3665*/              OPC_CheckChild1Same, 0,
/*3667*/              OPC_MoveParent,
/*3668*/              OPC_CheckType, MVT::v1i64,
/*3670*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3672*/              OPC_EmitInteger, MVT::i32, 14, 
/*3675*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3678*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3689*/            /*Scope*/ 25, /*->3715*/
/*3690*/              OPC_CheckChild0Same, 0,
/*3692*/              OPC_RecordChild1, // #2 = $Vn
/*3693*/              OPC_MoveParent,
/*3694*/              OPC_CheckType, MVT::v1i64,
/*3696*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3698*/              OPC_EmitInteger, MVT::i32, 14, 
/*3701*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3704*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3715*/            0, /*End of Scope*/
/*3716*/          /*Scope*/ 81, /*->3798*/
/*3717*/            OPC_MoveChild0,
/*3718*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3721*/            OPC_MoveChild0,
/*3722*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3725*/            OPC_MoveChild0,
/*3726*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3729*/            OPC_MoveParent,
/*3730*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3732*/            OPC_CheckType, MVT::v8i8,
/*3734*/            OPC_MoveParent,
/*3735*/            OPC_MoveParent,
/*3736*/            OPC_RecordChild1, // #0 = $Vd
/*3737*/            OPC_MoveParent,
/*3738*/            OPC_RecordChild1, // #1 = $Vm
/*3739*/            OPC_MoveParent,
/*3740*/            OPC_MoveChild1,
/*3741*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3744*/            OPC_Scope, 25, /*->3771*/ // 2 children in Scope
/*3746*/              OPC_RecordChild0, // #2 = $Vn
/*3747*/              OPC_CheckChild1Same, 0,
/*3749*/              OPC_MoveParent,
/*3750*/              OPC_CheckType, MVT::v1i64,
/*3752*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3754*/              OPC_EmitInteger, MVT::i32, 14, 
/*3757*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3760*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3771*/            /*Scope*/ 25, /*->3797*/
/*3772*/              OPC_CheckChild0Same, 0,
/*3774*/              OPC_RecordChild1, // #2 = $Vn
/*3775*/              OPC_MoveParent,
/*3776*/              OPC_CheckType, MVT::v1i64,
/*3778*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3780*/              OPC_EmitInteger, MVT::i32, 14, 
/*3783*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3786*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*3797*/            0, /*End of Scope*/
/*3798*/          0, /*End of Scope*/
/*3799*/        /*Scope*/ 17|128,4/*529*/, /*->4330*/
/*3801*/          OPC_RecordChild0, // #0 = $Vn
/*3802*/          OPC_Scope, 98|128,2/*354*/, /*->4159*/ // 2 children in Scope
/*3805*/            OPC_RecordChild1, // #1 = $Vd
/*3806*/            OPC_MoveParent,
/*3807*/            OPC_MoveChild1,
/*3808*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*3811*/            OPC_Scope, 49, /*->3862*/ // 4 children in Scope
/*3813*/              OPC_RecordChild0, // #2 = $Vm
/*3814*/              OPC_MoveChild1,
/*3815*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3818*/              OPC_MoveChild0,
/*3819*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3822*/              OPC_MoveChild0,
/*3823*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3826*/              OPC_MoveChild0,
/*3827*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3830*/              OPC_MoveParent,
/*3831*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3833*/              OPC_CheckType, MVT::v16i8,
/*3835*/              OPC_MoveParent,
/*3836*/              OPC_MoveParent,
/*3837*/              OPC_CheckChild1Same, 1,
/*3839*/              OPC_MoveParent,
/*3840*/              OPC_MoveParent,
/*3841*/              OPC_CheckType, MVT::v4i32,
/*3843*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3845*/              OPC_EmitInteger, MVT::i32, 14, 
/*3848*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3851*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3862*/            /*Scope*/ 98, /*->3961*/
/*3863*/              OPC_MoveChild0,
/*3864*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3867*/              OPC_Scope, 45, /*->3914*/ // 2 children in Scope
/*3869*/                OPC_CheckChild0Same, 1,
/*3871*/                OPC_MoveChild1,
/*3872*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3875*/                OPC_MoveChild0,
/*3876*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3879*/                OPC_MoveChild0,
/*3880*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3883*/                OPC_MoveParent,
/*3884*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3886*/                OPC_CheckType, MVT::v16i8,
/*3888*/                OPC_MoveParent,
/*3889*/                OPC_MoveParent,
/*3890*/                OPC_MoveParent,
/*3891*/                OPC_RecordChild1, // #2 = $Vm
/*3892*/                OPC_MoveParent,
/*3893*/                OPC_CheckType, MVT::v4i32,
/*3895*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3897*/                OPC_EmitInteger, MVT::i32, 14, 
/*3900*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3903*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3914*/              /*Scope*/ 45, /*->3960*/
/*3915*/                OPC_MoveChild0,
/*3916*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3919*/                OPC_MoveChild0,
/*3920*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3923*/                OPC_MoveChild0,
/*3924*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3927*/                OPC_MoveParent,
/*3928*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3930*/                OPC_CheckType, MVT::v16i8,
/*3932*/                OPC_MoveParent,
/*3933*/                OPC_MoveParent,
/*3934*/                OPC_CheckChild1Same, 1,
/*3936*/                OPC_MoveParent,
/*3937*/                OPC_RecordChild1, // #2 = $Vm
/*3938*/                OPC_MoveParent,
/*3939*/                OPC_CheckType, MVT::v4i32,
/*3941*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3943*/                OPC_EmitInteger, MVT::i32, 14, 
/*3946*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3949*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*3960*/              0, /*End of Scope*/
/*3961*/            /*Scope*/ 97, /*->4059*/
/*3962*/              OPC_RecordChild0, // #2 = $Vm
/*3963*/              OPC_MoveChild1,
/*3964*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*3967*/              OPC_Scope, 44, /*->4013*/ // 2 children in Scope
/*3969*/                OPC_CheckChild0Same, 0,
/*3971*/                OPC_MoveChild1,
/*3972*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*3975*/                OPC_MoveChild0,
/*3976*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*3979*/                OPC_MoveChild0,
/*3980*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*3983*/                OPC_MoveParent,
/*3984*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*3986*/                OPC_CheckType, MVT::v16i8,
/*3988*/                OPC_MoveParent,
/*3989*/                OPC_MoveParent,
/*3990*/                OPC_MoveParent,
/*3991*/                OPC_MoveParent,
/*3992*/                OPC_CheckType, MVT::v4i32,
/*3994*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*3996*/                OPC_EmitInteger, MVT::i32, 14, 
/*3999*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4002*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4013*/              /*Scope*/ 44, /*->4058*/
/*4014*/                OPC_MoveChild0,
/*4015*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4018*/                OPC_MoveChild0,
/*4019*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4022*/                OPC_MoveChild0,
/*4023*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4026*/                OPC_MoveParent,
/*4027*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4029*/                OPC_CheckType, MVT::v16i8,
/*4031*/                OPC_MoveParent,
/*4032*/                OPC_MoveParent,
/*4033*/                OPC_CheckChild1Same, 0,
/*4035*/                OPC_MoveParent,
/*4036*/                OPC_MoveParent,
/*4037*/                OPC_CheckType, MVT::v4i32,
/*4039*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4041*/                OPC_EmitInteger, MVT::i32, 14, 
/*4044*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4047*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4058*/              0, /*End of Scope*/
/*4059*/            /*Scope*/ 98, /*->4158*/
/*4060*/              OPC_MoveChild0,
/*4061*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4064*/              OPC_Scope, 45, /*->4111*/ // 2 children in Scope
/*4066*/                OPC_CheckChild0Same, 0,
/*4068*/                OPC_MoveChild1,
/*4069*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4072*/                OPC_MoveChild0,
/*4073*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4076*/                OPC_MoveChild0,
/*4077*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4080*/                OPC_MoveParent,
/*4081*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4083*/                OPC_CheckType, MVT::v16i8,
/*4085*/                OPC_MoveParent,
/*4086*/                OPC_MoveParent,
/*4087*/                OPC_MoveParent,
/*4088*/                OPC_RecordChild1, // #2 = $Vm
/*4089*/                OPC_MoveParent,
/*4090*/                OPC_CheckType, MVT::v4i32,
/*4092*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4094*/                OPC_EmitInteger, MVT::i32, 14, 
/*4097*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4100*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4111*/              /*Scope*/ 45, /*->4157*/
/*4112*/                OPC_MoveChild0,
/*4113*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4116*/                OPC_MoveChild0,
/*4117*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4120*/                OPC_MoveChild0,
/*4121*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4124*/                OPC_MoveParent,
/*4125*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4127*/                OPC_CheckType, MVT::v16i8,
/*4129*/                OPC_MoveParent,
/*4130*/                OPC_MoveParent,
/*4131*/                OPC_CheckChild1Same, 0,
/*4133*/                OPC_MoveParent,
/*4134*/                OPC_RecordChild1, // #2 = $Vm
/*4135*/                OPC_MoveParent,
/*4136*/                OPC_CheckType, MVT::v4i32,
/*4138*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4140*/                OPC_EmitInteger, MVT::i32, 14, 
/*4143*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4146*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4157*/              0, /*End of Scope*/
/*4158*/            0, /*End of Scope*/
/*4159*/          /*Scope*/ 40|128,1/*168*/, /*->4329*/
/*4161*/            OPC_MoveChild1,
/*4162*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4165*/            OPC_Scope, 80, /*->4247*/ // 2 children in Scope
/*4167*/              OPC_RecordChild0, // #1 = $Vd
/*4168*/              OPC_MoveChild1,
/*4169*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4172*/              OPC_MoveChild0,
/*4173*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4176*/              OPC_MoveChild0,
/*4177*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4180*/              OPC_MoveParent,
/*4181*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4183*/              OPC_CheckType, MVT::v16i8,
/*4185*/              OPC_MoveParent,
/*4186*/              OPC_MoveParent,
/*4187*/              OPC_MoveParent,
/*4188*/              OPC_MoveParent,
/*4189*/              OPC_MoveChild1,
/*4190*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4193*/              OPC_Scope, 25, /*->4220*/ // 2 children in Scope
/*4195*/                OPC_RecordChild0, // #2 = $Vn
/*4196*/                OPC_CheckChild1Same, 1,
/*4198*/                OPC_MoveParent,
/*4199*/                OPC_CheckType, MVT::v4i32,
/*4201*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4203*/                OPC_EmitInteger, MVT::i32, 14, 
/*4206*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4209*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4220*/              /*Scope*/ 25, /*->4246*/
/*4221*/                OPC_CheckChild0Same, 1,
/*4223*/                OPC_RecordChild1, // #2 = $Vn
/*4224*/                OPC_MoveParent,
/*4225*/                OPC_CheckType, MVT::v4i32,
/*4227*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4229*/                OPC_EmitInteger, MVT::i32, 14, 
/*4232*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4235*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4246*/              0, /*End of Scope*/
/*4247*/            /*Scope*/ 80, /*->4328*/
/*4248*/              OPC_MoveChild0,
/*4249*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4252*/              OPC_MoveChild0,
/*4253*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4256*/              OPC_MoveChild0,
/*4257*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4260*/              OPC_MoveParent,
/*4261*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4263*/              OPC_CheckType, MVT::v16i8,
/*4265*/              OPC_MoveParent,
/*4266*/              OPC_MoveParent,
/*4267*/              OPC_RecordChild1, // #1 = $Vd
/*4268*/              OPC_MoveParent,
/*4269*/              OPC_MoveParent,
/*4270*/              OPC_MoveChild1,
/*4271*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4274*/              OPC_Scope, 25, /*->4301*/ // 2 children in Scope
/*4276*/                OPC_RecordChild0, // #2 = $Vn
/*4277*/                OPC_CheckChild1Same, 1,
/*4279*/                OPC_MoveParent,
/*4280*/                OPC_CheckType, MVT::v4i32,
/*4282*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4284*/                OPC_EmitInteger, MVT::i32, 14, 
/*4287*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4290*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4301*/              /*Scope*/ 25, /*->4327*/
/*4302*/                OPC_CheckChild0Same, 1,
/*4304*/                OPC_RecordChild1, // #2 = $Vn
/*4305*/                OPC_MoveParent,
/*4306*/                OPC_CheckType, MVT::v4i32,
/*4308*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4310*/                OPC_EmitInteger, MVT::i32, 14, 
/*4313*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4316*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4327*/              0, /*End of Scope*/
/*4328*/            0, /*End of Scope*/
/*4329*/          0, /*End of Scope*/
/*4330*/        /*Scope*/ 42|128,1/*170*/, /*->4502*/
/*4332*/          OPC_MoveChild0,
/*4333*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4336*/          OPC_Scope, 81, /*->4419*/ // 2 children in Scope
/*4338*/            OPC_RecordChild0, // #0 = $Vd
/*4339*/            OPC_MoveChild1,
/*4340*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4343*/            OPC_MoveChild0,
/*4344*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4347*/            OPC_MoveChild0,
/*4348*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4351*/            OPC_MoveParent,
/*4352*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4354*/            OPC_CheckType, MVT::v16i8,
/*4356*/            OPC_MoveParent,
/*4357*/            OPC_MoveParent,
/*4358*/            OPC_MoveParent,
/*4359*/            OPC_RecordChild1, // #1 = $Vm
/*4360*/            OPC_MoveParent,
/*4361*/            OPC_MoveChild1,
/*4362*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4365*/            OPC_Scope, 25, /*->4392*/ // 2 children in Scope
/*4367*/              OPC_RecordChild0, // #2 = $Vn
/*4368*/              OPC_CheckChild1Same, 0,
/*4370*/              OPC_MoveParent,
/*4371*/              OPC_CheckType, MVT::v4i32,
/*4373*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4375*/              OPC_EmitInteger, MVT::i32, 14, 
/*4378*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4381*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4392*/            /*Scope*/ 25, /*->4418*/
/*4393*/              OPC_CheckChild0Same, 0,
/*4395*/              OPC_RecordChild1, // #2 = $Vn
/*4396*/              OPC_MoveParent,
/*4397*/              OPC_CheckType, MVT::v4i32,
/*4399*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4401*/              OPC_EmitInteger, MVT::i32, 14, 
/*4404*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4407*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4418*/            0, /*End of Scope*/
/*4419*/          /*Scope*/ 81, /*->4501*/
/*4420*/            OPC_MoveChild0,
/*4421*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4424*/            OPC_MoveChild0,
/*4425*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4428*/            OPC_MoveChild0,
/*4429*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4432*/            OPC_MoveParent,
/*4433*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4435*/            OPC_CheckType, MVT::v16i8,
/*4437*/            OPC_MoveParent,
/*4438*/            OPC_MoveParent,
/*4439*/            OPC_RecordChild1, // #0 = $Vd
/*4440*/            OPC_MoveParent,
/*4441*/            OPC_RecordChild1, // #1 = $Vm
/*4442*/            OPC_MoveParent,
/*4443*/            OPC_MoveChild1,
/*4444*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4447*/            OPC_Scope, 25, /*->4474*/ // 2 children in Scope
/*4449*/              OPC_RecordChild0, // #2 = $Vn
/*4450*/              OPC_CheckChild1Same, 0,
/*4452*/              OPC_MoveParent,
/*4453*/              OPC_CheckType, MVT::v4i32,
/*4455*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4457*/              OPC_EmitInteger, MVT::i32, 14, 
/*4460*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4463*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4474*/            /*Scope*/ 25, /*->4500*/
/*4475*/              OPC_CheckChild0Same, 0,
/*4477*/              OPC_RecordChild1, // #2 = $Vn
/*4478*/              OPC_MoveParent,
/*4479*/              OPC_CheckType, MVT::v4i32,
/*4481*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4483*/              OPC_EmitInteger, MVT::i32, 14, 
/*4486*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4489*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*4500*/            0, /*End of Scope*/
/*4501*/          0, /*End of Scope*/
/*4502*/        /*Scope*/ 17|128,4/*529*/, /*->5033*/
/*4504*/          OPC_RecordChild0, // #0 = $Vn
/*4505*/          OPC_Scope, 98|128,2/*354*/, /*->4862*/ // 2 children in Scope
/*4508*/            OPC_RecordChild1, // #1 = $Vd
/*4509*/            OPC_MoveParent,
/*4510*/            OPC_MoveChild1,
/*4511*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4514*/            OPC_Scope, 49, /*->4565*/ // 4 children in Scope
/*4516*/              OPC_RecordChild0, // #2 = $Vm
/*4517*/              OPC_MoveChild1,
/*4518*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4521*/              OPC_MoveChild0,
/*4522*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4525*/              OPC_MoveChild0,
/*4526*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4529*/              OPC_MoveChild0,
/*4530*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4533*/              OPC_MoveParent,
/*4534*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4536*/              OPC_CheckType, MVT::v16i8,
/*4538*/              OPC_MoveParent,
/*4539*/              OPC_MoveParent,
/*4540*/              OPC_CheckChild1Same, 1,
/*4542*/              OPC_MoveParent,
/*4543*/              OPC_MoveParent,
/*4544*/              OPC_CheckType, MVT::v2i64,
/*4546*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4548*/              OPC_EmitInteger, MVT::i32, 14, 
/*4551*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4554*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4565*/            /*Scope*/ 98, /*->4664*/
/*4566*/              OPC_MoveChild0,
/*4567*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4570*/              OPC_Scope, 45, /*->4617*/ // 2 children in Scope
/*4572*/                OPC_CheckChild0Same, 1,
/*4574*/                OPC_MoveChild1,
/*4575*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4578*/                OPC_MoveChild0,
/*4579*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4582*/                OPC_MoveChild0,
/*4583*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4586*/                OPC_MoveParent,
/*4587*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4589*/                OPC_CheckType, MVT::v16i8,
/*4591*/                OPC_MoveParent,
/*4592*/                OPC_MoveParent,
/*4593*/                OPC_MoveParent,
/*4594*/                OPC_RecordChild1, // #2 = $Vm
/*4595*/                OPC_MoveParent,
/*4596*/                OPC_CheckType, MVT::v2i64,
/*4598*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4600*/                OPC_EmitInteger, MVT::i32, 14, 
/*4603*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4606*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4617*/              /*Scope*/ 45, /*->4663*/
/*4618*/                OPC_MoveChild0,
/*4619*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4622*/                OPC_MoveChild0,
/*4623*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4626*/                OPC_MoveChild0,
/*4627*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4630*/                OPC_MoveParent,
/*4631*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4633*/                OPC_CheckType, MVT::v16i8,
/*4635*/                OPC_MoveParent,
/*4636*/                OPC_MoveParent,
/*4637*/                OPC_CheckChild1Same, 1,
/*4639*/                OPC_MoveParent,
/*4640*/                OPC_RecordChild1, // #2 = $Vm
/*4641*/                OPC_MoveParent,
/*4642*/                OPC_CheckType, MVT::v2i64,
/*4644*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4646*/                OPC_EmitInteger, MVT::i32, 14, 
/*4649*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4652*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4663*/              0, /*End of Scope*/
/*4664*/            /*Scope*/ 97, /*->4762*/
/*4665*/              OPC_RecordChild0, // #2 = $Vm
/*4666*/              OPC_MoveChild1,
/*4667*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4670*/              OPC_Scope, 44, /*->4716*/ // 2 children in Scope
/*4672*/                OPC_CheckChild0Same, 0,
/*4674*/                OPC_MoveChild1,
/*4675*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4678*/                OPC_MoveChild0,
/*4679*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4682*/                OPC_MoveChild0,
/*4683*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4686*/                OPC_MoveParent,
/*4687*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4689*/                OPC_CheckType, MVT::v16i8,
/*4691*/                OPC_MoveParent,
/*4692*/                OPC_MoveParent,
/*4693*/                OPC_MoveParent,
/*4694*/                OPC_MoveParent,
/*4695*/                OPC_CheckType, MVT::v2i64,
/*4697*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4699*/                OPC_EmitInteger, MVT::i32, 14, 
/*4702*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4705*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4716*/              /*Scope*/ 44, /*->4761*/
/*4717*/                OPC_MoveChild0,
/*4718*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4721*/                OPC_MoveChild0,
/*4722*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4725*/                OPC_MoveChild0,
/*4726*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4729*/                OPC_MoveParent,
/*4730*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4732*/                OPC_CheckType, MVT::v16i8,
/*4734*/                OPC_MoveParent,
/*4735*/                OPC_MoveParent,
/*4736*/                OPC_CheckChild1Same, 0,
/*4738*/                OPC_MoveParent,
/*4739*/                OPC_MoveParent,
/*4740*/                OPC_CheckType, MVT::v2i64,
/*4742*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4744*/                OPC_EmitInteger, MVT::i32, 14, 
/*4747*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4750*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4761*/              0, /*End of Scope*/
/*4762*/            /*Scope*/ 98, /*->4861*/
/*4763*/              OPC_MoveChild0,
/*4764*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4767*/              OPC_Scope, 45, /*->4814*/ // 2 children in Scope
/*4769*/                OPC_CheckChild0Same, 0,
/*4771*/                OPC_MoveChild1,
/*4772*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4775*/                OPC_MoveChild0,
/*4776*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4779*/                OPC_MoveChild0,
/*4780*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4783*/                OPC_MoveParent,
/*4784*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4786*/                OPC_CheckType, MVT::v16i8,
/*4788*/                OPC_MoveParent,
/*4789*/                OPC_MoveParent,
/*4790*/                OPC_MoveParent,
/*4791*/                OPC_RecordChild1, // #2 = $Vm
/*4792*/                OPC_MoveParent,
/*4793*/                OPC_CheckType, MVT::v2i64,
/*4795*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4797*/                OPC_EmitInteger, MVT::i32, 14, 
/*4800*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4803*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4814*/              /*Scope*/ 45, /*->4860*/
/*4815*/                OPC_MoveChild0,
/*4816*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4819*/                OPC_MoveChild0,
/*4820*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4823*/                OPC_MoveChild0,
/*4824*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4827*/                OPC_MoveParent,
/*4828*/                OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4830*/                OPC_CheckType, MVT::v16i8,
/*4832*/                OPC_MoveParent,
/*4833*/                OPC_MoveParent,
/*4834*/                OPC_CheckChild1Same, 0,
/*4836*/                OPC_MoveParent,
/*4837*/                OPC_RecordChild1, // #2 = $Vm
/*4838*/                OPC_MoveParent,
/*4839*/                OPC_CheckType, MVT::v2i64,
/*4841*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4843*/                OPC_EmitInteger, MVT::i32, 14, 
/*4846*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4849*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4860*/              0, /*End of Scope*/
/*4861*/            0, /*End of Scope*/
/*4862*/          /*Scope*/ 40|128,1/*168*/, /*->5032*/
/*4864*/            OPC_MoveChild1,
/*4865*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*4868*/            OPC_Scope, 80, /*->4950*/ // 2 children in Scope
/*4870*/              OPC_RecordChild0, // #1 = $Vd
/*4871*/              OPC_MoveChild1,
/*4872*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4875*/              OPC_MoveChild0,
/*4876*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4879*/              OPC_MoveChild0,
/*4880*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4883*/              OPC_MoveParent,
/*4884*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4886*/              OPC_CheckType, MVT::v16i8,
/*4888*/              OPC_MoveParent,
/*4889*/              OPC_MoveParent,
/*4890*/              OPC_MoveParent,
/*4891*/              OPC_MoveParent,
/*4892*/              OPC_MoveChild1,
/*4893*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4896*/              OPC_Scope, 25, /*->4923*/ // 2 children in Scope
/*4898*/                OPC_RecordChild0, // #2 = $Vn
/*4899*/                OPC_CheckChild1Same, 1,
/*4901*/                OPC_MoveParent,
/*4902*/                OPC_CheckType, MVT::v2i64,
/*4904*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4906*/                OPC_EmitInteger, MVT::i32, 14, 
/*4909*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4912*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4923*/              /*Scope*/ 25, /*->4949*/
/*4924*/                OPC_CheckChild0Same, 1,
/*4926*/                OPC_RecordChild1, // #2 = $Vn
/*4927*/                OPC_MoveParent,
/*4928*/                OPC_CheckType, MVT::v2i64,
/*4930*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4932*/                OPC_EmitInteger, MVT::i32, 14, 
/*4935*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4938*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*4949*/              0, /*End of Scope*/
/*4950*/            /*Scope*/ 80, /*->5031*/
/*4951*/              OPC_MoveChild0,
/*4952*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*4955*/              OPC_MoveChild0,
/*4956*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*4959*/              OPC_MoveChild0,
/*4960*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*4963*/              OPC_MoveParent,
/*4964*/              OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*4966*/              OPC_CheckType, MVT::v16i8,
/*4968*/              OPC_MoveParent,
/*4969*/              OPC_MoveParent,
/*4970*/              OPC_RecordChild1, // #1 = $Vd
/*4971*/              OPC_MoveParent,
/*4972*/              OPC_MoveParent,
/*4973*/              OPC_MoveChild1,
/*4974*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*4977*/              OPC_Scope, 25, /*->5004*/ // 2 children in Scope
/*4979*/                OPC_RecordChild0, // #2 = $Vn
/*4980*/                OPC_CheckChild1Same, 1,
/*4982*/                OPC_MoveParent,
/*4983*/                OPC_CheckType, MVT::v2i64,
/*4985*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*4987*/                OPC_EmitInteger, MVT::i32, 14, 
/*4990*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4993*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5004*/              /*Scope*/ 25, /*->5030*/
/*5005*/                OPC_CheckChild0Same, 1,
/*5007*/                OPC_RecordChild1, // #2 = $Vn
/*5008*/                OPC_MoveParent,
/*5009*/                OPC_CheckType, MVT::v2i64,
/*5011*/                OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5013*/                OPC_EmitInteger, MVT::i32, 14, 
/*5016*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5019*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5030*/              0, /*End of Scope*/
/*5031*/            0, /*End of Scope*/
/*5032*/          0, /*End of Scope*/
/*5033*/        /*Scope*/ 42|128,1/*170*/, /*->5205*/
/*5035*/          OPC_MoveChild0,
/*5036*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5039*/          OPC_Scope, 81, /*->5122*/ // 2 children in Scope
/*5041*/            OPC_RecordChild0, // #0 = $Vd
/*5042*/            OPC_MoveChild1,
/*5043*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5046*/            OPC_MoveChild0,
/*5047*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5050*/            OPC_MoveChild0,
/*5051*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5054*/            OPC_MoveParent,
/*5055*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5057*/            OPC_CheckType, MVT::v16i8,
/*5059*/            OPC_MoveParent,
/*5060*/            OPC_MoveParent,
/*5061*/            OPC_MoveParent,
/*5062*/            OPC_RecordChild1, // #1 = $Vm
/*5063*/            OPC_MoveParent,
/*5064*/            OPC_MoveChild1,
/*5065*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5068*/            OPC_Scope, 25, /*->5095*/ // 2 children in Scope
/*5070*/              OPC_RecordChild0, // #2 = $Vn
/*5071*/              OPC_CheckChild1Same, 0,
/*5073*/              OPC_MoveParent,
/*5074*/              OPC_CheckType, MVT::v2i64,
/*5076*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5078*/              OPC_EmitInteger, MVT::i32, 14, 
/*5081*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5084*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5095*/            /*Scope*/ 25, /*->5121*/
/*5096*/              OPC_CheckChild0Same, 0,
/*5098*/              OPC_RecordChild1, // #2 = $Vn
/*5099*/              OPC_MoveParent,
/*5100*/              OPC_CheckType, MVT::v2i64,
/*5102*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5104*/              OPC_EmitInteger, MVT::i32, 14, 
/*5107*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5110*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5121*/            0, /*End of Scope*/
/*5122*/          /*Scope*/ 81, /*->5204*/
/*5123*/            OPC_MoveChild0,
/*5124*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5127*/            OPC_MoveChild0,
/*5128*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5131*/            OPC_MoveChild0,
/*5132*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5135*/            OPC_MoveParent,
/*5136*/            OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5138*/            OPC_CheckType, MVT::v16i8,
/*5140*/            OPC_MoveParent,
/*5141*/            OPC_MoveParent,
/*5142*/            OPC_RecordChild1, // #0 = $Vd
/*5143*/            OPC_MoveParent,
/*5144*/            OPC_RecordChild1, // #1 = $Vm
/*5145*/            OPC_MoveParent,
/*5146*/            OPC_MoveChild1,
/*5147*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*5150*/            OPC_Scope, 25, /*->5177*/ // 2 children in Scope
/*5152*/              OPC_RecordChild0, // #2 = $Vn
/*5153*/              OPC_CheckChild1Same, 0,
/*5155*/              OPC_MoveParent,
/*5156*/              OPC_CheckType, MVT::v2i64,
/*5158*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5160*/              OPC_EmitInteger, MVT::i32, 14, 
/*5163*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5166*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5177*/            /*Scope*/ 25, /*->5203*/
/*5178*/              OPC_CheckChild0Same, 0,
/*5180*/              OPC_RecordChild1, // #2 = $Vn
/*5181*/              OPC_MoveParent,
/*5182*/              OPC_CheckType, MVT::v2i64,
/*5184*/              OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5186*/              OPC_EmitInteger, MVT::i32, 14, 
/*5189*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5192*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*5203*/            0, /*End of Scope*/
/*5204*/          0, /*End of Scope*/
/*5205*/        0, /*End of Scope*/
/*5206*/      /*Scope*/ 118, /*->5325*/
/*5207*/        OPC_RecordChild0, // #0 = $Vn
/*5208*/        OPC_MoveChild1,
/*5209*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5212*/        OPC_Scope, 68, /*->5282*/ // 2 children in Scope
/*5214*/          OPC_RecordChild0, // #1 = $Vm
/*5215*/          OPC_MoveChild1,
/*5216*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5219*/          OPC_MoveChild0,
/*5220*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5223*/          OPC_MoveChild0,
/*5224*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5227*/          OPC_MoveParent,
/*5228*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5230*/          OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->5256
/*5233*/            OPC_MoveParent,
/*5234*/            OPC_MoveParent,
/*5235*/            OPC_MoveParent,
/*5236*/            OPC_CheckType, MVT::v2i32,
/*5238*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5240*/            OPC_EmitInteger, MVT::i32, 14, 
/*5243*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5246*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5256*/          /*SwitchType*/ 23, MVT::v16i8,// ->5281
/*5258*/            OPC_MoveParent,
/*5259*/            OPC_MoveParent,
/*5260*/            OPC_MoveParent,
/*5261*/            OPC_CheckType, MVT::v4i32,
/*5263*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5265*/            OPC_EmitInteger, MVT::i32, 14, 
/*5268*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5271*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5281*/          0, // EndSwitchType
/*5282*/        /*Scope*/ 41, /*->5324*/
/*5283*/          OPC_MoveChild0,
/*5284*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5287*/          OPC_MoveChild0,
/*5288*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5291*/          OPC_MoveChild0,
/*5292*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5295*/          OPC_MoveParent,
/*5296*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5298*/          OPC_CheckType, MVT::v8i8,
/*5300*/          OPC_MoveParent,
/*5301*/          OPC_MoveParent,
/*5302*/          OPC_RecordChild1, // #1 = $Vm
/*5303*/          OPC_MoveParent,
/*5304*/          OPC_CheckType, MVT::v2i32,
/*5306*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5308*/          OPC_EmitInteger, MVT::i32, 14, 
/*5311*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5314*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5324*/        0, /*End of Scope*/
/*5325*/      /*Scope*/ 92, /*->5418*/
/*5326*/        OPC_MoveChild0,
/*5327*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5330*/        OPC_Scope, 42, /*->5374*/ // 2 children in Scope
/*5332*/          OPC_RecordChild0, // #0 = $Vm
/*5333*/          OPC_MoveChild1,
/*5334*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5337*/          OPC_MoveChild0,
/*5338*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5341*/          OPC_MoveChild0,
/*5342*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5345*/          OPC_MoveParent,
/*5346*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5348*/          OPC_CheckType, MVT::v8i8,
/*5350*/          OPC_MoveParent,
/*5351*/          OPC_MoveParent,
/*5352*/          OPC_MoveParent,
/*5353*/          OPC_RecordChild1, // #1 = $Vn
/*5354*/          OPC_CheckType, MVT::v2i32,
/*5356*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5358*/          OPC_EmitInteger, MVT::i32, 14, 
/*5361*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5364*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5374*/        /*Scope*/ 42, /*->5417*/
/*5375*/          OPC_MoveChild0,
/*5376*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5379*/          OPC_MoveChild0,
/*5380*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5383*/          OPC_MoveChild0,
/*5384*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5387*/          OPC_MoveParent,
/*5388*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5390*/          OPC_CheckType, MVT::v8i8,
/*5392*/          OPC_MoveParent,
/*5393*/          OPC_MoveParent,
/*5394*/          OPC_RecordChild1, // #0 = $Vm
/*5395*/          OPC_MoveParent,
/*5396*/          OPC_RecordChild1, // #1 = $Vn
/*5397*/          OPC_CheckType, MVT::v2i32,
/*5399*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5401*/          OPC_EmitInteger, MVT::i32, 14, 
/*5404*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5407*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5417*/        0, /*End of Scope*/
/*5418*/      /*Scope*/ 46, /*->5465*/
/*5419*/        OPC_RecordChild0, // #0 = $Vn
/*5420*/        OPC_MoveChild1,
/*5421*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5424*/        OPC_MoveChild0,
/*5425*/        OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5428*/        OPC_MoveChild0,
/*5429*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5432*/        OPC_MoveChild0,
/*5433*/        OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5436*/        OPC_MoveParent,
/*5437*/        OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5439*/        OPC_CheckType, MVT::v16i8,
/*5441*/        OPC_MoveParent,
/*5442*/        OPC_MoveParent,
/*5443*/        OPC_RecordChild1, // #1 = $Vm
/*5444*/        OPC_MoveParent,
/*5445*/        OPC_CheckType, MVT::v4i32,
/*5447*/        OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5449*/        OPC_EmitInteger, MVT::i32, 14, 
/*5452*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5455*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5465*/      /*Scope*/ 92, /*->5558*/
/*5466*/        OPC_MoveChild0,
/*5467*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*5470*/        OPC_Scope, 42, /*->5514*/ // 2 children in Scope
/*5472*/          OPC_RecordChild0, // #0 = $Vm
/*5473*/          OPC_MoveChild1,
/*5474*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5477*/          OPC_MoveChild0,
/*5478*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5481*/          OPC_MoveChild0,
/*5482*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5485*/          OPC_MoveParent,
/*5486*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5488*/          OPC_CheckType, MVT::v16i8,
/*5490*/          OPC_MoveParent,
/*5491*/          OPC_MoveParent,
/*5492*/          OPC_MoveParent,
/*5493*/          OPC_RecordChild1, // #1 = $Vn
/*5494*/          OPC_CheckType, MVT::v4i32,
/*5496*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5498*/          OPC_EmitInteger, MVT::i32, 14, 
/*5501*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5504*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5514*/        /*Scope*/ 42, /*->5557*/
/*5515*/          OPC_MoveChild0,
/*5516*/          OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*5519*/          OPC_MoveChild0,
/*5520*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*5523*/          OPC_MoveChild0,
/*5524*/          OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*5527*/          OPC_MoveParent,
/*5528*/          OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*5530*/          OPC_CheckType, MVT::v16i8,
/*5532*/          OPC_MoveParent,
/*5533*/          OPC_MoveParent,
/*5534*/          OPC_RecordChild1, // #0 = $Vm
/*5535*/          OPC_MoveParent,
/*5536*/          OPC_RecordChild1, // #1 = $Vn
/*5537*/          OPC_CheckType, MVT::v4i32,
/*5539*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5541*/          OPC_EmitInteger, MVT::i32, 14, 
/*5544*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5547*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5557*/        0, /*End of Scope*/
/*5558*/      /*Scope*/ 44, /*->5603*/
/*5559*/        OPC_RecordChild0, // #0 = $Vn
/*5560*/        OPC_RecordChild1, // #1 = $Vm
/*5561*/        OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->5582
/*5564*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5566*/          OPC_EmitInteger, MVT::i32, 14, 
/*5569*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5572*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5582*/        /*SwitchType*/ 18, MVT::v4i32,// ->5602
/*5584*/          OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*5586*/          OPC_EmitInteger, MVT::i32, 14, 
/*5589*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5592*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5602*/        0, // EndSwitchType
/*5603*/      0, /*End of Scope*/
/*5604*/    /*SwitchOpcode*/ 114|128,77/*9970*/, TARGET_VAL(ISD::ADD),// ->15578
/*5608*/      OPC_Scope, 0|128,3/*384*/, /*->5995*/ // 51 children in Scope
/*5611*/        OPC_RecordChild0, // #0 = $Rn
/*5612*/        OPC_MoveChild1,
/*5613*/        OPC_Scope, 46, /*->5661*/ // 8 children in Scope
/*5615*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5618*/          OPC_MoveChild0,
/*5619*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5622*/          OPC_RecordChild0, // #1 = $Rm
/*5623*/          OPC_RecordChild1, // #2 = $rot
/*5624*/          OPC_MoveChild1,
/*5625*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5628*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5630*/          OPC_CheckType, MVT::i32,
/*5632*/          OPC_MoveParent,
/*5633*/          OPC_MoveParent,
/*5634*/          OPC_MoveParent,
/*5635*/          OPC_CheckType, MVT::i32,
/*5637*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5639*/          OPC_EmitConvertToTarget, 2,
/*5641*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5644*/          OPC_EmitInteger, MVT::i32, 14, 
/*5647*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5650*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*5661*/        /*Scope*/ 47, /*->5709*/
/*5662*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5666*/          OPC_MoveChild0,
/*5667*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5670*/          OPC_RecordChild0, // #1 = $Rm
/*5671*/          OPC_RecordChild1, // #2 = $rot
/*5672*/          OPC_MoveChild1,
/*5673*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5676*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5678*/          OPC_CheckType, MVT::i32,
/*5680*/          OPC_MoveParent,
/*5681*/          OPC_MoveParent,
/*5682*/          OPC_MoveParent,
/*5683*/          OPC_CheckType, MVT::i32,
/*5685*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5687*/          OPC_EmitConvertToTarget, 2,
/*5689*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5692*/          OPC_EmitInteger, MVT::i32, 14, 
/*5695*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5698*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*5709*/        /*Scope*/ 46, /*->5756*/
/*5710*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5713*/          OPC_MoveChild0,
/*5714*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5717*/          OPC_RecordChild0, // #1 = $Rm
/*5718*/          OPC_RecordChild1, // #2 = $rot
/*5719*/          OPC_MoveChild1,
/*5720*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5723*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5725*/          OPC_CheckType, MVT::i32,
/*5727*/          OPC_MoveParent,
/*5728*/          OPC_MoveParent,
/*5729*/          OPC_MoveParent,
/*5730*/          OPC_CheckType, MVT::i32,
/*5732*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5734*/          OPC_EmitConvertToTarget, 2,
/*5736*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5739*/          OPC_EmitInteger, MVT::i32, 14, 
/*5742*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5745*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5756*/        /*Scope*/ 47, /*->5804*/
/*5757*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5761*/          OPC_MoveChild0,
/*5762*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5765*/          OPC_RecordChild0, // #1 = $Rm
/*5766*/          OPC_RecordChild1, // #2 = $rot
/*5767*/          OPC_MoveChild1,
/*5768*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5771*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*5773*/          OPC_CheckType, MVT::i32,
/*5775*/          OPC_MoveParent,
/*5776*/          OPC_MoveParent,
/*5777*/          OPC_MoveParent,
/*5778*/          OPC_CheckType, MVT::i32,
/*5780*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*5782*/          OPC_EmitConvertToTarget, 2,
/*5784*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5787*/          OPC_EmitInteger, MVT::i32, 14, 
/*5790*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5793*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5804*/        /*Scope*/ 46, /*->5851*/
/*5805*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5808*/          OPC_MoveChild0,
/*5809*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5812*/          OPC_RecordChild0, // #1 = $Rm
/*5813*/          OPC_RecordChild1, // #2 = $rot
/*5814*/          OPC_MoveChild1,
/*5815*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5818*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5820*/          OPC_CheckType, MVT::i32,
/*5822*/          OPC_MoveParent,
/*5823*/          OPC_MoveParent,
/*5824*/          OPC_MoveParent,
/*5825*/          OPC_CheckType, MVT::i32,
/*5827*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*5829*/          OPC_EmitConvertToTarget, 2,
/*5831*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5834*/          OPC_EmitInteger, MVT::i32, 14, 
/*5837*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5840*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5851*/        /*Scope*/ 47, /*->5899*/
/*5852*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5856*/          OPC_MoveChild0,
/*5857*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*5860*/          OPC_RecordChild0, // #1 = $Rm
/*5861*/          OPC_RecordChild1, // #2 = $rot
/*5862*/          OPC_MoveChild1,
/*5863*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5866*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5868*/          OPC_CheckType, MVT::i32,
/*5870*/          OPC_MoveParent,
/*5871*/          OPC_MoveParent,
/*5872*/          OPC_MoveParent,
/*5873*/          OPC_CheckType, MVT::i32,
/*5875*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*5877*/          OPC_EmitConvertToTarget, 2,
/*5879*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5882*/          OPC_EmitInteger, MVT::i32, 14, 
/*5885*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5888*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5899*/        /*Scope*/ 46, /*->5946*/
/*5900*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*5903*/          OPC_MoveChild0,
/*5904*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5907*/          OPC_RecordChild0, // #1 = $Rm
/*5908*/          OPC_RecordChild1, // #2 = $rot
/*5909*/          OPC_MoveChild1,
/*5910*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5913*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*5915*/          OPC_CheckType, MVT::i32,
/*5917*/          OPC_MoveParent,
/*5918*/          OPC_MoveParent,
/*5919*/          OPC_MoveParent,
/*5920*/          OPC_CheckType, MVT::i32,
/*5922*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*5924*/          OPC_EmitConvertToTarget, 2,
/*5926*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5929*/          OPC_EmitInteger, MVT::i32, 14, 
/*5932*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5935*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5946*/        /*Scope*/ 47, /*->5994*/
/*5947*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*5951*/          OPC_MoveChild0,
/*5952*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5955*/          OPC_RecordChild0, // #1 = $Rm
/*5956*/          OPC_RecordChild1, // #2 = $rot
/*5957*/          OPC_MoveChild1,
/*5958*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5961*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*5963*/          OPC_CheckType, MVT::i32,
/*5965*/          OPC_MoveParent,
/*5966*/          OPC_MoveParent,
/*5967*/          OPC_MoveParent,
/*5968*/          OPC_CheckType, MVT::i32,
/*5970*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*5972*/          OPC_EmitConvertToTarget, 2,
/*5974*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*5977*/          OPC_EmitInteger, MVT::i32, 14, 
/*5980*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5983*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*5994*/        0, /*End of Scope*/
/*5995*/      /*Scope*/ 7|128,3/*391*/, /*->6388*/
/*5997*/        OPC_MoveChild0,
/*5998*/        OPC_Scope, 47, /*->6047*/ // 8 children in Scope
/*6000*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6003*/          OPC_MoveChild0,
/*6004*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6007*/          OPC_RecordChild0, // #0 = $Rm
/*6008*/          OPC_RecordChild1, // #1 = $rot
/*6009*/          OPC_MoveChild1,
/*6010*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6013*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6015*/          OPC_CheckType, MVT::i32,
/*6017*/          OPC_MoveParent,
/*6018*/          OPC_MoveParent,
/*6019*/          OPC_MoveParent,
/*6020*/          OPC_RecordChild1, // #2 = $Rn
/*6021*/          OPC_CheckType, MVT::i32,
/*6023*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6025*/          OPC_EmitConvertToTarget, 1,
/*6027*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6030*/          OPC_EmitInteger, MVT::i32, 14, 
/*6033*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6036*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*6047*/        /*Scope*/ 48, /*->6096*/
/*6048*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6052*/          OPC_MoveChild0,
/*6053*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6056*/          OPC_RecordChild0, // #0 = $Rm
/*6057*/          OPC_RecordChild1, // #1 = $rot
/*6058*/          OPC_MoveChild1,
/*6059*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6062*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6064*/          OPC_CheckType, MVT::i32,
/*6066*/          OPC_MoveParent,
/*6067*/          OPC_MoveParent,
/*6068*/          OPC_MoveParent,
/*6069*/          OPC_RecordChild1, // #2 = $Rn
/*6070*/          OPC_CheckType, MVT::i32,
/*6072*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6074*/          OPC_EmitConvertToTarget, 1,
/*6076*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6079*/          OPC_EmitInteger, MVT::i32, 14, 
/*6082*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6085*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*6096*/        /*Scope*/ 47, /*->6144*/
/*6097*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6100*/          OPC_MoveChild0,
/*6101*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6104*/          OPC_RecordChild0, // #0 = $Rm
/*6105*/          OPC_RecordChild1, // #1 = $rot
/*6106*/          OPC_MoveChild1,
/*6107*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6110*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6112*/          OPC_CheckType, MVT::i32,
/*6114*/          OPC_MoveParent,
/*6115*/          OPC_MoveParent,
/*6116*/          OPC_MoveParent,
/*6117*/          OPC_RecordChild1, // #2 = $Rn
/*6118*/          OPC_CheckType, MVT::i32,
/*6120*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6122*/          OPC_EmitConvertToTarget, 1,
/*6124*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6127*/          OPC_EmitInteger, MVT::i32, 14, 
/*6130*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6133*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6144*/        /*Scope*/ 48, /*->6193*/
/*6145*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6149*/          OPC_MoveChild0,
/*6150*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6153*/          OPC_RecordChild0, // #0 = $Rm
/*6154*/          OPC_RecordChild1, // #1 = $rot
/*6155*/          OPC_MoveChild1,
/*6156*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6159*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*6161*/          OPC_CheckType, MVT::i32,
/*6163*/          OPC_MoveParent,
/*6164*/          OPC_MoveParent,
/*6165*/          OPC_MoveParent,
/*6166*/          OPC_RecordChild1, // #2 = $Rn
/*6167*/          OPC_CheckType, MVT::i32,
/*6169*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6171*/          OPC_EmitConvertToTarget, 1,
/*6173*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6176*/          OPC_EmitInteger, MVT::i32, 14, 
/*6179*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6182*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6193*/        /*Scope*/ 47, /*->6241*/
/*6194*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6197*/          OPC_MoveChild0,
/*6198*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6201*/          OPC_RecordChild0, // #0 = $Rm
/*6202*/          OPC_RecordChild1, // #1 = $rot
/*6203*/          OPC_MoveChild1,
/*6204*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6207*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6209*/          OPC_CheckType, MVT::i32,
/*6211*/          OPC_MoveParent,
/*6212*/          OPC_MoveParent,
/*6213*/          OPC_MoveParent,
/*6214*/          OPC_RecordChild1, // #2 = $Rn
/*6215*/          OPC_CheckType, MVT::i32,
/*6217*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6219*/          OPC_EmitConvertToTarget, 1,
/*6221*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6224*/          OPC_EmitInteger, MVT::i32, 14, 
/*6227*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6230*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6241*/        /*Scope*/ 48, /*->6290*/
/*6242*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6246*/          OPC_MoveChild0,
/*6247*/          OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*6250*/          OPC_RecordChild0, // #0 = $Rm
/*6251*/          OPC_RecordChild1, // #1 = $rot
/*6252*/          OPC_MoveChild1,
/*6253*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6256*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6258*/          OPC_CheckType, MVT::i32,
/*6260*/          OPC_MoveParent,
/*6261*/          OPC_MoveParent,
/*6262*/          OPC_MoveParent,
/*6263*/          OPC_RecordChild1, // #2 = $Rn
/*6264*/          OPC_CheckType, MVT::i32,
/*6266*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6268*/          OPC_EmitConvertToTarget, 1,
/*6270*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6273*/          OPC_EmitInteger, MVT::i32, 14, 
/*6276*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6279*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6290*/        /*Scope*/ 47, /*->6338*/
/*6291*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6294*/          OPC_MoveChild0,
/*6295*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6298*/          OPC_RecordChild0, // #0 = $Rm
/*6299*/          OPC_RecordChild1, // #1 = $rot
/*6300*/          OPC_MoveChild1,
/*6301*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6304*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*6306*/          OPC_CheckType, MVT::i32,
/*6308*/          OPC_MoveParent,
/*6309*/          OPC_MoveParent,
/*6310*/          OPC_MoveParent,
/*6311*/          OPC_RecordChild1, // #2 = $Rn
/*6312*/          OPC_CheckType, MVT::i32,
/*6314*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6316*/          OPC_EmitConvertToTarget, 1,
/*6318*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6321*/          OPC_EmitInteger, MVT::i32, 14, 
/*6324*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6327*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6338*/        /*Scope*/ 48, /*->6387*/
/*6339*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6343*/          OPC_MoveChild0,
/*6344*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6347*/          OPC_RecordChild0, // #0 = $Rm
/*6348*/          OPC_RecordChild1, // #1 = $rot
/*6349*/          OPC_MoveChild1,
/*6350*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6353*/          OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*6355*/          OPC_CheckType, MVT::i32,
/*6357*/          OPC_MoveParent,
/*6358*/          OPC_MoveParent,
/*6359*/          OPC_MoveParent,
/*6360*/          OPC_RecordChild1, // #2 = $Rn
/*6361*/          OPC_CheckType, MVT::i32,
/*6363*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6365*/          OPC_EmitConvertToTarget, 1,
/*6367*/          OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*6370*/          OPC_EmitInteger, MVT::i32, 14, 
/*6373*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6376*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*6387*/        0, /*End of Scope*/
/*6388*/      /*Scope*/ 126, /*->6515*/
/*6389*/        OPC_RecordChild0, // #0 = $Rn
/*6390*/        OPC_MoveChild1,
/*6391*/        OPC_Scope, 29, /*->6422*/ // 4 children in Scope
/*6393*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6396*/          OPC_RecordChild0, // #1 = $Rm
/*6397*/          OPC_MoveParent,
/*6398*/          OPC_CheckType, MVT::i32,
/*6400*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6402*/          OPC_EmitInteger, MVT::i32, 0, 
/*6405*/          OPC_EmitInteger, MVT::i32, 14, 
/*6408*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6411*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6422*/        /*Scope*/ 30, /*->6453*/
/*6423*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6427*/          OPC_RecordChild0, // #1 = $Rm
/*6428*/          OPC_MoveParent,
/*6429*/          OPC_CheckType, MVT::i32,
/*6431*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6433*/          OPC_EmitInteger, MVT::i32, 0, 
/*6436*/          OPC_EmitInteger, MVT::i32, 14, 
/*6439*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6442*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6453*/        /*Scope*/ 29, /*->6483*/
/*6454*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6457*/          OPC_RecordChild0, // #1 = $Rm
/*6458*/          OPC_MoveParent,
/*6459*/          OPC_CheckType, MVT::i32,
/*6461*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6463*/          OPC_EmitInteger, MVT::i32, 0, 
/*6466*/          OPC_EmitInteger, MVT::i32, 14, 
/*6469*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6472*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6483*/        /*Scope*/ 30, /*->6514*/
/*6484*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6488*/          OPC_RecordChild0, // #1 = $Rm
/*6489*/          OPC_MoveParent,
/*6490*/          OPC_CheckType, MVT::i32,
/*6492*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6494*/          OPC_EmitInteger, MVT::i32, 0, 
/*6497*/          OPC_EmitInteger, MVT::i32, 14, 
/*6500*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6503*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6514*/        0, /*End of Scope*/
/*6515*/      /*Scope*/ 1|128,1/*129*/, /*->6646*/
/*6517*/        OPC_MoveChild0,
/*6518*/        OPC_Scope, 30, /*->6550*/ // 4 children in Scope
/*6520*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6523*/          OPC_RecordChild0, // #0 = $Rm
/*6524*/          OPC_MoveParent,
/*6525*/          OPC_RecordChild1, // #1 = $Rn
/*6526*/          OPC_CheckType, MVT::i32,
/*6528*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6530*/          OPC_EmitInteger, MVT::i32, 0, 
/*6533*/          OPC_EmitInteger, MVT::i32, 14, 
/*6536*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6539*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6550*/        /*Scope*/ 31, /*->6582*/
/*6551*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6555*/          OPC_RecordChild0, // #0 = $Rm
/*6556*/          OPC_MoveParent,
/*6557*/          OPC_RecordChild1, // #1 = $Rn
/*6558*/          OPC_CheckType, MVT::i32,
/*6560*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*6562*/          OPC_EmitInteger, MVT::i32, 0, 
/*6565*/          OPC_EmitInteger, MVT::i32, 14, 
/*6568*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6571*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*6582*/        /*Scope*/ 30, /*->6613*/
/*6583*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*6586*/          OPC_RecordChild0, // #0 = $Rm
/*6587*/          OPC_MoveParent,
/*6588*/          OPC_RecordChild1, // #1 = $Rn
/*6589*/          OPC_CheckType, MVT::i32,
/*6591*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6593*/          OPC_EmitInteger, MVT::i32, 0, 
/*6596*/          OPC_EmitInteger, MVT::i32, 14, 
/*6599*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6602*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6613*/        /*Scope*/ 31, /*->6645*/
/*6614*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*6618*/          OPC_RecordChild0, // #0 = $Rm
/*6619*/          OPC_MoveParent,
/*6620*/          OPC_RecordChild1, // #1 = $Rn
/*6621*/          OPC_CheckType, MVT::i32,
/*6623*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6625*/          OPC_EmitInteger, MVT::i32, 0, 
/*6628*/          OPC_EmitInteger, MVT::i32, 14, 
/*6631*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6634*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*6645*/        0, /*End of Scope*/
/*6646*/      /*Scope*/ 108, /*->6755*/
/*6647*/        OPC_RecordChild0, // #0 = $Rn
/*6648*/        OPC_MoveChild1,
/*6649*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*6652*/        OPC_MoveChild0,
/*6653*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6656*/        OPC_MoveChild0,
/*6657*/        OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::SRL),// ->6706
/*6661*/          OPC_RecordChild0, // #1 = $Rm
/*6662*/          OPC_CheckChild1Integer, 24, 
/*6664*/          OPC_CheckChild1Type, MVT::i32,
/*6666*/          OPC_MoveParent,
/*6667*/          OPC_MoveChild1,
/*6668*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6671*/          OPC_CheckChild0Same, 1,
/*6673*/          OPC_CheckChild1Integer, 8, 
/*6675*/          OPC_CheckChild1Type, MVT::i32,
/*6677*/          OPC_MoveParent,
/*6678*/          OPC_MoveParent,
/*6679*/          OPC_MoveChild1,
/*6680*/          OPC_CheckValueType, MVT::i16,
/*6682*/          OPC_MoveParent,
/*6683*/          OPC_MoveParent,
/*6684*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6686*/          OPC_EmitInteger, MVT::i32, 3, 
/*6689*/          OPC_EmitInteger, MVT::i32, 14, 
/*6692*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6695*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (or:i32 (srl:i32 rGPR:i32:$Rm, 24:i32), (shl:i32 rGPR:i32:$Rm, 8:i32)), i16:Other)) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6706*/        /*SwitchOpcode*/ 45, TARGET_VAL(ISD::SHL),// ->6754
/*6709*/          OPC_RecordChild0, // #1 = $Rm
/*6710*/          OPC_CheckChild1Integer, 8, 
/*6712*/          OPC_CheckChild1Type, MVT::i32,
/*6714*/          OPC_MoveParent,
/*6715*/          OPC_MoveChild1,
/*6716*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6719*/          OPC_CheckChild0Same, 1,
/*6721*/          OPC_CheckChild1Integer, 24, 
/*6723*/          OPC_CheckChild1Type, MVT::i32,
/*6725*/          OPC_MoveParent,
/*6726*/          OPC_MoveParent,
/*6727*/          OPC_MoveChild1,
/*6728*/          OPC_CheckValueType, MVT::i16,
/*6730*/          OPC_MoveParent,
/*6731*/          OPC_MoveParent,
/*6732*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6734*/          OPC_EmitInteger, MVT::i32, 3, 
/*6737*/          OPC_EmitInteger, MVT::i32, 14, 
/*6740*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6743*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), (srl:i32 rGPR:i32:$Rm, 24:i32)), i16:Other)) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6754*/        0, // EndSwitchOpcode
/*6755*/      /*Scope*/ 109, /*->6865*/
/*6756*/        OPC_MoveChild0,
/*6757*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*6760*/        OPC_MoveChild0,
/*6761*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6764*/        OPC_MoveChild0,
/*6765*/        OPC_SwitchOpcode /*2 cases */, 46, TARGET_VAL(ISD::SRL),// ->6815
/*6769*/          OPC_RecordChild0, // #0 = $Rm
/*6770*/          OPC_CheckChild1Integer, 24, 
/*6772*/          OPC_CheckChild1Type, MVT::i32,
/*6774*/          OPC_MoveParent,
/*6775*/          OPC_MoveChild1,
/*6776*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6779*/          OPC_CheckChild0Same, 0,
/*6781*/          OPC_CheckChild1Integer, 8, 
/*6783*/          OPC_CheckChild1Type, MVT::i32,
/*6785*/          OPC_MoveParent,
/*6786*/          OPC_MoveParent,
/*6787*/          OPC_MoveChild1,
/*6788*/          OPC_CheckValueType, MVT::i16,
/*6790*/          OPC_MoveParent,
/*6791*/          OPC_MoveParent,
/*6792*/          OPC_RecordChild1, // #1 = $Rn
/*6793*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6795*/          OPC_EmitInteger, MVT::i32, 3, 
/*6798*/          OPC_EmitInteger, MVT::i32, 14, 
/*6801*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6804*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 (or:i32 (srl:i32 rGPR:i32:$Rm, 24:i32), (shl:i32 rGPR:i32:$Rm, 8:i32)), i16:Other), rGPR:i32:$Rn) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6815*/        /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SHL),// ->6864
/*6818*/          OPC_RecordChild0, // #0 = $Rm
/*6819*/          OPC_CheckChild1Integer, 8, 
/*6821*/          OPC_CheckChild1Type, MVT::i32,
/*6823*/          OPC_MoveParent,
/*6824*/          OPC_MoveChild1,
/*6825*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6828*/          OPC_CheckChild0Same, 0,
/*6830*/          OPC_CheckChild1Integer, 24, 
/*6832*/          OPC_CheckChild1Type, MVT::i32,
/*6834*/          OPC_MoveParent,
/*6835*/          OPC_MoveParent,
/*6836*/          OPC_MoveChild1,
/*6837*/          OPC_CheckValueType, MVT::i16,
/*6839*/          OPC_MoveParent,
/*6840*/          OPC_MoveParent,
/*6841*/          OPC_RecordChild1, // #1 = $Rn
/*6842*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*6844*/          OPC_EmitInteger, MVT::i32, 3, 
/*6847*/          OPC_EmitInteger, MVT::i32, 14, 
/*6850*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6853*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), (srl:i32 rGPR:i32:$Rm, 24:i32)), i16:Other), rGPR:i32:$Rn) - Complexity = 25
                  // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*6864*/        0, // EndSwitchOpcode
/*6865*/      /*Scope*/ 70, /*->6936*/
/*6866*/        OPC_RecordChild0, // #0 = $Ra
/*6867*/        OPC_MoveChild1,
/*6868*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6871*/        OPC_MoveChild0,
/*6872*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6875*/        OPC_RecordChild0, // #1 = $Rn
/*6876*/        OPC_CheckChild1Integer, 16, 
/*6878*/        OPC_CheckChild1Type, MVT::i32,
/*6880*/        OPC_MoveParent,
/*6881*/        OPC_MoveChild1,
/*6882*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6885*/        OPC_RecordChild0, // #2 = $Rm
/*6886*/        OPC_CheckChild1Integer, 16, 
/*6888*/        OPC_CheckChild1Type, MVT::i32,
/*6890*/        OPC_MoveParent,
/*6891*/        OPC_MoveParent,
/*6892*/        OPC_CheckType, MVT::i32,
/*6894*/        OPC_Scope, 19, /*->6915*/ // 2 children in Scope
/*6896*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*6898*/          OPC_EmitInteger, MVT::i32, 14, 
/*6901*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6904*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*6915*/        /*Scope*/ 19, /*->6935*/
/*6916*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*6918*/          OPC_EmitInteger, MVT::i32, 14, 
/*6921*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6924*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*6935*/        0, /*End of Scope*/
/*6936*/      /*Scope*/ 70, /*->7007*/
/*6937*/        OPC_MoveChild0,
/*6938*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6941*/        OPC_MoveChild0,
/*6942*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6945*/        OPC_RecordChild0, // #0 = $Rn
/*6946*/        OPC_CheckChild1Integer, 16, 
/*6948*/        OPC_CheckChild1Type, MVT::i32,
/*6950*/        OPC_MoveParent,
/*6951*/        OPC_MoveChild1,
/*6952*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*6955*/        OPC_RecordChild0, // #1 = $Rm
/*6956*/        OPC_CheckChild1Integer, 16, 
/*6958*/        OPC_CheckChild1Type, MVT::i32,
/*6960*/        OPC_MoveParent,
/*6961*/        OPC_MoveParent,
/*6962*/        OPC_RecordChild1, // #2 = $Ra
/*6963*/        OPC_CheckType, MVT::i32,
/*6965*/        OPC_Scope, 19, /*->6986*/ // 2 children in Scope
/*6967*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*6969*/          OPC_EmitInteger, MVT::i32, 14, 
/*6972*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6975*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*6986*/        /*Scope*/ 19, /*->7006*/
/*6987*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*6989*/          OPC_EmitInteger, MVT::i32, 14, 
/*6992*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6995*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7006*/        0, /*End of Scope*/
/*7007*/      /*Scope*/ 4|128,1/*132*/, /*->7141*/
/*7009*/        OPC_RecordChild0, // #0 = $Ra
/*7010*/        OPC_MoveChild1,
/*7011*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7014*/        OPC_MoveChild0,
/*7015*/        OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->7078
/*7019*/          OPC_RecordChild0, // #1 = $Rn
/*7020*/          OPC_MoveChild1,
/*7021*/          OPC_CheckValueType, MVT::i16,
/*7023*/          OPC_MoveParent,
/*7024*/          OPC_MoveParent,
/*7025*/          OPC_MoveChild1,
/*7026*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7029*/          OPC_RecordChild0, // #2 = $Rm
/*7030*/          OPC_CheckChild1Integer, 16, 
/*7032*/          OPC_CheckChild1Type, MVT::i32,
/*7034*/          OPC_MoveParent,
/*7035*/          OPC_MoveParent,
/*7036*/          OPC_Scope, 19, /*->7057*/ // 2 children in Scope
/*7038*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7040*/            OPC_EmitInteger, MVT::i32, 14, 
/*7043*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7046*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7057*/          /*Scope*/ 19, /*->7077*/
/*7058*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7060*/            OPC_EmitInteger, MVT::i32, 14, 
/*7063*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7066*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7077*/          0, /*End of Scope*/
/*7078*/        /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SRA),// ->7140
/*7081*/          OPC_RecordChild0, // #1 = $Rn
/*7082*/          OPC_CheckChild1Integer, 16, 
/*7084*/          OPC_CheckChild1Type, MVT::i32,
/*7086*/          OPC_MoveParent,
/*7087*/          OPC_MoveChild1,
/*7088*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7091*/          OPC_RecordChild0, // #2 = $Rm
/*7092*/          OPC_MoveChild1,
/*7093*/          OPC_CheckValueType, MVT::i16,
/*7095*/          OPC_MoveParent,
/*7096*/          OPC_MoveParent,
/*7097*/          OPC_MoveParent,
/*7098*/          OPC_Scope, 19, /*->7119*/ // 2 children in Scope
/*7100*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7102*/            OPC_EmitInteger, MVT::i32, 14, 
/*7105*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7108*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7119*/          /*Scope*/ 19, /*->7139*/
/*7120*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7122*/            OPC_EmitInteger, MVT::i32, 14, 
/*7125*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7128*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7139*/          0, /*End of Scope*/
/*7140*/        0, // EndSwitchOpcode
/*7141*/      /*Scope*/ 5|128,1/*133*/, /*->7276*/
/*7143*/        OPC_MoveChild0,
/*7144*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7147*/        OPC_MoveChild0,
/*7148*/        OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->7212
/*7152*/          OPC_RecordChild0, // #0 = $Rn
/*7153*/          OPC_MoveChild1,
/*7154*/          OPC_CheckValueType, MVT::i16,
/*7156*/          OPC_MoveParent,
/*7157*/          OPC_MoveParent,
/*7158*/          OPC_MoveChild1,
/*7159*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7162*/          OPC_RecordChild0, // #1 = $Rm
/*7163*/          OPC_CheckChild1Integer, 16, 
/*7165*/          OPC_CheckChild1Type, MVT::i32,
/*7167*/          OPC_MoveParent,
/*7168*/          OPC_MoveParent,
/*7169*/          OPC_RecordChild1, // #2 = $Ra
/*7170*/          OPC_Scope, 19, /*->7191*/ // 2 children in Scope
/*7172*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7174*/            OPC_EmitInteger, MVT::i32, 14, 
/*7177*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7180*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7191*/          /*Scope*/ 19, /*->7211*/
/*7192*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7194*/            OPC_EmitInteger, MVT::i32, 14, 
/*7197*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7200*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7211*/          0, /*End of Scope*/
/*7212*/        /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SRA),// ->7275
/*7215*/          OPC_RecordChild0, // #0 = $Rm
/*7216*/          OPC_CheckChild1Integer, 16, 
/*7218*/          OPC_CheckChild1Type, MVT::i32,
/*7220*/          OPC_MoveParent,
/*7221*/          OPC_MoveChild1,
/*7222*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7225*/          OPC_RecordChild0, // #1 = $Rn
/*7226*/          OPC_MoveChild1,
/*7227*/          OPC_CheckValueType, MVT::i16,
/*7229*/          OPC_MoveParent,
/*7230*/          OPC_MoveParent,
/*7231*/          OPC_MoveParent,
/*7232*/          OPC_RecordChild1, // #2 = $Ra
/*7233*/          OPC_Scope, 19, /*->7254*/ // 2 children in Scope
/*7235*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7237*/            OPC_EmitInteger, MVT::i32, 14, 
/*7240*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7243*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*7254*/          /*Scope*/ 19, /*->7274*/
/*7255*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7257*/            OPC_EmitInteger, MVT::i32, 14, 
/*7260*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7263*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7274*/          0, /*End of Scope*/
/*7275*/        0, // EndSwitchOpcode
/*7276*/      /*Scope*/ 97|128,1/*225*/, /*->7503*/
/*7278*/        OPC_RecordChild0, // #0 = $Rn
/*7279*/        OPC_Scope, 30, /*->7311*/ // 3 children in Scope
/*7281*/          OPC_RecordChild1, // #1 = $shift
/*7282*/          OPC_CheckType, MVT::i32,
/*7284*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*7286*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*7289*/          OPC_EmitInteger, MVT::i32, 14, 
/*7292*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7295*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7298*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*7311*/        /*Scope*/ 30|128,1/*158*/, /*->7471*/
/*7313*/          OPC_MoveChild1,
/*7314*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7317*/          OPC_Scope, 37, /*->7356*/ // 4 children in Scope
/*7319*/            OPC_RecordChild0, // #1 = $a
/*7320*/            OPC_MoveChild0,
/*7321*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7323*/            OPC_MoveParent,
/*7324*/            OPC_MoveChild1,
/*7325*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7328*/            OPC_RecordChild0, // #2 = $b
/*7329*/            OPC_CheckChild1Integer, 16, 
/*7331*/            OPC_CheckChild1Type, MVT::i32,
/*7333*/            OPC_MoveParent,
/*7334*/            OPC_MoveParent,
/*7335*/            OPC_CheckType, MVT::i32,
/*7337*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7339*/            OPC_EmitInteger, MVT::i32, 14, 
/*7342*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7345*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7356*/          /*Scope*/ 37, /*->7394*/
/*7357*/            OPC_MoveChild0,
/*7358*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7361*/            OPC_RecordChild0, // #1 = $a
/*7362*/            OPC_CheckChild1Integer, 16, 
/*7364*/            OPC_CheckChild1Type, MVT::i32,
/*7366*/            OPC_MoveParent,
/*7367*/            OPC_RecordChild1, // #2 = $b
/*7368*/            OPC_MoveChild1,
/*7369*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7371*/            OPC_MoveParent,
/*7372*/            OPC_MoveParent,
/*7373*/            OPC_CheckType, MVT::i32,
/*7375*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7377*/            OPC_EmitInteger, MVT::i32, 14, 
/*7380*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7383*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7394*/          /*Scope*/ 37, /*->7432*/
/*7395*/            OPC_RecordChild0, // #1 = $Rn
/*7396*/            OPC_MoveChild0,
/*7397*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7399*/            OPC_MoveParent,
/*7400*/            OPC_MoveChild1,
/*7401*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7404*/            OPC_RecordChild0, // #2 = $Rm
/*7405*/            OPC_CheckChild1Integer, 16, 
/*7407*/            OPC_CheckChild1Type, MVT::i32,
/*7409*/            OPC_MoveParent,
/*7410*/            OPC_MoveParent,
/*7411*/            OPC_CheckType, MVT::i32,
/*7413*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7415*/            OPC_EmitInteger, MVT::i32, 14, 
/*7418*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7421*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 15
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7432*/          /*Scope*/ 37, /*->7470*/
/*7433*/            OPC_MoveChild0,
/*7434*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7437*/            OPC_RecordChild0, // #1 = $Rn
/*7438*/            OPC_CheckChild1Integer, 16, 
/*7440*/            OPC_CheckChild1Type, MVT::i32,
/*7442*/            OPC_MoveParent,
/*7443*/            OPC_RecordChild1, // #2 = $Rm
/*7444*/            OPC_MoveChild1,
/*7445*/            OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7447*/            OPC_MoveParent,
/*7448*/            OPC_MoveParent,
/*7449*/            OPC_CheckType, MVT::i32,
/*7451*/            OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7453*/            OPC_EmitInteger, MVT::i32, 14, 
/*7456*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7459*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rm)) - Complexity = 15
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7470*/          0, /*End of Scope*/
/*7471*/        /*Scope*/ 30, /*->7502*/
/*7472*/          OPC_RecordChild1, // #1 = $Rn
/*7473*/          OPC_CheckType, MVT::i32,
/*7475*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*7477*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*7480*/          OPC_EmitInteger, MVT::i32, 14, 
/*7483*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7486*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7489*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*7502*/        0, /*End of Scope*/
/*7503*/      /*Scope*/ 34|128,1/*162*/, /*->7667*/
/*7505*/        OPC_MoveChild0,
/*7506*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7509*/        OPC_Scope, 38, /*->7549*/ // 4 children in Scope
/*7511*/          OPC_RecordChild0, // #0 = $a
/*7512*/          OPC_MoveChild0,
/*7513*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7515*/          OPC_MoveParent,
/*7516*/          OPC_MoveChild1,
/*7517*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7520*/          OPC_RecordChild0, // #1 = $b
/*7521*/          OPC_CheckChild1Integer, 16, 
/*7523*/          OPC_CheckChild1Type, MVT::i32,
/*7525*/          OPC_MoveParent,
/*7526*/          OPC_MoveParent,
/*7527*/          OPC_RecordChild1, // #2 = $acc
/*7528*/          OPC_CheckType, MVT::i32,
/*7530*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7532*/          OPC_EmitInteger, MVT::i32, 14, 
/*7535*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7538*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7549*/        /*Scope*/ 38, /*->7588*/
/*7550*/          OPC_MoveChild0,
/*7551*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7554*/          OPC_RecordChild0, // #0 = $b
/*7555*/          OPC_CheckChild1Integer, 16, 
/*7557*/          OPC_CheckChild1Type, MVT::i32,
/*7559*/          OPC_MoveParent,
/*7560*/          OPC_RecordChild1, // #1 = $a
/*7561*/          OPC_MoveChild1,
/*7562*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7564*/          OPC_MoveParent,
/*7565*/          OPC_MoveParent,
/*7566*/          OPC_RecordChild1, // #2 = $acc
/*7567*/          OPC_CheckType, MVT::i32,
/*7569*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*7571*/          OPC_EmitInteger, MVT::i32, 14, 
/*7574*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7577*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*7588*/        /*Scope*/ 38, /*->7627*/
/*7589*/          OPC_RecordChild0, // #0 = $Rn
/*7590*/          OPC_MoveChild0,
/*7591*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7593*/          OPC_MoveParent,
/*7594*/          OPC_MoveChild1,
/*7595*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7598*/          OPC_RecordChild0, // #1 = $Rm
/*7599*/          OPC_CheckChild1Integer, 16, 
/*7601*/          OPC_CheckChild1Type, MVT::i32,
/*7603*/          OPC_MoveParent,
/*7604*/          OPC_MoveParent,
/*7605*/          OPC_RecordChild1, // #2 = $Ra
/*7606*/          OPC_CheckType, MVT::i32,
/*7608*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7610*/          OPC_EmitInteger, MVT::i32, 14, 
/*7613*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7616*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 15
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7627*/        /*Scope*/ 38, /*->7666*/
/*7628*/          OPC_MoveChild0,
/*7629*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7632*/          OPC_RecordChild0, // #0 = $Rm
/*7633*/          OPC_CheckChild1Integer, 16, 
/*7635*/          OPC_CheckChild1Type, MVT::i32,
/*7637*/          OPC_MoveParent,
/*7638*/          OPC_RecordChild1, // #1 = $Rn
/*7639*/          OPC_MoveChild1,
/*7640*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*7642*/          OPC_MoveParent,
/*7643*/          OPC_MoveParent,
/*7644*/          OPC_RecordChild1, // #2 = $Ra
/*7645*/          OPC_CheckType, MVT::i32,
/*7647*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*7649*/          OPC_EmitInteger, MVT::i32, 14, 
/*7652*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7655*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rn), rGPR:i32:$Ra) - Complexity = 15
                  // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*7666*/        0, /*End of Scope*/
/*7667*/      /*Scope*/ 42, /*->7710*/
/*7668*/        OPC_RecordChild0, // #0 = $Rn
/*7669*/        OPC_MoveChild1,
/*7670*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7673*/        OPC_MoveChild0,
/*7674*/        OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*7677*/        OPC_RecordChild0, // #1 = $Rm
/*7678*/        OPC_CheckChild1Integer, 24, 
/*7680*/        OPC_CheckChild1Type, MVT::i32,
/*7682*/        OPC_MoveParent,
/*7683*/        OPC_MoveChild1,
/*7684*/        OPC_CheckValueType, MVT::i16,
/*7686*/        OPC_MoveParent,
/*7687*/        OPC_MoveParent,
/*7688*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7690*/        OPC_EmitInteger, MVT::i32, 3, 
/*7693*/        OPC_EmitInteger, MVT::i32, 14, 
/*7696*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7699*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, 24:i32), i16:Other)) - Complexity = 14
                // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*7710*/      /*Scope*/ 42, /*->7753*/
/*7711*/        OPC_MoveChild0,
/*7712*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7715*/        OPC_MoveChild0,
/*7716*/        OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*7719*/        OPC_RecordChild0, // #0 = $Rm
/*7720*/        OPC_CheckChild1Integer, 24, 
/*7722*/        OPC_CheckChild1Type, MVT::i32,
/*7724*/        OPC_MoveParent,
/*7725*/        OPC_MoveChild1,
/*7726*/        OPC_CheckValueType, MVT::i16,
/*7728*/        OPC_MoveParent,
/*7729*/        OPC_MoveParent,
/*7730*/        OPC_RecordChild1, // #1 = $Rn
/*7731*/        OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7733*/        OPC_EmitInteger, MVT::i32, 3, 
/*7736*/        OPC_EmitInteger, MVT::i32, 14, 
/*7739*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7742*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                    MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, 24:i32), i16:Other), rGPR:i32:$Rn) - Complexity = 14
                // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 3:i32)
/*7753*/      /*Scope*/ 35|128,2/*291*/, /*->8046*/
/*7755*/        OPC_RecordChild0, // #0 = $Rn
/*7756*/        OPC_MoveChild1,
/*7757*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*7760*/        OPC_MoveChild0,
/*7761*/        OPC_SwitchOpcode /*2 cases */, 1|128,1/*129*/, TARGET_VAL(ISD::ROTR),// ->7895
/*7766*/          OPC_RecordChild0, // #1 = $Rm
/*7767*/          OPC_RecordChild1, // #2 = $rot
/*7768*/          OPC_MoveChild1,
/*7769*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7772*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7774*/          OPC_CheckType, MVT::i32,
/*7776*/          OPC_MoveParent,
/*7777*/          OPC_MoveParent,
/*7778*/          OPC_MoveChild1,
/*7779*/          OPC_Scope, 56, /*->7837*/ // 2 children in Scope
/*7781*/            OPC_CheckValueType, MVT::i8,
/*7783*/            OPC_MoveParent,
/*7784*/            OPC_MoveParent,
/*7785*/            OPC_Scope, 24, /*->7811*/ // 2 children in Scope
/*7787*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7789*/              OPC_EmitConvertToTarget, 2,
/*7791*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7794*/              OPC_EmitInteger, MVT::i32, 14, 
/*7797*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7800*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*7811*/            /*Scope*/ 24, /*->7836*/
/*7812*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7814*/              OPC_EmitConvertToTarget, 2,
/*7816*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7819*/              OPC_EmitInteger, MVT::i32, 14, 
/*7822*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7825*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7836*/            0, /*End of Scope*/
/*7837*/          /*Scope*/ 56, /*->7894*/
/*7838*/            OPC_CheckValueType, MVT::i16,
/*7840*/            OPC_MoveParent,
/*7841*/            OPC_MoveParent,
/*7842*/            OPC_Scope, 24, /*->7868*/ // 2 children in Scope
/*7844*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7846*/              OPC_EmitConvertToTarget, 2,
/*7848*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7851*/              OPC_EmitInteger, MVT::i32, 14, 
/*7854*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7857*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*7868*/            /*Scope*/ 24, /*->7893*/
/*7869*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7871*/              OPC_EmitConvertToTarget, 2,
/*7873*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7876*/              OPC_EmitInteger, MVT::i32, 14, 
/*7879*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7882*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7893*/            0, /*End of Scope*/
/*7894*/          0, /*End of Scope*/
/*7895*/        /*SwitchOpcode*/ 18|128,1/*146*/, TARGET_VAL(ISD::SRL),// ->8045
/*7899*/          OPC_RecordChild0, // #1 = $Rm
/*7900*/          OPC_RecordChild1, // #2 = $rot
/*7901*/          OPC_MoveChild1,
/*7902*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7905*/          OPC_CheckType, MVT::i32,
/*7907*/          OPC_Scope, 33, /*->7942*/ // 4 children in Scope
/*7909*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7911*/            OPC_MoveParent,
/*7912*/            OPC_MoveParent,
/*7913*/            OPC_MoveChild1,
/*7914*/            OPC_CheckValueType, MVT::i8,
/*7916*/            OPC_MoveParent,
/*7917*/            OPC_MoveParent,
/*7918*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7920*/            OPC_EmitConvertToTarget, 2,
/*7922*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7925*/            OPC_EmitInteger, MVT::i32, 14, 
/*7928*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7931*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7942*/          /*Scope*/ 33, /*->7976*/
/*7943*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*7945*/            OPC_MoveParent,
/*7946*/            OPC_MoveParent,
/*7947*/            OPC_MoveChild1,
/*7948*/            OPC_CheckValueType, MVT::i16,
/*7950*/            OPC_MoveParent,
/*7951*/            OPC_MoveParent,
/*7952*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*7954*/            OPC_EmitConvertToTarget, 2,
/*7956*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7959*/            OPC_EmitInteger, MVT::i32, 14, 
/*7962*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7965*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*7976*/          /*Scope*/ 33, /*->8010*/
/*7977*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*7979*/            OPC_MoveParent,
/*7980*/            OPC_MoveParent,
/*7981*/            OPC_MoveChild1,
/*7982*/            OPC_CheckValueType, MVT::i8,
/*7984*/            OPC_MoveParent,
/*7985*/            OPC_MoveParent,
/*7986*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*7988*/            OPC_EmitConvertToTarget, 2,
/*7990*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*7993*/            OPC_EmitInteger, MVT::i32, 14, 
/*7996*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7999*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8010*/          /*Scope*/ 33, /*->8044*/
/*8011*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8013*/            OPC_MoveParent,
/*8014*/            OPC_MoveParent,
/*8015*/            OPC_MoveChild1,
/*8016*/            OPC_CheckValueType, MVT::i16,
/*8018*/            OPC_MoveParent,
/*8019*/            OPC_MoveParent,
/*8020*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8022*/            OPC_EmitConvertToTarget, 2,
/*8024*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8027*/            OPC_EmitInteger, MVT::i32, 14, 
/*8030*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8033*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8044*/          0, /*End of Scope*/
/*8045*/        0, // EndSwitchOpcode
/*8046*/      /*Scope*/ 40|128,2/*296*/, /*->8344*/
/*8048*/        OPC_MoveChild0,
/*8049*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8052*/        OPC_MoveChild0,
/*8053*/        OPC_SwitchOpcode /*2 cases */, 3|128,1/*131*/, TARGET_VAL(ISD::ROTR),// ->8189
/*8058*/          OPC_RecordChild0, // #0 = $Rm
/*8059*/          OPC_RecordChild1, // #1 = $rot
/*8060*/          OPC_MoveChild1,
/*8061*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8064*/          OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8066*/          OPC_CheckType, MVT::i32,
/*8068*/          OPC_MoveParent,
/*8069*/          OPC_MoveParent,
/*8070*/          OPC_MoveChild1,
/*8071*/          OPC_Scope, 57, /*->8130*/ // 2 children in Scope
/*8073*/            OPC_CheckValueType, MVT::i8,
/*8075*/            OPC_MoveParent,
/*8076*/            OPC_MoveParent,
/*8077*/            OPC_RecordChild1, // #2 = $Rn
/*8078*/            OPC_Scope, 24, /*->8104*/ // 2 children in Scope
/*8080*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8082*/              OPC_EmitConvertToTarget, 1,
/*8084*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8087*/              OPC_EmitInteger, MVT::i32, 14, 
/*8090*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8093*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*8104*/            /*Scope*/ 24, /*->8129*/
/*8105*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8107*/              OPC_EmitConvertToTarget, 1,
/*8109*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8112*/              OPC_EmitInteger, MVT::i32, 14, 
/*8115*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8118*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8129*/            0, /*End of Scope*/
/*8130*/          /*Scope*/ 57, /*->8188*/
/*8131*/            OPC_CheckValueType, MVT::i16,
/*8133*/            OPC_MoveParent,
/*8134*/            OPC_MoveParent,
/*8135*/            OPC_RecordChild1, // #2 = $Rn
/*8136*/            OPC_Scope, 24, /*->8162*/ // 2 children in Scope
/*8138*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8140*/              OPC_EmitConvertToTarget, 1,
/*8142*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8145*/              OPC_EmitInteger, MVT::i32, 14, 
/*8148*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8151*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*8162*/            /*Scope*/ 24, /*->8187*/
/*8163*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8165*/              OPC_EmitConvertToTarget, 1,
/*8167*/              OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8170*/              OPC_EmitInteger, MVT::i32, 14, 
/*8173*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8176*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8187*/            0, /*End of Scope*/
/*8188*/          0, /*End of Scope*/
/*8189*/        /*SwitchOpcode*/ 22|128,1/*150*/, TARGET_VAL(ISD::SRL),// ->8343
/*8193*/          OPC_RecordChild0, // #0 = $Rm
/*8194*/          OPC_RecordChild1, // #1 = $rot
/*8195*/          OPC_MoveChild1,
/*8196*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8199*/          OPC_CheckType, MVT::i32,
/*8201*/          OPC_Scope, 34, /*->8237*/ // 4 children in Scope
/*8203*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8205*/            OPC_MoveParent,
/*8206*/            OPC_MoveParent,
/*8207*/            OPC_MoveChild1,
/*8208*/            OPC_CheckValueType, MVT::i8,
/*8210*/            OPC_MoveParent,
/*8211*/            OPC_MoveParent,
/*8212*/            OPC_RecordChild1, // #2 = $Rn
/*8213*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8215*/            OPC_EmitConvertToTarget, 1,
/*8217*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8220*/            OPC_EmitInteger, MVT::i32, 14, 
/*8223*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8226*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8237*/          /*Scope*/ 34, /*->8272*/
/*8238*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8240*/            OPC_MoveParent,
/*8241*/            OPC_MoveParent,
/*8242*/            OPC_MoveChild1,
/*8243*/            OPC_CheckValueType, MVT::i16,
/*8245*/            OPC_MoveParent,
/*8246*/            OPC_MoveParent,
/*8247*/            OPC_RecordChild1, // #2 = $Rn
/*8248*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*8250*/            OPC_EmitConvertToTarget, 1,
/*8252*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8255*/            OPC_EmitInteger, MVT::i32, 14, 
/*8258*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8261*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8272*/          /*Scope*/ 34, /*->8307*/
/*8273*/            OPC_CheckPredicate, 10, // Predicate_rot_imm
/*8275*/            OPC_MoveParent,
/*8276*/            OPC_MoveParent,
/*8277*/            OPC_MoveChild1,
/*8278*/            OPC_CheckValueType, MVT::i8,
/*8280*/            OPC_MoveParent,
/*8281*/            OPC_MoveParent,
/*8282*/            OPC_RecordChild1, // #2 = $Rn
/*8283*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8285*/            OPC_EmitConvertToTarget, 1,
/*8287*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8290*/            OPC_EmitInteger, MVT::i32, 14, 
/*8293*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8296*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8307*/          /*Scope*/ 34, /*->8342*/
/*8308*/            OPC_CheckPredicate, 11, // Predicate_imm8_or_16
/*8310*/            OPC_MoveParent,
/*8311*/            OPC_MoveParent,
/*8312*/            OPC_MoveChild1,
/*8313*/            OPC_CheckValueType, MVT::i16,
/*8315*/            OPC_MoveParent,
/*8316*/            OPC_MoveParent,
/*8317*/            OPC_RecordChild1, // #2 = $Rn
/*8318*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*8320*/            OPC_EmitConvertToTarget, 1,
/*8322*/            OPC_EmitNodeXForm, 2, 3, // rot_imm_XFORM
/*8325*/            OPC_EmitInteger, MVT::i32, 14, 
/*8328*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8331*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*8342*/          0, /*End of Scope*/
/*8343*/        0, // EndSwitchOpcode
/*8344*/      /*Scope*/ 55|128,1/*183*/, /*->8529*/
/*8346*/        OPC_RecordChild0, // #0 = $Rn
/*8347*/        OPC_Scope, 29, /*->8378*/ // 5 children in Scope
/*8349*/          OPC_RecordChild1, // #1 = $shift
/*8350*/          OPC_CheckType, MVT::i32,
/*8352*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8354*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*8357*/          OPC_EmitInteger, MVT::i32, 14, 
/*8360*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8363*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8366*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsi), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*8378*/        /*Scope*/ 44, /*->8423*/
/*8379*/          OPC_MoveChild1,
/*8380*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8383*/          OPC_MoveChild0,
/*8384*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8387*/          OPC_RecordChild0, // #1 = $Rn
/*8388*/          OPC_MoveChild1,
/*8389*/          OPC_CheckValueType, MVT::i16,
/*8391*/          OPC_MoveParent,
/*8392*/          OPC_MoveParent,
/*8393*/          OPC_MoveChild1,
/*8394*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8397*/          OPC_RecordChild0, // #2 = $Rm
/*8398*/          OPC_MoveChild1,
/*8399*/          OPC_CheckValueType, MVT::i16,
/*8401*/          OPC_MoveParent,
/*8402*/          OPC_MoveParent,
/*8403*/          OPC_MoveParent,
/*8404*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8406*/          OPC_EmitInteger, MVT::i32, 14, 
/*8409*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8412*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*8423*/        /*Scope*/ 29, /*->8453*/
/*8424*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*8425*/          OPC_CheckType, MVT::i32,
/*8427*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8429*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*8432*/          OPC_EmitInteger, MVT::i32, 14, 
/*8435*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8438*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8441*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrs), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8453*/        /*Scope*/ 44, /*->8498*/
/*8454*/          OPC_MoveChild1,
/*8455*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8458*/          OPC_MoveChild0,
/*8459*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8462*/          OPC_RecordChild0, // #1 = $Rn
/*8463*/          OPC_MoveChild1,
/*8464*/          OPC_CheckValueType, MVT::i16,
/*8466*/          OPC_MoveParent,
/*8467*/          OPC_MoveParent,
/*8468*/          OPC_MoveChild1,
/*8469*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8472*/          OPC_RecordChild0, // #2 = $Rm
/*8473*/          OPC_MoveChild1,
/*8474*/          OPC_CheckValueType, MVT::i16,
/*8476*/          OPC_MoveParent,
/*8477*/          OPC_MoveParent,
/*8478*/          OPC_MoveParent,
/*8479*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8481*/          OPC_EmitInteger, MVT::i32, 14, 
/*8484*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8487*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8498*/        /*Scope*/ 29, /*->8528*/
/*8499*/          OPC_RecordChild1, // #1 = $Rn
/*8500*/          OPC_CheckType, MVT::i32,
/*8502*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8504*/          OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*8507*/          OPC_EmitInteger, MVT::i32, 14, 
/*8510*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8513*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8516*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsi), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*8528*/        0, /*End of Scope*/
/*8529*/      /*Scope*/ 45, /*->8575*/
/*8530*/        OPC_MoveChild0,
/*8531*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8534*/        OPC_MoveChild0,
/*8535*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8538*/        OPC_RecordChild0, // #0 = $Rn
/*8539*/        OPC_MoveChild1,
/*8540*/        OPC_CheckValueType, MVT::i16,
/*8542*/        OPC_MoveParent,
/*8543*/        OPC_MoveParent,
/*8544*/        OPC_MoveChild1,
/*8545*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8548*/        OPC_RecordChild0, // #1 = $Rm
/*8549*/        OPC_MoveChild1,
/*8550*/        OPC_CheckValueType, MVT::i16,
/*8552*/        OPC_MoveParent,
/*8553*/        OPC_MoveParent,
/*8554*/        OPC_MoveParent,
/*8555*/        OPC_RecordChild1, // #2 = $Ra
/*8556*/        OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8558*/        OPC_EmitInteger, MVT::i32, 14, 
/*8561*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8564*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*8575*/      /*Scope*/ 30, /*->8606*/
/*8576*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*8577*/        OPC_RecordChild1, // #1 = $Rn
/*8578*/        OPC_CheckType, MVT::i32,
/*8580*/        OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8582*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*8585*/        OPC_EmitInteger, MVT::i32, 14, 
/*8588*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8591*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8594*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrs), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8606*/      /*Scope*/ 45, /*->8652*/
/*8607*/        OPC_MoveChild0,
/*8608*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8611*/        OPC_MoveChild0,
/*8612*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8615*/        OPC_RecordChild0, // #0 = $Rn
/*8616*/        OPC_MoveChild1,
/*8617*/        OPC_CheckValueType, MVT::i16,
/*8619*/        OPC_MoveParent,
/*8620*/        OPC_MoveParent,
/*8621*/        OPC_MoveChild1,
/*8622*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*8625*/        OPC_RecordChild0, // #1 = $Rm
/*8626*/        OPC_MoveChild1,
/*8627*/        OPC_CheckValueType, MVT::i16,
/*8629*/        OPC_MoveParent,
/*8630*/        OPC_MoveParent,
/*8631*/        OPC_MoveParent,
/*8632*/        OPC_RecordChild1, // #2 = $Ra
/*8633*/        OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8635*/        OPC_EmitInteger, MVT::i32, 14, 
/*8638*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8641*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8652*/      /*Scope*/ 115, /*->8768*/
/*8653*/        OPC_RecordChild0, // #0 = $acc
/*8654*/        OPC_Scope, 36, /*->8692*/ // 3 children in Scope
/*8656*/          OPC_MoveChild1,
/*8657*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8660*/          OPC_RecordChild0, // #1 = $a
/*8661*/          OPC_MoveChild0,
/*8662*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8664*/          OPC_MoveParent,
/*8665*/          OPC_RecordChild1, // #2 = $b
/*8666*/          OPC_MoveChild1,
/*8667*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8669*/          OPC_MoveParent,
/*8670*/          OPC_MoveParent,
/*8671*/          OPC_CheckType, MVT::i32,
/*8673*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8675*/          OPC_EmitInteger, MVT::i32, 14, 
/*8678*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8681*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*8692*/        /*Scope*/ 37, /*->8730*/
/*8693*/          OPC_RecordChild1, // #1 = $imm
/*8694*/          OPC_MoveChild1,
/*8695*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8698*/          OPC_CheckPredicate, 13, // Predicate_imm1_255_neg
/*8700*/          OPC_MoveParent,
/*8701*/          OPC_CheckType, MVT::i32,
/*8703*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*8705*/          OPC_EmitConvertToTarget, 1,
/*8707*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*8710*/          OPC_EmitInteger, MVT::i32, 14, 
/*8713*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8716*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8719*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*8730*/        /*Scope*/ 36, /*->8767*/
/*8731*/          OPC_MoveChild1,
/*8732*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8735*/          OPC_RecordChild0, // #1 = $Rn
/*8736*/          OPC_MoveChild0,
/*8737*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8739*/          OPC_MoveParent,
/*8740*/          OPC_RecordChild1, // #2 = $Rm
/*8741*/          OPC_MoveChild1,
/*8742*/          OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8744*/          OPC_MoveParent,
/*8745*/          OPC_MoveParent,
/*8746*/          OPC_CheckType, MVT::i32,
/*8748*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8750*/          OPC_EmitInteger, MVT::i32, 14, 
/*8753*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8756*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, GPR:i32<<P:Predicate_sext_16_node>>:$Rm)) - Complexity = 8
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8767*/        0, /*End of Scope*/
/*8768*/      /*Scope*/ 60, /*->8829*/
/*8769*/        OPC_MoveChild0,
/*8770*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*8773*/        OPC_RecordChild0, // #0 = $a
/*8774*/        OPC_MoveChild0,
/*8775*/        OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8777*/        OPC_MoveParent,
/*8778*/        OPC_RecordChild1, // #1 = $b
/*8779*/        OPC_MoveChild1,
/*8780*/        OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*8782*/        OPC_MoveParent,
/*8783*/        OPC_MoveParent,
/*8784*/        OPC_RecordChild1, // #2 = $acc
/*8785*/        OPC_CheckType, MVT::i32,
/*8787*/        OPC_Scope, 19, /*->8808*/ // 2 children in Scope
/*8789*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*8791*/          OPC_EmitInteger, MVT::i32, 14, 
/*8794*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8797*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*8808*/        /*Scope*/ 19, /*->8828*/
/*8809*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*8811*/          OPC_EmitInteger, MVT::i32, 14, 
/*8814*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8817*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, GPR:i32<<P:Predicate_sext_16_node>>:$Rm), rGPR:i32:$Ra) - Complexity = 8
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*8828*/        0, /*End of Scope*/
/*8829*/      /*Scope*/ 25|128,3/*409*/, /*->9240*/
/*8831*/        OPC_RecordChild0, // #0 = $Rn
/*8832*/        OPC_RecordChild1, // #1 = $imm
/*8833*/        OPC_MoveChild1,
/*8834*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8837*/        OPC_Scope, 29, /*->8868*/ // 11 children in Scope
/*8839*/          OPC_CheckPredicate, 7, // Predicate_mod_imm
/*8841*/          OPC_MoveParent,
/*8842*/          OPC_CheckType, MVT::i32,
/*8844*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8846*/          OPC_EmitConvertToTarget, 1,
/*8848*/          OPC_EmitInteger, MVT::i32, 14, 
/*8851*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8854*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8857*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*8868*/        /*Scope*/ 32, /*->8901*/
/*8869*/          OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*8871*/          OPC_MoveParent,
/*8872*/          OPC_CheckType, MVT::i32,
/*8874*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*8876*/          OPC_EmitConvertToTarget, 1,
/*8878*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*8881*/          OPC_EmitInteger, MVT::i32, 14, 
/*8884*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8887*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8890*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*8901*/        /*Scope*/ 29, /*->8931*/
/*8902*/          OPC_CheckPredicate, 15, // Predicate_imm0_7
/*8904*/          OPC_MoveParent,
/*8905*/          OPC_CheckType, MVT::i32,
/*8907*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8909*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8912*/          OPC_EmitConvertToTarget, 1,
/*8914*/          OPC_EmitInteger, MVT::i32, 14, 
/*8917*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8920*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi3), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*8931*/        /*Scope*/ 29, /*->8961*/
/*8932*/          OPC_CheckPredicate, 16, // Predicate_imm8_255
/*8934*/          OPC_MoveParent,
/*8935*/          OPC_CheckType, MVT::i32,
/*8937*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8939*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8942*/          OPC_EmitConvertToTarget, 1,
/*8944*/          OPC_EmitInteger, MVT::i32, 14, 
/*8947*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8950*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*8961*/        /*Scope*/ 32, /*->8994*/
/*8962*/          OPC_CheckPredicate, 17, // Predicate_imm0_7_neg
/*8964*/          OPC_MoveParent,
/*8965*/          OPC_CheckType, MVT::i32,
/*8967*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*8969*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*8972*/          OPC_EmitConvertToTarget, 1,
/*8974*/          OPC_EmitNodeXForm, 3, 3, // imm_neg_XFORM
/*8977*/          OPC_EmitInteger, MVT::i32, 14, 
/*8980*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8983*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi3), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*8994*/        /*Scope*/ 32, /*->9027*/
/*8995*/          OPC_CheckPredicate, 18, // Predicate_imm8_255_neg
/*8997*/          OPC_MoveParent,
/*8998*/          OPC_CheckType, MVT::i32,
/*9000*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*9002*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*9005*/          OPC_EmitConvertToTarget, 1,
/*9007*/          OPC_EmitNodeXForm, 3, 3, // imm_neg_XFORM
/*9010*/          OPC_EmitInteger, MVT::i32, 14, 
/*9013*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9016*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi8), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*9027*/        /*Scope*/ 29, /*->9057*/
/*9028*/          OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*9030*/          OPC_MoveParent,
/*9031*/          OPC_CheckType, MVT::i32,
/*9033*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9035*/          OPC_EmitConvertToTarget, 1,
/*9037*/          OPC_EmitInteger, MVT::i32, 14, 
/*9040*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9043*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9046*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*9057*/        /*Scope*/ 25, /*->9083*/
/*9058*/          OPC_CheckPredicate, 19, // Predicate_imm0_4095
/*9060*/          OPC_MoveParent,
/*9061*/          OPC_CheckType, MVT::i32,
/*9063*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9065*/          OPC_EmitConvertToTarget, 1,
/*9067*/          OPC_EmitInteger, MVT::i32, 14, 
/*9070*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9073*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDri12), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*9083*/        /*Scope*/ 32, /*->9116*/
/*9084*/          OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*9086*/          OPC_MoveParent,
/*9087*/          OPC_CheckType, MVT::i32,
/*9089*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9091*/          OPC_EmitConvertToTarget, 1,
/*9093*/          OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*9096*/          OPC_EmitInteger, MVT::i32, 14, 
/*9099*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9102*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9105*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*9116*/        /*Scope*/ 28, /*->9145*/
/*9117*/          OPC_CheckPredicate, 21, // Predicate_imm0_4095_neg
/*9119*/          OPC_MoveParent,
/*9120*/          OPC_CheckType, MVT::i32,
/*9122*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9124*/          OPC_EmitConvertToTarget, 1,
/*9126*/          OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9129*/          OPC_EmitInteger, MVT::i32, 14, 
/*9132*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9135*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri12), 0,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*9145*/        /*Scope*/ 93, /*->9239*/
/*9146*/          OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*9148*/          OPC_MoveParent,
/*9149*/          OPC_CheckType, MVT::i32,
/*9151*/          OPC_Scope, 42, /*->9195*/ // 2 children in Scope
/*9153*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*9155*/            OPC_EmitConvertToTarget, 1,
/*9157*/            OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9160*/            OPC_EmitInteger, MVT::i32, 14, 
/*9163*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9166*/            OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*9175*/            OPC_EmitInteger, MVT::i32, 14, 
/*9178*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9181*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9184*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*9195*/          /*Scope*/ 42, /*->9238*/
/*9196*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*9198*/            OPC_EmitConvertToTarget, 1,
/*9200*/            OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*9203*/            OPC_EmitInteger, MVT::i32, 14, 
/*9206*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9209*/            OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*9218*/            OPC_EmitInteger, MVT::i32, 14, 
/*9221*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9227*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*9238*/          0, /*End of Scope*/
/*9239*/        0, /*End of Scope*/
/*9240*/      /*Scope*/ 90, /*->9331*/
/*9241*/        OPC_MoveChild0,
/*9242*/        OPC_SwitchOpcode /*2 cases */, 56, TARGET_VAL(ISD::MUL),// ->9302
/*9246*/          OPC_RecordChild0, // #0 = $Rn
/*9247*/          OPC_RecordChild1, // #1 = $Rm
/*9248*/          OPC_MoveParent,
/*9249*/          OPC_RecordChild1, // #2 = $Ra
/*9250*/          OPC_CheckType, MVT::i32,
/*9252*/          OPC_Scope, 23, /*->9277*/ // 2 children in Scope
/*9254*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9256*/            OPC_EmitInteger, MVT::i32, 14, 
/*9259*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9262*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9265*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLA), 0,
                        MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9277*/          /*Scope*/ 23, /*->9301*/
/*9278*/            OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*9280*/            OPC_EmitInteger, MVT::i32, 14, 
/*9283*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9286*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9289*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLAv5), 0,
                        MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9301*/          0, /*End of Scope*/
/*9302*/        /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->9330
/*9305*/          OPC_RecordChild0, // #0 = $Rn
/*9306*/          OPC_RecordChild1, // #1 = $Rm
/*9307*/          OPC_MoveParent,
/*9308*/          OPC_RecordChild1, // #2 = $Ra
/*9309*/          OPC_CheckType, MVT::i32,
/*9311*/          OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9313*/          OPC_EmitInteger, MVT::i32, 14, 
/*9316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9319*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9330*/        0, // EndSwitchOpcode
/*9331*/      /*Scope*/ 119, /*->9451*/
/*9332*/        OPC_RecordChild0, // #0 = $Ra
/*9333*/        OPC_MoveChild1,
/*9334*/        OPC_SwitchOpcode /*3 cases */, 24, TARGET_VAL(ARMISD::SMULWB),// ->9362
/*9338*/          OPC_RecordChild0, // #1 = $Rn
/*9339*/          OPC_RecordChild1, // #2 = $Rm
/*9340*/          OPC_MoveParent,
/*9341*/          OPC_CheckType, MVT::i32,
/*9343*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9345*/          OPC_EmitInteger, MVT::i32, 14, 
/*9348*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9351*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAWB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (ARMsmulwb:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*9362*/        /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::SMULWT),// ->9389
/*9365*/          OPC_RecordChild0, // #1 = $Rn
/*9366*/          OPC_RecordChild1, // #2 = $Rm
/*9367*/          OPC_MoveParent,
/*9368*/          OPC_CheckType, MVT::i32,
/*9370*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9372*/          OPC_EmitInteger, MVT::i32, 14, 
/*9375*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9378*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAWT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (ARMsmulwt:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*9389*/        /*SwitchOpcode*/ 58, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->9450
/*9392*/          OPC_RecordChild0, // #1 = $Rm
/*9393*/          OPC_MoveChild1,
/*9394*/          OPC_Scope, 26, /*->9422*/ // 2 children in Scope
/*9396*/            OPC_CheckValueType, MVT::i8,
/*9398*/            OPC_MoveParent,
/*9399*/            OPC_MoveParent,
/*9400*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9402*/            OPC_EmitInteger, MVT::i32, 0, 
/*9405*/            OPC_EmitInteger, MVT::i32, 14, 
/*9408*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9411*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9422*/          /*Scope*/ 26, /*->9449*/
/*9423*/            OPC_CheckValueType, MVT::i16,
/*9425*/            OPC_MoveParent,
/*9426*/            OPC_MoveParent,
/*9427*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9429*/            OPC_EmitInteger, MVT::i32, 0, 
/*9432*/            OPC_EmitInteger, MVT::i32, 14, 
/*9435*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9438*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9449*/          0, /*End of Scope*/
/*9450*/        0, // EndSwitchOpcode
/*9451*/      /*Scope*/ 59, /*->9511*/
/*9452*/        OPC_MoveChild0,
/*9453*/        OPC_SwitchOpcode /*2 cases */, 25, TARGET_VAL(ISD::MUL),// ->9482
/*9457*/          OPC_RecordChild0, // #0 = $Rn
/*9458*/          OPC_RecordChild1, // #1 = $Rm
/*9459*/          OPC_MoveParent,
/*9460*/          OPC_RecordChild1, // #2 = $Ra
/*9461*/          OPC_CheckType, MVT::i32,
/*9463*/          OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9465*/          OPC_EmitInteger, MVT::i32, 14, 
/*9468*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9471*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLA), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9482*/        /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->9510
/*9485*/          OPC_RecordChild0, // #0 = $Rm
/*9486*/          OPC_RecordChild1, // #1 = $Rn
/*9487*/          OPC_MoveParent,
/*9488*/          OPC_RecordChild1, // #2 = $Ra
/*9489*/          OPC_CheckType, MVT::i32,
/*9491*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9493*/          OPC_EmitInteger, MVT::i32, 14, 
/*9496*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9499*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9510*/        0, // EndSwitchOpcode
/*9511*/      /*Scope*/ 76|128,1/*204*/, /*->9717*/
/*9513*/        OPC_RecordChild0, // #0 = $Ra
/*9514*/        OPC_MoveChild1,
/*9515*/        OPC_SwitchOpcode /*5 cases */, 24, TARGET_VAL(ARMISD::SMULWB),// ->9543
/*9519*/          OPC_RecordChild0, // #1 = $Rn
/*9520*/          OPC_RecordChild1, // #2 = $Rm
/*9521*/          OPC_MoveParent,
/*9522*/          OPC_CheckType, MVT::i32,
/*9524*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9526*/          OPC_EmitInteger, MVT::i32, 14, 
/*9529*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9532*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAWB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (ARMsmulwb:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9543*/        /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::SMULWT),// ->9570
/*9546*/          OPC_RecordChild0, // #1 = $Rn
/*9547*/          OPC_RecordChild1, // #2 = $Rm
/*9548*/          OPC_MoveParent,
/*9549*/          OPC_CheckType, MVT::i32,
/*9551*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9553*/          OPC_EmitInteger, MVT::i32, 14, 
/*9556*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9559*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAWT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (ARMsmulwt:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9570*/        /*SwitchOpcode*/ 58, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->9631
/*9573*/          OPC_RecordChild0, // #1 = $Rm
/*9574*/          OPC_MoveChild1,
/*9575*/          OPC_Scope, 26, /*->9603*/ // 2 children in Scope
/*9577*/            OPC_CheckValueType, MVT::i8,
/*9579*/            OPC_MoveParent,
/*9580*/            OPC_MoveParent,
/*9581*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*9583*/            OPC_EmitInteger, MVT::i32, 0, 
/*9586*/            OPC_EmitInteger, MVT::i32, 14, 
/*9589*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9592*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9603*/          /*Scope*/ 26, /*->9630*/
/*9604*/            OPC_CheckValueType, MVT::i16,
/*9606*/            OPC_MoveParent,
/*9607*/            OPC_MoveParent,
/*9608*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*9610*/            OPC_EmitInteger, MVT::i32, 0, 
/*9613*/            OPC_EmitInteger, MVT::i32, 14, 
/*9616*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9619*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9630*/          0, /*End of Scope*/
/*9631*/        /*SwitchOpcode*/ 55, TARGET_VAL(ISD::MUL),// ->9689
/*9634*/          OPC_RecordChild0, // #1 = $Rn
/*9635*/          OPC_RecordChild1, // #2 = $Rm
/*9636*/          OPC_MoveParent,
/*9637*/          OPC_CheckType, MVT::i32,
/*9639*/          OPC_Scope, 23, /*->9664*/ // 2 children in Scope
/*9641*/            OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9643*/            OPC_EmitInteger, MVT::i32, 14, 
/*9646*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9649*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9652*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLA), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9664*/          /*Scope*/ 23, /*->9688*/
/*9665*/            OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*9667*/            OPC_EmitInteger, MVT::i32, 14, 
/*9670*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9673*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9676*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLAv5), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*9688*/          0, /*End of Scope*/
/*9689*/        /*SwitchOpcode*/ 24, TARGET_VAL(ISD::MULHS),// ->9716
/*9692*/          OPC_RecordChild0, // #1 = $Rn
/*9693*/          OPC_RecordChild1, // #2 = $Rm
/*9694*/          OPC_MoveParent,
/*9695*/          OPC_CheckType, MVT::i32,
/*9697*/          OPC_CheckPatternPredicate, 10, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9699*/          OPC_EmitInteger, MVT::i32, 14, 
/*9702*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9705*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*9716*/        0, // EndSwitchOpcode
/*9717*/      /*Scope*/ 59, /*->9777*/
/*9718*/        OPC_MoveChild0,
/*9719*/        OPC_SwitchOpcode /*2 cases */, 25, TARGET_VAL(ARMISD::SMULWB),// ->9748
/*9723*/          OPC_RecordChild0, // #0 = $Rn
/*9724*/          OPC_RecordChild1, // #1 = $Rm
/*9725*/          OPC_MoveParent,
/*9726*/          OPC_RecordChild1, // #2 = $Ra
/*9727*/          OPC_CheckType, MVT::i32,
/*9729*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9731*/          OPC_EmitInteger, MVT::i32, 14, 
/*9734*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9737*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAWB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (ARMsmulwb:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*9748*/        /*SwitchOpcode*/ 25, TARGET_VAL(ARMISD::SMULWT),// ->9776
/*9751*/          OPC_RecordChild0, // #0 = $Rn
/*9752*/          OPC_RecordChild1, // #1 = $Rm
/*9753*/          OPC_MoveParent,
/*9754*/          OPC_RecordChild1, // #2 = $Ra
/*9755*/          OPC_CheckType, MVT::i32,
/*9757*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*9759*/          OPC_EmitInteger, MVT::i32, 14, 
/*9762*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9765*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLAWT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (ARMsmulwt:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*9776*/        0, // EndSwitchOpcode
/*9777*/      /*Scope*/ 58, /*->9836*/
/*9778*/        OPC_RecordChild0, // #0 = $Ra
/*9779*/        OPC_MoveChild1,
/*9780*/        OPC_SwitchOpcode /*2 cases */, 24, TARGET_VAL(ISD::MUL),// ->9808
/*9784*/          OPC_RecordChild0, // #1 = $Rn
/*9785*/          OPC_RecordChild1, // #2 = $Rm
/*9786*/          OPC_MoveParent,
/*9787*/          OPC_CheckType, MVT::i32,
/*9789*/          OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9791*/          OPC_EmitInteger, MVT::i32, 14, 
/*9794*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9797*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLA), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9808*/        /*SwitchOpcode*/ 24, TARGET_VAL(ISD::MULHS),// ->9835
/*9811*/          OPC_RecordChild0, // #1 = $Rm
/*9812*/          OPC_RecordChild1, // #2 = $Rn
/*9813*/          OPC_MoveParent,
/*9814*/          OPC_CheckType, MVT::i32,
/*9816*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9818*/          OPC_EmitInteger, MVT::i32, 14, 
/*9821*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9824*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9835*/        0, // EndSwitchOpcode
/*9836*/      /*Scope*/ 46|128,1/*174*/, /*->10012*/
/*9838*/        OPC_MoveChild0,
/*9839*/        OPC_SwitchOpcode /*3 cases */, 25, TARGET_VAL(ARMISD::SMULWB),// ->9868
/*9843*/          OPC_RecordChild0, // #0 = $Rn
/*9844*/          OPC_RecordChild1, // #1 = $Rm
/*9845*/          OPC_MoveParent,
/*9846*/          OPC_RecordChild1, // #2 = $Ra
/*9847*/          OPC_CheckType, MVT::i32,
/*9849*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9851*/          OPC_EmitInteger, MVT::i32, 14, 
/*9854*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9857*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAWB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (ARMsmulwb:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9868*/        /*SwitchOpcode*/ 25, TARGET_VAL(ARMISD::SMULWT),// ->9896
/*9871*/          OPC_RecordChild0, // #0 = $Rn
/*9872*/          OPC_RecordChild1, // #1 = $Rm
/*9873*/          OPC_MoveParent,
/*9874*/          OPC_RecordChild1, // #2 = $Ra
/*9875*/          OPC_CheckType, MVT::i32,
/*9877*/          OPC_CheckPatternPredicate, 9, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*9879*/          OPC_EmitInteger, MVT::i32, 14, 
/*9882*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9885*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLAWT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (ARMsmulwt:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*9896*/        /*SwitchOpcode*/ 112, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->10011
/*9899*/          OPC_RecordChild0, // #0 = $Rm
/*9900*/          OPC_MoveChild1,
/*9901*/          OPC_Scope, 53, /*->9956*/ // 2 children in Scope
/*9903*/            OPC_CheckValueType, MVT::i8,
/*9905*/            OPC_MoveParent,
/*9906*/            OPC_MoveParent,
/*9907*/            OPC_RecordChild1, // #1 = $Rn
/*9908*/            OPC_Scope, 22, /*->9932*/ // 2 children in Scope
/*9910*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9912*/              OPC_EmitInteger, MVT::i32, 0, 
/*9915*/              OPC_EmitInteger, MVT::i32, 14, 
/*9918*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9921*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9932*/            /*Scope*/ 22, /*->9955*/
/*9933*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*9935*/              OPC_EmitInteger, MVT::i32, 0, 
/*9938*/              OPC_EmitInteger, MVT::i32, 14, 
/*9941*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9944*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*9955*/            0, /*End of Scope*/
/*9956*/          /*Scope*/ 53, /*->10010*/
/*9957*/            OPC_CheckValueType, MVT::i16,
/*9959*/            OPC_MoveParent,
/*9960*/            OPC_MoveParent,
/*9961*/            OPC_RecordChild1, // #1 = $Rn
/*9962*/            OPC_Scope, 22, /*->9986*/ // 2 children in Scope
/*9964*/              OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9966*/              OPC_EmitInteger, MVT::i32, 0, 
/*9969*/              OPC_EmitInteger, MVT::i32, 14, 
/*9972*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9975*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*9986*/            /*Scope*/ 22, /*->10009*/
/*9987*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*9989*/              OPC_EmitInteger, MVT::i32, 0, 
/*9992*/              OPC_EmitInteger, MVT::i32, 14, 
/*9995*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9998*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*10009*/           0, /*End of Scope*/
/*10010*/         0, /*End of Scope*/
/*10011*/       0, // EndSwitchOpcode
/*10012*/     /*Scope*/ 37|128,2/*293*/, /*->10307*/
/*10014*/       OPC_RecordChild0, // #0 = $Rn
/*10015*/       OPC_Scope, 89, /*->10106*/ // 2 children in Scope
/*10017*/         OPC_RecordChild1, // #1 = $Rm
/*10018*/         OPC_CheckType, MVT::i32,
/*10020*/         OPC_Scope, 22, /*->10044*/ // 3 children in Scope
/*10022*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*10024*/           OPC_EmitInteger, MVT::i32, 14, 
/*10027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10030*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10033*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*10044*/         /*Scope*/ 22, /*->10067*/
/*10045*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*10047*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*10050*/           OPC_EmitInteger, MVT::i32, 14, 
/*10053*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10056*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*10067*/         /*Scope*/ 37, /*->10105*/
/*10068*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*10070*/           OPC_EmitInteger, MVT::i32, 14, 
/*10073*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10079*/           OPC_Scope, 11, /*->10092*/ // 2 children in Scope
/*10081*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*10092*/           /*Scope*/ 11, /*->10104*/
/*10093*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrr), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*10104*/           0, /*End of Scope*/
/*10105*/         0, /*End of Scope*/
/*10106*/       /*Scope*/ 70|128,1/*198*/, /*->10306*/
/*10108*/         OPC_MoveChild1,
/*10109*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*10112*/         OPC_MoveChild0,
/*10113*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*10116*/         OPC_Scope, 93, /*->10211*/ // 2 children in Scope
/*10118*/           OPC_CheckChild0Integer, 56|128,4/*568*/, 
/*10121*/           OPC_RecordChild1, // #1 = $Vn
/*10122*/           OPC_Scope, 28, /*->10152*/ // 3 children in Scope
/*10124*/             OPC_CheckChild1Type, MVT::v8i8,
/*10126*/             OPC_RecordChild2, // #2 = $Vm
/*10127*/             OPC_CheckChild2Type, MVT::v8i8,
/*10129*/             OPC_MoveParent,
/*10130*/             OPC_MoveParent,
/*10131*/             OPC_CheckType, MVT::v8i16,
/*10133*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10135*/             OPC_EmitInteger, MVT::i32, 14, 
/*10138*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10141*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 568:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10152*/           /*Scope*/ 28, /*->10181*/
/*10153*/             OPC_CheckChild1Type, MVT::v4i16,
/*10155*/             OPC_RecordChild2, // #2 = $Vm
/*10156*/             OPC_CheckChild2Type, MVT::v4i16,
/*10158*/             OPC_MoveParent,
/*10159*/             OPC_MoveParent,
/*10160*/             OPC_CheckType, MVT::v4i32,
/*10162*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10164*/             OPC_EmitInteger, MVT::i32, 14, 
/*10167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10170*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 568:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10181*/           /*Scope*/ 28, /*->10210*/
/*10182*/             OPC_CheckChild1Type, MVT::v2i32,
/*10184*/             OPC_RecordChild2, // #2 = $Vm
/*10185*/             OPC_CheckChild2Type, MVT::v2i32,
/*10187*/             OPC_MoveParent,
/*10188*/             OPC_MoveParent,
/*10189*/             OPC_CheckType, MVT::v2i64,
/*10191*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10193*/             OPC_EmitInteger, MVT::i32, 14, 
/*10196*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10199*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 568:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10210*/           0, /*End of Scope*/
/*10211*/         /*Scope*/ 93, /*->10305*/
/*10212*/           OPC_CheckChild0Integer, 57|128,4/*569*/, 
/*10215*/           OPC_RecordChild1, // #1 = $Vn
/*10216*/           OPC_Scope, 28, /*->10246*/ // 3 children in Scope
/*10218*/             OPC_CheckChild1Type, MVT::v8i8,
/*10220*/             OPC_RecordChild2, // #2 = $Vm
/*10221*/             OPC_CheckChild2Type, MVT::v8i8,
/*10223*/             OPC_MoveParent,
/*10224*/             OPC_MoveParent,
/*10225*/             OPC_CheckType, MVT::v8i16,
/*10227*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10229*/             OPC_EmitInteger, MVT::i32, 14, 
/*10232*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10235*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 569:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10246*/           /*Scope*/ 28, /*->10275*/
/*10247*/             OPC_CheckChild1Type, MVT::v4i16,
/*10249*/             OPC_RecordChild2, // #2 = $Vm
/*10250*/             OPC_CheckChild2Type, MVT::v4i16,
/*10252*/             OPC_MoveParent,
/*10253*/             OPC_MoveParent,
/*10254*/             OPC_CheckType, MVT::v4i32,
/*10256*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10258*/             OPC_EmitInteger, MVT::i32, 14, 
/*10261*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10264*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 569:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10275*/           /*Scope*/ 28, /*->10304*/
/*10276*/             OPC_CheckChild1Type, MVT::v2i32,
/*10278*/             OPC_RecordChild2, // #2 = $Vm
/*10279*/             OPC_CheckChild2Type, MVT::v2i32,
/*10281*/             OPC_MoveParent,
/*10282*/             OPC_MoveParent,
/*10283*/             OPC_CheckType, MVT::v2i64,
/*10285*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10287*/             OPC_EmitInteger, MVT::i32, 14, 
/*10290*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10293*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 569:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10304*/           0, /*End of Scope*/
/*10305*/         0, /*End of Scope*/
/*10306*/       0, /*End of Scope*/
/*10307*/     /*Scope*/ 76|128,1/*204*/, /*->10513*/
/*10309*/       OPC_MoveChild0,
/*10310*/       OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*10313*/       OPC_MoveChild0,
/*10314*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*10317*/       OPC_Scope, 96, /*->10415*/ // 2 children in Scope
/*10319*/         OPC_CheckChild0Integer, 56|128,4/*568*/, 
/*10322*/         OPC_RecordChild1, // #0 = $Vn
/*10323*/         OPC_Scope, 29, /*->10354*/ // 3 children in Scope
/*10325*/           OPC_CheckChild1Type, MVT::v8i8,
/*10327*/           OPC_RecordChild2, // #1 = $Vm
/*10328*/           OPC_CheckChild2Type, MVT::v8i8,
/*10330*/           OPC_MoveParent,
/*10331*/           OPC_MoveParent,
/*10332*/           OPC_RecordChild1, // #2 = $src1
/*10333*/           OPC_CheckType, MVT::v8i16,
/*10335*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10337*/           OPC_EmitInteger, MVT::i32, 14, 
/*10340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10343*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 568:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10354*/         /*Scope*/ 29, /*->10384*/
/*10355*/           OPC_CheckChild1Type, MVT::v4i16,
/*10357*/           OPC_RecordChild2, // #1 = $Vm
/*10358*/           OPC_CheckChild2Type, MVT::v4i16,
/*10360*/           OPC_MoveParent,
/*10361*/           OPC_MoveParent,
/*10362*/           OPC_RecordChild1, // #2 = $src1
/*10363*/           OPC_CheckType, MVT::v4i32,
/*10365*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10367*/           OPC_EmitInteger, MVT::i32, 14, 
/*10370*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10373*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 568:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10384*/         /*Scope*/ 29, /*->10414*/
/*10385*/           OPC_CheckChild1Type, MVT::v2i32,
/*10387*/           OPC_RecordChild2, // #1 = $Vm
/*10388*/           OPC_CheckChild2Type, MVT::v2i32,
/*10390*/           OPC_MoveParent,
/*10391*/           OPC_MoveParent,
/*10392*/           OPC_RecordChild1, // #2 = $src1
/*10393*/           OPC_CheckType, MVT::v2i64,
/*10395*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10397*/           OPC_EmitInteger, MVT::i32, 14, 
/*10400*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10403*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 568:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10414*/         0, /*End of Scope*/
/*10415*/       /*Scope*/ 96, /*->10512*/
/*10416*/         OPC_CheckChild0Integer, 57|128,4/*569*/, 
/*10419*/         OPC_RecordChild1, // #0 = $Vn
/*10420*/         OPC_Scope, 29, /*->10451*/ // 3 children in Scope
/*10422*/           OPC_CheckChild1Type, MVT::v8i8,
/*10424*/           OPC_RecordChild2, // #1 = $Vm
/*10425*/           OPC_CheckChild2Type, MVT::v8i8,
/*10427*/           OPC_MoveParent,
/*10428*/           OPC_MoveParent,
/*10429*/           OPC_RecordChild1, // #2 = $src1
/*10430*/           OPC_CheckType, MVT::v8i16,
/*10432*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10434*/           OPC_EmitInteger, MVT::i32, 14, 
/*10437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10440*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 569:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10451*/         /*Scope*/ 29, /*->10481*/
/*10452*/           OPC_CheckChild1Type, MVT::v4i16,
/*10454*/           OPC_RecordChild2, // #1 = $Vm
/*10455*/           OPC_CheckChild2Type, MVT::v4i16,
/*10457*/           OPC_MoveParent,
/*10458*/           OPC_MoveParent,
/*10459*/           OPC_RecordChild1, // #2 = $src1
/*10460*/           OPC_CheckType, MVT::v4i32,
/*10462*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10464*/           OPC_EmitInteger, MVT::i32, 14, 
/*10467*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10470*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 569:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10481*/         /*Scope*/ 29, /*->10511*/
/*10482*/           OPC_CheckChild1Type, MVT::v2i32,
/*10484*/           OPC_RecordChild2, // #1 = $Vm
/*10485*/           OPC_CheckChild2Type, MVT::v2i32,
/*10487*/           OPC_MoveParent,
/*10488*/           OPC_MoveParent,
/*10489*/           OPC_RecordChild1, // #2 = $src1
/*10490*/           OPC_CheckType, MVT::v2i64,
/*10492*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10494*/           OPC_EmitInteger, MVT::i32, 14, 
/*10497*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10500*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 569:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10511*/         0, /*End of Scope*/
/*10512*/       0, /*End of Scope*/
/*10513*/     /*Scope*/ 107|128,2/*363*/, /*->10878*/
/*10515*/       OPC_RecordChild0, // #0 = $src1
/*10516*/       OPC_MoveChild1,
/*10517*/       OPC_SwitchOpcode /*3 cases */, 47|128,1/*175*/, TARGET_VAL(ISD::MUL),// ->10697
/*10522*/         OPC_Scope, 2|128,1/*130*/, /*->10655*/ // 2 children in Scope
/*10525*/           OPC_RecordChild0, // #1 = $Vn
/*10526*/           OPC_MoveChild1,
/*10527*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10530*/           OPC_RecordChild0, // #2 = $Vm
/*10531*/           OPC_Scope, 60, /*->10593*/ // 2 children in Scope
/*10533*/             OPC_CheckChild0Type, MVT::v4i16,
/*10535*/             OPC_RecordChild1, // #3 = $lane
/*10536*/             OPC_MoveChild1,
/*10537*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10540*/             OPC_MoveParent,
/*10541*/             OPC_MoveParent,
/*10542*/             OPC_MoveParent,
/*10543*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->10568
/*10546*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10548*/               OPC_EmitConvertToTarget, 3,
/*10550*/               OPC_EmitInteger, MVT::i32, 14, 
/*10553*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10556*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10568*/             /*SwitchType*/ 22, MVT::v8i16,// ->10592
/*10570*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10572*/               OPC_EmitConvertToTarget, 3,
/*10574*/               OPC_EmitInteger, MVT::i32, 14, 
/*10577*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10580*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10592*/             0, // EndSwitchType
/*10593*/           /*Scope*/ 60, /*->10654*/
/*10594*/             OPC_CheckChild0Type, MVT::v2i32,
/*10596*/             OPC_RecordChild1, // #3 = $lane
/*10597*/             OPC_MoveChild1,
/*10598*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10601*/             OPC_MoveParent,
/*10602*/             OPC_MoveParent,
/*10603*/             OPC_MoveParent,
/*10604*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->10629
/*10607*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10609*/               OPC_EmitConvertToTarget, 3,
/*10611*/               OPC_EmitInteger, MVT::i32, 14, 
/*10614*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10617*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10629*/             /*SwitchType*/ 22, MVT::v4i32,// ->10653
/*10631*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10633*/               OPC_EmitConvertToTarget, 3,
/*10635*/               OPC_EmitInteger, MVT::i32, 14, 
/*10638*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10641*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10653*/             0, // EndSwitchType
/*10654*/           0, /*End of Scope*/
/*10655*/         /*Scope*/ 40, /*->10696*/
/*10656*/           OPC_MoveChild0,
/*10657*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10660*/           OPC_RecordChild0, // #1 = $Vm
/*10661*/           OPC_CheckChild0Type, MVT::v4i16,
/*10663*/           OPC_RecordChild1, // #2 = $lane
/*10664*/           OPC_MoveChild1,
/*10665*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10668*/           OPC_MoveParent,
/*10669*/           OPC_MoveParent,
/*10670*/           OPC_RecordChild1, // #3 = $Vn
/*10671*/           OPC_MoveParent,
/*10672*/           OPC_CheckType, MVT::v4i16,
/*10674*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10676*/           OPC_EmitConvertToTarget, 2,
/*10678*/           OPC_EmitInteger, MVT::i32, 14, 
/*10681*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10684*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                    // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10696*/         0, /*End of Scope*/
/*10697*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->10787
/*10700*/         OPC_RecordChild0, // #1 = $Vn
/*10701*/         OPC_Scope, 41, /*->10744*/ // 2 children in Scope
/*10703*/           OPC_CheckChild0Type, MVT::v4i16,
/*10705*/           OPC_MoveChild1,
/*10706*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10709*/           OPC_RecordChild0, // #2 = $Vm
/*10710*/           OPC_CheckChild0Type, MVT::v4i16,
/*10712*/           OPC_RecordChild1, // #3 = $lane
/*10713*/           OPC_MoveChild1,
/*10714*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10717*/           OPC_MoveParent,
/*10718*/           OPC_MoveParent,
/*10719*/           OPC_MoveParent,
/*10720*/           OPC_CheckType, MVT::v4i32,
/*10722*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10724*/           OPC_EmitConvertToTarget, 3,
/*10726*/           OPC_EmitInteger, MVT::i32, 14, 
/*10729*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10732*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10744*/         /*Scope*/ 41, /*->10786*/
/*10745*/           OPC_CheckChild0Type, MVT::v2i32,
/*10747*/           OPC_MoveChild1,
/*10748*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10751*/           OPC_RecordChild0, // #2 = $Vm
/*10752*/           OPC_CheckChild0Type, MVT::v2i32,
/*10754*/           OPC_RecordChild1, // #3 = $lane
/*10755*/           OPC_MoveChild1,
/*10756*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10759*/           OPC_MoveParent,
/*10760*/           OPC_MoveParent,
/*10761*/           OPC_MoveParent,
/*10762*/           OPC_CheckType, MVT::v2i64,
/*10764*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10766*/           OPC_EmitConvertToTarget, 3,
/*10768*/           OPC_EmitInteger, MVT::i32, 14, 
/*10771*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10774*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10786*/         0, /*End of Scope*/
/*10787*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->10877
/*10790*/         OPC_RecordChild0, // #1 = $Vn
/*10791*/         OPC_Scope, 41, /*->10834*/ // 2 children in Scope
/*10793*/           OPC_CheckChild0Type, MVT::v4i16,
/*10795*/           OPC_MoveChild1,
/*10796*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10799*/           OPC_RecordChild0, // #2 = $Vm
/*10800*/           OPC_CheckChild0Type, MVT::v4i16,
/*10802*/           OPC_RecordChild1, // #3 = $lane
/*10803*/           OPC_MoveChild1,
/*10804*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10807*/           OPC_MoveParent,
/*10808*/           OPC_MoveParent,
/*10809*/           OPC_MoveParent,
/*10810*/           OPC_CheckType, MVT::v4i32,
/*10812*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10814*/           OPC_EmitConvertToTarget, 3,
/*10816*/           OPC_EmitInteger, MVT::i32, 14, 
/*10819*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10822*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10834*/         /*Scope*/ 41, /*->10876*/
/*10835*/           OPC_CheckChild0Type, MVT::v2i32,
/*10837*/           OPC_MoveChild1,
/*10838*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10841*/           OPC_RecordChild0, // #2 = $Vm
/*10842*/           OPC_CheckChild0Type, MVT::v2i32,
/*10844*/           OPC_RecordChild1, // #3 = $lane
/*10845*/           OPC_MoveChild1,
/*10846*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10849*/           OPC_MoveParent,
/*10850*/           OPC_MoveParent,
/*10851*/           OPC_MoveParent,
/*10852*/           OPC_CheckType, MVT::v2i64,
/*10854*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10856*/           OPC_EmitConvertToTarget, 3,
/*10858*/           OPC_EmitInteger, MVT::i32, 14, 
/*10861*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10864*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*10876*/         0, /*End of Scope*/
/*10877*/       0, // EndSwitchOpcode
/*10878*/     /*Scope*/ 90, /*->10969*/
/*10879*/       OPC_MoveChild0,
/*10880*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10883*/       OPC_Scope, 41, /*->10926*/ // 2 children in Scope
/*10885*/         OPC_RecordChild0, // #0 = $Vn
/*10886*/         OPC_MoveChild1,
/*10887*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10890*/         OPC_RecordChild0, // #1 = $Vm
/*10891*/         OPC_CheckChild0Type, MVT::v4i16,
/*10893*/         OPC_RecordChild1, // #2 = $lane
/*10894*/         OPC_MoveChild1,
/*10895*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10898*/         OPC_MoveParent,
/*10899*/         OPC_MoveParent,
/*10900*/         OPC_MoveParent,
/*10901*/         OPC_RecordChild1, // #3 = $src1
/*10902*/         OPC_CheckType, MVT::v4i16,
/*10904*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10906*/         OPC_EmitConvertToTarget, 2,
/*10908*/         OPC_EmitInteger, MVT::i32, 14, 
/*10911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10914*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10926*/       /*Scope*/ 41, /*->10968*/
/*10927*/         OPC_MoveChild0,
/*10928*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10931*/         OPC_RecordChild0, // #0 = $Vm
/*10932*/         OPC_CheckChild0Type, MVT::v4i16,
/*10934*/         OPC_RecordChild1, // #1 = $lane
/*10935*/         OPC_MoveChild1,
/*10936*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10939*/         OPC_MoveParent,
/*10940*/         OPC_MoveParent,
/*10941*/         OPC_RecordChild1, // #2 = $Vn
/*10942*/         OPC_MoveParent,
/*10943*/         OPC_RecordChild1, // #3 = $src1
/*10944*/         OPC_CheckType, MVT::v4i16,
/*10946*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10948*/         OPC_EmitConvertToTarget, 1,
/*10950*/         OPC_EmitInteger, MVT::i32, 14, 
/*10953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10956*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*10968*/       0, /*End of Scope*/
/*10969*/     /*Scope*/ 45, /*->11015*/
/*10970*/       OPC_RecordChild0, // #0 = $src1
/*10971*/       OPC_MoveChild1,
/*10972*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*10975*/       OPC_MoveChild0,
/*10976*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*10979*/       OPC_RecordChild0, // #1 = $Vm
/*10980*/       OPC_CheckChild0Type, MVT::v2i32,
/*10982*/       OPC_RecordChild1, // #2 = $lane
/*10983*/       OPC_MoveChild1,
/*10984*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10987*/       OPC_MoveParent,
/*10988*/       OPC_MoveParent,
/*10989*/       OPC_RecordChild1, // #3 = $Vn
/*10990*/       OPC_MoveParent,
/*10991*/       OPC_CheckType, MVT::v2i32,
/*10993*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*10995*/       OPC_EmitConvertToTarget, 2,
/*10997*/       OPC_EmitInteger, MVT::i32, 14, 
/*11000*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11003*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11015*/     /*Scope*/ 90, /*->11106*/
/*11016*/       OPC_MoveChild0,
/*11017*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11020*/       OPC_Scope, 41, /*->11063*/ // 2 children in Scope
/*11022*/         OPC_RecordChild0, // #0 = $Vn
/*11023*/         OPC_MoveChild1,
/*11024*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11027*/         OPC_RecordChild0, // #1 = $Vm
/*11028*/         OPC_CheckChild0Type, MVT::v2i32,
/*11030*/         OPC_RecordChild1, // #2 = $lane
/*11031*/         OPC_MoveChild1,
/*11032*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11035*/         OPC_MoveParent,
/*11036*/         OPC_MoveParent,
/*11037*/         OPC_MoveParent,
/*11038*/         OPC_RecordChild1, // #3 = $src1
/*11039*/         OPC_CheckType, MVT::v2i32,
/*11041*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11043*/         OPC_EmitConvertToTarget, 2,
/*11045*/         OPC_EmitInteger, MVT::i32, 14, 
/*11048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11051*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11063*/       /*Scope*/ 41, /*->11105*/
/*11064*/         OPC_MoveChild0,
/*11065*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11068*/         OPC_RecordChild0, // #0 = $Vm
/*11069*/         OPC_CheckChild0Type, MVT::v2i32,
/*11071*/         OPC_RecordChild1, // #1 = $lane
/*11072*/         OPC_MoveChild1,
/*11073*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11076*/         OPC_MoveParent,
/*11077*/         OPC_MoveParent,
/*11078*/         OPC_RecordChild1, // #2 = $Vn
/*11079*/         OPC_MoveParent,
/*11080*/         OPC_RecordChild1, // #3 = $src1
/*11081*/         OPC_CheckType, MVT::v2i32,
/*11083*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11085*/         OPC_EmitConvertToTarget, 1,
/*11087*/         OPC_EmitInteger, MVT::i32, 14, 
/*11090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11093*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11105*/       0, /*End of Scope*/
/*11106*/     /*Scope*/ 45, /*->11152*/
/*11107*/       OPC_RecordChild0, // #0 = $src1
/*11108*/       OPC_MoveChild1,
/*11109*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11112*/       OPC_MoveChild0,
/*11113*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11116*/       OPC_RecordChild0, // #1 = $Vm
/*11117*/       OPC_CheckChild0Type, MVT::v4i16,
/*11119*/       OPC_RecordChild1, // #2 = $lane
/*11120*/       OPC_MoveChild1,
/*11121*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11124*/       OPC_MoveParent,
/*11125*/       OPC_MoveParent,
/*11126*/       OPC_RecordChild1, // #3 = $Vn
/*11127*/       OPC_MoveParent,
/*11128*/       OPC_CheckType, MVT::v8i16,
/*11130*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11132*/       OPC_EmitConvertToTarget, 2,
/*11134*/       OPC_EmitInteger, MVT::i32, 14, 
/*11137*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11140*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11152*/     /*Scope*/ 90, /*->11243*/
/*11153*/       OPC_MoveChild0,
/*11154*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11157*/       OPC_Scope, 41, /*->11200*/ // 2 children in Scope
/*11159*/         OPC_RecordChild0, // #0 = $Vn
/*11160*/         OPC_MoveChild1,
/*11161*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11164*/         OPC_RecordChild0, // #1 = $Vm
/*11165*/         OPC_CheckChild0Type, MVT::v4i16,
/*11167*/         OPC_RecordChild1, // #2 = $lane
/*11168*/         OPC_MoveChild1,
/*11169*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11172*/         OPC_MoveParent,
/*11173*/         OPC_MoveParent,
/*11174*/         OPC_MoveParent,
/*11175*/         OPC_RecordChild1, // #3 = $src1
/*11176*/         OPC_CheckType, MVT::v8i16,
/*11178*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11180*/         OPC_EmitConvertToTarget, 2,
/*11182*/         OPC_EmitInteger, MVT::i32, 14, 
/*11185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11188*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11200*/       /*Scope*/ 41, /*->11242*/
/*11201*/         OPC_MoveChild0,
/*11202*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11205*/         OPC_RecordChild0, // #0 = $Vm
/*11206*/         OPC_CheckChild0Type, MVT::v4i16,
/*11208*/         OPC_RecordChild1, // #1 = $lane
/*11209*/         OPC_MoveChild1,
/*11210*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11213*/         OPC_MoveParent,
/*11214*/         OPC_MoveParent,
/*11215*/         OPC_RecordChild1, // #2 = $Vn
/*11216*/         OPC_MoveParent,
/*11217*/         OPC_RecordChild1, // #3 = $src1
/*11218*/         OPC_CheckType, MVT::v8i16,
/*11220*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11222*/         OPC_EmitConvertToTarget, 1,
/*11224*/         OPC_EmitInteger, MVT::i32, 14, 
/*11227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11230*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11242*/       0, /*End of Scope*/
/*11243*/     /*Scope*/ 45, /*->11289*/
/*11244*/       OPC_RecordChild0, // #0 = $src1
/*11245*/       OPC_MoveChild1,
/*11246*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11249*/       OPC_MoveChild0,
/*11250*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11253*/       OPC_RecordChild0, // #1 = $Vm
/*11254*/       OPC_CheckChild0Type, MVT::v2i32,
/*11256*/       OPC_RecordChild1, // #2 = $lane
/*11257*/       OPC_MoveChild1,
/*11258*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11261*/       OPC_MoveParent,
/*11262*/       OPC_MoveParent,
/*11263*/       OPC_RecordChild1, // #3 = $Vn
/*11264*/       OPC_MoveParent,
/*11265*/       OPC_CheckType, MVT::v4i32,
/*11267*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11269*/       OPC_EmitConvertToTarget, 2,
/*11271*/       OPC_EmitInteger, MVT::i32, 14, 
/*11274*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11277*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11289*/     /*Scope*/ 20|128,2/*276*/, /*->11567*/
/*11291*/       OPC_MoveChild0,
/*11292*/       OPC_SwitchOpcode /*3 cases */, 86, TARGET_VAL(ISD::MUL),// ->11382
/*11296*/         OPC_Scope, 41, /*->11339*/ // 2 children in Scope
/*11298*/           OPC_RecordChild0, // #0 = $Vn
/*11299*/           OPC_MoveChild1,
/*11300*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11303*/           OPC_RecordChild0, // #1 = $Vm
/*11304*/           OPC_CheckChild0Type, MVT::v2i32,
/*11306*/           OPC_RecordChild1, // #2 = $lane
/*11307*/           OPC_MoveChild1,
/*11308*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11311*/           OPC_MoveParent,
/*11312*/           OPC_MoveParent,
/*11313*/           OPC_MoveParent,
/*11314*/           OPC_RecordChild1, // #3 = $src1
/*11315*/           OPC_CheckType, MVT::v4i32,
/*11317*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11319*/           OPC_EmitConvertToTarget, 2,
/*11321*/           OPC_EmitInteger, MVT::i32, 14, 
/*11324*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11327*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11339*/         /*Scope*/ 41, /*->11381*/
/*11340*/           OPC_MoveChild0,
/*11341*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11344*/           OPC_RecordChild0, // #0 = $Vm
/*11345*/           OPC_CheckChild0Type, MVT::v2i32,
/*11347*/           OPC_RecordChild1, // #1 = $lane
/*11348*/           OPC_MoveChild1,
/*11349*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11352*/           OPC_MoveParent,
/*11353*/           OPC_MoveParent,
/*11354*/           OPC_RecordChild1, // #2 = $Vn
/*11355*/           OPC_MoveParent,
/*11356*/           OPC_RecordChild1, // #3 = $src1
/*11357*/           OPC_CheckType, MVT::v4i32,
/*11359*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11361*/           OPC_EmitConvertToTarget, 1,
/*11363*/           OPC_EmitInteger, MVT::i32, 14, 
/*11366*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11369*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11381*/         0, /*End of Scope*/
/*11382*/       /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMULLs),// ->11474
/*11385*/         OPC_RecordChild0, // #0 = $Vn
/*11386*/         OPC_Scope, 42, /*->11430*/ // 2 children in Scope
/*11388*/           OPC_CheckChild0Type, MVT::v4i16,
/*11390*/           OPC_MoveChild1,
/*11391*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11394*/           OPC_RecordChild0, // #1 = $Vm
/*11395*/           OPC_CheckChild0Type, MVT::v4i16,
/*11397*/           OPC_RecordChild1, // #2 = $lane
/*11398*/           OPC_MoveChild1,
/*11399*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11402*/           OPC_MoveParent,
/*11403*/           OPC_MoveParent,
/*11404*/           OPC_MoveParent,
/*11405*/           OPC_RecordChild1, // #3 = $src1
/*11406*/           OPC_CheckType, MVT::v4i32,
/*11408*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11410*/           OPC_EmitConvertToTarget, 2,
/*11412*/           OPC_EmitInteger, MVT::i32, 14, 
/*11415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11418*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11430*/         /*Scope*/ 42, /*->11473*/
/*11431*/           OPC_CheckChild0Type, MVT::v2i32,
/*11433*/           OPC_MoveChild1,
/*11434*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11437*/           OPC_RecordChild0, // #1 = $Vm
/*11438*/           OPC_CheckChild0Type, MVT::v2i32,
/*11440*/           OPC_RecordChild1, // #2 = $lane
/*11441*/           OPC_MoveChild1,
/*11442*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11445*/           OPC_MoveParent,
/*11446*/           OPC_MoveParent,
/*11447*/           OPC_MoveParent,
/*11448*/           OPC_RecordChild1, // #3 = $src1
/*11449*/           OPC_CheckType, MVT::v2i64,
/*11451*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11453*/           OPC_EmitConvertToTarget, 2,
/*11455*/           OPC_EmitInteger, MVT::i32, 14, 
/*11458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11461*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11473*/         0, /*End of Scope*/
/*11474*/       /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMULLu),// ->11566
/*11477*/         OPC_RecordChild0, // #0 = $Vn
/*11478*/         OPC_Scope, 42, /*->11522*/ // 2 children in Scope
/*11480*/           OPC_CheckChild0Type, MVT::v4i16,
/*11482*/           OPC_MoveChild1,
/*11483*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11486*/           OPC_RecordChild0, // #1 = $Vm
/*11487*/           OPC_CheckChild0Type, MVT::v4i16,
/*11489*/           OPC_RecordChild1, // #2 = $lane
/*11490*/           OPC_MoveChild1,
/*11491*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11494*/           OPC_MoveParent,
/*11495*/           OPC_MoveParent,
/*11496*/           OPC_MoveParent,
/*11497*/           OPC_RecordChild1, // #3 = $src1
/*11498*/           OPC_CheckType, MVT::v4i32,
/*11500*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11502*/           OPC_EmitConvertToTarget, 2,
/*11504*/           OPC_EmitInteger, MVT::i32, 14, 
/*11507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11510*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*11522*/         /*Scope*/ 42, /*->11565*/
/*11523*/           OPC_CheckChild0Type, MVT::v2i32,
/*11525*/           OPC_MoveChild1,
/*11526*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11529*/           OPC_RecordChild0, // #1 = $Vm
/*11530*/           OPC_CheckChild0Type, MVT::v2i32,
/*11532*/           OPC_RecordChild1, // #2 = $lane
/*11533*/           OPC_MoveChild1,
/*11534*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11537*/           OPC_MoveParent,
/*11538*/           OPC_MoveParent,
/*11539*/           OPC_MoveParent,
/*11540*/           OPC_RecordChild1, // #3 = $src1
/*11541*/           OPC_CheckType, MVT::v2i64,
/*11543*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*11545*/           OPC_EmitConvertToTarget, 2,
/*11547*/           OPC_EmitInteger, MVT::i32, 14, 
/*11550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11553*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*11565*/         0, /*End of Scope*/
/*11566*/       0, // EndSwitchOpcode
/*11567*/     /*Scope*/ 41|128,1/*169*/, /*->11738*/
/*11569*/       OPC_RecordChild0, // #0 = $src1
/*11570*/       OPC_MoveChild1,
/*11571*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11574*/       OPC_Scope, 106, /*->11682*/ // 2 children in Scope
/*11576*/         OPC_RecordChild0, // #1 = $src2
/*11577*/         OPC_MoveChild1,
/*11578*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11581*/         OPC_RecordChild0, // #2 = $src3
/*11582*/         OPC_Scope, 48, /*->11632*/ // 2 children in Scope
/*11584*/           OPC_CheckChild0Type, MVT::v8i16,
/*11586*/           OPC_RecordChild1, // #3 = $lane
/*11587*/           OPC_MoveChild1,
/*11588*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11591*/           OPC_MoveParent,
/*11592*/           OPC_MoveParent,
/*11593*/           OPC_MoveParent,
/*11594*/           OPC_CheckType, MVT::v8i16,
/*11596*/           OPC_EmitConvertToTarget, 3,
/*11598*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11601*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*11609*/           OPC_EmitConvertToTarget, 3,
/*11611*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11614*/           OPC_EmitInteger, MVT::i32, 14, 
/*11617*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11620*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11632*/         /*Scope*/ 48, /*->11681*/
/*11633*/           OPC_CheckChild0Type, MVT::v4i32,
/*11635*/           OPC_RecordChild1, // #3 = $lane
/*11636*/           OPC_MoveChild1,
/*11637*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11640*/           OPC_MoveParent,
/*11641*/           OPC_MoveParent,
/*11642*/           OPC_MoveParent,
/*11643*/           OPC_CheckType, MVT::v4i32,
/*11645*/           OPC_EmitConvertToTarget, 3,
/*11647*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11650*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*11658*/           OPC_EmitConvertToTarget, 3,
/*11660*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11663*/           OPC_EmitInteger, MVT::i32, 14, 
/*11666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11669*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11681*/         0, /*End of Scope*/
/*11682*/       /*Scope*/ 54, /*->11737*/
/*11683*/         OPC_MoveChild0,
/*11684*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11687*/         OPC_RecordChild0, // #1 = $src3
/*11688*/         OPC_CheckChild0Type, MVT::v8i16,
/*11690*/         OPC_RecordChild1, // #2 = $lane
/*11691*/         OPC_MoveChild1,
/*11692*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11695*/         OPC_MoveParent,
/*11696*/         OPC_MoveParent,
/*11697*/         OPC_RecordChild1, // #3 = $src2
/*11698*/         OPC_MoveParent,
/*11699*/         OPC_CheckType, MVT::v8i16,
/*11701*/         OPC_EmitConvertToTarget, 2,
/*11703*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11706*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*11714*/         OPC_EmitConvertToTarget, 2,
/*11716*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11719*/         OPC_EmitInteger, MVT::i32, 14, 
/*11722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11725*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11737*/       0, /*End of Scope*/
/*11738*/     /*Scope*/ 118, /*->11857*/
/*11739*/       OPC_MoveChild0,
/*11740*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11743*/       OPC_Scope, 55, /*->11800*/ // 2 children in Scope
/*11745*/         OPC_RecordChild0, // #0 = $src2
/*11746*/         OPC_MoveChild1,
/*11747*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11750*/         OPC_RecordChild0, // #1 = $src3
/*11751*/         OPC_CheckChild0Type, MVT::v8i16,
/*11753*/         OPC_RecordChild1, // #2 = $lane
/*11754*/         OPC_MoveChild1,
/*11755*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11758*/         OPC_MoveParent,
/*11759*/         OPC_MoveParent,
/*11760*/         OPC_MoveParent,
/*11761*/         OPC_RecordChild1, // #3 = $src1
/*11762*/         OPC_CheckType, MVT::v8i16,
/*11764*/         OPC_EmitConvertToTarget, 2,
/*11766*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11769*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*11777*/         OPC_EmitConvertToTarget, 2,
/*11779*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11782*/         OPC_EmitInteger, MVT::i32, 14, 
/*11785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11788*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11800*/       /*Scope*/ 55, /*->11856*/
/*11801*/         OPC_MoveChild0,
/*11802*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11805*/         OPC_RecordChild0, // #0 = $src3
/*11806*/         OPC_CheckChild0Type, MVT::v8i16,
/*11808*/         OPC_RecordChild1, // #1 = $lane
/*11809*/         OPC_MoveChild1,
/*11810*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11813*/         OPC_MoveParent,
/*11814*/         OPC_MoveParent,
/*11815*/         OPC_RecordChild1, // #2 = $src2
/*11816*/         OPC_MoveParent,
/*11817*/         OPC_RecordChild1, // #3 = $src1
/*11818*/         OPC_CheckType, MVT::v8i16,
/*11820*/         OPC_EmitConvertToTarget, 1,
/*11822*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*11825*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*11833*/         OPC_EmitConvertToTarget, 1,
/*11835*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*11838*/         OPC_EmitInteger, MVT::i32, 14, 
/*11841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11844*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*11856*/       0, /*End of Scope*/
/*11857*/     /*Scope*/ 59, /*->11917*/
/*11858*/       OPC_RecordChild0, // #0 = $src1
/*11859*/       OPC_MoveChild1,
/*11860*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11863*/       OPC_MoveChild0,
/*11864*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11867*/       OPC_RecordChild0, // #1 = $src3
/*11868*/       OPC_CheckChild0Type, MVT::v4i32,
/*11870*/       OPC_RecordChild1, // #2 = $lane
/*11871*/       OPC_MoveChild1,
/*11872*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11875*/       OPC_MoveParent,
/*11876*/       OPC_MoveParent,
/*11877*/       OPC_RecordChild1, // #3 = $src2
/*11878*/       OPC_MoveParent,
/*11879*/       OPC_CheckType, MVT::v4i32,
/*11881*/       OPC_EmitConvertToTarget, 2,
/*11883*/       OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11886*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*11894*/       OPC_EmitConvertToTarget, 2,
/*11896*/       OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11899*/       OPC_EmitInteger, MVT::i32, 14, 
/*11902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11905*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11917*/     /*Scope*/ 118, /*->12036*/
/*11918*/       OPC_MoveChild0,
/*11919*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11922*/       OPC_Scope, 55, /*->11979*/ // 2 children in Scope
/*11924*/         OPC_RecordChild0, // #0 = $src2
/*11925*/         OPC_MoveChild1,
/*11926*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11929*/         OPC_RecordChild0, // #1 = $src3
/*11930*/         OPC_CheckChild0Type, MVT::v4i32,
/*11932*/         OPC_RecordChild1, // #2 = $lane
/*11933*/         OPC_MoveChild1,
/*11934*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11937*/         OPC_MoveParent,
/*11938*/         OPC_MoveParent,
/*11939*/         OPC_MoveParent,
/*11940*/         OPC_RecordChild1, // #3 = $src1
/*11941*/         OPC_CheckType, MVT::v4i32,
/*11943*/         OPC_EmitConvertToTarget, 2,
/*11945*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*11948*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*11956*/         OPC_EmitConvertToTarget, 2,
/*11958*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*11961*/         OPC_EmitInteger, MVT::i32, 14, 
/*11964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11967*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*11979*/       /*Scope*/ 55, /*->12035*/
/*11980*/         OPC_MoveChild0,
/*11981*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*11984*/         OPC_RecordChild0, // #0 = $src3
/*11985*/         OPC_CheckChild0Type, MVT::v4i32,
/*11987*/         OPC_RecordChild1, // #1 = $lane
/*11988*/         OPC_MoveChild1,
/*11989*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11992*/         OPC_MoveParent,
/*11993*/         OPC_MoveParent,
/*11994*/         OPC_RecordChild1, // #2 = $src2
/*11995*/         OPC_MoveParent,
/*11996*/         OPC_RecordChild1, // #3 = $src1
/*11997*/         OPC_CheckType, MVT::v4i32,
/*11999*/         OPC_EmitConvertToTarget, 1,
/*12001*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*12004*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*12012*/         OPC_EmitConvertToTarget, 1,
/*12014*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*12017*/         OPC_EmitInteger, MVT::i32, 14, 
/*12020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12023*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*12035*/       0, /*End of Scope*/
/*12036*/     /*Scope*/ 103|128,2/*359*/, /*->12397*/
/*12038*/       OPC_RecordChild0, // #0 = $src1
/*12039*/       OPC_MoveChild1,
/*12040*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*12043*/       OPC_Scope, 46|128,1/*174*/, /*->12220*/ // 2 children in Scope
/*12046*/         OPC_CheckChild0Integer, 56|128,4/*568*/, 
/*12049*/         OPC_RecordChild1, // #1 = $Vn
/*12050*/         OPC_Scope, 27, /*->12079*/ // 6 children in Scope
/*12052*/           OPC_CheckChild1Type, MVT::v8i8,
/*12054*/           OPC_RecordChild2, // #2 = $Vm
/*12055*/           OPC_CheckChild2Type, MVT::v8i8,
/*12057*/           OPC_MoveParent,
/*12058*/           OPC_CheckType, MVT::v8i8,
/*12060*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12062*/           OPC_EmitInteger, MVT::i32, 14, 
/*12065*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12068*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 568:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12079*/         /*Scope*/ 27, /*->12107*/
/*12080*/           OPC_CheckChild1Type, MVT::v4i16,
/*12082*/           OPC_RecordChild2, // #2 = $Vm
/*12083*/           OPC_CheckChild2Type, MVT::v4i16,
/*12085*/           OPC_MoveParent,
/*12086*/           OPC_CheckType, MVT::v4i16,
/*12088*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12090*/           OPC_EmitInteger, MVT::i32, 14, 
/*12093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12096*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 568:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12107*/         /*Scope*/ 27, /*->12135*/
/*12108*/           OPC_CheckChild1Type, MVT::v2i32,
/*12110*/           OPC_RecordChild2, // #2 = $Vm
/*12111*/           OPC_CheckChild2Type, MVT::v2i32,
/*12113*/           OPC_MoveParent,
/*12114*/           OPC_CheckType, MVT::v2i32,
/*12116*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12118*/           OPC_EmitInteger, MVT::i32, 14, 
/*12121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12124*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 568:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12135*/         /*Scope*/ 27, /*->12163*/
/*12136*/           OPC_CheckChild1Type, MVT::v16i8,
/*12138*/           OPC_RecordChild2, // #2 = $Vm
/*12139*/           OPC_CheckChild2Type, MVT::v16i8,
/*12141*/           OPC_MoveParent,
/*12142*/           OPC_CheckType, MVT::v16i8,
/*12144*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12146*/           OPC_EmitInteger, MVT::i32, 14, 
/*12149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12152*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 568:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12163*/         /*Scope*/ 27, /*->12191*/
/*12164*/           OPC_CheckChild1Type, MVT::v8i16,
/*12166*/           OPC_RecordChild2, // #2 = $Vm
/*12167*/           OPC_CheckChild2Type, MVT::v8i16,
/*12169*/           OPC_MoveParent,
/*12170*/           OPC_CheckType, MVT::v8i16,
/*12172*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12174*/           OPC_EmitInteger, MVT::i32, 14, 
/*12177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12180*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 568:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12191*/         /*Scope*/ 27, /*->12219*/
/*12192*/           OPC_CheckChild1Type, MVT::v4i32,
/*12194*/           OPC_RecordChild2, // #2 = $Vm
/*12195*/           OPC_CheckChild2Type, MVT::v4i32,
/*12197*/           OPC_MoveParent,
/*12198*/           OPC_CheckType, MVT::v4i32,
/*12200*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12202*/           OPC_EmitInteger, MVT::i32, 14, 
/*12205*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12208*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 568:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12219*/         0, /*End of Scope*/
/*12220*/       /*Scope*/ 46|128,1/*174*/, /*->12396*/
/*12222*/         OPC_CheckChild0Integer, 57|128,4/*569*/, 
/*12225*/         OPC_RecordChild1, // #1 = $Vn
/*12226*/         OPC_Scope, 27, /*->12255*/ // 6 children in Scope
/*12228*/           OPC_CheckChild1Type, MVT::v8i8,
/*12230*/           OPC_RecordChild2, // #2 = $Vm
/*12231*/           OPC_CheckChild2Type, MVT::v8i8,
/*12233*/           OPC_MoveParent,
/*12234*/           OPC_CheckType, MVT::v8i8,
/*12236*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12238*/           OPC_EmitInteger, MVT::i32, 14, 
/*12241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12244*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 569:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12255*/         /*Scope*/ 27, /*->12283*/
/*12256*/           OPC_CheckChild1Type, MVT::v4i16,
/*12258*/           OPC_RecordChild2, // #2 = $Vm
/*12259*/           OPC_CheckChild2Type, MVT::v4i16,
/*12261*/           OPC_MoveParent,
/*12262*/           OPC_CheckType, MVT::v4i16,
/*12264*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12266*/           OPC_EmitInteger, MVT::i32, 14, 
/*12269*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12272*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 569:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12283*/         /*Scope*/ 27, /*->12311*/
/*12284*/           OPC_CheckChild1Type, MVT::v2i32,
/*12286*/           OPC_RecordChild2, // #2 = $Vm
/*12287*/           OPC_CheckChild2Type, MVT::v2i32,
/*12289*/           OPC_MoveParent,
/*12290*/           OPC_CheckType, MVT::v2i32,
/*12292*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12294*/           OPC_EmitInteger, MVT::i32, 14, 
/*12297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12300*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 569:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12311*/         /*Scope*/ 27, /*->12339*/
/*12312*/           OPC_CheckChild1Type, MVT::v16i8,
/*12314*/           OPC_RecordChild2, // #2 = $Vm
/*12315*/           OPC_CheckChild2Type, MVT::v16i8,
/*12317*/           OPC_MoveParent,
/*12318*/           OPC_CheckType, MVT::v16i8,
/*12320*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12322*/           OPC_EmitInteger, MVT::i32, 14, 
/*12325*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12328*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 569:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12339*/         /*Scope*/ 27, /*->12367*/
/*12340*/           OPC_CheckChild1Type, MVT::v8i16,
/*12342*/           OPC_RecordChild2, // #2 = $Vm
/*12343*/           OPC_CheckChild2Type, MVT::v8i16,
/*12345*/           OPC_MoveParent,
/*12346*/           OPC_CheckType, MVT::v8i16,
/*12348*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12350*/           OPC_EmitInteger, MVT::i32, 14, 
/*12353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12356*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 569:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12367*/         /*Scope*/ 27, /*->12395*/
/*12368*/           OPC_CheckChild1Type, MVT::v4i32,
/*12370*/           OPC_RecordChild2, // #2 = $Vm
/*12371*/           OPC_CheckChild2Type, MVT::v4i32,
/*12373*/           OPC_MoveParent,
/*12374*/           OPC_CheckType, MVT::v4i32,
/*12376*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12378*/           OPC_EmitInteger, MVT::i32, 14, 
/*12381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12384*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 569:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12395*/         0, /*End of Scope*/
/*12396*/       0, /*End of Scope*/
/*12397*/     /*Scope*/ 7|128,4/*519*/, /*->12918*/
/*12399*/       OPC_MoveChild0,
/*12400*/       OPC_SwitchOpcode /*3 cases */, 110|128,2/*366*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->12771
/*12405*/         OPC_Scope, 52|128,1/*180*/, /*->12588*/ // 2 children in Scope
/*12408*/           OPC_CheckChild0Integer, 56|128,4/*568*/, 
/*12411*/           OPC_RecordChild1, // #0 = $Vn
/*12412*/           OPC_Scope, 28, /*->12442*/ // 6 children in Scope
/*12414*/             OPC_CheckChild1Type, MVT::v8i8,
/*12416*/             OPC_RecordChild2, // #1 = $Vm
/*12417*/             OPC_CheckChild2Type, MVT::v8i8,
/*12419*/             OPC_MoveParent,
/*12420*/             OPC_RecordChild1, // #2 = $src1
/*12421*/             OPC_CheckType, MVT::v8i8,
/*12423*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12425*/             OPC_EmitInteger, MVT::i32, 14, 
/*12428*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12431*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 568:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12442*/           /*Scope*/ 28, /*->12471*/
/*12443*/             OPC_CheckChild1Type, MVT::v4i16,
/*12445*/             OPC_RecordChild2, // #1 = $Vm
/*12446*/             OPC_CheckChild2Type, MVT::v4i16,
/*12448*/             OPC_MoveParent,
/*12449*/             OPC_RecordChild1, // #2 = $src1
/*12450*/             OPC_CheckType, MVT::v4i16,
/*12452*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12454*/             OPC_EmitInteger, MVT::i32, 14, 
/*12457*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12460*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 568:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12471*/           /*Scope*/ 28, /*->12500*/
/*12472*/             OPC_CheckChild1Type, MVT::v2i32,
/*12474*/             OPC_RecordChild2, // #1 = $Vm
/*12475*/             OPC_CheckChild2Type, MVT::v2i32,
/*12477*/             OPC_MoveParent,
/*12478*/             OPC_RecordChild1, // #2 = $src1
/*12479*/             OPC_CheckType, MVT::v2i32,
/*12481*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12483*/             OPC_EmitInteger, MVT::i32, 14, 
/*12486*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12489*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 568:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12500*/           /*Scope*/ 28, /*->12529*/
/*12501*/             OPC_CheckChild1Type, MVT::v16i8,
/*12503*/             OPC_RecordChild2, // #1 = $Vm
/*12504*/             OPC_CheckChild2Type, MVT::v16i8,
/*12506*/             OPC_MoveParent,
/*12507*/             OPC_RecordChild1, // #2 = $src1
/*12508*/             OPC_CheckType, MVT::v16i8,
/*12510*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12512*/             OPC_EmitInteger, MVT::i32, 14, 
/*12515*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12518*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 568:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12529*/           /*Scope*/ 28, /*->12558*/
/*12530*/             OPC_CheckChild1Type, MVT::v8i16,
/*12532*/             OPC_RecordChild2, // #1 = $Vm
/*12533*/             OPC_CheckChild2Type, MVT::v8i16,
/*12535*/             OPC_MoveParent,
/*12536*/             OPC_RecordChild1, // #2 = $src1
/*12537*/             OPC_CheckType, MVT::v8i16,
/*12539*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12541*/             OPC_EmitInteger, MVT::i32, 14, 
/*12544*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12547*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 568:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12558*/           /*Scope*/ 28, /*->12587*/
/*12559*/             OPC_CheckChild1Type, MVT::v4i32,
/*12561*/             OPC_RecordChild2, // #1 = $Vm
/*12562*/             OPC_CheckChild2Type, MVT::v4i32,
/*12564*/             OPC_MoveParent,
/*12565*/             OPC_RecordChild1, // #2 = $src1
/*12566*/             OPC_CheckType, MVT::v4i32,
/*12568*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12570*/             OPC_EmitInteger, MVT::i32, 14, 
/*12573*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12576*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 568:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12587*/           0, /*End of Scope*/
/*12588*/         /*Scope*/ 52|128,1/*180*/, /*->12770*/
/*12590*/           OPC_CheckChild0Integer, 57|128,4/*569*/, 
/*12593*/           OPC_RecordChild1, // #0 = $Vn
/*12594*/           OPC_Scope, 28, /*->12624*/ // 6 children in Scope
/*12596*/             OPC_CheckChild1Type, MVT::v8i8,
/*12598*/             OPC_RecordChild2, // #1 = $Vm
/*12599*/             OPC_CheckChild2Type, MVT::v8i8,
/*12601*/             OPC_MoveParent,
/*12602*/             OPC_RecordChild1, // #2 = $src1
/*12603*/             OPC_CheckType, MVT::v8i8,
/*12605*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12607*/             OPC_EmitInteger, MVT::i32, 14, 
/*12610*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12613*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 569:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12624*/           /*Scope*/ 28, /*->12653*/
/*12625*/             OPC_CheckChild1Type, MVT::v4i16,
/*12627*/             OPC_RecordChild2, // #1 = $Vm
/*12628*/             OPC_CheckChild2Type, MVT::v4i16,
/*12630*/             OPC_MoveParent,
/*12631*/             OPC_RecordChild1, // #2 = $src1
/*12632*/             OPC_CheckType, MVT::v4i16,
/*12634*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12636*/             OPC_EmitInteger, MVT::i32, 14, 
/*12639*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12642*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 569:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12653*/           /*Scope*/ 28, /*->12682*/
/*12654*/             OPC_CheckChild1Type, MVT::v2i32,
/*12656*/             OPC_RecordChild2, // #1 = $Vm
/*12657*/             OPC_CheckChild2Type, MVT::v2i32,
/*12659*/             OPC_MoveParent,
/*12660*/             OPC_RecordChild1, // #2 = $src1
/*12661*/             OPC_CheckType, MVT::v2i32,
/*12663*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12665*/             OPC_EmitInteger, MVT::i32, 14, 
/*12668*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12671*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 569:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12682*/           /*Scope*/ 28, /*->12711*/
/*12683*/             OPC_CheckChild1Type, MVT::v16i8,
/*12685*/             OPC_RecordChild2, // #1 = $Vm
/*12686*/             OPC_CheckChild2Type, MVT::v16i8,
/*12688*/             OPC_MoveParent,
/*12689*/             OPC_RecordChild1, // #2 = $src1
/*12690*/             OPC_CheckType, MVT::v16i8,
/*12692*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12694*/             OPC_EmitInteger, MVT::i32, 14, 
/*12697*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12700*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 569:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*12711*/           /*Scope*/ 28, /*->12740*/
/*12712*/             OPC_CheckChild1Type, MVT::v8i16,
/*12714*/             OPC_RecordChild2, // #1 = $Vm
/*12715*/             OPC_CheckChild2Type, MVT::v8i16,
/*12717*/             OPC_MoveParent,
/*12718*/             OPC_RecordChild1, // #2 = $src1
/*12719*/             OPC_CheckType, MVT::v8i16,
/*12721*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12723*/             OPC_EmitInteger, MVT::i32, 14, 
/*12726*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12729*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 569:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*12740*/           /*Scope*/ 28, /*->12769*/
/*12741*/             OPC_CheckChild1Type, MVT::v4i32,
/*12743*/             OPC_RecordChild2, // #1 = $Vm
/*12744*/             OPC_CheckChild2Type, MVT::v4i32,
/*12746*/             OPC_MoveParent,
/*12747*/             OPC_RecordChild1, // #2 = $src1
/*12748*/             OPC_CheckType, MVT::v4i32,
/*12750*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12752*/             OPC_EmitInteger, MVT::i32, 14, 
/*12755*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12758*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 569:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*12769*/           0, /*End of Scope*/
/*12770*/         0, /*End of Scope*/
/*12771*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::SIGN_EXTEND),// ->12844
/*12774*/         OPC_RecordChild0, // #0 = $Vn
/*12775*/         OPC_MoveParent,
/*12776*/         OPC_MoveChild1,
/*12777*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*12780*/         OPC_RecordChild0, // #1 = $Vm
/*12781*/         OPC_MoveParent,
/*12782*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->12803
/*12785*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12787*/           OPC_EmitInteger, MVT::i32, 14, 
/*12790*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12793*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12803*/         /*SwitchType*/ 18, MVT::v4i32,// ->12823
/*12805*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12807*/           OPC_EmitInteger, MVT::i32, 14, 
/*12810*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12813*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12823*/         /*SwitchType*/ 18, MVT::v2i64,// ->12843
/*12825*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12827*/           OPC_EmitInteger, MVT::i32, 14, 
/*12830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12833*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12843*/         0, // EndSwitchType
/*12844*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::ZERO_EXTEND),// ->12917
/*12847*/         OPC_RecordChild0, // #0 = $Vn
/*12848*/         OPC_MoveParent,
/*12849*/         OPC_MoveChild1,
/*12850*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*12853*/         OPC_RecordChild0, // #1 = $Vm
/*12854*/         OPC_MoveParent,
/*12855*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->12876
/*12858*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12860*/           OPC_EmitInteger, MVT::i32, 14, 
/*12863*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12866*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*12876*/         /*SwitchType*/ 18, MVT::v4i32,// ->12896
/*12878*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12880*/           OPC_EmitInteger, MVT::i32, 14, 
/*12883*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12886*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*12896*/         /*SwitchType*/ 18, MVT::v2i64,// ->12916
/*12898*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12900*/           OPC_EmitInteger, MVT::i32, 14, 
/*12903*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12906*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12916*/         0, // EndSwitchType
/*12917*/       0, // EndSwitchOpcode
/*12918*/     /*Scope*/ 28|128,6/*796*/, /*->13716*/
/*12920*/       OPC_RecordChild0, // #0 = $src1
/*12921*/       OPC_MoveChild1,
/*12922*/       OPC_SwitchOpcode /*4 cases */, 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->13121
/*12927*/         OPC_RecordChild0, // #1 = $Vm
/*12928*/         OPC_RecordChild1, // #2 = $SIMM
/*12929*/         OPC_MoveChild1,
/*12930*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12933*/         OPC_MoveParent,
/*12934*/         OPC_MoveParent,
/*12935*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->12959
/*12938*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12940*/           OPC_EmitConvertToTarget, 2,
/*12942*/           OPC_EmitInteger, MVT::i32, 14, 
/*12945*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12948*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*12959*/         /*SwitchType*/ 21, MVT::v4i16,// ->12982
/*12961*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12963*/           OPC_EmitConvertToTarget, 2,
/*12965*/           OPC_EmitInteger, MVT::i32, 14, 
/*12968*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12971*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*12982*/         /*SwitchType*/ 21, MVT::v2i32,// ->13005
/*12984*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*12986*/           OPC_EmitConvertToTarget, 2,
/*12988*/           OPC_EmitInteger, MVT::i32, 14, 
/*12991*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12994*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13005*/         /*SwitchType*/ 21, MVT::v1i64,// ->13028
/*13007*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13009*/           OPC_EmitConvertToTarget, 2,
/*13011*/           OPC_EmitInteger, MVT::i32, 14, 
/*13014*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13017*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13028*/         /*SwitchType*/ 21, MVT::v16i8,// ->13051
/*13030*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13032*/           OPC_EmitConvertToTarget, 2,
/*13034*/           OPC_EmitInteger, MVT::i32, 14, 
/*13037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13040*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13051*/         /*SwitchType*/ 21, MVT::v8i16,// ->13074
/*13053*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13055*/           OPC_EmitConvertToTarget, 2,
/*13057*/           OPC_EmitInteger, MVT::i32, 14, 
/*13060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13063*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13074*/         /*SwitchType*/ 21, MVT::v4i32,// ->13097
/*13076*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13078*/           OPC_EmitConvertToTarget, 2,
/*13080*/           OPC_EmitInteger, MVT::i32, 14, 
/*13083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13086*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13097*/         /*SwitchType*/ 21, MVT::v2i64,// ->13120
/*13099*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13101*/           OPC_EmitConvertToTarget, 2,
/*13103*/           OPC_EmitInteger, MVT::i32, 14, 
/*13106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13109*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13120*/         0, // EndSwitchType
/*13121*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->13319
/*13125*/         OPC_RecordChild0, // #1 = $Vm
/*13126*/         OPC_RecordChild1, // #2 = $SIMM
/*13127*/         OPC_MoveChild1,
/*13128*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13131*/         OPC_MoveParent,
/*13132*/         OPC_MoveParent,
/*13133*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13157
/*13136*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13138*/           OPC_EmitConvertToTarget, 2,
/*13140*/           OPC_EmitInteger, MVT::i32, 14, 
/*13143*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13146*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13157*/         /*SwitchType*/ 21, MVT::v4i16,// ->13180
/*13159*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13161*/           OPC_EmitConvertToTarget, 2,
/*13163*/           OPC_EmitInteger, MVT::i32, 14, 
/*13166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13169*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13180*/         /*SwitchType*/ 21, MVT::v2i32,// ->13203
/*13182*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13184*/           OPC_EmitConvertToTarget, 2,
/*13186*/           OPC_EmitInteger, MVT::i32, 14, 
/*13189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13192*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13203*/         /*SwitchType*/ 21, MVT::v1i64,// ->13226
/*13205*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13207*/           OPC_EmitConvertToTarget, 2,
/*13209*/           OPC_EmitInteger, MVT::i32, 14, 
/*13212*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13215*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13226*/         /*SwitchType*/ 21, MVT::v16i8,// ->13249
/*13228*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13230*/           OPC_EmitConvertToTarget, 2,
/*13232*/           OPC_EmitInteger, MVT::i32, 14, 
/*13235*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13238*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13249*/         /*SwitchType*/ 21, MVT::v8i16,// ->13272
/*13251*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13253*/           OPC_EmitConvertToTarget, 2,
/*13255*/           OPC_EmitInteger, MVT::i32, 14, 
/*13258*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13261*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13272*/         /*SwitchType*/ 21, MVT::v4i32,// ->13295
/*13274*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13276*/           OPC_EmitConvertToTarget, 2,
/*13278*/           OPC_EmitInteger, MVT::i32, 14, 
/*13281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13284*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13295*/         /*SwitchType*/ 21, MVT::v2i64,// ->13318
/*13297*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13299*/           OPC_EmitConvertToTarget, 2,
/*13301*/           OPC_EmitInteger, MVT::i32, 14, 
/*13304*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13307*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13318*/         0, // EndSwitchType
/*13319*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->13517
/*13323*/         OPC_RecordChild0, // #1 = $Vm
/*13324*/         OPC_RecordChild1, // #2 = $SIMM
/*13325*/         OPC_MoveChild1,
/*13326*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13329*/         OPC_MoveParent,
/*13330*/         OPC_MoveParent,
/*13331*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13355
/*13334*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13336*/           OPC_EmitConvertToTarget, 2,
/*13338*/           OPC_EmitInteger, MVT::i32, 14, 
/*13341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13344*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13355*/         /*SwitchType*/ 21, MVT::v4i16,// ->13378
/*13357*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13359*/           OPC_EmitConvertToTarget, 2,
/*13361*/           OPC_EmitInteger, MVT::i32, 14, 
/*13364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13367*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13378*/         /*SwitchType*/ 21, MVT::v2i32,// ->13401
/*13380*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13382*/           OPC_EmitConvertToTarget, 2,
/*13384*/           OPC_EmitInteger, MVT::i32, 14, 
/*13387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13390*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13401*/         /*SwitchType*/ 21, MVT::v1i64,// ->13424
/*13403*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13405*/           OPC_EmitConvertToTarget, 2,
/*13407*/           OPC_EmitInteger, MVT::i32, 14, 
/*13410*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13413*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13424*/         /*SwitchType*/ 21, MVT::v16i8,// ->13447
/*13426*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13428*/           OPC_EmitConvertToTarget, 2,
/*13430*/           OPC_EmitInteger, MVT::i32, 14, 
/*13433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13436*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13447*/         /*SwitchType*/ 21, MVT::v8i16,// ->13470
/*13449*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13451*/           OPC_EmitConvertToTarget, 2,
/*13453*/           OPC_EmitInteger, MVT::i32, 14, 
/*13456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13459*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13470*/         /*SwitchType*/ 21, MVT::v4i32,// ->13493
/*13472*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13474*/           OPC_EmitConvertToTarget, 2,
/*13476*/           OPC_EmitInteger, MVT::i32, 14, 
/*13479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13482*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13493*/         /*SwitchType*/ 21, MVT::v2i64,// ->13516
/*13495*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13497*/           OPC_EmitConvertToTarget, 2,
/*13499*/           OPC_EmitInteger, MVT::i32, 14, 
/*13502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13505*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13516*/         0, // EndSwitchType
/*13517*/       /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->13715
/*13521*/         OPC_RecordChild0, // #1 = $Vm
/*13522*/         OPC_RecordChild1, // #2 = $SIMM
/*13523*/         OPC_MoveChild1,
/*13524*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13527*/         OPC_MoveParent,
/*13528*/         OPC_MoveParent,
/*13529*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13553
/*13532*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13534*/           OPC_EmitConvertToTarget, 2,
/*13536*/           OPC_EmitInteger, MVT::i32, 14, 
/*13539*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13542*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13553*/         /*SwitchType*/ 21, MVT::v4i16,// ->13576
/*13555*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13557*/           OPC_EmitConvertToTarget, 2,
/*13559*/           OPC_EmitInteger, MVT::i32, 14, 
/*13562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13565*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13576*/         /*SwitchType*/ 21, MVT::v2i32,// ->13599
/*13578*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13580*/           OPC_EmitConvertToTarget, 2,
/*13582*/           OPC_EmitInteger, MVT::i32, 14, 
/*13585*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13588*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13599*/         /*SwitchType*/ 21, MVT::v1i64,// ->13622
/*13601*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13603*/           OPC_EmitConvertToTarget, 2,
/*13605*/           OPC_EmitInteger, MVT::i32, 14, 
/*13608*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13611*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13622*/         /*SwitchType*/ 21, MVT::v16i8,// ->13645
/*13624*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13626*/           OPC_EmitConvertToTarget, 2,
/*13628*/           OPC_EmitInteger, MVT::i32, 14, 
/*13631*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13634*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13645*/         /*SwitchType*/ 21, MVT::v8i16,// ->13668
/*13647*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13649*/           OPC_EmitConvertToTarget, 2,
/*13651*/           OPC_EmitInteger, MVT::i32, 14, 
/*13654*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13657*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13668*/         /*SwitchType*/ 21, MVT::v4i32,// ->13691
/*13670*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13672*/           OPC_EmitConvertToTarget, 2,
/*13674*/           OPC_EmitInteger, MVT::i32, 14, 
/*13677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13680*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13691*/         /*SwitchType*/ 21, MVT::v2i64,// ->13714
/*13693*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13695*/           OPC_EmitConvertToTarget, 2,
/*13697*/           OPC_EmitInteger, MVT::i32, 14, 
/*13700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13703*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13714*/         0, // EndSwitchType
/*13715*/       0, // EndSwitchOpcode
/*13716*/     /*Scope*/ 31|128,6/*799*/, /*->14517*/
/*13718*/       OPC_MoveChild0,
/*13719*/       OPC_SwitchOpcode /*4 cases */, 67|128,1/*195*/, TARGET_VAL(ARMISD::VSHRs),// ->13919
/*13724*/         OPC_RecordChild0, // #0 = $Vm
/*13725*/         OPC_RecordChild1, // #1 = $SIMM
/*13726*/         OPC_MoveChild1,
/*13727*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13730*/         OPC_MoveParent,
/*13731*/         OPC_MoveParent,
/*13732*/         OPC_RecordChild1, // #2 = $src1
/*13733*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13757
/*13736*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13738*/           OPC_EmitConvertToTarget, 1,
/*13740*/           OPC_EmitInteger, MVT::i32, 14, 
/*13743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13746*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13757*/         /*SwitchType*/ 21, MVT::v4i16,// ->13780
/*13759*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13761*/           OPC_EmitConvertToTarget, 1,
/*13763*/           OPC_EmitInteger, MVT::i32, 14, 
/*13766*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13769*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13780*/         /*SwitchType*/ 21, MVT::v2i32,// ->13803
/*13782*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13784*/           OPC_EmitConvertToTarget, 1,
/*13786*/           OPC_EmitInteger, MVT::i32, 14, 
/*13789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13792*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*13803*/         /*SwitchType*/ 21, MVT::v1i64,// ->13826
/*13805*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13807*/           OPC_EmitConvertToTarget, 1,
/*13809*/           OPC_EmitInteger, MVT::i32, 14, 
/*13812*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13815*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*13826*/         /*SwitchType*/ 21, MVT::v16i8,// ->13849
/*13828*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13830*/           OPC_EmitConvertToTarget, 1,
/*13832*/           OPC_EmitInteger, MVT::i32, 14, 
/*13835*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13838*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*13849*/         /*SwitchType*/ 21, MVT::v8i16,// ->13872
/*13851*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13853*/           OPC_EmitConvertToTarget, 1,
/*13855*/           OPC_EmitInteger, MVT::i32, 14, 
/*13858*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13861*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*13872*/         /*SwitchType*/ 21, MVT::v4i32,// ->13895
/*13874*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13876*/           OPC_EmitConvertToTarget, 1,
/*13878*/           OPC_EmitInteger, MVT::i32, 14, 
/*13881*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13884*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*13895*/         /*SwitchType*/ 21, MVT::v2i64,// ->13918
/*13897*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13899*/           OPC_EmitConvertToTarget, 1,
/*13901*/           OPC_EmitInteger, MVT::i32, 14, 
/*13904*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13907*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*13918*/         0, // EndSwitchType
/*13919*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VSHRu),// ->14118
/*13923*/         OPC_RecordChild0, // #0 = $Vm
/*13924*/         OPC_RecordChild1, // #1 = $SIMM
/*13925*/         OPC_MoveChild1,
/*13926*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13929*/         OPC_MoveParent,
/*13930*/         OPC_MoveParent,
/*13931*/         OPC_RecordChild1, // #2 = $src1
/*13932*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->13956
/*13935*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13937*/           OPC_EmitConvertToTarget, 1,
/*13939*/           OPC_EmitInteger, MVT::i32, 14, 
/*13942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13945*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*13956*/         /*SwitchType*/ 21, MVT::v4i16,// ->13979
/*13958*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13960*/           OPC_EmitConvertToTarget, 1,
/*13962*/           OPC_EmitInteger, MVT::i32, 14, 
/*13965*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13968*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*13979*/         /*SwitchType*/ 21, MVT::v2i32,// ->14002
/*13981*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*13983*/           OPC_EmitConvertToTarget, 1,
/*13985*/           OPC_EmitInteger, MVT::i32, 14, 
/*13988*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13991*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*14002*/         /*SwitchType*/ 21, MVT::v1i64,// ->14025
/*14004*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14006*/           OPC_EmitConvertToTarget, 1,
/*14008*/           OPC_EmitInteger, MVT::i32, 14, 
/*14011*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14014*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*14025*/         /*SwitchType*/ 21, MVT::v16i8,// ->14048
/*14027*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14029*/           OPC_EmitConvertToTarget, 1,
/*14031*/           OPC_EmitInteger, MVT::i32, 14, 
/*14034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14037*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*14048*/         /*SwitchType*/ 21, MVT::v8i16,// ->14071
/*14050*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14052*/           OPC_EmitConvertToTarget, 1,
/*14054*/           OPC_EmitInteger, MVT::i32, 14, 
/*14057*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14060*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*14071*/         /*SwitchType*/ 21, MVT::v4i32,// ->14094
/*14073*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14075*/           OPC_EmitConvertToTarget, 1,
/*14077*/           OPC_EmitInteger, MVT::i32, 14, 
/*14080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14083*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*14094*/         /*SwitchType*/ 21, MVT::v2i64,// ->14117
/*14096*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14098*/           OPC_EmitConvertToTarget, 1,
/*14100*/           OPC_EmitInteger, MVT::i32, 14, 
/*14103*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14106*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*14117*/         0, // EndSwitchType
/*14118*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VRSHRs),// ->14317
/*14122*/         OPC_RecordChild0, // #0 = $Vm
/*14123*/         OPC_RecordChild1, // #1 = $SIMM
/*14124*/         OPC_MoveChild1,
/*14125*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*14128*/         OPC_MoveParent,
/*14129*/         OPC_MoveParent,
/*14130*/         OPC_RecordChild1, // #2 = $src1
/*14131*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->14155
/*14134*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14136*/           OPC_EmitConvertToTarget, 1,
/*14138*/           OPC_EmitInteger, MVT::i32, 14, 
/*14141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14144*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*14155*/         /*SwitchType*/ 21, MVT::v4i16,// ->14178
/*14157*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14159*/           OPC_EmitConvertToTarget, 1,
/*14161*/           OPC_EmitInteger, MVT::i32, 14, 
/*14164*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14167*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*14178*/         /*SwitchType*/ 21, MVT::v2i32,// ->14201
/*14180*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14182*/           OPC_EmitConvertToTarget, 1,
/*14184*/           OPC_EmitInteger, MVT::i32, 14, 
/*14187*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14190*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*14201*/         /*SwitchType*/ 21, MVT::v1i64,// ->14224
/*14203*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14205*/           OPC_EmitConvertToTarget, 1,
/*14207*/           OPC_EmitInteger, MVT::i32, 14, 
/*14210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14213*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*14224*/         /*SwitchType*/ 21, MVT::v16i8,// ->14247
/*14226*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14228*/           OPC_EmitConvertToTarget, 1,
/*14230*/           OPC_EmitInteger, MVT::i32, 14, 
/*14233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14236*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*14247*/         /*SwitchType*/ 21, MVT::v8i16,// ->14270
/*14249*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14251*/           OPC_EmitConvertToTarget, 1,
/*14253*/           OPC_EmitInteger, MVT::i32, 14, 
/*14256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14259*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*14270*/         /*SwitchType*/ 21, MVT::v4i32,// ->14293
/*14272*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14274*/           OPC_EmitConvertToTarget, 1,
/*14276*/           OPC_EmitInteger, MVT::i32, 14, 
/*14279*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14282*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*14293*/         /*SwitchType*/ 21, MVT::v2i64,// ->14316
/*14295*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14297*/           OPC_EmitConvertToTarget, 1,
/*14299*/           OPC_EmitInteger, MVT::i32, 14, 
/*14302*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14305*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*14316*/         0, // EndSwitchType
/*14317*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VRSHRu),// ->14516
/*14321*/         OPC_RecordChild0, // #0 = $Vm
/*14322*/         OPC_RecordChild1, // #1 = $SIMM
/*14323*/         OPC_MoveChild1,
/*14324*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*14327*/         OPC_MoveParent,
/*14328*/         OPC_MoveParent,
/*14329*/         OPC_RecordChild1, // #2 = $src1
/*14330*/         OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->14354
/*14333*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14335*/           OPC_EmitConvertToTarget, 1,
/*14337*/           OPC_EmitInteger, MVT::i32, 14, 
/*14340*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14343*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*14354*/         /*SwitchType*/ 21, MVT::v4i16,// ->14377
/*14356*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14358*/           OPC_EmitConvertToTarget, 1,
/*14360*/           OPC_EmitInteger, MVT::i32, 14, 
/*14363*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14366*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*14377*/         /*SwitchType*/ 21, MVT::v2i32,// ->14400
/*14379*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14381*/           OPC_EmitConvertToTarget, 1,
/*14383*/           OPC_EmitInteger, MVT::i32, 14, 
/*14386*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14389*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*14400*/         /*SwitchType*/ 21, MVT::v1i64,// ->14423
/*14402*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14404*/           OPC_EmitConvertToTarget, 1,
/*14406*/           OPC_EmitInteger, MVT::i32, 14, 
/*14409*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14412*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*14423*/         /*SwitchType*/ 21, MVT::v16i8,// ->14446
/*14425*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14427*/           OPC_EmitConvertToTarget, 1,
/*14429*/           OPC_EmitInteger, MVT::i32, 14, 
/*14432*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14435*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*14446*/         /*SwitchType*/ 21, MVT::v8i16,// ->14469
/*14448*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14450*/           OPC_EmitConvertToTarget, 1,
/*14452*/           OPC_EmitInteger, MVT::i32, 14, 
/*14455*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14458*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*14469*/         /*SwitchType*/ 21, MVT::v4i32,// ->14492
/*14471*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14473*/           OPC_EmitConvertToTarget, 1,
/*14475*/           OPC_EmitInteger, MVT::i32, 14, 
/*14478*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14481*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*14492*/         /*SwitchType*/ 21, MVT::v2i64,// ->14515
/*14494*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14496*/           OPC_EmitConvertToTarget, 1,
/*14498*/           OPC_EmitInteger, MVT::i32, 14, 
/*14501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14504*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*14515*/         0, // EndSwitchType
/*14516*/       0, // EndSwitchOpcode
/*14517*/     /*Scope*/ 57|128,3/*441*/, /*->14960*/
/*14519*/       OPC_RecordChild0, // #0 = $Vn
/*14520*/       OPC_MoveChild1,
/*14521*/       OPC_SwitchOpcode /*5 cases */, 64, TARGET_VAL(ISD::SIGN_EXTEND),// ->14589
/*14525*/         OPC_RecordChild0, // #1 = $Vm
/*14526*/         OPC_MoveParent,
/*14527*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->14548
/*14530*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14532*/           OPC_EmitInteger, MVT::i32, 14, 
/*14535*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14538*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14548*/         /*SwitchType*/ 18, MVT::v4i32,// ->14568
/*14550*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14552*/           OPC_EmitInteger, MVT::i32, 14, 
/*14555*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14558*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*14568*/         /*SwitchType*/ 18, MVT::v2i64,// ->14588
/*14570*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14572*/           OPC_EmitInteger, MVT::i32, 14, 
/*14575*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14578*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*14588*/         0, // EndSwitchType
/*14589*/       /*SwitchOpcode*/ 64, TARGET_VAL(ISD::ZERO_EXTEND),// ->14656
/*14592*/         OPC_RecordChild0, // #1 = $Vm
/*14593*/         OPC_MoveParent,
/*14594*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->14615
/*14597*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14599*/           OPC_EmitInteger, MVT::i32, 14, 
/*14602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14605*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14615*/         /*SwitchType*/ 18, MVT::v4i32,// ->14635
/*14617*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14619*/           OPC_EmitInteger, MVT::i32, 14, 
/*14622*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14625*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*14635*/         /*SwitchType*/ 18, MVT::v2i64,// ->14655
/*14637*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14639*/           OPC_EmitInteger, MVT::i32, 14, 
/*14642*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14645*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*14655*/         0, // EndSwitchType
/*14656*/       /*SwitchOpcode*/ 3|128,1/*131*/, TARGET_VAL(ISD::MUL),// ->14791
/*14660*/         OPC_RecordChild0, // #1 = $Vn
/*14661*/         OPC_RecordChild1, // #2 = $Vm
/*14662*/         OPC_MoveParent,
/*14663*/         OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->14685
/*14666*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14668*/           OPC_EmitInteger, MVT::i32, 14, 
/*14671*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14674*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14685*/         /*SwitchType*/ 19, MVT::v4i16,// ->14706
/*14687*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14689*/           OPC_EmitInteger, MVT::i32, 14, 
/*14692*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14695*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14706*/         /*SwitchType*/ 19, MVT::v2i32,// ->14727
/*14708*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14710*/           OPC_EmitInteger, MVT::i32, 14, 
/*14713*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14716*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14727*/         /*SwitchType*/ 19, MVT::v16i8,// ->14748
/*14729*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14731*/           OPC_EmitInteger, MVT::i32, 14, 
/*14734*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14737*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*14748*/         /*SwitchType*/ 19, MVT::v8i16,// ->14769
/*14750*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14752*/           OPC_EmitInteger, MVT::i32, 14, 
/*14755*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14758*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*14769*/         /*SwitchType*/ 19, MVT::v4i32,// ->14790
/*14771*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14773*/           OPC_EmitInteger, MVT::i32, 14, 
/*14776*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14779*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14790*/         0, // EndSwitchType
/*14791*/       /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLs),// ->14875
/*14794*/         OPC_RecordChild0, // #1 = $Vn
/*14795*/         OPC_Scope, 25, /*->14822*/ // 3 children in Scope
/*14797*/           OPC_CheckChild0Type, MVT::v8i8,
/*14799*/           OPC_RecordChild1, // #2 = $Vm
/*14800*/           OPC_MoveParent,
/*14801*/           OPC_CheckType, MVT::v8i16,
/*14803*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14805*/           OPC_EmitInteger, MVT::i32, 14, 
/*14808*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14811*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14822*/         /*Scope*/ 25, /*->14848*/
/*14823*/           OPC_CheckChild0Type, MVT::v4i16,
/*14825*/           OPC_RecordChild1, // #2 = $Vm
/*14826*/           OPC_MoveParent,
/*14827*/           OPC_CheckType, MVT::v4i32,
/*14829*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14831*/           OPC_EmitInteger, MVT::i32, 14, 
/*14834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14837*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14848*/         /*Scope*/ 25, /*->14874*/
/*14849*/           OPC_CheckChild0Type, MVT::v2i32,
/*14851*/           OPC_RecordChild1, // #2 = $Vm
/*14852*/           OPC_MoveParent,
/*14853*/           OPC_CheckType, MVT::v2i64,
/*14855*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14857*/           OPC_EmitInteger, MVT::i32, 14, 
/*14860*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14863*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14874*/         0, /*End of Scope*/
/*14875*/       /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLu),// ->14959
/*14878*/         OPC_RecordChild0, // #1 = $Vn
/*14879*/         OPC_Scope, 25, /*->14906*/ // 3 children in Scope
/*14881*/           OPC_CheckChild0Type, MVT::v8i8,
/*14883*/           OPC_RecordChild1, // #2 = $Vm
/*14884*/           OPC_MoveParent,
/*14885*/           OPC_CheckType, MVT::v8i16,
/*14887*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14889*/           OPC_EmitInteger, MVT::i32, 14, 
/*14892*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14895*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*14906*/         /*Scope*/ 25, /*->14932*/
/*14907*/           OPC_CheckChild0Type, MVT::v4i16,
/*14909*/           OPC_RecordChild1, // #2 = $Vm
/*14910*/           OPC_MoveParent,
/*14911*/           OPC_CheckType, MVT::v4i32,
/*14913*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14915*/           OPC_EmitInteger, MVT::i32, 14, 
/*14918*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14921*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*14932*/         /*Scope*/ 25, /*->14958*/
/*14933*/           OPC_CheckChild0Type, MVT::v2i32,
/*14935*/           OPC_RecordChild1, // #2 = $Vm
/*14936*/           OPC_MoveParent,
/*14937*/           OPC_CheckType, MVT::v2i64,
/*14939*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14941*/           OPC_EmitInteger, MVT::i32, 14, 
/*14944*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14947*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14958*/         0, /*End of Scope*/
/*14959*/       0, // EndSwitchOpcode
/*14960*/     /*Scope*/ 65|128,3/*449*/, /*->15411*/
/*14962*/       OPC_MoveChild0,
/*14963*/       OPC_SwitchOpcode /*5 cases */, 65, TARGET_VAL(ISD::SIGN_EXTEND),// ->15032
/*14967*/         OPC_RecordChild0, // #0 = $Vm
/*14968*/         OPC_MoveParent,
/*14969*/         OPC_RecordChild1, // #1 = $Vn
/*14970*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->14991
/*14973*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14975*/           OPC_EmitInteger, MVT::i32, 14, 
/*14978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14981*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*14991*/         /*SwitchType*/ 18, MVT::v4i32,// ->15011
/*14993*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*14995*/           OPC_EmitInteger, MVT::i32, 14, 
/*14998*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15001*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*15011*/         /*SwitchType*/ 18, MVT::v2i64,// ->15031
/*15013*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15015*/           OPC_EmitInteger, MVT::i32, 14, 
/*15018*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15021*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*15031*/         0, // EndSwitchType
/*15032*/       /*SwitchOpcode*/ 65, TARGET_VAL(ISD::ZERO_EXTEND),// ->15100
/*15035*/         OPC_RecordChild0, // #0 = $Vm
/*15036*/         OPC_MoveParent,
/*15037*/         OPC_RecordChild1, // #1 = $Vn
/*15038*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->15059
/*15041*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15043*/           OPC_EmitInteger, MVT::i32, 14, 
/*15046*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15049*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*15059*/         /*SwitchType*/ 18, MVT::v4i32,// ->15079
/*15061*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15063*/           OPC_EmitInteger, MVT::i32, 14, 
/*15066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15069*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*15079*/         /*SwitchType*/ 18, MVT::v2i64,// ->15099
/*15081*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15083*/           OPC_EmitInteger, MVT::i32, 14, 
/*15086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15089*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*15099*/         0, // EndSwitchType
/*15100*/       /*SwitchOpcode*/ 4|128,1/*132*/, TARGET_VAL(ISD::MUL),// ->15236
/*15104*/         OPC_RecordChild0, // #0 = $Vn
/*15105*/         OPC_RecordChild1, // #1 = $Vm
/*15106*/         OPC_MoveParent,
/*15107*/         OPC_RecordChild1, // #2 = $src1
/*15108*/         OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->15130
/*15111*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15113*/           OPC_EmitInteger, MVT::i32, 14, 
/*15116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15119*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15130*/         /*SwitchType*/ 19, MVT::v4i16,// ->15151
/*15132*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15134*/           OPC_EmitInteger, MVT::i32, 14, 
/*15137*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15140*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15151*/         /*SwitchType*/ 19, MVT::v2i32,// ->15172
/*15153*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15155*/           OPC_EmitInteger, MVT::i32, 14, 
/*15158*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15161*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15172*/         /*SwitchType*/ 19, MVT::v16i8,// ->15193
/*15174*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15176*/           OPC_EmitInteger, MVT::i32, 14, 
/*15179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15182*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*15193*/         /*SwitchType*/ 19, MVT::v8i16,// ->15214
/*15195*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15197*/           OPC_EmitInteger, MVT::i32, 14, 
/*15200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15203*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*15214*/         /*SwitchType*/ 19, MVT::v4i32,// ->15235
/*15216*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15218*/           OPC_EmitInteger, MVT::i32, 14, 
/*15221*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15224*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15235*/         0, // EndSwitchType
/*15236*/       /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->15323
/*15239*/         OPC_RecordChild0, // #0 = $Vn
/*15240*/         OPC_Scope, 26, /*->15268*/ // 3 children in Scope
/*15242*/           OPC_CheckChild0Type, MVT::v8i8,
/*15244*/           OPC_RecordChild1, // #1 = $Vm
/*15245*/           OPC_MoveParent,
/*15246*/           OPC_RecordChild1, // #2 = $src1
/*15247*/           OPC_CheckType, MVT::v8i16,
/*15249*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15251*/           OPC_EmitInteger, MVT::i32, 14, 
/*15254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15257*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15268*/         /*Scope*/ 26, /*->15295*/
/*15269*/           OPC_CheckChild0Type, MVT::v4i16,
/*15271*/           OPC_RecordChild1, // #1 = $Vm
/*15272*/           OPC_MoveParent,
/*15273*/           OPC_RecordChild1, // #2 = $src1
/*15274*/           OPC_CheckType, MVT::v4i32,
/*15276*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15278*/           OPC_EmitInteger, MVT::i32, 14, 
/*15281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15284*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15295*/         /*Scope*/ 26, /*->15322*/
/*15296*/           OPC_CheckChild0Type, MVT::v2i32,
/*15298*/           OPC_RecordChild1, // #1 = $Vm
/*15299*/           OPC_MoveParent,
/*15300*/           OPC_RecordChild1, // #2 = $src1
/*15301*/           OPC_CheckType, MVT::v2i64,
/*15303*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15305*/           OPC_EmitInteger, MVT::i32, 14, 
/*15308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15311*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15322*/         0, /*End of Scope*/
/*15323*/       /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->15410
/*15326*/         OPC_RecordChild0, // #0 = $Vn
/*15327*/         OPC_Scope, 26, /*->15355*/ // 3 children in Scope
/*15329*/           OPC_CheckChild0Type, MVT::v8i8,
/*15331*/           OPC_RecordChild1, // #1 = $Vm
/*15332*/           OPC_MoveParent,
/*15333*/           OPC_RecordChild1, // #2 = $src1
/*15334*/           OPC_CheckType, MVT::v8i16,
/*15336*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15338*/           OPC_EmitInteger, MVT::i32, 14, 
/*15341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15344*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15355*/         /*Scope*/ 26, /*->15382*/
/*15356*/           OPC_CheckChild0Type, MVT::v4i16,
/*15358*/           OPC_RecordChild1, // #1 = $Vm
/*15359*/           OPC_MoveParent,
/*15360*/           OPC_RecordChild1, // #2 = $src1
/*15361*/           OPC_CheckType, MVT::v4i32,
/*15363*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15365*/           OPC_EmitInteger, MVT::i32, 14, 
/*15368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15371*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15382*/         /*Scope*/ 26, /*->15409*/
/*15383*/           OPC_CheckChild0Type, MVT::v2i32,
/*15385*/           OPC_RecordChild1, // #1 = $Vm
/*15386*/           OPC_MoveParent,
/*15387*/           OPC_RecordChild1, // #2 = $src1
/*15388*/           OPC_CheckType, MVT::v2i64,
/*15390*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15392*/           OPC_EmitInteger, MVT::i32, 14, 
/*15395*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15398*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15409*/         0, /*End of Scope*/
/*15410*/       0, // EndSwitchOpcode
/*15411*/     /*Scope*/ 36|128,1/*164*/, /*->15577*/
/*15413*/       OPC_RecordChild0, // #0 = $Vn
/*15414*/       OPC_RecordChild1, // #1 = $Vm
/*15415*/       OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->15436
/*15418*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15420*/         OPC_EmitInteger, MVT::i32, 14, 
/*15423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15426*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*15436*/       /*SwitchType*/ 18, MVT::v4i16,// ->15456
/*15438*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15440*/         OPC_EmitInteger, MVT::i32, 14, 
/*15443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15446*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*15456*/       /*SwitchType*/ 18, MVT::v2i32,// ->15476
/*15458*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15460*/         OPC_EmitInteger, MVT::i32, 14, 
/*15463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15466*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*15476*/       /*SwitchType*/ 18, MVT::v16i8,// ->15496
/*15478*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15480*/         OPC_EmitInteger, MVT::i32, 14, 
/*15483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15486*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*15496*/       /*SwitchType*/ 18, MVT::v8i16,// ->15516
/*15498*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15500*/         OPC_EmitInteger, MVT::i32, 14, 
/*15503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15506*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*15516*/       /*SwitchType*/ 18, MVT::v4i32,// ->15536
/*15518*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15520*/         OPC_EmitInteger, MVT::i32, 14, 
/*15523*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15526*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15536*/       /*SwitchType*/ 18, MVT::v1i64,// ->15556
/*15538*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15540*/         OPC_EmitInteger, MVT::i32, 14, 
/*15543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15546*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*15556*/       /*SwitchType*/ 18, MVT::v2i64,// ->15576
/*15558*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*15560*/         OPC_EmitInteger, MVT::i32, 14, 
/*15563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15566*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15576*/       0, // EndSwitchType
/*15577*/     0, /*End of Scope*/
/*15578*/   /*SwitchOpcode*/ 37|128,19/*2469*/, TARGET_VAL(ISD::AND),// ->18051
/*15582*/     OPC_Scope, 63, /*->15647*/ // 35 children in Scope
/*15584*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15589*/       OPC_MoveChild0,
/*15590*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*15593*/       OPC_RecordChild0, // #0 = $Src
/*15594*/       OPC_CheckChild1Integer, 8, 
/*15596*/       OPC_CheckChild1Type, MVT::i32,
/*15598*/       OPC_MoveParent,
/*15599*/       OPC_CheckType, MVT::i32,
/*15601*/       OPC_Scope, 21, /*->15624*/ // 2 children in Scope
/*15603*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15605*/         OPC_EmitInteger, MVT::i32, 1, 
/*15608*/         OPC_EmitInteger, MVT::i32, 14, 
/*15611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15614*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*15624*/       /*Scope*/ 21, /*->15646*/
/*15625*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15627*/         OPC_EmitInteger, MVT::i32, 1, 
/*15630*/         OPC_EmitInteger, MVT::i32, 14, 
/*15633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15636*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*15646*/       0, /*End of Scope*/
/*15647*/     /*Scope*/ 44, /*->15692*/
/*15648*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15651*/       OPC_MoveChild0,
/*15652*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15655*/       OPC_RecordChild0, // #0 = $Rm
/*15656*/       OPC_RecordChild1, // #1 = $rot
/*15657*/       OPC_MoveChild1,
/*15658*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15661*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15663*/       OPC_CheckType, MVT::i32,
/*15665*/       OPC_MoveParent,
/*15666*/       OPC_MoveParent,
/*15667*/       OPC_CheckType, MVT::i32,
/*15669*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15671*/       OPC_EmitConvertToTarget, 1,
/*15673*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15676*/       OPC_EmitInteger, MVT::i32, 14, 
/*15679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15682*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15692*/     /*Scope*/ 45, /*->15738*/
/*15693*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15697*/       OPC_MoveChild0,
/*15698*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15701*/       OPC_RecordChild0, // #0 = $Rm
/*15702*/       OPC_RecordChild1, // #1 = $rot
/*15703*/       OPC_MoveChild1,
/*15704*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15707*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15709*/       OPC_CheckType, MVT::i32,
/*15711*/       OPC_MoveParent,
/*15712*/       OPC_MoveParent,
/*15713*/       OPC_CheckType, MVT::i32,
/*15715*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15717*/       OPC_EmitConvertToTarget, 1,
/*15719*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15722*/       OPC_EmitInteger, MVT::i32, 14, 
/*15725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15728*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15738*/     /*Scope*/ 46, /*->15785*/
/*15739*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15744*/       OPC_MoveChild0,
/*15745*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15748*/       OPC_RecordChild0, // #0 = $Rm
/*15749*/       OPC_RecordChild1, // #1 = $rot
/*15750*/       OPC_MoveChild1,
/*15751*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15754*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15756*/       OPC_CheckType, MVT::i32,
/*15758*/       OPC_MoveParent,
/*15759*/       OPC_MoveParent,
/*15760*/       OPC_CheckType, MVT::i32,
/*15762*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15764*/       OPC_EmitConvertToTarget, 1,
/*15766*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15769*/       OPC_EmitInteger, MVT::i32, 14, 
/*15772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15775*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*15785*/     /*Scope*/ 44, /*->15830*/
/*15786*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15789*/       OPC_MoveChild0,
/*15790*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15793*/       OPC_RecordChild0, // #0 = $Rm
/*15794*/       OPC_RecordChild1, // #1 = $rot
/*15795*/       OPC_MoveChild1,
/*15796*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15799*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15801*/       OPC_CheckType, MVT::i32,
/*15803*/       OPC_MoveParent,
/*15804*/       OPC_MoveParent,
/*15805*/       OPC_CheckType, MVT::i32,
/*15807*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15809*/       OPC_EmitConvertToTarget, 1,
/*15811*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15814*/       OPC_EmitInteger, MVT::i32, 14, 
/*15817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15820*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*15830*/     /*Scope*/ 45, /*->15876*/
/*15831*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15835*/       OPC_MoveChild0,
/*15836*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15839*/       OPC_RecordChild0, // #0 = $Rm
/*15840*/       OPC_RecordChild1, // #1 = $rot
/*15841*/       OPC_MoveChild1,
/*15842*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15845*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15847*/       OPC_CheckType, MVT::i32,
/*15849*/       OPC_MoveParent,
/*15850*/       OPC_MoveParent,
/*15851*/       OPC_CheckType, MVT::i32,
/*15853*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15855*/       OPC_EmitConvertToTarget, 1,
/*15857*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15860*/       OPC_EmitInteger, MVT::i32, 14, 
/*15863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15866*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*15876*/     /*Scope*/ 46, /*->15923*/
/*15877*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15882*/       OPC_MoveChild0,
/*15883*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15886*/       OPC_RecordChild0, // #0 = $Rm
/*15887*/       OPC_RecordChild1, // #1 = $rot
/*15888*/       OPC_MoveChild1,
/*15889*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15892*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*15894*/       OPC_CheckType, MVT::i32,
/*15896*/       OPC_MoveParent,
/*15897*/       OPC_MoveParent,
/*15898*/       OPC_CheckType, MVT::i32,
/*15900*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15902*/       OPC_EmitConvertToTarget, 1,
/*15904*/       OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*15907*/       OPC_EmitInteger, MVT::i32, 14, 
/*15910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15913*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*15923*/     /*Scope*/ 27, /*->15951*/
/*15924*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*15927*/       OPC_RecordChild0, // #0 = $Src
/*15928*/       OPC_CheckType, MVT::i32,
/*15930*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15932*/       OPC_EmitInteger, MVT::i32, 0, 
/*15935*/       OPC_EmitInteger, MVT::i32, 14, 
/*15938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15941*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*15951*/     /*Scope*/ 28, /*->15980*/
/*15952*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*15956*/       OPC_RecordChild0, // #0 = $Src
/*15957*/       OPC_CheckType, MVT::i32,
/*15959*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15961*/       OPC_EmitInteger, MVT::i32, 0, 
/*15964*/       OPC_EmitInteger, MVT::i32, 14, 
/*15967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15970*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*15980*/     /*Scope*/ 29, /*->16010*/
/*15981*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*15986*/       OPC_RecordChild0, // #0 = $Src
/*15987*/       OPC_CheckType, MVT::i32,
/*15989*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15991*/       OPC_EmitInteger, MVT::i32, 0, 
/*15994*/       OPC_EmitInteger, MVT::i32, 14, 
/*15997*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16000*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*16010*/     /*Scope*/ 27, /*->16038*/
/*16011*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16014*/       OPC_RecordChild0, // #0 = $Rm
/*16015*/       OPC_CheckType, MVT::i32,
/*16017*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16019*/       OPC_EmitInteger, MVT::i32, 0, 
/*16022*/       OPC_EmitInteger, MVT::i32, 14, 
/*16025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16028*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*16038*/     /*Scope*/ 28, /*->16067*/
/*16039*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16043*/       OPC_RecordChild0, // #0 = $Rm
/*16044*/       OPC_CheckType, MVT::i32,
/*16046*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16048*/       OPC_EmitInteger, MVT::i32, 0, 
/*16051*/       OPC_EmitInteger, MVT::i32, 14, 
/*16054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16057*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*16067*/     /*Scope*/ 29, /*->16097*/
/*16068*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16073*/       OPC_RecordChild0, // #0 = $Rm
/*16074*/       OPC_CheckType, MVT::i32,
/*16076*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*16078*/       OPC_EmitInteger, MVT::i32, 0, 
/*16081*/       OPC_EmitInteger, MVT::i32, 14, 
/*16084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16087*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*16097*/     /*Scope*/ 47, /*->16145*/
/*16098*/       OPC_RecordChild0, // #0 = $Rn
/*16099*/       OPC_MoveChild1,
/*16100*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16103*/       OPC_RecordChild0, // #1 = $shift
/*16104*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16115*/       OPC_MoveParent,
/*16116*/       OPC_CheckType, MVT::i32,
/*16118*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16120*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*16123*/       OPC_EmitInteger, MVT::i32, 14, 
/*16126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16132*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsr), 0,
                    MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16145*/     /*Scope*/ 39, /*->16185*/
/*16146*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16149*/       OPC_MoveChild0,
/*16150*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16153*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16154*/       OPC_CheckFoldableChainNode,
/*16155*/       OPC_CheckChild1Integer, 32|128,4/*544*/, 
/*16158*/       OPC_RecordChild2, // #1 = $addr
/*16159*/       OPC_CheckChild2Type, MVT::i32,
/*16161*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*16163*/       OPC_MoveParent,
/*16164*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*16166*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16169*/       OPC_EmitMergeInputChains1_0,
/*16170*/       OPC_EmitInteger, MVT::i32, 14, 
/*16173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16176*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 544:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*16185*/     /*Scope*/ 40, /*->16226*/
/*16186*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16190*/       OPC_MoveChild0,
/*16191*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16194*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16195*/       OPC_CheckFoldableChainNode,
/*16196*/       OPC_CheckChild1Integer, 32|128,4/*544*/, 
/*16199*/       OPC_RecordChild2, // #1 = $addr
/*16200*/       OPC_CheckChild2Type, MVT::i32,
/*16202*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*16204*/       OPC_MoveParent,
/*16205*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*16207*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16210*/       OPC_EmitMergeInputChains1_0,
/*16211*/       OPC_EmitInteger, MVT::i32, 14, 
/*16214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16217*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 544:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*16226*/     /*Scope*/ 39, /*->16266*/
/*16227*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16230*/       OPC_MoveChild0,
/*16231*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16234*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16235*/       OPC_CheckFoldableChainNode,
/*16236*/       OPC_CheckChild1Integer, 26|128,4/*538*/, 
/*16239*/       OPC_RecordChild2, // #1 = $addr
/*16240*/       OPC_CheckChild2Type, MVT::i32,
/*16242*/       OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*16244*/       OPC_MoveParent,
/*16245*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*16247*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16250*/       OPC_EmitMergeInputChains1_0,
/*16251*/       OPC_EmitInteger, MVT::i32, 14, 
/*16254*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16257*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 538:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*16266*/     /*Scope*/ 40, /*->16307*/
/*16267*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16271*/       OPC_MoveChild0,
/*16272*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16275*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16276*/       OPC_CheckFoldableChainNode,
/*16277*/       OPC_CheckChild1Integer, 26|128,4/*538*/, 
/*16280*/       OPC_RecordChild2, // #1 = $addr
/*16281*/       OPC_CheckChild2Type, MVT::i32,
/*16283*/       OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*16285*/       OPC_MoveParent,
/*16286*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*16288*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16291*/       OPC_EmitMergeInputChains1_0,
/*16292*/       OPC_EmitInteger, MVT::i32, 14, 
/*16295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16298*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 538:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*16307*/     /*Scope*/ 47, /*->16355*/
/*16308*/       OPC_MoveChild0,
/*16309*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16312*/       OPC_RecordChild0, // #0 = $shift
/*16313*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16324*/       OPC_MoveParent,
/*16325*/       OPC_RecordChild1, // #1 = $Rn
/*16326*/       OPC_CheckType, MVT::i32,
/*16328*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16330*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*16333*/       OPC_EmitInteger, MVT::i32, 14, 
/*16336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16339*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16342*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsr), 0,
                    MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16355*/     /*Scope*/ 76, /*->16432*/
/*16356*/       OPC_RecordChild0, // #0 = $Rn
/*16357*/       OPC_MoveChild1,
/*16358*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16361*/       OPC_RecordChild0, // #1 = $shift
/*16362*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16373*/       OPC_MoveParent,
/*16374*/       OPC_CheckType, MVT::i32,
/*16376*/       OPC_Scope, 26, /*->16404*/ // 2 children in Scope
/*16378*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16380*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*16383*/         OPC_EmitInteger, MVT::i32, 14, 
/*16386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16392*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsi), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16404*/       /*Scope*/ 26, /*->16431*/
/*16405*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16407*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16410*/         OPC_EmitInteger, MVT::i32, 14, 
/*16413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16419*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrs), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16431*/       0, /*End of Scope*/
/*16432*/     /*Scope*/ 76, /*->16509*/
/*16433*/       OPC_MoveChild0,
/*16434*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16437*/       OPC_RecordChild0, // #0 = $shift
/*16438*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16449*/       OPC_MoveParent,
/*16450*/       OPC_RecordChild1, // #1 = $Rn
/*16451*/       OPC_CheckType, MVT::i32,
/*16453*/       OPC_Scope, 26, /*->16481*/ // 2 children in Scope
/*16455*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16457*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*16460*/         OPC_EmitInteger, MVT::i32, 14, 
/*16463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16469*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsi), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16481*/       /*Scope*/ 26, /*->16508*/
/*16482*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16484*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16487*/         OPC_EmitInteger, MVT::i32, 14, 
/*16490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16496*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrs), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16508*/       0, /*End of Scope*/
/*16509*/     /*Scope*/ 84|128,1/*212*/, /*->16723*/
/*16511*/       OPC_RecordChild0, // #0 = $Rn
/*16512*/       OPC_Scope, 30, /*->16544*/ // 4 children in Scope
/*16514*/         OPC_RecordChild1, // #1 = $shift
/*16515*/         OPC_CheckType, MVT::i32,
/*16517*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16519*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*16522*/         OPC_EmitInteger, MVT::i32, 14, 
/*16525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16531*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16544*/       /*Scope*/ 95, /*->16640*/
/*16545*/         OPC_MoveChild1,
/*16546*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16549*/         OPC_RecordChild0, // #1 = $imm
/*16550*/         OPC_MoveChild0,
/*16551*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16554*/         OPC_Scope, 41, /*->16597*/ // 2 children in Scope
/*16556*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16558*/           OPC_MoveParent,
/*16559*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16570*/           OPC_MoveParent,
/*16571*/           OPC_CheckType, MVT::i32,
/*16573*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16575*/           OPC_EmitConvertToTarget, 1,
/*16577*/           OPC_EmitInteger, MVT::i32, 14, 
/*16580*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16583*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16586*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16597*/         /*Scope*/ 41, /*->16639*/
/*16598*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16600*/           OPC_MoveParent,
/*16601*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16612*/           OPC_MoveParent,
/*16613*/           OPC_CheckType, MVT::i32,
/*16615*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16617*/           OPC_EmitConvertToTarget, 1,
/*16619*/           OPC_EmitInteger, MVT::i32, 14, 
/*16622*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16625*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16628*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16639*/         0, /*End of Scope*/
/*16640*/       /*Scope*/ 30, /*->16671*/
/*16641*/         OPC_RecordChild1, // #1 = $Rn
/*16642*/         OPC_CheckType, MVT::i32,
/*16644*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16646*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*16649*/         OPC_EmitInteger, MVT::i32, 14, 
/*16652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16658*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16671*/       /*Scope*/ 50, /*->16722*/
/*16672*/         OPC_MoveChild1,
/*16673*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16676*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16687*/         OPC_RecordChild1, // #1 = $imm
/*16688*/         OPC_MoveChild1,
/*16689*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16692*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16694*/         OPC_MoveParent,
/*16695*/         OPC_MoveParent,
/*16696*/         OPC_CheckType, MVT::i32,
/*16698*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16700*/         OPC_EmitConvertToTarget, 1,
/*16702*/         OPC_EmitInteger, MVT::i32, 14, 
/*16705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16711*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16722*/       0, /*End of Scope*/
/*16723*/     /*Scope*/ 102, /*->16826*/
/*16724*/       OPC_MoveChild0,
/*16725*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16728*/       OPC_Scope, 47, /*->16777*/ // 2 children in Scope
/*16730*/         OPC_RecordChild0, // #0 = $imm
/*16731*/         OPC_MoveChild0,
/*16732*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16735*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16737*/         OPC_MoveParent,
/*16738*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16749*/         OPC_MoveParent,
/*16750*/         OPC_RecordChild1, // #1 = $Rn
/*16751*/         OPC_CheckType, MVT::i32,
/*16753*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16755*/         OPC_EmitConvertToTarget, 0,
/*16757*/         OPC_EmitInteger, MVT::i32, 14, 
/*16760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16766*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16777*/       /*Scope*/ 47, /*->16825*/
/*16778*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16789*/         OPC_RecordChild1, // #0 = $imm
/*16790*/         OPC_MoveChild1,
/*16791*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16794*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*16796*/         OPC_MoveParent,
/*16797*/         OPC_MoveParent,
/*16798*/         OPC_RecordChild1, // #1 = $Rn
/*16799*/         OPC_CheckType, MVT::i32,
/*16801*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16803*/         OPC_EmitConvertToTarget, 0,
/*16805*/         OPC_EmitInteger, MVT::i32, 14, 
/*16808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16814*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*16825*/       0, /*End of Scope*/
/*16826*/     /*Scope*/ 51, /*->16878*/
/*16827*/       OPC_RecordChild0, // #0 = $Rn
/*16828*/       OPC_MoveChild1,
/*16829*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16832*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16843*/       OPC_RecordChild1, // #1 = $imm
/*16844*/       OPC_MoveChild1,
/*16845*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16848*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16850*/       OPC_MoveParent,
/*16851*/       OPC_MoveParent,
/*16852*/       OPC_CheckType, MVT::i32,
/*16854*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16856*/       OPC_EmitConvertToTarget, 1,
/*16858*/       OPC_EmitInteger, MVT::i32, 14, 
/*16861*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16867*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16878*/     /*Scope*/ 102, /*->16981*/
/*16879*/       OPC_MoveChild0,
/*16880*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16883*/       OPC_Scope, 47, /*->16932*/ // 2 children in Scope
/*16885*/         OPC_RecordChild0, // #0 = $imm
/*16886*/         OPC_MoveChild0,
/*16887*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16890*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16892*/         OPC_MoveParent,
/*16893*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16904*/         OPC_MoveParent,
/*16905*/         OPC_RecordChild1, // #1 = $Rn
/*16906*/         OPC_CheckType, MVT::i32,
/*16908*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16910*/         OPC_EmitConvertToTarget, 0,
/*16912*/         OPC_EmitInteger, MVT::i32, 14, 
/*16915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16921*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16932*/       /*Scope*/ 47, /*->16980*/
/*16933*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16944*/         OPC_RecordChild1, // #0 = $imm
/*16945*/         OPC_MoveChild1,
/*16946*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16949*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*16951*/         OPC_MoveParent,
/*16952*/         OPC_MoveParent,
/*16953*/         OPC_RecordChild1, // #1 = $Rn
/*16954*/         OPC_CheckType, MVT::i32,
/*16956*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*16958*/         OPC_EmitConvertToTarget, 0,
/*16960*/         OPC_EmitInteger, MVT::i32, 14, 
/*16963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16969*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*16980*/       0, /*End of Scope*/
/*16981*/     /*Scope*/ 80|128,1/*208*/, /*->17191*/
/*16983*/       OPC_RecordChild0, // #0 = $Rn
/*16984*/       OPC_Scope, 113, /*->17099*/ // 2 children in Scope
/*16986*/         OPC_RecordChild1, // #1 = $shift
/*16987*/         OPC_CheckType, MVT::i32,
/*16989*/         OPC_Scope, 26, /*->17017*/ // 4 children in Scope
/*16991*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16993*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*16996*/           OPC_EmitInteger, MVT::i32, 14, 
/*16999*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17005*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17017*/         /*Scope*/ 26, /*->17044*/
/*17018*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17020*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17023*/           OPC_EmitInteger, MVT::i32, 14, 
/*17026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17029*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17032*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17044*/         /*Scope*/ 26, /*->17071*/
/*17045*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17047*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*17050*/           OPC_EmitInteger, MVT::i32, 14, 
/*17053*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17056*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17059*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17071*/         /*Scope*/ 26, /*->17098*/
/*17072*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17074*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17077*/           OPC_EmitInteger, MVT::i32, 14, 
/*17080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17083*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17086*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17098*/         0, /*End of Scope*/
/*17099*/       /*Scope*/ 90, /*->17190*/
/*17100*/         OPC_MoveChild1,
/*17101*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17104*/         OPC_RecordChild0, // #1 = $Rm
/*17105*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17116*/         OPC_MoveParent,
/*17117*/         OPC_CheckType, MVT::i32,
/*17119*/         OPC_Scope, 22, /*->17143*/ // 3 children in Scope
/*17121*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17123*/           OPC_EmitInteger, MVT::i32, 14, 
/*17126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17132*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17143*/         /*Scope*/ 22, /*->17166*/
/*17144*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17146*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17149*/           OPC_EmitInteger, MVT::i32, 14, 
/*17152*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17155*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBIC), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17166*/         /*Scope*/ 22, /*->17189*/
/*17167*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17169*/           OPC_EmitInteger, MVT::i32, 14, 
/*17172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17175*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17178*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17189*/         0, /*End of Scope*/
/*17190*/       0, /*End of Scope*/
/*17191*/     /*Scope*/ 91, /*->17283*/
/*17192*/       OPC_MoveChild0,
/*17193*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17196*/       OPC_RecordChild0, // #0 = $Rm
/*17197*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17208*/       OPC_MoveParent,
/*17209*/       OPC_RecordChild1, // #1 = $Rn
/*17210*/       OPC_CheckType, MVT::i32,
/*17212*/       OPC_Scope, 22, /*->17236*/ // 3 children in Scope
/*17214*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17216*/         OPC_EmitInteger, MVT::i32, 14, 
/*17219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17225*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrr), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17236*/       /*Scope*/ 22, /*->17259*/
/*17237*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17239*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17242*/         OPC_EmitInteger, MVT::i32, 14, 
/*17245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBIC), 0,
                      MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17259*/       /*Scope*/ 22, /*->17282*/
/*17260*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17262*/         OPC_EmitInteger, MVT::i32, 14, 
/*17265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17268*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17271*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrr), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17282*/       0, /*End of Scope*/
/*17283*/     /*Scope*/ 38, /*->17322*/
/*17284*/       OPC_RecordChild0, // #0 = $src
/*17285*/       OPC_RecordChild1, // #1 = $imm
/*17286*/       OPC_MoveChild1,
/*17287*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17290*/       OPC_CheckPredicate, 25, // Predicate_mod_imm_not
/*17292*/       OPC_MoveParent,
/*17293*/       OPC_CheckType, MVT::i32,
/*17295*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17297*/       OPC_EmitConvertToTarget, 1,
/*17299*/       OPC_EmitNodeXForm, 9, 2, // imm_not_XFORM
/*17302*/       OPC_EmitInteger, MVT::i32, 14, 
/*17305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17308*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17311*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                    MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 8
                // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*17322*/     /*Scope*/ 23, /*->17346*/
/*17323*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17326*/       OPC_RecordChild0, // #0 = $Rm
/*17327*/       OPC_CheckType, MVT::i32,
/*17329*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17331*/       OPC_EmitInteger, MVT::i32, 14, 
/*17334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17337*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tUXTB), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*17346*/     /*Scope*/ 24, /*->17371*/
/*17347*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17351*/       OPC_RecordChild0, // #0 = $Rm
/*17352*/       OPC_CheckType, MVT::i32,
/*17354*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17356*/       OPC_EmitInteger, MVT::i32, 14, 
/*17359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17362*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tUXTH), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*17371*/     /*Scope*/ 15|128,3/*399*/, /*->17772*/
/*17373*/       OPC_RecordChild0, // #0 = $src
/*17374*/       OPC_Scope, 37, /*->17413*/ // 4 children in Scope
/*17376*/         OPC_RecordChild1, // #1 = $imm
/*17377*/         OPC_MoveChild1,
/*17378*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17381*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*17383*/         OPC_MoveParent,
/*17384*/         OPC_CheckType, MVT::i32,
/*17386*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17388*/         OPC_EmitConvertToTarget, 1,
/*17390*/         OPC_EmitNodeXForm, 1, 2, // t2_so_imm_not_XFORM
/*17393*/         OPC_EmitInteger, MVT::i32, 14, 
/*17396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17402*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*17413*/       /*Scope*/ 41, /*->17455*/
/*17414*/         OPC_MoveChild0,
/*17415*/         OPC_CheckPredicate, 26, // Predicate_top16Zero
/*17417*/         OPC_MoveParent,
/*17418*/         OPC_RecordChild1, // #1 = $imm
/*17419*/         OPC_MoveChild1,
/*17420*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17423*/         OPC_CheckPredicate, 27, // Predicate_t2_so_imm_notSext
/*17425*/         OPC_MoveParent,
/*17426*/         OPC_CheckType, MVT::i32,
/*17428*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17430*/         OPC_EmitConvertToTarget, 1,
/*17432*/         OPC_EmitNodeXForm, 10, 2, // t2_so_imm_notSext16_XFORM
/*17435*/         OPC_EmitInteger, MVT::i32, 14, 
/*17438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17444*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*17455*/       /*Scope*/ 68|128,1/*196*/, /*->17653*/
/*17457*/         OPC_RecordChild1, // #1 = $imm
/*17458*/         OPC_Scope, 118, /*->17578*/ // 2 children in Scope
/*17460*/           OPC_MoveChild1,
/*17461*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17464*/           OPC_Scope, 29, /*->17495*/ // 4 children in Scope
/*17466*/             OPC_CheckPredicate, 7, // Predicate_mod_imm
/*17468*/             OPC_MoveParent,
/*17469*/             OPC_CheckType, MVT::i32,
/*17471*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17473*/             OPC_EmitConvertToTarget, 1,
/*17475*/             OPC_EmitInteger, MVT::i32, 14, 
/*17478*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17481*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17484*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17495*/           /*Scope*/ 25, /*->17521*/
/*17496*/             OPC_CheckPredicate, 28, // Predicate_bf_inv_mask_imm
/*17498*/             OPC_MoveParent,
/*17499*/             OPC_CheckType, MVT::i32,
/*17501*/             OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*17503*/             OPC_EmitConvertToTarget, 1,
/*17505*/             OPC_EmitInteger, MVT::i32, 14, 
/*17508*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17511*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::BFC), 0,
                          MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*17521*/           /*Scope*/ 29, /*->17551*/
/*17522*/             OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*17524*/             OPC_MoveParent,
/*17525*/             OPC_CheckType, MVT::i32,
/*17527*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17529*/             OPC_EmitConvertToTarget, 1,
/*17531*/             OPC_EmitInteger, MVT::i32, 14, 
/*17534*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17537*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17540*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17551*/           /*Scope*/ 25, /*->17577*/
/*17552*/             OPC_CheckPredicate, 28, // Predicate_bf_inv_mask_imm
/*17554*/             OPC_MoveParent,
/*17555*/             OPC_CheckType, MVT::i32,
/*17557*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17559*/             OPC_EmitConvertToTarget, 1,
/*17561*/             OPC_EmitInteger, MVT::i32, 14, 
/*17564*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17567*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BFC), 0,
                          MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*17577*/           0, /*End of Scope*/
/*17578*/         /*Scope*/ 73, /*->17652*/
/*17579*/           OPC_CheckType, MVT::i32,
/*17581*/           OPC_Scope, 22, /*->17605*/ // 3 children in Scope
/*17583*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17585*/             OPC_EmitInteger, MVT::i32, 14, 
/*17588*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17591*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17594*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17605*/           /*Scope*/ 22, /*->17628*/
/*17606*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17608*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17611*/             OPC_EmitInteger, MVT::i32, 14, 
/*17614*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17617*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tAND), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17628*/           /*Scope*/ 22, /*->17651*/
/*17629*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*17631*/             OPC_EmitInteger, MVT::i32, 14, 
/*17634*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17637*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17640*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17651*/           0, /*End of Scope*/
/*17652*/         0, /*End of Scope*/
/*17653*/       /*Scope*/ 117, /*->17771*/
/*17654*/         OPC_MoveChild1,
/*17655*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17658*/         OPC_Scope, 68, /*->17728*/ // 2 children in Scope
/*17660*/           OPC_RecordChild0, // #1 = $Vm
/*17661*/           OPC_MoveChild1,
/*17662*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17665*/           OPC_MoveChild0,
/*17666*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17669*/           OPC_MoveChild0,
/*17670*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17673*/           OPC_MoveParent,
/*17674*/           OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17676*/           OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->17702
/*17679*/             OPC_MoveParent,
/*17680*/             OPC_MoveParent,
/*17681*/             OPC_MoveParent,
/*17682*/             OPC_CheckType, MVT::v2i32,
/*17684*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17686*/             OPC_EmitInteger, MVT::i32, 14, 
/*17689*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17692*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                          MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17702*/           /*SwitchType*/ 23, MVT::v16i8,// ->17727
/*17704*/             OPC_MoveParent,
/*17705*/             OPC_MoveParent,
/*17706*/             OPC_MoveParent,
/*17707*/             OPC_CheckType, MVT::v4i32,
/*17709*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17711*/             OPC_EmitInteger, MVT::i32, 14, 
/*17714*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17717*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17727*/           0, // EndSwitchType
/*17728*/         /*Scope*/ 41, /*->17770*/
/*17729*/           OPC_MoveChild0,
/*17730*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17733*/           OPC_MoveChild0,
/*17734*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17737*/           OPC_MoveChild0,
/*17738*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17741*/           OPC_MoveParent,
/*17742*/           OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17744*/           OPC_CheckType, MVT::v8i8,
/*17746*/           OPC_MoveParent,
/*17747*/           OPC_MoveParent,
/*17748*/           OPC_RecordChild1, // #1 = $Vm
/*17749*/           OPC_MoveParent,
/*17750*/           OPC_CheckType, MVT::v2i32,
/*17752*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17754*/           OPC_EmitInteger, MVT::i32, 14, 
/*17757*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17760*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17770*/         0, /*End of Scope*/
/*17771*/       0, /*End of Scope*/
/*17772*/     /*Scope*/ 92, /*->17865*/
/*17773*/       OPC_MoveChild0,
/*17774*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17777*/       OPC_Scope, 42, /*->17821*/ // 2 children in Scope
/*17779*/         OPC_RecordChild0, // #0 = $Vm
/*17780*/         OPC_MoveChild1,
/*17781*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17784*/         OPC_MoveChild0,
/*17785*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17788*/         OPC_MoveChild0,
/*17789*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17792*/         OPC_MoveParent,
/*17793*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17795*/         OPC_CheckType, MVT::v8i8,
/*17797*/         OPC_MoveParent,
/*17798*/         OPC_MoveParent,
/*17799*/         OPC_MoveParent,
/*17800*/         OPC_RecordChild1, // #1 = $Vn
/*17801*/         OPC_CheckType, MVT::v2i32,
/*17803*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17805*/         OPC_EmitInteger, MVT::i32, 14, 
/*17808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17811*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17821*/       /*Scope*/ 42, /*->17864*/
/*17822*/         OPC_MoveChild0,
/*17823*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17826*/         OPC_MoveChild0,
/*17827*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17830*/         OPC_MoveChild0,
/*17831*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17834*/         OPC_MoveParent,
/*17835*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17837*/         OPC_CheckType, MVT::v8i8,
/*17839*/         OPC_MoveParent,
/*17840*/         OPC_MoveParent,
/*17841*/         OPC_RecordChild1, // #0 = $Vm
/*17842*/         OPC_MoveParent,
/*17843*/         OPC_RecordChild1, // #1 = $Vn
/*17844*/         OPC_CheckType, MVT::v2i32,
/*17846*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17848*/         OPC_EmitInteger, MVT::i32, 14, 
/*17851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17854*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17864*/       0, /*End of Scope*/
/*17865*/     /*Scope*/ 46, /*->17912*/
/*17866*/       OPC_RecordChild0, // #0 = $Vn
/*17867*/       OPC_MoveChild1,
/*17868*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17871*/       OPC_MoveChild0,
/*17872*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17875*/       OPC_MoveChild0,
/*17876*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17879*/       OPC_MoveChild0,
/*17880*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17883*/       OPC_MoveParent,
/*17884*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17886*/       OPC_CheckType, MVT::v16i8,
/*17888*/       OPC_MoveParent,
/*17889*/       OPC_MoveParent,
/*17890*/       OPC_RecordChild1, // #1 = $Vm
/*17891*/       OPC_MoveParent,
/*17892*/       OPC_CheckType, MVT::v4i32,
/*17894*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17896*/       OPC_EmitInteger, MVT::i32, 14, 
/*17899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17902*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17912*/     /*Scope*/ 92, /*->18005*/
/*17913*/       OPC_MoveChild0,
/*17914*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17917*/       OPC_Scope, 42, /*->17961*/ // 2 children in Scope
/*17919*/         OPC_RecordChild0, // #0 = $Vm
/*17920*/         OPC_MoveChild1,
/*17921*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17924*/         OPC_MoveChild0,
/*17925*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17928*/         OPC_MoveChild0,
/*17929*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17932*/         OPC_MoveParent,
/*17933*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17935*/         OPC_CheckType, MVT::v16i8,
/*17937*/         OPC_MoveParent,
/*17938*/         OPC_MoveParent,
/*17939*/         OPC_MoveParent,
/*17940*/         OPC_RecordChild1, // #1 = $Vn
/*17941*/         OPC_CheckType, MVT::v4i32,
/*17943*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17945*/         OPC_EmitInteger, MVT::i32, 14, 
/*17948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17951*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17961*/       /*Scope*/ 42, /*->18004*/
/*17962*/         OPC_MoveChild0,
/*17963*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17966*/         OPC_MoveChild0,
/*17967*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17970*/         OPC_MoveChild0,
/*17971*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17974*/         OPC_MoveParent,
/*17975*/         OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*17977*/         OPC_CheckType, MVT::v16i8,
/*17979*/         OPC_MoveParent,
/*17980*/         OPC_MoveParent,
/*17981*/         OPC_RecordChild1, // #0 = $Vm
/*17982*/         OPC_MoveParent,
/*17983*/         OPC_RecordChild1, // #1 = $Vn
/*17984*/         OPC_CheckType, MVT::v4i32,
/*17986*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*17988*/         OPC_EmitInteger, MVT::i32, 14, 
/*17991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17994*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18004*/       0, /*End of Scope*/
/*18005*/     /*Scope*/ 44, /*->18050*/
/*18006*/       OPC_RecordChild0, // #0 = $Vn
/*18007*/       OPC_RecordChild1, // #1 = $Vm
/*18008*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->18029
/*18011*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18013*/         OPC_EmitInteger, MVT::i32, 14, 
/*18016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18019*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VANDd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18029*/       /*SwitchType*/ 18, MVT::v4i32,// ->18049
/*18031*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18033*/         OPC_EmitInteger, MVT::i32, 14, 
/*18036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18039*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VANDq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18049*/       0, // EndSwitchType
/*18050*/     0, /*End of Scope*/
/*18051*/   /*SwitchOpcode*/ 79|128,2/*335*/, TARGET_VAL(ISD::SRL),// ->18390
/*18055*/     OPC_Scope, 18|128,1/*146*/, /*->18204*/ // 3 children in Scope
/*18058*/       OPC_MoveChild0,
/*18059*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*18062*/       OPC_MoveChild0,
/*18063*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*18066*/       OPC_RecordMemRef,
/*18067*/       OPC_RecordNode, // #0 = 'ld' chained node
/*18068*/       OPC_CheckFoldableChainNode,
/*18069*/       OPC_RecordChild1, // #1 = $addr
/*18070*/       OPC_CheckChild1Type, MVT::i32,
/*18072*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*18074*/       OPC_CheckPredicate, 30, // Predicate_extload
/*18076*/       OPC_CheckPredicate, 31, // Predicate_extloadi16
/*18078*/       OPC_MoveParent,
/*18079*/       OPC_MoveParent,
/*18080*/       OPC_CheckChild1Integer, 16, 
/*18082*/       OPC_CheckChild1Type, MVT::i32,
/*18084*/       OPC_CheckType, MVT::i32,
/*18086*/       OPC_Scope, 38, /*->18126*/ // 2 children in Scope
/*18088*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*18090*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*18093*/         OPC_EmitMergeInputChains1_0,
/*18094*/         OPC_EmitInteger, MVT::i32, 14, 
/*18097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18100*/         OPC_EmitNode1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*18111*/         OPC_EmitInteger, MVT::i32, 14, 
/*18114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18117*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::REV16), 0,
                      MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*18126*/       /*Scope*/ 76, /*->18203*/
/*18127*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18129*/         OPC_Scope, 35, /*->18166*/ // 2 children in Scope
/*18131*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*18134*/           OPC_EmitMergeInputChains1_0,
/*18135*/           OPC_EmitInteger, MVT::i32, 14, 
/*18138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18141*/           OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*18151*/           OPC_EmitInteger, MVT::i32, 14, 
/*18154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18157*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                        MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*18166*/         /*Scope*/ 35, /*->18202*/
/*18167*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*18170*/           OPC_EmitMergeInputChains1_0,
/*18171*/           OPC_EmitInteger, MVT::i32, 14, 
/*18174*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18177*/           OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*18187*/           OPC_EmitInteger, MVT::i32, 14, 
/*18190*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18193*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                        MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*18202*/         0, /*End of Scope*/
/*18203*/       0, /*End of Scope*/
/*18204*/     /*Scope*/ 56, /*->18261*/
/*18205*/       OPC_RecordNode, // #0 = $src
/*18206*/       OPC_CheckType, MVT::i32,
/*18208*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18210*/       OPC_Scope, 24, /*->18236*/ // 2 children in Scope
/*18212*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*18215*/         OPC_EmitInteger, MVT::i32, 14, 
/*18218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18224*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*18236*/       /*Scope*/ 23, /*->18260*/
/*18237*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*18240*/         OPC_EmitInteger, MVT::i32, 14, 
/*18243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18249*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*18260*/       0, /*End of Scope*/
/*18261*/     /*Scope*/ 127, /*->18389*/
/*18262*/       OPC_RecordChild0, // #0 = $Rm
/*18263*/       OPC_RecordChild1, // #1 = $imm5
/*18264*/       OPC_Scope, 69, /*->18335*/ // 2 children in Scope
/*18266*/         OPC_MoveChild1,
/*18267*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18270*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*18272*/         OPC_CheckType, MVT::i32,
/*18274*/         OPC_MoveParent,
/*18275*/         OPC_CheckType, MVT::i32,
/*18277*/         OPC_Scope, 27, /*->18306*/ // 2 children in Scope
/*18279*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18281*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18284*/           OPC_EmitConvertToTarget, 1,
/*18286*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*18289*/           OPC_EmitInteger, MVT::i32, 14, 
/*18292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18295*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSRri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*18306*/         /*Scope*/ 27, /*->18334*/
/*18307*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*18309*/           OPC_EmitConvertToTarget, 1,
/*18311*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*18314*/           OPC_EmitInteger, MVT::i32, 14, 
/*18317*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18323*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*18334*/         0, /*End of Scope*/
/*18335*/       /*Scope*/ 52, /*->18388*/
/*18336*/         OPC_CheckChild1Type, MVT::i32,
/*18338*/         OPC_CheckType, MVT::i32,
/*18340*/         OPC_Scope, 22, /*->18364*/ // 2 children in Scope
/*18342*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18344*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18347*/           OPC_EmitInteger, MVT::i32, 14, 
/*18350*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18353*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSRrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18364*/         /*Scope*/ 22, /*->18387*/
/*18365*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*18367*/           OPC_EmitInteger, MVT::i32, 14, 
/*18370*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18376*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18387*/         0, /*End of Scope*/
/*18388*/       0, /*End of Scope*/
/*18389*/     0, /*End of Scope*/
/*18390*/   /*SwitchOpcode*/ 69|128,20/*2629*/, TARGET_VAL(ISD::STORE),// ->21023
/*18394*/     OPC_RecordMemRef,
/*18395*/     OPC_RecordNode, // #0 = 'st' chained node
/*18396*/     OPC_Scope, 88|128,3/*472*/, /*->18871*/ // 6 children in Scope
/*18399*/       OPC_MoveChild1,
/*18400*/       OPC_SwitchOpcode /*3 cases */, 12|128,1/*140*/, TARGET_VAL(ISD::SRL),// ->18545
/*18405*/         OPC_MoveChild0,
/*18406*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*18409*/         OPC_RecordChild0, // #1 = $Rn
/*18410*/         OPC_MoveParent,
/*18411*/         OPC_CheckChild1Integer, 16, 
/*18413*/         OPC_CheckChild1Type, MVT::i32,
/*18415*/         OPC_CheckType, MVT::i32,
/*18417*/         OPC_MoveParent,
/*18418*/         OPC_RecordChild2, // #2 = $addr
/*18419*/         OPC_CheckChild2Type, MVT::i32,
/*18421*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*18423*/         OPC_CheckPredicate, 34, // Predicate_truncstore
/*18425*/         OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*18427*/         OPC_Scope, 38, /*->18467*/ // 2 children in Scope
/*18429*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*18431*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*18434*/           OPC_EmitMergeInputChains1_0,
/*18435*/           OPC_EmitInteger, MVT::i32, 14, 
/*18438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18441*/           OPC_EmitNode1, TARGET_VAL(ARM::REV16), 0,
                        MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*18450*/           OPC_EmitInteger, MVT::i32, 14, 
/*18453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18456*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*18467*/         /*Scope*/ 76, /*->18544*/
/*18468*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18470*/           OPC_Scope, 35, /*->18507*/ // 2 children in Scope
/*18472*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*18475*/             OPC_EmitMergeInputChains1_0,
/*18476*/             OPC_EmitInteger, MVT::i32, 14, 
/*18479*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18482*/             OPC_EmitNode1, TARGET_VAL(ARM::tREV16), 0,
                          MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*18491*/             OPC_EmitInteger, MVT::i32, 14, 
/*18494*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18497*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*18507*/           /*Scope*/ 35, /*->18543*/
/*18508*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*18511*/             OPC_EmitMergeInputChains1_0,
/*18512*/             OPC_EmitInteger, MVT::i32, 14, 
/*18515*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18518*/             OPC_EmitNode1, TARGET_VAL(ARM::tREV16), 0,
                          MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*18527*/             OPC_EmitInteger, MVT::i32, 14, 
/*18530*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18533*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rr:i32:$addr)
/*18543*/           0, /*End of Scope*/
/*18544*/         0, /*End of Scope*/
/*18545*/       /*SwitchOpcode*/ 83|128,1/*211*/, TARGET_VAL(ARMISD::VGETLANEu),// ->18760
/*18549*/         OPC_RecordChild0, // #1 = $Vd
/*18550*/         OPC_Scope, 51, /*->18603*/ // 4 children in Scope
/*18552*/           OPC_CheckChild0Type, MVT::v8i8,
/*18554*/           OPC_RecordChild1, // #2 = $lane
/*18555*/           OPC_MoveChild1,
/*18556*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18559*/           OPC_MoveParent,
/*18560*/           OPC_MoveParent,
/*18561*/           OPC_RecordChild2, // #3 = $Rn
/*18562*/           OPC_RecordChild3, // #4 = $Rm
/*18563*/           OPC_CheckChild3Type, MVT::i32,
/*18565*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18567*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18569*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*18571*/           OPC_CheckType, MVT::i32,
/*18573*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18575*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18578*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18581*/           OPC_EmitMergeInputChains1_0,
/*18582*/           OPC_EmitConvertToTarget, 2,
/*18584*/           OPC_EmitInteger, MVT::i32, 14, 
/*18587*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18590*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*18603*/         /*Scope*/ 51, /*->18655*/
/*18604*/           OPC_CheckChild0Type, MVT::v4i16,
/*18606*/           OPC_RecordChild1, // #2 = $lane
/*18607*/           OPC_MoveChild1,
/*18608*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18611*/           OPC_MoveParent,
/*18612*/           OPC_MoveParent,
/*18613*/           OPC_RecordChild2, // #3 = $Rn
/*18614*/           OPC_RecordChild3, // #4 = $Rm
/*18615*/           OPC_CheckChild3Type, MVT::i32,
/*18617*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18619*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18621*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*18623*/           OPC_CheckType, MVT::i32,
/*18625*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18627*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18630*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18633*/           OPC_EmitMergeInputChains1_0,
/*18634*/           OPC_EmitConvertToTarget, 2,
/*18636*/           OPC_EmitInteger, MVT::i32, 14, 
/*18639*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18642*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*18655*/         /*Scope*/ 51, /*->18707*/
/*18656*/           OPC_CheckChild0Type, MVT::v16i8,
/*18658*/           OPC_RecordChild1, // #2 = $lane
/*18659*/           OPC_MoveChild1,
/*18660*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18663*/           OPC_MoveParent,
/*18664*/           OPC_MoveParent,
/*18665*/           OPC_RecordChild2, // #3 = $addr
/*18666*/           OPC_RecordChild3, // #4 = $offset
/*18667*/           OPC_CheckChild3Type, MVT::i32,
/*18669*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18671*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18673*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*18675*/           OPC_CheckType, MVT::i32,
/*18677*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18679*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18682*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18685*/           OPC_EmitMergeInputChains1_0,
/*18686*/           OPC_EmitConvertToTarget, 2,
/*18688*/           OPC_EmitInteger, MVT::i32, 14, 
/*18691*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18694*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*18707*/         /*Scope*/ 51, /*->18759*/
/*18708*/           OPC_CheckChild0Type, MVT::v8i16,
/*18710*/           OPC_RecordChild1, // #2 = $lane
/*18711*/           OPC_MoveChild1,
/*18712*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18715*/           OPC_MoveParent,
/*18716*/           OPC_MoveParent,
/*18717*/           OPC_RecordChild2, // #3 = $addr
/*18718*/           OPC_RecordChild3, // #4 = $offset
/*18719*/           OPC_CheckChild3Type, MVT::i32,
/*18721*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*18723*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*18725*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*18727*/           OPC_CheckType, MVT::i32,
/*18729*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18731*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18734*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18737*/           OPC_EmitMergeInputChains1_0,
/*18738*/           OPC_EmitConvertToTarget, 2,
/*18740*/           OPC_EmitInteger, MVT::i32, 14, 
/*18743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18746*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*18759*/         0, /*End of Scope*/
/*18760*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->18870
/*18763*/         OPC_RecordChild0, // #1 = $Vd
/*18764*/         OPC_Scope, 51, /*->18817*/ // 2 children in Scope
/*18766*/           OPC_CheckChild0Type, MVT::v2i32,
/*18768*/           OPC_RecordChild1, // #2 = $lane
/*18769*/           OPC_MoveChild1,
/*18770*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18773*/           OPC_MoveParent,
/*18774*/           OPC_CheckType, MVT::i32,
/*18776*/           OPC_MoveParent,
/*18777*/           OPC_RecordChild2, // #3 = $Rn
/*18778*/           OPC_RecordChild3, // #4 = $Rm
/*18779*/           OPC_CheckChild3Type, MVT::i32,
/*18781*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18783*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18785*/           OPC_CheckType, MVT::i32,
/*18787*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18789*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*18792*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*18795*/           OPC_EmitMergeInputChains1_0,
/*18796*/           OPC_EmitConvertToTarget, 2,
/*18798*/           OPC_EmitInteger, MVT::i32, 14, 
/*18801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18804*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*18817*/         /*Scope*/ 51, /*->18869*/
/*18818*/           OPC_CheckChild0Type, MVT::v4i32,
/*18820*/           OPC_RecordChild1, // #2 = $lane
/*18821*/           OPC_MoveChild1,
/*18822*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18825*/           OPC_MoveParent,
/*18826*/           OPC_CheckType, MVT::i32,
/*18828*/           OPC_MoveParent,
/*18829*/           OPC_RecordChild2, // #3 = $addr
/*18830*/           OPC_RecordChild3, // #4 = $offset
/*18831*/           OPC_CheckChild3Type, MVT::i32,
/*18833*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18835*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18837*/           OPC_CheckType, MVT::i32,
/*18839*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*18841*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*18844*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*18847*/           OPC_EmitMergeInputChains1_0,
/*18848*/           OPC_EmitConvertToTarget, 2,
/*18850*/           OPC_EmitInteger, MVT::i32, 14, 
/*18853*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18856*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*18869*/         0, /*End of Scope*/
/*18870*/       0, // EndSwitchOpcode
/*18871*/     /*Scope*/ 125|128,1/*253*/, /*->19126*/
/*18873*/       OPC_RecordChild1, // #1 = $src
/*18874*/       OPC_CheckChild1Type, MVT::i32,
/*18876*/       OPC_RecordChild2, // #2 = $addr
/*18877*/       OPC_Scope, 86, /*->18965*/ // 2 children in Scope
/*18879*/         OPC_CheckChild2Type, MVT::i32,
/*18881*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*18883*/         OPC_Scope, 24, /*->18909*/ // 2 children in Scope
/*18885*/           OPC_CheckPredicate, 38, // Predicate_store
/*18887*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18889*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18892*/           OPC_EmitMergeInputChains1_0,
/*18893*/           OPC_EmitInteger, MVT::i32, 14, 
/*18896*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18899*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*18909*/         /*Scope*/ 54, /*->18964*/
/*18910*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*18912*/           OPC_Scope, 24, /*->18938*/ // 2 children in Scope
/*18914*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*18916*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18918*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18921*/             OPC_EmitMergeInputChains1_0,
/*18922*/             OPC_EmitInteger, MVT::i32, 14, 
/*18925*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18928*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*18938*/           /*Scope*/ 24, /*->18963*/
/*18939*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*18941*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18943*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*18946*/             OPC_EmitMergeInputChains1_0,
/*18947*/             OPC_EmitInteger, MVT::i32, 14, 
/*18950*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18953*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*18963*/           0, /*End of Scope*/
/*18964*/         0, /*End of Scope*/
/*18965*/       /*Scope*/ 30|128,1/*158*/, /*->19125*/
/*18967*/         OPC_RecordChild3, // #3 = $offset
/*18968*/         OPC_CheckChild3Type, MVT::i32,
/*18970*/         OPC_CheckType, MVT::i32,
/*18972*/         OPC_Scope, 57, /*->19031*/ // 2 children in Scope
/*18974*/           OPC_CheckPredicate, 38, // Predicate_istore
/*18976*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*18978*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18980*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*18983*/           OPC_Scope, 22, /*->19007*/ // 2 children in Scope
/*18985*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*18988*/             OPC_EmitMergeInputChains1_0,
/*18989*/             OPC_EmitInteger, MVT::i32, 14, 
/*18992*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18995*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*19007*/           /*Scope*/ 22, /*->19030*/
/*19008*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*19011*/             OPC_EmitMergeInputChains1_0,
/*19012*/             OPC_EmitInteger, MVT::i32, 14, 
/*19015*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19018*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*19030*/           0, /*End of Scope*/
/*19031*/         /*Scope*/ 92, /*->19124*/
/*19032*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19034*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19036*/           OPC_Scope, 55, /*->19093*/ // 2 children in Scope
/*19038*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19040*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19042*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*19045*/             OPC_Scope, 22, /*->19069*/ // 2 children in Scope
/*19047*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*19050*/               OPC_EmitMergeInputChains1_0,
/*19051*/               OPC_EmitInteger, MVT::i32, 14, 
/*19054*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19057*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*19069*/             /*Scope*/ 22, /*->19092*/
/*19070*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*19073*/               OPC_EmitMergeInputChains1_0,
/*19074*/               OPC_EmitInteger, MVT::i32, 14, 
/*19077*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19080*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*19092*/             0, /*End of Scope*/
/*19093*/           /*Scope*/ 29, /*->19123*/
/*19094*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*19096*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19098*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*19101*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*19104*/             OPC_EmitMergeInputChains1_0,
/*19105*/             OPC_EmitInteger, MVT::i32, 14, 
/*19108*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19111*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*19123*/           0, /*End of Scope*/
/*19124*/         0, /*End of Scope*/
/*19125*/       0, /*End of Scope*/
/*19126*/     /*Scope*/ 109|128,2/*365*/, /*->19493*/
/*19128*/       OPC_MoveChild1,
/*19129*/       OPC_SwitchOpcode /*2 cases */, 51|128,1/*179*/, TARGET_VAL(ARMISD::VGETLANEu),// ->19313
/*19134*/         OPC_RecordChild0, // #1 = $Vd
/*19135*/         OPC_Scope, 43, /*->19180*/ // 4 children in Scope
/*19137*/           OPC_CheckChild0Type, MVT::v8i8,
/*19139*/           OPC_RecordChild1, // #2 = $lane
/*19140*/           OPC_MoveChild1,
/*19141*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19144*/           OPC_MoveParent,
/*19145*/           OPC_MoveParent,
/*19146*/           OPC_RecordChild2, // #3 = $Rn
/*19147*/           OPC_CheckChild2Type, MVT::i32,
/*19149*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19151*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19153*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19155*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19157*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19160*/           OPC_EmitMergeInputChains1_0,
/*19161*/           OPC_EmitConvertToTarget, 2,
/*19163*/           OPC_EmitInteger, MVT::i32, 14, 
/*19166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19169*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*19180*/         /*Scope*/ 43, /*->19224*/
/*19181*/           OPC_CheckChild0Type, MVT::v4i16,
/*19183*/           OPC_RecordChild1, // #2 = $lane
/*19184*/           OPC_MoveChild1,
/*19185*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19188*/           OPC_MoveParent,
/*19189*/           OPC_MoveParent,
/*19190*/           OPC_RecordChild2, // #3 = $Rn
/*19191*/           OPC_CheckChild2Type, MVT::i32,
/*19193*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19195*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19197*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19199*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19201*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19204*/           OPC_EmitMergeInputChains1_0,
/*19205*/           OPC_EmitConvertToTarget, 2,
/*19207*/           OPC_EmitInteger, MVT::i32, 14, 
/*19210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19213*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*19224*/         /*Scope*/ 43, /*->19268*/
/*19225*/           OPC_CheckChild0Type, MVT::v16i8,
/*19227*/           OPC_RecordChild1, // #2 = $lane
/*19228*/           OPC_MoveChild1,
/*19229*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19232*/           OPC_MoveParent,
/*19233*/           OPC_MoveParent,
/*19234*/           OPC_RecordChild2, // #3 = $addr
/*19235*/           OPC_CheckChild2Type, MVT::i32,
/*19237*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19239*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19241*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19243*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19245*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19248*/           OPC_EmitMergeInputChains1_0,
/*19249*/           OPC_EmitConvertToTarget, 2,
/*19251*/           OPC_EmitInteger, MVT::i32, 14, 
/*19254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19257*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*19268*/         /*Scope*/ 43, /*->19312*/
/*19269*/           OPC_CheckChild0Type, MVT::v8i16,
/*19271*/           OPC_RecordChild1, // #2 = $lane
/*19272*/           OPC_MoveChild1,
/*19273*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19276*/           OPC_MoveParent,
/*19277*/           OPC_MoveParent,
/*19278*/           OPC_RecordChild2, // #3 = $addr
/*19279*/           OPC_CheckChild2Type, MVT::i32,
/*19281*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19283*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19285*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19287*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19289*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19292*/           OPC_EmitMergeInputChains1_0,
/*19293*/           OPC_EmitConvertToTarget, 2,
/*19295*/           OPC_EmitInteger, MVT::i32, 14, 
/*19298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19301*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*19312*/         0, /*End of Scope*/
/*19313*/       /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->19492
/*19317*/         OPC_RecordChild0, // #1 = $Vd
/*19318*/         OPC_Scope, 43, /*->19363*/ // 4 children in Scope
/*19320*/           OPC_CheckChild0Type, MVT::v2i32,
/*19322*/           OPC_RecordChild1, // #2 = $lane
/*19323*/           OPC_MoveChild1,
/*19324*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19327*/           OPC_MoveParent,
/*19328*/           OPC_CheckType, MVT::i32,
/*19330*/           OPC_MoveParent,
/*19331*/           OPC_RecordChild2, // #3 = $Rn
/*19332*/           OPC_CheckChild2Type, MVT::i32,
/*19334*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19336*/           OPC_CheckPredicate, 38, // Predicate_store
/*19338*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19340*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19343*/           OPC_EmitMergeInputChains1_0,
/*19344*/           OPC_EmitConvertToTarget, 2,
/*19346*/           OPC_EmitInteger, MVT::i32, 14, 
/*19349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19352*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*19363*/         /*Scope*/ 43, /*->19407*/
/*19364*/           OPC_CheckChild0Type, MVT::v4i32,
/*19366*/           OPC_RecordChild1, // #2 = $lane
/*19367*/           OPC_MoveChild1,
/*19368*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19371*/           OPC_MoveParent,
/*19372*/           OPC_CheckType, MVT::i32,
/*19374*/           OPC_MoveParent,
/*19375*/           OPC_RecordChild2, // #3 = $addr
/*19376*/           OPC_CheckChild2Type, MVT::i32,
/*19378*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19380*/           OPC_CheckPredicate, 38, // Predicate_store
/*19382*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*19384*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19387*/           OPC_EmitMergeInputChains1_0,
/*19388*/           OPC_EmitConvertToTarget, 2,
/*19390*/           OPC_EmitInteger, MVT::i32, 14, 
/*19393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19396*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*19407*/         /*Scope*/ 41, /*->19449*/
/*19408*/           OPC_CheckChild0Type, MVT::v2f32,
/*19410*/           OPC_RecordChild1, // #2 = $lane
/*19411*/           OPC_MoveChild1,
/*19412*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19415*/           OPC_MoveParent,
/*19416*/           OPC_CheckType, MVT::f32,
/*19418*/           OPC_MoveParent,
/*19419*/           OPC_RecordChild2, // #3 = $addr
/*19420*/           OPC_CheckChild2Type, MVT::i32,
/*19422*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19424*/           OPC_CheckPredicate, 38, // Predicate_store
/*19426*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19429*/           OPC_EmitMergeInputChains1_0,
/*19430*/           OPC_EmitConvertToTarget, 2,
/*19432*/           OPC_EmitInteger, MVT::i32, 14, 
/*19435*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19438*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*19449*/         /*Scope*/ 41, /*->19491*/
/*19450*/           OPC_CheckChild0Type, MVT::v4f32,
/*19452*/           OPC_RecordChild1, // #2 = $lane
/*19453*/           OPC_MoveChild1,
/*19454*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19457*/           OPC_MoveParent,
/*19458*/           OPC_CheckType, MVT::f32,
/*19460*/           OPC_MoveParent,
/*19461*/           OPC_RecordChild2, // #3 = $addr
/*19462*/           OPC_CheckChild2Type, MVT::i32,
/*19464*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19466*/           OPC_CheckPredicate, 38, // Predicate_store
/*19468*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19471*/           OPC_EmitMergeInputChains1_0,
/*19472*/           OPC_EmitConvertToTarget, 2,
/*19474*/           OPC_EmitInteger, MVT::i32, 14, 
/*19477*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19480*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*19491*/         0, /*End of Scope*/
/*19492*/       0, // EndSwitchOpcode
/*19493*/     /*Scope*/ 28|128,2/*284*/, /*->19779*/
/*19495*/       OPC_RecordChild1, // #1 = $Rt
/*19496*/       OPC_CheckChild1Type, MVT::i32,
/*19498*/       OPC_RecordChild2, // #2 = $shift
/*19499*/       OPC_Scope, 44|128,1/*172*/, /*->19674*/ // 2 children in Scope
/*19502*/         OPC_CheckChild2Type, MVT::i32,
/*19504*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19506*/         OPC_Scope, 25, /*->19533*/ // 4 children in Scope
/*19508*/           OPC_CheckPredicate, 38, // Predicate_store
/*19510*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19512*/           OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*19515*/           OPC_EmitMergeInputChains1_0,
/*19516*/           OPC_EmitInteger, MVT::i32, 14, 
/*19519*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19522*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*19533*/         /*Scope*/ 56, /*->19590*/
/*19534*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19536*/           OPC_Scope, 25, /*->19563*/ // 2 children in Scope
/*19538*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19540*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19542*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*19545*/             OPC_EmitMergeInputChains1_0,
/*19546*/             OPC_EmitInteger, MVT::i32, 14, 
/*19549*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19552*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*19563*/           /*Scope*/ 25, /*->19589*/
/*19564*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19566*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19568*/             OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*19571*/             OPC_EmitMergeInputChains1_0,
/*19572*/             OPC_EmitInteger, MVT::i32, 14, 
/*19575*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19578*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*19589*/           0, /*End of Scope*/
/*19590*/         /*Scope*/ 25, /*->19616*/
/*19591*/           OPC_CheckPredicate, 38, // Predicate_store
/*19593*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19595*/           OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19598*/           OPC_EmitMergeInputChains1_0,
/*19599*/           OPC_EmitInteger, MVT::i32, 14, 
/*19602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19605*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19616*/         /*Scope*/ 56, /*->19673*/
/*19617*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19619*/           OPC_Scope, 25, /*->19646*/ // 2 children in Scope
/*19621*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19623*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19625*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19628*/             OPC_EmitMergeInputChains1_0,
/*19629*/             OPC_EmitInteger, MVT::i32, 14, 
/*19632*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19635*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19646*/           /*Scope*/ 25, /*->19672*/
/*19647*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19649*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19651*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*19654*/             OPC_EmitMergeInputChains1_0,
/*19655*/             OPC_EmitInteger, MVT::i32, 14, 
/*19658*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19661*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*19672*/           0, /*End of Scope*/
/*19673*/         0, /*End of Scope*/
/*19674*/       /*Scope*/ 103, /*->19778*/
/*19675*/         OPC_RecordChild3, // #3 = $offset
/*19676*/         OPC_CheckChild3Type, MVT::i32,
/*19678*/         OPC_CheckType, MVT::i32,
/*19680*/         OPC_Scope, 30, /*->19712*/ // 2 children in Scope
/*19682*/           OPC_CheckPredicate, 38, // Predicate_istore
/*19684*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*19686*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19688*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19691*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19694*/           OPC_EmitMergeInputChains1_0,
/*19695*/           OPC_EmitInteger, MVT::i32, 14, 
/*19698*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19701*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19712*/         /*Scope*/ 64, /*->19777*/
/*19713*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19715*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19717*/           OPC_Scope, 28, /*->19747*/ // 2 children in Scope
/*19719*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*19721*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19723*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19726*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19729*/             OPC_EmitMergeInputChains1_0,
/*19730*/             OPC_EmitInteger, MVT::i32, 14, 
/*19733*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19736*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19747*/           /*Scope*/ 28, /*->19776*/
/*19748*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19750*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*19752*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*19755*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*19758*/             OPC_EmitMergeInputChains1_0,
/*19759*/             OPC_EmitInteger, MVT::i32, 14, 
/*19762*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19765*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*19776*/           0, /*End of Scope*/
/*19777*/         0, /*End of Scope*/
/*19778*/       0, /*End of Scope*/
/*19779*/     /*Scope*/ 91|128,1/*219*/, /*->20000*/
/*19781*/       OPC_MoveChild1,
/*19782*/       OPC_SwitchOpcode /*2 cases */, 105, TARGET_VAL(ISD::FP_TO_SINT),// ->19891
/*19786*/         OPC_RecordChild0, // #1 = $a
/*19787*/         OPC_CheckType, MVT::i32,
/*19789*/         OPC_Scope, 49, /*->19840*/ // 2 children in Scope
/*19791*/           OPC_CheckChild0Type, MVT::f64,
/*19793*/           OPC_MoveParent,
/*19794*/           OPC_RecordChild2, // #2 = $ptr
/*19795*/           OPC_CheckChild2Type, MVT::i32,
/*19797*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19799*/           OPC_CheckPredicate, 38, // Predicate_store
/*19801*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19803*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*19805*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19808*/           OPC_EmitMergeInputChains1_0,
/*19809*/           OPC_EmitInteger, MVT::i32, 14, 
/*19812*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19815*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZD), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19824*/           OPC_EmitInteger, MVT::i32, 14, 
/*19827*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19830*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*19840*/         /*Scope*/ 49, /*->19890*/
/*19841*/           OPC_CheckChild0Type, MVT::f32,
/*19843*/           OPC_MoveParent,
/*19844*/           OPC_RecordChild2, // #2 = $ptr
/*19845*/           OPC_CheckChild2Type, MVT::i32,
/*19847*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19849*/           OPC_CheckPredicate, 38, // Predicate_store
/*19851*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19853*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*19855*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19858*/           OPC_EmitMergeInputChains1_0,
/*19859*/           OPC_EmitInteger, MVT::i32, 14, 
/*19862*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19865*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19874*/           OPC_EmitInteger, MVT::i32, 14, 
/*19877*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19880*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*19890*/         0, /*End of Scope*/
/*19891*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::FP_TO_UINT),// ->19999
/*19894*/         OPC_RecordChild0, // #1 = $a
/*19895*/         OPC_CheckType, MVT::i32,
/*19897*/         OPC_Scope, 49, /*->19948*/ // 2 children in Scope
/*19899*/           OPC_CheckChild0Type, MVT::f64,
/*19901*/           OPC_MoveParent,
/*19902*/           OPC_RecordChild2, // #2 = $ptr
/*19903*/           OPC_CheckChild2Type, MVT::i32,
/*19905*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19907*/           OPC_CheckPredicate, 38, // Predicate_store
/*19909*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19911*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*19913*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19916*/           OPC_EmitMergeInputChains1_0,
/*19917*/           OPC_EmitInteger, MVT::i32, 14, 
/*19920*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19923*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZD), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19932*/           OPC_EmitInteger, MVT::i32, 14, 
/*19935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19938*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*19948*/         /*Scope*/ 49, /*->19998*/
/*19949*/           OPC_CheckChild0Type, MVT::f32,
/*19951*/           OPC_MoveParent,
/*19952*/           OPC_RecordChild2, // #2 = $ptr
/*19953*/           OPC_CheckChild2Type, MVT::i32,
/*19955*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19957*/           OPC_CheckPredicate, 38, // Predicate_store
/*19959*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*19961*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*19963*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*19966*/           OPC_EmitMergeInputChains1_0,
/*19967*/           OPC_EmitInteger, MVT::i32, 14, 
/*19970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19973*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19982*/           OPC_EmitInteger, MVT::i32, 14, 
/*19985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19988*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*19998*/         0, /*End of Scope*/
/*19999*/       0, // EndSwitchOpcode
/*20000*/     /*Scope*/ 124|128,7/*1020*/, /*->21022*/
/*20002*/       OPC_RecordChild1, // #1 = $Rt
/*20003*/       OPC_Scope, 16|128,5/*656*/, /*->20662*/ // 4 children in Scope
/*20006*/         OPC_CheckChild1Type, MVT::i32,
/*20008*/         OPC_RecordChild2, // #2 = $addr
/*20009*/         OPC_Scope, 127|128,2/*383*/, /*->20395*/ // 3 children in Scope
/*20012*/           OPC_CheckChild2Type, MVT::i32,
/*20014*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20016*/           OPC_Scope, 24, /*->20042*/ // 6 children in Scope
/*20018*/             OPC_CheckPredicate, 38, // Predicate_store
/*20020*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20022*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*20025*/             OPC_EmitMergeInputChains1_0,
/*20026*/             OPC_EmitInteger, MVT::i32, 14, 
/*20029*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20032*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*20042*/           /*Scope*/ 26, /*->20069*/
/*20043*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20045*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20047*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20049*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*20052*/             OPC_EmitMergeInputChains1_0,
/*20053*/             OPC_EmitInteger, MVT::i32, 14, 
/*20056*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20059*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*20069*/           /*Scope*/ 69, /*->20139*/
/*20070*/             OPC_CheckPredicate, 38, // Predicate_store
/*20072*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20074*/             OPC_Scope, 20, /*->20096*/ // 3 children in Scope
/*20076*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*20079*/               OPC_EmitMergeInputChains1_0,
/*20080*/               OPC_EmitInteger, MVT::i32, 14, 
/*20083*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20086*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*20096*/             /*Scope*/ 20, /*->20117*/
/*20097*/               OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*20100*/               OPC_EmitMergeInputChains1_0,
/*20101*/               OPC_EmitInteger, MVT::i32, 14, 
/*20104*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20107*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*20117*/             /*Scope*/ 20, /*->20138*/
/*20118*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20121*/               OPC_EmitMergeInputChains1_0,
/*20122*/               OPC_EmitInteger, MVT::i32, 14, 
/*20125*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20128*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20138*/             0, /*End of Scope*/
/*20139*/           /*Scope*/ 102, /*->20242*/
/*20140*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20142*/             OPC_Scope, 48, /*->20192*/ // 2 children in Scope
/*20144*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20146*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20148*/               OPC_Scope, 20, /*->20170*/ // 2 children in Scope
/*20150*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*20153*/                 OPC_EmitMergeInputChains1_0,
/*20154*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20157*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20160*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*20170*/               /*Scope*/ 20, /*->20191*/
/*20171*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20174*/                 OPC_EmitMergeInputChains1_0,
/*20175*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20178*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20181*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20191*/               0, /*End of Scope*/
/*20192*/             /*Scope*/ 48, /*->20241*/
/*20193*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20195*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20197*/               OPC_Scope, 20, /*->20219*/ // 2 children in Scope
/*20199*/                 OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*20202*/                 OPC_EmitMergeInputChains1_0,
/*20203*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20206*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20209*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*20219*/               /*Scope*/ 20, /*->20240*/
/*20220*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20223*/                 OPC_EmitMergeInputChains1_0,
/*20224*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20227*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20230*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20240*/               0, /*End of Scope*/
/*20241*/             0, /*End of Scope*/
/*20242*/           /*Scope*/ 48, /*->20291*/
/*20243*/             OPC_CheckPredicate, 38, // Predicate_store
/*20245*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20247*/             OPC_Scope, 20, /*->20269*/ // 2 children in Scope
/*20249*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20252*/               OPC_EmitMergeInputChains1_0,
/*20253*/               OPC_EmitInteger, MVT::i32, 14, 
/*20256*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20259*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20269*/             /*Scope*/ 20, /*->20290*/
/*20270*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20273*/               OPC_EmitMergeInputChains1_0,
/*20274*/               OPC_EmitInteger, MVT::i32, 14, 
/*20277*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20280*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20290*/             0, /*End of Scope*/
/*20291*/           /*Scope*/ 102, /*->20394*/
/*20292*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20294*/             OPC_Scope, 48, /*->20344*/ // 2 children in Scope
/*20296*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20298*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20300*/               OPC_Scope, 20, /*->20322*/ // 2 children in Scope
/*20302*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20305*/                 OPC_EmitMergeInputChains1_0,
/*20306*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20309*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20312*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20322*/               /*Scope*/ 20, /*->20343*/
/*20323*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20326*/                 OPC_EmitMergeInputChains1_0,
/*20327*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20330*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20333*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20343*/               0, /*End of Scope*/
/*20344*/             /*Scope*/ 48, /*->20393*/
/*20345*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20347*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20349*/               OPC_Scope, 20, /*->20371*/ // 2 children in Scope
/*20351*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20354*/                 OPC_EmitMergeInputChains1_0,
/*20355*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20358*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20361*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20371*/               /*Scope*/ 20, /*->20392*/
/*20372*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20375*/                 OPC_EmitMergeInputChains1_0,
/*20376*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20379*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20382*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20392*/               0, /*End of Scope*/
/*20393*/             0, /*End of Scope*/
/*20394*/           0, /*End of Scope*/
/*20395*/         /*Scope*/ 108|128,1/*236*/, /*->20633*/
/*20397*/           OPC_RecordChild3, // #3 = $offset
/*20398*/           OPC_CheckChild3Type, MVT::i32,
/*20400*/           OPC_CheckType, MVT::i32,
/*20402*/           OPC_Scope, 54, /*->20458*/ // 4 children in Scope
/*20404*/             OPC_CheckPredicate, 38, // Predicate_istore
/*20406*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*20408*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20410*/             OPC_Scope, 22, /*->20434*/ // 2 children in Scope
/*20412*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*20415*/               OPC_EmitMergeInputChains1_0,
/*20416*/               OPC_EmitInteger, MVT::i32, 14, 
/*20419*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20422*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*20434*/             /*Scope*/ 22, /*->20457*/
/*20435*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*20438*/               OPC_EmitMergeInputChains1_0,
/*20439*/               OPC_EmitInteger, MVT::i32, 14, 
/*20442*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20445*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*20457*/             0, /*End of Scope*/
/*20458*/           /*Scope*/ 86, /*->20545*/
/*20459*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20461*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*20463*/             OPC_Scope, 52, /*->20517*/ // 2 children in Scope
/*20465*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*20467*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20469*/               OPC_Scope, 22, /*->20493*/ // 2 children in Scope
/*20471*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*20474*/                 OPC_EmitMergeInputChains1_0,
/*20475*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20478*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20481*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*20493*/               /*Scope*/ 22, /*->20516*/
/*20494*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*20497*/                 OPC_EmitMergeInputChains1_0,
/*20498*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20501*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20504*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*20516*/               0, /*End of Scope*/
/*20517*/             /*Scope*/ 26, /*->20544*/
/*20518*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*20520*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20522*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*20525*/               OPC_EmitMergeInputChains1_0,
/*20526*/               OPC_EmitInteger, MVT::i32, 14, 
/*20529*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20532*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*20544*/             0, /*End of Scope*/
/*20545*/           /*Scope*/ 27, /*->20573*/
/*20546*/             OPC_CheckPredicate, 38, // Predicate_istore
/*20548*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*20550*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20552*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20555*/             OPC_EmitMergeInputChains1_0,
/*20556*/             OPC_EmitInteger, MVT::i32, 14, 
/*20559*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20562*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20573*/           /*Scope*/ 58, /*->20632*/
/*20574*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20576*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*20578*/             OPC_Scope, 25, /*->20605*/ // 2 children in Scope
/*20580*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*20582*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20584*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20587*/               OPC_EmitMergeInputChains1_0,
/*20588*/               OPC_EmitInteger, MVT::i32, 14, 
/*20591*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20594*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20605*/             /*Scope*/ 25, /*->20631*/
/*20606*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*20608*/               OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*20610*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*20613*/               OPC_EmitMergeInputChains1_0,
/*20614*/               OPC_EmitInteger, MVT::i32, 14, 
/*20617*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20620*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20631*/             0, /*End of Scope*/
/*20632*/           0, /*End of Scope*/
/*20633*/         /*Scope*/ 27, /*->20661*/
/*20634*/           OPC_CheckChild3Integer, 4, 
/*20636*/           OPC_CheckPredicate, 38, // Predicate_istore
/*20638*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*20640*/           OPC_CheckType, MVT::i32,
/*20642*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20644*/           OPC_EmitMergeInputChains1_0,
/*20645*/           OPC_EmitInteger, MVT::i32, 14, 
/*20648*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20651*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSTMIA_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 1, 
                    // Src: (ist:i32 rGPR:i32:$Rt, rGPR:i32:$Rn, 4:iPTR)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 9
                    // Dst: (tSTMIA_UPD:i32 rGPR:i32:$Rn, rGPR:i32:$Rt)
/*20661*/         0, /*End of Scope*/
/*20662*/       /*Scope*/ 111, /*->20774*/
/*20663*/         OPC_CheckChild1Type, MVT::f64,
/*20665*/         OPC_RecordChild2, // #2 = $addr
/*20666*/         OPC_CheckChild2Type, MVT::i32,
/*20668*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20670*/         OPC_CheckPredicate, 38, // Predicate_store
/*20672*/         OPC_Scope, 24, /*->20698*/ // 4 children in Scope
/*20674*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20676*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*20678*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*20681*/           OPC_EmitMergeInputChains1_0,
/*20682*/           OPC_EmitInteger, MVT::i32, 14, 
/*20685*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20688*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*20698*/         /*Scope*/ 24, /*->20723*/
/*20699*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*20701*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20703*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20706*/           OPC_EmitMergeInputChains1_0,
/*20707*/           OPC_EmitInteger, MVT::i32, 14, 
/*20710*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20713*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*20723*/         /*Scope*/ 24, /*->20748*/
/*20724*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*20726*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20728*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20731*/           OPC_EmitMergeInputChains1_0,
/*20732*/           OPC_EmitInteger, MVT::i32, 14, 
/*20735*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20738*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*20748*/         /*Scope*/ 24, /*->20773*/
/*20749*/           OPC_CheckPredicate, 43, // Predicate_non_word_alignedstore
/*20751*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*20753*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20756*/           OPC_EmitMergeInputChains1_0,
/*20757*/           OPC_EmitInteger, MVT::i32, 14, 
/*20760*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20763*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*20773*/         0, /*End of Scope*/
/*20774*/       /*Scope*/ 33, /*->20808*/
/*20775*/         OPC_CheckChild1Type, MVT::f32,
/*20777*/         OPC_RecordChild2, // #2 = $addr
/*20778*/         OPC_CheckChild2Type, MVT::i32,
/*20780*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20782*/         OPC_CheckPredicate, 38, // Predicate_store
/*20784*/         OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20786*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*20788*/         OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*20791*/         OPC_EmitMergeInputChains1_0,
/*20792*/         OPC_EmitInteger, MVT::i32, 14, 
/*20795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20798*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*20808*/       /*Scope*/ 83|128,1/*211*/, /*->21021*/
/*20810*/         OPC_CheckChild1Type, MVT::v2f64,
/*20812*/         OPC_RecordChild2, // #2 = $addr
/*20813*/         OPC_CheckChild2Type, MVT::i32,
/*20815*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20817*/         OPC_CheckPredicate, 38, // Predicate_store
/*20819*/         OPC_Scope, 22, /*->20843*/ // 6 children in Scope
/*20821*/           OPC_CheckPredicate, 44, // Predicate_dword_alignedstore
/*20823*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20826*/           OPC_EmitMergeInputChains1_0,
/*20827*/           OPC_EmitInteger, MVT::i32, 14, 
/*20830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20833*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20843*/         /*Scope*/ 24, /*->20868*/
/*20844*/           OPC_CheckPredicate, 45, // Predicate_word_alignedstore
/*20846*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20848*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20851*/           OPC_EmitMergeInputChains1_0,
/*20852*/           OPC_EmitInteger, MVT::i32, 14, 
/*20855*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20858*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20868*/         /*Scope*/ 24, /*->20893*/
/*20869*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*20871*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20873*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20876*/           OPC_EmitMergeInputChains1_0,
/*20877*/           OPC_EmitInteger, MVT::i32, 14, 
/*20880*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20883*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20893*/         /*Scope*/ 65, /*->20959*/
/*20894*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*20896*/           OPC_Scope, 22, /*->20920*/ // 2 children in Scope
/*20898*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*20900*/             OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20903*/             OPC_EmitMergeInputChains1_0,
/*20904*/             OPC_EmitInteger, MVT::i32, 14, 
/*20907*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20910*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 4, 1, 5, 6, 
                      // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                      // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*20920*/           /*Scope*/ 37, /*->20958*/
/*20921*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*20923*/             OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20926*/             OPC_EmitMergeInputChains1_0,
/*20927*/             OPC_EmitInteger, MVT::i32, 14, 
/*20930*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20933*/             OPC_EmitNode1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20942*/             OPC_EmitInteger, MVT::i32, 14, 
/*20945*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20948*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 3, 4, 7, 8, 9, 
                      // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                      // Dst: (VST1q8 addrmode6:i32:$addr, (VREV64q8:v16i8 QPR:v2f64:$value))
/*20958*/           0, /*End of Scope*/
/*20959*/         /*Scope*/ 39, /*->20999*/
/*20960*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*20962*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*20964*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*20967*/           OPC_EmitMergeInputChains1_0,
/*20968*/           OPC_EmitInteger, MVT::i32, 14, 
/*20971*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20974*/           OPC_EmitNode1, TARGET_VAL(ARM::VREV64q16), 0,
                        MVT::v16i8, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20983*/           OPC_EmitInteger, MVT::i32, 14, 
/*20986*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20989*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 7, 8, 9, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, (VREV64q16:v16i8 QPR:v2f64:$value))
/*20999*/         /*Scope*/ 20, /*->21020*/
/*21000*/           OPC_CheckPredicate, 45, // Predicate_word_alignedstore
/*21002*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*21004*/           OPC_EmitMergeInputChains1_0,
/*21005*/           OPC_EmitInteger, MVT::i32, 14, 
/*21008*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21011*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*21020*/         0, /*End of Scope*/
/*21021*/       0, /*End of Scope*/
/*21022*/     0, /*End of Scope*/
/*21023*/   /*SwitchOpcode*/ 18|128,12/*1554*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->22581
/*21027*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*21028*/     OPC_Scope, 111, /*->21141*/ // 22 children in Scope
/*21030*/       OPC_CheckChild1Integer, 11|128,4/*523*/, 
/*21033*/       OPC_RecordChild2, // #1 = $cop
/*21034*/       OPC_MoveChild2,
/*21035*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21038*/       OPC_MoveParent,
/*21039*/       OPC_RecordChild3, // #2 = $opc1
/*21040*/       OPC_MoveChild3,
/*21041*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21044*/       OPC_MoveParent,
/*21045*/       OPC_RecordChild4, // #3 = $CRd
/*21046*/       OPC_MoveChild4,
/*21047*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21050*/       OPC_MoveParent,
/*21051*/       OPC_RecordChild5, // #4 = $CRn
/*21052*/       OPC_MoveChild5,
/*21053*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21056*/       OPC_MoveParent,
/*21057*/       OPC_RecordChild6, // #5 = $CRm
/*21058*/       OPC_MoveChild6,
/*21059*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21062*/       OPC_MoveParent,
/*21063*/       OPC_RecordChild7, // #6 = $opc2
/*21064*/       OPC_MoveChild7,
/*21065*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21068*/       OPC_MoveParent,
/*21069*/       OPC_Scope, 34, /*->21105*/ // 2 children in Scope
/*21071*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21073*/         OPC_EmitMergeInputChains1_0,
/*21074*/         OPC_EmitConvertToTarget, 1,
/*21076*/         OPC_EmitConvertToTarget, 2,
/*21078*/         OPC_EmitConvertToTarget, 3,
/*21080*/         OPC_EmitConvertToTarget, 4,
/*21082*/         OPC_EmitConvertToTarget, 5,
/*21084*/         OPC_EmitConvertToTarget, 6,
/*21086*/         OPC_EmitInteger, MVT::i32, 14, 
/*21089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21092*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 523:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21105*/       /*Scope*/ 34, /*->21140*/
/*21106*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21108*/         OPC_EmitMergeInputChains1_0,
/*21109*/         OPC_EmitConvertToTarget, 1,
/*21111*/         OPC_EmitConvertToTarget, 2,
/*21113*/         OPC_EmitConvertToTarget, 3,
/*21115*/         OPC_EmitConvertToTarget, 4,
/*21117*/         OPC_EmitConvertToTarget, 5,
/*21119*/         OPC_EmitConvertToTarget, 6,
/*21121*/         OPC_EmitInteger, MVT::i32, 14, 
/*21124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21127*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 523:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21140*/       0, /*End of Scope*/
/*21141*/     /*Scope*/ 103, /*->21245*/
/*21142*/       OPC_CheckChild1Integer, 12|128,4/*524*/, 
/*21145*/       OPC_RecordChild2, // #1 = $cop
/*21146*/       OPC_MoveChild2,
/*21147*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21150*/       OPC_MoveParent,
/*21151*/       OPC_RecordChild3, // #2 = $opc1
/*21152*/       OPC_MoveChild3,
/*21153*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21156*/       OPC_MoveParent,
/*21157*/       OPC_RecordChild4, // #3 = $CRd
/*21158*/       OPC_MoveChild4,
/*21159*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21162*/       OPC_MoveParent,
/*21163*/       OPC_RecordChild5, // #4 = $CRn
/*21164*/       OPC_MoveChild5,
/*21165*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21168*/       OPC_MoveParent,
/*21169*/       OPC_RecordChild6, // #5 = $CRm
/*21170*/       OPC_MoveChild6,
/*21171*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21174*/       OPC_MoveParent,
/*21175*/       OPC_RecordChild7, // #6 = $opc2
/*21176*/       OPC_MoveChild7,
/*21177*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21180*/       OPC_MoveParent,
/*21181*/       OPC_Scope, 26, /*->21209*/ // 2 children in Scope
/*21183*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21185*/         OPC_EmitMergeInputChains1_0,
/*21186*/         OPC_EmitConvertToTarget, 1,
/*21188*/         OPC_EmitConvertToTarget, 2,
/*21190*/         OPC_EmitConvertToTarget, 3,
/*21192*/         OPC_EmitConvertToTarget, 4,
/*21194*/         OPC_EmitConvertToTarget, 5,
/*21196*/         OPC_EmitConvertToTarget, 6,
/*21198*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 524:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21209*/       /*Scope*/ 34, /*->21244*/
/*21210*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21212*/         OPC_EmitMergeInputChains1_0,
/*21213*/         OPC_EmitConvertToTarget, 1,
/*21215*/         OPC_EmitConvertToTarget, 2,
/*21217*/         OPC_EmitConvertToTarget, 3,
/*21219*/         OPC_EmitConvertToTarget, 4,
/*21221*/         OPC_EmitConvertToTarget, 5,
/*21223*/         OPC_EmitConvertToTarget, 6,
/*21225*/         OPC_EmitInteger, MVT::i32, 14, 
/*21228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21231*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 524:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21244*/       0, /*End of Scope*/
/*21245*/     /*Scope*/ 76, /*->21322*/
/*21246*/       OPC_CheckChild1Integer, 28|128,4/*540*/, 
/*21249*/       OPC_RecordChild2, // #1 = $cop
/*21250*/       OPC_MoveChild2,
/*21251*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21254*/       OPC_MoveParent,
/*21255*/       OPC_RecordChild3, // #2 = $CRd
/*21256*/       OPC_MoveChild3,
/*21257*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21260*/       OPC_MoveParent,
/*21261*/       OPC_RecordChild4, // #3 = $addr
/*21262*/       OPC_CheckChild4Type, MVT::i32,
/*21264*/       OPC_Scope, 27, /*->21293*/ // 2 children in Scope
/*21266*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21268*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21271*/         OPC_EmitMergeInputChains1_0,
/*21272*/         OPC_EmitConvertToTarget, 1,
/*21274*/         OPC_EmitConvertToTarget, 2,
/*21276*/         OPC_EmitInteger, MVT::i32, 14, 
/*21279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21282*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 540:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21293*/       /*Scope*/ 27, /*->21321*/
/*21294*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21296*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21299*/         OPC_EmitMergeInputChains1_0,
/*21300*/         OPC_EmitConvertToTarget, 1,
/*21302*/         OPC_EmitConvertToTarget, 2,
/*21304*/         OPC_EmitInteger, MVT::i32, 14, 
/*21307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21310*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 540:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21321*/       0, /*End of Scope*/
/*21322*/     /*Scope*/ 76, /*->21399*/
/*21323*/       OPC_CheckChild1Integer, 31|128,4/*543*/, 
/*21326*/       OPC_RecordChild2, // #1 = $cop
/*21327*/       OPC_MoveChild2,
/*21328*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21331*/       OPC_MoveParent,
/*21332*/       OPC_RecordChild3, // #2 = $CRd
/*21333*/       OPC_MoveChild3,
/*21334*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21337*/       OPC_MoveParent,
/*21338*/       OPC_RecordChild4, // #3 = $addr
/*21339*/       OPC_CheckChild4Type, MVT::i32,
/*21341*/       OPC_Scope, 27, /*->21370*/ // 2 children in Scope
/*21343*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21345*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21348*/         OPC_EmitMergeInputChains1_0,
/*21349*/         OPC_EmitConvertToTarget, 1,
/*21351*/         OPC_EmitConvertToTarget, 2,
/*21353*/         OPC_EmitInteger, MVT::i32, 14, 
/*21356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21359*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 543:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21370*/       /*Scope*/ 27, /*->21398*/
/*21371*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21373*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21376*/         OPC_EmitMergeInputChains1_0,
/*21377*/         OPC_EmitConvertToTarget, 1,
/*21379*/         OPC_EmitConvertToTarget, 2,
/*21381*/         OPC_EmitInteger, MVT::i32, 14, 
/*21384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21387*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 543:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21398*/       0, /*End of Scope*/
/*21399*/     /*Scope*/ 68, /*->21468*/
/*21400*/       OPC_CheckChild1Integer, 29|128,4/*541*/, 
/*21403*/       OPC_RecordChild2, // #1 = $cop
/*21404*/       OPC_MoveChild2,
/*21405*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21408*/       OPC_MoveParent,
/*21409*/       OPC_RecordChild3, // #2 = $CRd
/*21410*/       OPC_MoveChild3,
/*21411*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21414*/       OPC_MoveParent,
/*21415*/       OPC_RecordChild4, // #3 = $addr
/*21416*/       OPC_CheckChild4Type, MVT::i32,
/*21418*/       OPC_Scope, 19, /*->21439*/ // 2 children in Scope
/*21420*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21422*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21425*/         OPC_EmitMergeInputChains1_0,
/*21426*/         OPC_EmitConvertToTarget, 1,
/*21428*/         OPC_EmitConvertToTarget, 2,
/*21430*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC2_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 541:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21439*/       /*Scope*/ 27, /*->21467*/
/*21440*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21442*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21445*/         OPC_EmitMergeInputChains1_0,
/*21446*/         OPC_EmitConvertToTarget, 1,
/*21448*/         OPC_EmitConvertToTarget, 2,
/*21450*/         OPC_EmitInteger, MVT::i32, 14, 
/*21453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21456*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC2_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 541:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21467*/       0, /*End of Scope*/
/*21468*/     /*Scope*/ 68, /*->21537*/
/*21469*/       OPC_CheckChild1Integer, 30|128,4/*542*/, 
/*21472*/       OPC_RecordChild2, // #1 = $cop
/*21473*/       OPC_MoveChild2,
/*21474*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21477*/       OPC_MoveParent,
/*21478*/       OPC_RecordChild3, // #2 = $CRd
/*21479*/       OPC_MoveChild3,
/*21480*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21483*/       OPC_MoveParent,
/*21484*/       OPC_RecordChild4, // #3 = $addr
/*21485*/       OPC_CheckChild4Type, MVT::i32,
/*21487*/       OPC_Scope, 19, /*->21508*/ // 2 children in Scope
/*21489*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21491*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21494*/         OPC_EmitMergeInputChains1_0,
/*21495*/         OPC_EmitConvertToTarget, 1,
/*21497*/         OPC_EmitConvertToTarget, 2,
/*21499*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC2L_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 542:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21508*/       /*Scope*/ 27, /*->21536*/
/*21509*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21511*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21514*/         OPC_EmitMergeInputChains1_0,
/*21515*/         OPC_EmitConvertToTarget, 1,
/*21517*/         OPC_EmitConvertToTarget, 2,
/*21519*/         OPC_EmitInteger, MVT::i32, 14, 
/*21522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21525*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC2L_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 542:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21536*/       0, /*End of Scope*/
/*21537*/     /*Scope*/ 76, /*->21614*/
/*21538*/       OPC_CheckChild1Integer, 42|128,5/*682*/, 
/*21541*/       OPC_RecordChild2, // #1 = $cop
/*21542*/       OPC_MoveChild2,
/*21543*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21546*/       OPC_MoveParent,
/*21547*/       OPC_RecordChild3, // #2 = $CRd
/*21548*/       OPC_MoveChild3,
/*21549*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21552*/       OPC_MoveParent,
/*21553*/       OPC_RecordChild4, // #3 = $addr
/*21554*/       OPC_CheckChild4Type, MVT::i32,
/*21556*/       OPC_Scope, 27, /*->21585*/ // 2 children in Scope
/*21558*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21560*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21563*/         OPC_EmitMergeInputChains1_0,
/*21564*/         OPC_EmitConvertToTarget, 1,
/*21566*/         OPC_EmitConvertToTarget, 2,
/*21568*/         OPC_EmitInteger, MVT::i32, 14, 
/*21571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21574*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 682:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21585*/       /*Scope*/ 27, /*->21613*/
/*21586*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21588*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21591*/         OPC_EmitMergeInputChains1_0,
/*21592*/         OPC_EmitConvertToTarget, 1,
/*21594*/         OPC_EmitConvertToTarget, 2,
/*21596*/         OPC_EmitInteger, MVT::i32, 14, 
/*21599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21602*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 682:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21613*/       0, /*End of Scope*/
/*21614*/     /*Scope*/ 76, /*->21691*/
/*21615*/       OPC_CheckChild1Integer, 45|128,5/*685*/, 
/*21618*/       OPC_RecordChild2, // #1 = $cop
/*21619*/       OPC_MoveChild2,
/*21620*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21623*/       OPC_MoveParent,
/*21624*/       OPC_RecordChild3, // #2 = $CRd
/*21625*/       OPC_MoveChild3,
/*21626*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21629*/       OPC_MoveParent,
/*21630*/       OPC_RecordChild4, // #3 = $addr
/*21631*/       OPC_CheckChild4Type, MVT::i32,
/*21633*/       OPC_Scope, 27, /*->21662*/ // 2 children in Scope
/*21635*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21637*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21640*/         OPC_EmitMergeInputChains1_0,
/*21641*/         OPC_EmitConvertToTarget, 1,
/*21643*/         OPC_EmitConvertToTarget, 2,
/*21645*/         OPC_EmitInteger, MVT::i32, 14, 
/*21648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21651*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 685:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21662*/       /*Scope*/ 27, /*->21690*/
/*21663*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21665*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21668*/         OPC_EmitMergeInputChains1_0,
/*21669*/         OPC_EmitConvertToTarget, 1,
/*21671*/         OPC_EmitConvertToTarget, 2,
/*21673*/         OPC_EmitInteger, MVT::i32, 14, 
/*21676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21679*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 685:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21690*/       0, /*End of Scope*/
/*21691*/     /*Scope*/ 68, /*->21760*/
/*21692*/       OPC_CheckChild1Integer, 43|128,5/*683*/, 
/*21695*/       OPC_RecordChild2, // #1 = $cop
/*21696*/       OPC_MoveChild2,
/*21697*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21700*/       OPC_MoveParent,
/*21701*/       OPC_RecordChild3, // #2 = $CRd
/*21702*/       OPC_MoveChild3,
/*21703*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21706*/       OPC_MoveParent,
/*21707*/       OPC_RecordChild4, // #3 = $addr
/*21708*/       OPC_CheckChild4Type, MVT::i32,
/*21710*/       OPC_Scope, 19, /*->21731*/ // 2 children in Scope
/*21712*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21714*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21717*/         OPC_EmitMergeInputChains1_0,
/*21718*/         OPC_EmitConvertToTarget, 1,
/*21720*/         OPC_EmitConvertToTarget, 2,
/*21722*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC2_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 683:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21731*/       /*Scope*/ 27, /*->21759*/
/*21732*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21734*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21737*/         OPC_EmitMergeInputChains1_0,
/*21738*/         OPC_EmitConvertToTarget, 1,
/*21740*/         OPC_EmitConvertToTarget, 2,
/*21742*/         OPC_EmitInteger, MVT::i32, 14, 
/*21745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21748*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC2_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 683:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21759*/       0, /*End of Scope*/
/*21760*/     /*Scope*/ 68, /*->21829*/
/*21761*/       OPC_CheckChild1Integer, 44|128,5/*684*/, 
/*21764*/       OPC_RecordChild2, // #1 = $cop
/*21765*/       OPC_MoveChild2,
/*21766*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21769*/       OPC_MoveParent,
/*21770*/       OPC_RecordChild3, // #2 = $CRd
/*21771*/       OPC_MoveChild3,
/*21772*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21775*/       OPC_MoveParent,
/*21776*/       OPC_RecordChild4, // #3 = $addr
/*21777*/       OPC_CheckChild4Type, MVT::i32,
/*21779*/       OPC_Scope, 19, /*->21800*/ // 2 children in Scope
/*21781*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21783*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21786*/         OPC_EmitMergeInputChains1_0,
/*21787*/         OPC_EmitConvertToTarget, 1,
/*21789*/         OPC_EmitConvertToTarget, 2,
/*21791*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC2L_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 684:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21800*/       /*Scope*/ 27, /*->21828*/
/*21801*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21803*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21806*/         OPC_EmitMergeInputChains1_0,
/*21807*/         OPC_EmitConvertToTarget, 1,
/*21809*/         OPC_EmitConvertToTarget, 2,
/*21811*/         OPC_EmitInteger, MVT::i32, 14, 
/*21814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21817*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC2L_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 684:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21828*/       0, /*End of Scope*/
/*21829*/     /*Scope*/ 102, /*->21932*/
/*21830*/       OPC_CheckChild1Integer, 34|128,4/*546*/, 
/*21833*/       OPC_RecordChild2, // #1 = $cop
/*21834*/       OPC_MoveChild2,
/*21835*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21838*/       OPC_MoveParent,
/*21839*/       OPC_RecordChild3, // #2 = $opc1
/*21840*/       OPC_MoveChild3,
/*21841*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21844*/       OPC_MoveParent,
/*21845*/       OPC_RecordChild4, // #3 = $Rt
/*21846*/       OPC_RecordChild5, // #4 = $CRn
/*21847*/       OPC_MoveChild5,
/*21848*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21851*/       OPC_MoveParent,
/*21852*/       OPC_RecordChild6, // #5 = $CRm
/*21853*/       OPC_MoveChild6,
/*21854*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21857*/       OPC_MoveParent,
/*21858*/       OPC_RecordChild7, // #6 = $opc2
/*21859*/       OPC_MoveChild7,
/*21860*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21863*/       OPC_MoveParent,
/*21864*/       OPC_Scope, 32, /*->21898*/ // 2 children in Scope
/*21866*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21868*/         OPC_EmitMergeInputChains1_0,
/*21869*/         OPC_EmitConvertToTarget, 1,
/*21871*/         OPC_EmitConvertToTarget, 2,
/*21873*/         OPC_EmitConvertToTarget, 4,
/*21875*/         OPC_EmitConvertToTarget, 5,
/*21877*/         OPC_EmitConvertToTarget, 6,
/*21879*/         OPC_EmitInteger, MVT::i32, 14, 
/*21882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21885*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 546:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21898*/       /*Scope*/ 32, /*->21931*/
/*21899*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*21901*/         OPC_EmitMergeInputChains1_0,
/*21902*/         OPC_EmitConvertToTarget, 1,
/*21904*/         OPC_EmitConvertToTarget, 2,
/*21906*/         OPC_EmitConvertToTarget, 4,
/*21908*/         OPC_EmitConvertToTarget, 5,
/*21910*/         OPC_EmitConvertToTarget, 6,
/*21912*/         OPC_EmitInteger, MVT::i32, 14, 
/*21915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21918*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 546:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21931*/       0, /*End of Scope*/
/*21932*/     /*Scope*/ 94, /*->22027*/
/*21933*/       OPC_CheckChild1Integer, 35|128,4/*547*/, 
/*21936*/       OPC_RecordChild2, // #1 = $cop
/*21937*/       OPC_MoveChild2,
/*21938*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21941*/       OPC_MoveParent,
/*21942*/       OPC_RecordChild3, // #2 = $opc1
/*21943*/       OPC_MoveChild3,
/*21944*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21947*/       OPC_MoveParent,
/*21948*/       OPC_RecordChild4, // #3 = $Rt
/*21949*/       OPC_RecordChild5, // #4 = $CRn
/*21950*/       OPC_MoveChild5,
/*21951*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21954*/       OPC_MoveParent,
/*21955*/       OPC_RecordChild6, // #5 = $CRm
/*21956*/       OPC_MoveChild6,
/*21957*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21960*/       OPC_MoveParent,
/*21961*/       OPC_RecordChild7, // #6 = $opc2
/*21962*/       OPC_MoveChild7,
/*21963*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21966*/       OPC_MoveParent,
/*21967*/       OPC_Scope, 24, /*->21993*/ // 2 children in Scope
/*21969*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*21971*/         OPC_EmitMergeInputChains1_0,
/*21972*/         OPC_EmitConvertToTarget, 1,
/*21974*/         OPC_EmitConvertToTarget, 2,
/*21976*/         OPC_EmitConvertToTarget, 4,
/*21978*/         OPC_EmitConvertToTarget, 5,
/*21980*/         OPC_EmitConvertToTarget, 6,
/*21982*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 547:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21993*/       /*Scope*/ 32, /*->22026*/
/*21994*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21996*/         OPC_EmitMergeInputChains1_0,
/*21997*/         OPC_EmitConvertToTarget, 1,
/*21999*/         OPC_EmitConvertToTarget, 2,
/*22001*/         OPC_EmitConvertToTarget, 4,
/*22003*/         OPC_EmitConvertToTarget, 5,
/*22005*/         OPC_EmitConvertToTarget, 6,
/*22007*/         OPC_EmitInteger, MVT::i32, 14, 
/*22010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22013*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 547:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22026*/       0, /*End of Scope*/
/*22027*/     /*Scope*/ 81, /*->22109*/
/*22028*/       OPC_CheckChild1Integer, 36|128,4/*548*/, 
/*22031*/       OPC_RecordChild2, // #1 = $cop
/*22032*/       OPC_MoveChild2,
/*22033*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22036*/       OPC_MoveParent,
/*22037*/       OPC_RecordChild3, // #2 = $opc1
/*22038*/       OPC_MoveChild3,
/*22039*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22042*/       OPC_MoveParent,
/*22043*/       OPC_RecordChild4, // #3 = $Rt
/*22044*/       OPC_RecordChild5, // #4 = $Rt2
/*22045*/       OPC_RecordChild6, // #5 = $CRm
/*22046*/       OPC_MoveChild6,
/*22047*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22050*/       OPC_MoveParent,
/*22051*/       OPC_Scope, 27, /*->22080*/ // 2 children in Scope
/*22053*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22055*/         OPC_EmitMergeInputChains1_0,
/*22056*/         OPC_EmitConvertToTarget, 1,
/*22058*/         OPC_EmitConvertToTarget, 2,
/*22060*/         OPC_EmitConvertToTarget, 5,
/*22062*/         OPC_EmitInteger, MVT::i32, 14, 
/*22065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22068*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 548:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22080*/       /*Scope*/ 27, /*->22108*/
/*22081*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22083*/         OPC_EmitMergeInputChains1_0,
/*22084*/         OPC_EmitConvertToTarget, 1,
/*22086*/         OPC_EmitConvertToTarget, 2,
/*22088*/         OPC_EmitConvertToTarget, 5,
/*22090*/         OPC_EmitInteger, MVT::i32, 14, 
/*22093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22096*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 548:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22108*/       0, /*End of Scope*/
/*22109*/     /*Scope*/ 73, /*->22183*/
/*22110*/       OPC_CheckChild1Integer, 37|128,4/*549*/, 
/*22113*/       OPC_RecordChild2, // #1 = $cop
/*22114*/       OPC_MoveChild2,
/*22115*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22118*/       OPC_MoveParent,
/*22119*/       OPC_RecordChild3, // #2 = $opc1
/*22120*/       OPC_MoveChild3,
/*22121*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22124*/       OPC_MoveParent,
/*22125*/       OPC_RecordChild4, // #3 = $Rt
/*22126*/       OPC_RecordChild5, // #4 = $Rt2
/*22127*/       OPC_RecordChild6, // #5 = $CRm
/*22128*/       OPC_MoveChild6,
/*22129*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22132*/       OPC_MoveParent,
/*22133*/       OPC_Scope, 19, /*->22154*/ // 2 children in Scope
/*22135*/         OPC_CheckPatternPredicate, 20, // (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops())
/*22137*/         OPC_EmitMergeInputChains1_0,
/*22138*/         OPC_EmitConvertToTarget, 1,
/*22140*/         OPC_EmitConvertToTarget, 2,
/*22142*/         OPC_EmitConvertToTarget, 5,
/*22144*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 549:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22154*/       /*Scope*/ 27, /*->22182*/
/*22155*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22157*/         OPC_EmitMergeInputChains1_0,
/*22158*/         OPC_EmitConvertToTarget, 1,
/*22160*/         OPC_EmitConvertToTarget, 2,
/*22162*/         OPC_EmitConvertToTarget, 5,
/*22164*/         OPC_EmitInteger, MVT::i32, 14, 
/*22167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22170*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 549:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22182*/       0, /*End of Scope*/
/*22183*/     /*Scope*/ 70, /*->22254*/
/*22184*/       OPC_CheckChild1Integer, 50|128,5/*690*/, 
/*22187*/       OPC_Scope, 11, /*->22200*/ // 2 children in Scope
/*22189*/         OPC_CheckChild2Integer, 121|128,1/*249*/, 
/*22192*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb()) && (Subtarget->isTargetWindows())
/*22194*/         OPC_EmitMergeInputChains1_0,
/*22195*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t__brkdiv0), 0|OPFL_Chain,
                      0/*#Ops*/, 
                  // Src: (intrinsic_void 690:iPTR, 249:i32) - Complexity = 13
                  // Dst: (t__brkdiv0)
/*22200*/       /*Scope*/ 52, /*->22253*/
/*22201*/         OPC_RecordChild2, // #1 = $imm16
/*22202*/         OPC_MoveChild2,
/*22203*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22206*/         OPC_Scope, 14, /*->22222*/ // 3 children in Scope
/*22208*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*22210*/           OPC_MoveParent,
/*22211*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22213*/           OPC_EmitMergeInputChains1_0,
/*22214*/           OPC_EmitConvertToTarget, 1,
/*22216*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                        1/*#Ops*/, 2, 
                    // Src: (intrinsic_void 690:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                    // Dst: (UDF (imm:i32):$imm16)
/*22222*/         /*Scope*/ 14, /*->22237*/
/*22223*/           OPC_CheckPredicate, 47, // Predicate_imm0_255
/*22225*/           OPC_MoveParent,
/*22226*/           OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*22228*/           OPC_EmitMergeInputChains1_0,
/*22229*/           OPC_EmitConvertToTarget, 1,
/*22231*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                        1/*#Ops*/, 2, 
                    // Src: (intrinsic_void 690:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                    // Dst: (tUDF (imm:i32):$imm8)
/*22237*/         /*Scope*/ 14, /*->22252*/
/*22238*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*22240*/           OPC_MoveParent,
/*22241*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22243*/           OPC_EmitMergeInputChains1_0,
/*22244*/           OPC_EmitConvertToTarget, 1,
/*22246*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                        1/*#Ops*/, 2, 
                    // Src: (intrinsic_void 690:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                    // Dst: (t2UDF (imm:i32):$imm16)
/*22252*/         0, /*End of Scope*/
/*22253*/       0, /*End of Scope*/
/*22254*/     /*Scope*/ 79, /*->22334*/
/*22255*/       OPC_CheckChild1Integer, 24|128,4/*536*/, 
/*22258*/       OPC_RecordChild2, // #1 = $imm
/*22259*/       OPC_MoveChild2,
/*22260*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22263*/       OPC_Scope, 22, /*->22287*/ // 3 children in Scope
/*22265*/         OPC_CheckPredicate, 48, // Predicate_imm0_239
/*22267*/         OPC_MoveParent,
/*22268*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*22270*/         OPC_EmitMergeInputChains1_0,
/*22271*/         OPC_EmitConvertToTarget, 1,
/*22273*/         OPC_EmitInteger, MVT::i32, 14, 
/*22276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22279*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 536:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*22287*/       /*Scope*/ 22, /*->22310*/
/*22288*/         OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22290*/         OPC_MoveParent,
/*22291*/         OPC_CheckPatternPredicate, 24, // (Subtarget->hasV6MOps()) && (Subtarget->isThumb())
/*22293*/         OPC_EmitMergeInputChains1_0,
/*22294*/         OPC_EmitConvertToTarget, 1,
/*22296*/         OPC_EmitInteger, MVT::i32, 14, 
/*22299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22302*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 536:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*22310*/       /*Scope*/ 22, /*->22333*/
/*22311*/         OPC_CheckPredicate, 48, // Predicate_imm0_239
/*22313*/         OPC_MoveParent,
/*22314*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22316*/         OPC_EmitMergeInputChains1_0,
/*22317*/         OPC_EmitConvertToTarget, 1,
/*22319*/         OPC_EmitInteger, MVT::i32, 14, 
/*22322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22325*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 536:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*22333*/       0, /*End of Scope*/
/*22334*/     /*Scope*/ 53, /*->22388*/
/*22335*/       OPC_CheckChild1Integer, 20|128,4/*532*/, 
/*22338*/       OPC_RecordChild2, // #1 = $opt
/*22339*/       OPC_MoveChild2,
/*22340*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22343*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22345*/       OPC_MoveParent,
/*22346*/       OPC_Scope, 19, /*->22367*/ // 2 children in Scope
/*22348*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22350*/         OPC_EmitMergeInputChains1_0,
/*22351*/         OPC_EmitConvertToTarget, 1,
/*22353*/         OPC_EmitInteger, MVT::i32, 14, 
/*22356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22359*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DBG), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 532:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DBG (imm:i32):$opt)
/*22367*/       /*Scope*/ 19, /*->22387*/
/*22368*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22370*/         OPC_EmitMergeInputChains1_0,
/*22371*/         OPC_EmitConvertToTarget, 1,
/*22373*/         OPC_EmitInteger, MVT::i32, 14, 
/*22376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22379*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DBG), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 532:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DBG (imm:i32):$opt)
/*22387*/       0, /*End of Scope*/
/*22388*/     /*Scope*/ 45, /*->22434*/
/*22389*/       OPC_CheckChild1Integer, 21|128,4/*533*/, 
/*22392*/       OPC_RecordChild2, // #1 = $opt
/*22393*/       OPC_MoveChild2,
/*22394*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22397*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22399*/       OPC_MoveParent,
/*22400*/       OPC_Scope, 11, /*->22413*/ // 2 children in Scope
/*22402*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22404*/         OPC_EmitMergeInputChains1_0,
/*22405*/         OPC_EmitConvertToTarget, 1,
/*22407*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 533:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*22413*/       /*Scope*/ 19, /*->22433*/
/*22414*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22416*/         OPC_EmitMergeInputChains1_0,
/*22417*/         OPC_EmitConvertToTarget, 1,
/*22419*/         OPC_EmitInteger, MVT::i32, 14, 
/*22422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22425*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 533:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*22433*/       0, /*End of Scope*/
/*22434*/     /*Scope*/ 45, /*->22480*/
/*22435*/       OPC_CheckChild1Integer, 22|128,4/*534*/, 
/*22438*/       OPC_RecordChild2, // #1 = $opt
/*22439*/       OPC_MoveChild2,
/*22440*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22443*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22445*/       OPC_MoveParent,
/*22446*/       OPC_Scope, 11, /*->22459*/ // 2 children in Scope
/*22448*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22450*/         OPC_EmitMergeInputChains1_0,
/*22451*/         OPC_EmitConvertToTarget, 1,
/*22453*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 534:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*22459*/       /*Scope*/ 19, /*->22479*/
/*22460*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22462*/         OPC_EmitMergeInputChains1_0,
/*22463*/         OPC_EmitConvertToTarget, 1,
/*22465*/         OPC_EmitInteger, MVT::i32, 14, 
/*22468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22471*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 534:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*22479*/       0, /*End of Scope*/
/*22480*/     /*Scope*/ 45, /*->22526*/
/*22481*/       OPC_CheckChild1Integer, 25|128,4/*537*/, 
/*22484*/       OPC_RecordChild2, // #1 = $opt
/*22485*/       OPC_MoveChild2,
/*22486*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22489*/       OPC_CheckPredicate, 49, // Predicate_imm0_15
/*22491*/       OPC_MoveParent,
/*22492*/       OPC_Scope, 11, /*->22505*/ // 2 children in Scope
/*22494*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22496*/         OPC_EmitMergeInputChains1_0,
/*22497*/         OPC_EmitConvertToTarget, 1,
/*22499*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 537:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*22505*/       /*Scope*/ 19, /*->22525*/
/*22506*/         OPC_CheckPatternPredicate, 27, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22508*/         OPC_EmitMergeInputChains1_0,
/*22509*/         OPC_EmitConvertToTarget, 1,
/*22511*/         OPC_EmitInteger, MVT::i32, 14, 
/*22514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22517*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 537:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*22525*/       0, /*End of Scope*/
/*22526*/     /*Scope*/ 31, /*->22558*/
/*22527*/       OPC_CheckChild1Integer, 13|128,4/*525*/, 
/*22530*/       OPC_Scope, 8, /*->22540*/ // 2 children in Scope
/*22532*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasV6KOps()) && (!Subtarget->isThumb())
/*22534*/         OPC_EmitMergeInputChains1_0,
/*22535*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#Ops*/, 
                  // Src: (intrinsic_void 525:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*22540*/       /*Scope*/ 16, /*->22557*/
/*22541*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*22543*/         OPC_EmitMergeInputChains1_0,
/*22544*/         OPC_EmitInteger, MVT::i32, 14, 
/*22547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22550*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 525:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*22557*/       0, /*End of Scope*/
/*22558*/     /*Scope*/ 21, /*->22580*/
/*22559*/       OPC_CheckChild1Integer, 39|128,5/*679*/, 
/*22562*/       OPC_RecordChild2, // #1 = $src
/*22563*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*22565*/       OPC_EmitMergeInputChains1_0,
/*22566*/       OPC_EmitInteger, MVT::i32, 14, 
/*22569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22572*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 679:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*22580*/     0, /*End of Scope*/
/*22581*/   /*SwitchOpcode*/ 4|128,3/*388*/, TARGET_VAL(ARMISD::PRELOAD),// ->22973
/*22585*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*22586*/     OPC_Scope, 69|128,2/*325*/, /*->22914*/ // 2 children in Scope
/*22589*/       OPC_RecordChild1, // #1 = $shift
/*22590*/       OPC_CheckChild1Type, MVT::i32,
/*22592*/       OPC_Scope, 12|128,1/*140*/, /*->22735*/ // 2 children in Scope
/*22595*/         OPC_CheckChild2Integer, 1, 
/*22597*/         OPC_CheckChild2Type, MVT::i32,
/*22599*/         OPC_Scope, 31, /*->22632*/ // 2 children in Scope
/*22601*/           OPC_CheckChild3Integer, 1, 
/*22603*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22605*/           OPC_Scope, 12, /*->22619*/ // 2 children in Scope
/*22607*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22610*/             OPC_EmitMergeInputChains1_0,
/*22611*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*22619*/           /*Scope*/ 11, /*->22631*/
/*22620*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22623*/             OPC_EmitMergeInputChains1_0,
/*22624*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*22631*/           0, /*End of Scope*/
/*22632*/         /*Scope*/ 101, /*->22734*/
/*22633*/           OPC_CheckChild3Integer, 0, 
/*22635*/           OPC_Scope, 14, /*->22651*/ // 4 children in Scope
/*22637*/             OPC_CheckPatternPredicate, 25, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22639*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22642*/             OPC_EmitMergeInputChains1_0,
/*22643*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*22651*/           /*Scope*/ 22, /*->22674*/
/*22652*/             OPC_CheckPatternPredicate, 30, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22654*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22657*/             OPC_EmitMergeInputChains1_0,
/*22658*/             OPC_EmitInteger, MVT::i32, 14, 
/*22661*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22664*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*22674*/           /*Scope*/ 13, /*->22688*/
/*22675*/             OPC_CheckPatternPredicate, 25, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22677*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22680*/             OPC_EmitMergeInputChains1_0,
/*22681*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*22688*/           /*Scope*/ 44, /*->22733*/
/*22689*/             OPC_CheckPatternPredicate, 30, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22691*/             OPC_Scope, 19, /*->22712*/ // 2 children in Scope
/*22693*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22696*/               OPC_EmitMergeInputChains1_0,
/*22697*/               OPC_EmitInteger, MVT::i32, 14, 
/*22700*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22703*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*22712*/             /*Scope*/ 19, /*->22732*/
/*22713*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22716*/               OPC_EmitMergeInputChains1_0,
/*22717*/               OPC_EmitInteger, MVT::i32, 14, 
/*22720*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22723*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*22732*/             0, /*End of Scope*/
/*22733*/           0, /*End of Scope*/
/*22734*/         0, /*End of Scope*/
/*22735*/       /*Scope*/ 48|128,1/*176*/, /*->22913*/
/*22737*/         OPC_CheckChild2Integer, 0, 
/*22739*/         OPC_CheckChild2Type, MVT::i32,
/*22741*/         OPC_Scope, 101, /*->22844*/ // 2 children in Scope
/*22743*/           OPC_CheckChild3Integer, 1, 
/*22745*/           OPC_Scope, 14, /*->22761*/ // 4 children in Scope
/*22747*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22749*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*22752*/             OPC_EmitMergeInputChains1_0,
/*22753*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*22761*/           /*Scope*/ 22, /*->22784*/
/*22762*/             OPC_CheckPatternPredicate, 32, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22764*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22767*/             OPC_EmitMergeInputChains1_0,
/*22768*/             OPC_EmitInteger, MVT::i32, 14, 
/*22771*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22774*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*22784*/           /*Scope*/ 13, /*->22798*/
/*22785*/             OPC_CheckPatternPredicate, 31, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22787*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*22790*/             OPC_EmitMergeInputChains1_0,
/*22791*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*22798*/           /*Scope*/ 44, /*->22843*/
/*22799*/             OPC_CheckPatternPredicate, 32, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22801*/             OPC_Scope, 19, /*->22822*/ // 2 children in Scope
/*22803*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22806*/               OPC_EmitMergeInputChains1_0,
/*22807*/               OPC_EmitInteger, MVT::i32, 14, 
/*22810*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22813*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*22822*/             /*Scope*/ 19, /*->22842*/
/*22823*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22826*/               OPC_EmitMergeInputChains1_0,
/*22827*/               OPC_EmitInteger, MVT::i32, 14, 
/*22830*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22833*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*22842*/             0, /*End of Scope*/
/*22843*/           0, /*End of Scope*/
/*22844*/         /*Scope*/ 67, /*->22912*/
/*22845*/           OPC_CheckChild3Integer, 0, 
/*22847*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22849*/           OPC_Scope, 20, /*->22871*/ // 3 children in Scope
/*22851*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*22854*/             OPC_EmitMergeInputChains1_0,
/*22855*/             OPC_EmitInteger, MVT::i32, 14, 
/*22858*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22861*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*22871*/           /*Scope*/ 19, /*->22891*/
/*22872*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*22875*/             OPC_EmitMergeInputChains1_0,
/*22876*/             OPC_EmitInteger, MVT::i32, 14, 
/*22879*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22882*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*22891*/           /*Scope*/ 19, /*->22911*/
/*22892*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*22895*/             OPC_EmitMergeInputChains1_0,
/*22896*/             OPC_EmitInteger, MVT::i32, 14, 
/*22899*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22902*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*22911*/           0, /*End of Scope*/
/*22912*/         0, /*End of Scope*/
/*22913*/       0, /*End of Scope*/
/*22914*/     /*Scope*/ 57, /*->22972*/
/*22915*/       OPC_MoveChild1,
/*22916*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*22919*/       OPC_RecordChild0, // #1 = $addr
/*22920*/       OPC_MoveChild0,
/*22921*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*22924*/       OPC_MoveParent,
/*22925*/       OPC_MoveParent,
/*22926*/       OPC_CheckChild2Integer, 0, 
/*22928*/       OPC_CheckChild2Type, MVT::i32,
/*22930*/       OPC_Scope, 19, /*->22951*/ // 2 children in Scope
/*22932*/         OPC_CheckChild3Integer, 0, 
/*22934*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*22936*/         OPC_EmitMergeInputChains1_0,
/*22937*/         OPC_EmitInteger, MVT::i32, 14, 
/*22940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22943*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*22951*/       /*Scope*/ 19, /*->22971*/
/*22952*/         OPC_CheckChild3Integer, 1, 
/*22954*/         OPC_CheckPatternPredicate, 32, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*22956*/         OPC_EmitMergeInputChains1_0,
/*22957*/         OPC_EmitInteger, MVT::i32, 14, 
/*22960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22963*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*22971*/       0, /*End of Scope*/
/*22972*/     0, /*End of Scope*/
/*22973*/   /*SwitchOpcode*/ 87|128,10/*1367*/, TARGET_VAL(ARMISD::CMPZ),// ->24344
/*22977*/     OPC_Scope, 123, /*->23102*/ // 12 children in Scope
/*22979*/       OPC_MoveChild0,
/*22980*/       OPC_SwitchOpcode /*2 cases */, 57, TARGET_VAL(ISD::AND),// ->23041
/*22984*/         OPC_RecordChild0, // #0 = $Rn
/*22985*/         OPC_RecordChild1, // #1 = $shift
/*22986*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*22988*/         OPC_CheckType, MVT::i32,
/*22990*/         OPC_MoveParent,
/*22991*/         OPC_CheckChild1Integer, 0, 
/*22993*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22995*/         OPC_Scope, 21, /*->23018*/ // 2 children in Scope
/*22997*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23000*/           OPC_EmitInteger, MVT::i32, 14, 
/*23003*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23006*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23018*/         /*Scope*/ 21, /*->23040*/
/*23019*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23022*/           OPC_EmitInteger, MVT::i32, 14, 
/*23025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23028*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23040*/         0, /*End of Scope*/
/*23041*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::XOR),// ->23101
/*23044*/         OPC_RecordChild0, // #0 = $Rn
/*23045*/         OPC_RecordChild1, // #1 = $shift
/*23046*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23048*/         OPC_CheckType, MVT::i32,
/*23050*/         OPC_MoveParent,
/*23051*/         OPC_CheckChild1Integer, 0, 
/*23053*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23055*/         OPC_Scope, 21, /*->23078*/ // 2 children in Scope
/*23057*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23060*/           OPC_EmitInteger, MVT::i32, 14, 
/*23063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23066*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23078*/         /*Scope*/ 21, /*->23100*/
/*23079*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23082*/           OPC_EmitInteger, MVT::i32, 14, 
/*23085*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23088*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23100*/         0, /*End of Scope*/
/*23101*/       0, // EndSwitchOpcode
/*23102*/     /*Scope*/ 34, /*->23137*/
/*23103*/       OPC_RecordChild0, // #0 = $Rn
/*23104*/       OPC_CheckChild0Type, MVT::i32,
/*23106*/       OPC_MoveChild1,
/*23107*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23110*/       OPC_CheckChild0Integer, 0, 
/*23112*/       OPC_RecordChild1, // #1 = $shift
/*23113*/       OPC_MoveParent,
/*23114*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23116*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23119*/       OPC_EmitInteger, MVT::i32, 14, 
/*23122*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23125*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23137*/     /*Scope*/ 120|128,1/*248*/, /*->23387*/
/*23139*/       OPC_MoveChild0,
/*23140*/       OPC_SwitchOpcode /*3 cases */, 30, TARGET_VAL(ISD::SUB),// ->23174
/*23144*/         OPC_CheckChild0Integer, 0, 
/*23146*/         OPC_RecordChild1, // #0 = $shift
/*23147*/         OPC_CheckType, MVT::i32,
/*23149*/         OPC_MoveParent,
/*23150*/         OPC_RecordChild1, // #1 = $Rn
/*23151*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23153*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23156*/         OPC_EmitInteger, MVT::i32, 14, 
/*23159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23162*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23174*/       /*SwitchOpcode*/ 103, TARGET_VAL(ISD::AND),// ->23280
/*23177*/         OPC_RecordChild0, // #0 = $Rn
/*23178*/         OPC_RecordChild1, // #1 = $shift
/*23179*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23181*/         OPC_CheckType, MVT::i32,
/*23183*/         OPC_MoveParent,
/*23184*/         OPC_CheckChild1Integer, 0, 
/*23186*/         OPC_Scope, 22, /*->23210*/ // 4 children in Scope
/*23188*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23190*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23193*/           OPC_EmitInteger, MVT::i32, 14, 
/*23196*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23199*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23210*/         /*Scope*/ 22, /*->23233*/
/*23211*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23213*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23216*/           OPC_EmitInteger, MVT::i32, 14, 
/*23219*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23222*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23233*/         /*Scope*/ 22, /*->23256*/
/*23234*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23236*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23239*/           OPC_EmitInteger, MVT::i32, 14, 
/*23242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23245*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23256*/         /*Scope*/ 22, /*->23279*/
/*23257*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23259*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23262*/           OPC_EmitInteger, MVT::i32, 14, 
/*23265*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23268*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23279*/         0, /*End of Scope*/
/*23280*/       /*SwitchOpcode*/ 103, TARGET_VAL(ISD::XOR),// ->23386
/*23283*/         OPC_RecordChild0, // #0 = $Rn
/*23284*/         OPC_RecordChild1, // #1 = $shift
/*23285*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23287*/         OPC_CheckType, MVT::i32,
/*23289*/         OPC_MoveParent,
/*23290*/         OPC_CheckChild1Integer, 0, 
/*23292*/         OPC_Scope, 22, /*->23316*/ // 4 children in Scope
/*23294*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23296*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23299*/           OPC_EmitInteger, MVT::i32, 14, 
/*23302*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23305*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23316*/         /*Scope*/ 22, /*->23339*/
/*23317*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23319*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23322*/           OPC_EmitInteger, MVT::i32, 14, 
/*23325*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23328*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23339*/         /*Scope*/ 22, /*->23362*/
/*23340*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23342*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23345*/           OPC_EmitInteger, MVT::i32, 14, 
/*23348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23351*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23362*/         /*Scope*/ 22, /*->23385*/
/*23363*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23365*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23368*/           OPC_EmitInteger, MVT::i32, 14, 
/*23371*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23374*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23385*/         0, /*End of Scope*/
/*23386*/       0, // EndSwitchOpcode
/*23387*/     /*Scope*/ 59, /*->23447*/
/*23388*/       OPC_RecordChild0, // #0 = $Rn
/*23389*/       OPC_CheckChild0Type, MVT::i32,
/*23391*/       OPC_MoveChild1,
/*23392*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23395*/       OPC_CheckChild0Integer, 0, 
/*23397*/       OPC_RecordChild1, // #1 = $shift
/*23398*/       OPC_MoveParent,
/*23399*/       OPC_Scope, 22, /*->23423*/ // 2 children in Scope
/*23401*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23403*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23406*/         OPC_EmitInteger, MVT::i32, 14, 
/*23409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23412*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23423*/       /*Scope*/ 22, /*->23446*/
/*23424*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23426*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23429*/         OPC_EmitInteger, MVT::i32, 14, 
/*23432*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23435*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23446*/       0, /*End of Scope*/
/*23447*/     /*Scope*/ 79|128,1/*207*/, /*->23656*/
/*23449*/       OPC_MoveChild0,
/*23450*/       OPC_SwitchOpcode /*3 cases */, 55, TARGET_VAL(ISD::SUB),// ->23509
/*23454*/         OPC_CheckChild0Integer, 0, 
/*23456*/         OPC_RecordChild1, // #0 = $shift
/*23457*/         OPC_CheckType, MVT::i32,
/*23459*/         OPC_MoveParent,
/*23460*/         OPC_RecordChild1, // #1 = $Rn
/*23461*/         OPC_Scope, 22, /*->23485*/ // 2 children in Scope
/*23463*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23465*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23468*/           OPC_EmitInteger, MVT::i32, 14, 
/*23471*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23474*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23485*/         /*Scope*/ 22, /*->23508*/
/*23486*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23488*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23491*/           OPC_EmitInteger, MVT::i32, 14, 
/*23494*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23497*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23508*/         0, /*End of Scope*/
/*23509*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::AND),// ->23582
/*23512*/         OPC_RecordChild0, // #0 = $Rn
/*23513*/         OPC_RecordChild1, // #1 = $imm
/*23514*/         OPC_MoveChild1,
/*23515*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23518*/         OPC_Scope, 30, /*->23550*/ // 2 children in Scope
/*23520*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*23522*/           OPC_MoveParent,
/*23523*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*23525*/           OPC_CheckType, MVT::i32,
/*23527*/           OPC_MoveParent,
/*23528*/           OPC_CheckChild1Integer, 0, 
/*23530*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23532*/           OPC_EmitConvertToTarget, 1,
/*23534*/           OPC_EmitInteger, MVT::i32, 14, 
/*23537*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23540*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23550*/         /*Scope*/ 30, /*->23581*/
/*23551*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*23553*/           OPC_MoveParent,
/*23554*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*23556*/           OPC_CheckType, MVT::i32,
/*23558*/           OPC_MoveParent,
/*23559*/           OPC_CheckChild1Integer, 0, 
/*23561*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23563*/           OPC_EmitConvertToTarget, 1,
/*23565*/           OPC_EmitInteger, MVT::i32, 14, 
/*23568*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23571*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23581*/         0, /*End of Scope*/
/*23582*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::XOR),// ->23655
/*23585*/         OPC_RecordChild0, // #0 = $Rn
/*23586*/         OPC_RecordChild1, // #1 = $imm
/*23587*/         OPC_MoveChild1,
/*23588*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23591*/         OPC_Scope, 30, /*->23623*/ // 2 children in Scope
/*23593*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*23595*/           OPC_MoveParent,
/*23596*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*23598*/           OPC_CheckType, MVT::i32,
/*23600*/           OPC_MoveParent,
/*23601*/           OPC_CheckChild1Integer, 0, 
/*23603*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23605*/           OPC_EmitConvertToTarget, 1,
/*23607*/           OPC_EmitInteger, MVT::i32, 14, 
/*23610*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23613*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23623*/         /*Scope*/ 30, /*->23654*/
/*23624*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*23626*/           OPC_MoveParent,
/*23627*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*23629*/           OPC_CheckType, MVT::i32,
/*23631*/           OPC_MoveParent,
/*23632*/           OPC_CheckChild1Integer, 0, 
/*23634*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23636*/           OPC_EmitConvertToTarget, 1,
/*23638*/           OPC_EmitInteger, MVT::i32, 14, 
/*23641*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23644*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*23654*/         0, /*End of Scope*/
/*23655*/       0, // EndSwitchOpcode
/*23656*/     /*Scope*/ 73, /*->23730*/
/*23657*/       OPC_RecordChild0, // #0 = $src
/*23658*/       OPC_CheckChild0Type, MVT::i32,
/*23660*/       OPC_RecordChild1, // #1 = $rhs
/*23661*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23663*/       OPC_Scope, 21, /*->23686*/ // 3 children in Scope
/*23665*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*23668*/         OPC_EmitInteger, MVT::i32, 14, 
/*23671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23674*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*23686*/       /*Scope*/ 21, /*->23708*/
/*23687*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*23690*/         OPC_EmitInteger, MVT::i32, 14, 
/*23693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23696*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*23708*/       /*Scope*/ 20, /*->23729*/
/*23709*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*23712*/         OPC_EmitInteger, MVT::i32, 14, 
/*23715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23718*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*23729*/       0, /*End of Scope*/
/*23730*/     /*Scope*/ 85, /*->23816*/
/*23731*/       OPC_MoveChild0,
/*23732*/       OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::AND),// ->23785
/*23736*/         OPC_RecordChild0, // #0 = $Rn
/*23737*/         OPC_RecordChild1, // #1 = $Rm
/*23738*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23740*/         OPC_CheckType, MVT::i32,
/*23742*/         OPC_MoveParent,
/*23743*/         OPC_CheckChild1Integer, 0, 
/*23745*/         OPC_Scope, 18, /*->23765*/ // 2 children in Scope
/*23747*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23749*/           OPC_EmitInteger, MVT::i32, 14, 
/*23752*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23755*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23765*/         /*Scope*/ 18, /*->23784*/
/*23766*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23768*/           OPC_EmitInteger, MVT::i32, 14, 
/*23771*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23774*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*23784*/         0, /*End of Scope*/
/*23785*/       /*SwitchOpcode*/ 27, TARGET_VAL(ISD::XOR),// ->23815
/*23788*/         OPC_RecordChild0, // #0 = $Rn
/*23789*/         OPC_RecordChild1, // #1 = $Rm
/*23790*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23792*/         OPC_CheckType, MVT::i32,
/*23794*/         OPC_MoveParent,
/*23795*/         OPC_CheckChild1Integer, 0, 
/*23797*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23799*/         OPC_EmitInteger, MVT::i32, 14, 
/*23802*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23805*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23815*/       0, // EndSwitchOpcode
/*23816*/     /*Scope*/ 26, /*->23843*/
/*23817*/       OPC_RecordChild0, // #0 = $lhs
/*23818*/       OPC_CheckChild0Type, MVT::i32,
/*23820*/       OPC_RecordChild1, // #1 = $rhs
/*23821*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23823*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$rhs #2 #3
/*23826*/       OPC_EmitInteger, MVT::i32, 14, 
/*23829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23832*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*23843*/     /*Scope*/ 91, /*->23935*/
/*23844*/       OPC_MoveChild0,
/*23845*/       OPC_SwitchOpcode /*2 cases */, 41, TARGET_VAL(ISD::AND),// ->23890
/*23849*/         OPC_RecordChild0, // #0 = $Rn
/*23850*/         OPC_RecordChild1, // #1 = $Rm
/*23851*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23853*/         OPC_CheckType, MVT::i32,
/*23855*/         OPC_MoveParent,
/*23856*/         OPC_CheckChild1Integer, 0, 
/*23858*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23860*/         OPC_EmitInteger, MVT::i32, 14, 
/*23863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23866*/         OPC_Scope, 10, /*->23878*/ // 2 children in Scope
/*23868*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23878*/         /*Scope*/ 10, /*->23889*/
/*23879*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23889*/         0, /*End of Scope*/
/*23890*/       /*SwitchOpcode*/ 41, TARGET_VAL(ISD::XOR),// ->23934
/*23893*/         OPC_RecordChild0, // #0 = $Rn
/*23894*/         OPC_RecordChild1, // #1 = $Rm
/*23895*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23897*/         OPC_CheckType, MVT::i32,
/*23899*/         OPC_MoveParent,
/*23900*/         OPC_CheckChild1Integer, 0, 
/*23902*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23904*/         OPC_EmitInteger, MVT::i32, 14, 
/*23907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23910*/         OPC_Scope, 10, /*->23922*/ // 2 children in Scope
/*23912*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23922*/         /*Scope*/ 10, /*->23933*/
/*23923*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*23933*/         0, /*End of Scope*/
/*23934*/       0, // EndSwitchOpcode
/*23935*/     /*Scope*/ 123, /*->24059*/
/*23936*/       OPC_RecordChild0, // #0 = $rhs
/*23937*/       OPC_CheckChild0Type, MVT::i32,
/*23939*/       OPC_Scope, 49, /*->23990*/ // 2 children in Scope
/*23941*/         OPC_RecordChild1, // #1 = $src
/*23942*/         OPC_Scope, 22, /*->23966*/ // 2 children in Scope
/*23944*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23946*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*23949*/           OPC_EmitInteger, MVT::i32, 14, 
/*23952*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23955*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*23966*/         /*Scope*/ 22, /*->23989*/
/*23967*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*23969*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$rhs #2 #3
/*23972*/           OPC_EmitInteger, MVT::i32, 14, 
/*23975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23978*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*23989*/         0, /*End of Scope*/
/*23990*/       /*Scope*/ 67, /*->24058*/
/*23991*/         OPC_MoveChild1,
/*23992*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23995*/         OPC_CheckChild0Integer, 0, 
/*23997*/         OPC_RecordChild1, // #1 = $Rm
/*23998*/         OPC_MoveParent,
/*23999*/         OPC_Scope, 18, /*->24019*/ // 3 children in Scope
/*24001*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24003*/           OPC_EmitInteger, MVT::i32, 14, 
/*24006*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24009*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24019*/         /*Scope*/ 18, /*->24038*/
/*24020*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24022*/           OPC_EmitInteger, MVT::i32, 14, 
/*24025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24028*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24038*/         /*Scope*/ 18, /*->24057*/
/*24039*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24041*/           OPC_EmitInteger, MVT::i32, 14, 
/*24044*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24047*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24057*/         0, /*End of Scope*/
/*24058*/       0, /*End of Scope*/
/*24059*/     /*Scope*/ 70, /*->24130*/
/*24060*/       OPC_MoveChild0,
/*24061*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24064*/       OPC_CheckChild0Integer, 0, 
/*24066*/       OPC_RecordChild1, // #0 = $Rm
/*24067*/       OPC_CheckType, MVT::i32,
/*24069*/       OPC_MoveParent,
/*24070*/       OPC_RecordChild1, // #1 = $Rn
/*24071*/       OPC_Scope, 18, /*->24091*/ // 3 children in Scope
/*24073*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24075*/         OPC_EmitInteger, MVT::i32, 14, 
/*24078*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24081*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24091*/       /*Scope*/ 18, /*->24110*/
/*24092*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24094*/         OPC_EmitInteger, MVT::i32, 14, 
/*24097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24100*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24110*/       /*Scope*/ 18, /*->24129*/
/*24111*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24113*/         OPC_EmitInteger, MVT::i32, 14, 
/*24116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24119*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24129*/       0, /*End of Scope*/
/*24130*/     /*Scope*/ 83|128,1/*211*/, /*->24343*/
/*24132*/       OPC_RecordChild0, // #0 = $src
/*24133*/       OPC_CheckChild0Type, MVT::i32,
/*24135*/       OPC_RecordChild1, // #1 = $imm
/*24136*/       OPC_Scope, 4|128,1/*132*/, /*->24271*/ // 4 children in Scope
/*24139*/         OPC_MoveChild1,
/*24140*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24143*/         OPC_Scope, 23, /*->24168*/ // 5 children in Scope
/*24145*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*24147*/           OPC_MoveParent,
/*24148*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24150*/           OPC_EmitConvertToTarget, 1,
/*24152*/           OPC_EmitInteger, MVT::i32, 14, 
/*24155*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24158*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm)
/*24168*/         /*Scope*/ 26, /*->24195*/
/*24169*/           OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*24171*/           OPC_MoveParent,
/*24172*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24174*/           OPC_EmitConvertToTarget, 1,
/*24176*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*24179*/           OPC_EmitInteger, MVT::i32, 14, 
/*24182*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24185*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*24195*/         /*Scope*/ 23, /*->24219*/
/*24196*/           OPC_CheckPredicate, 47, // Predicate_imm0_255
/*24198*/           OPC_MoveParent,
/*24199*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24201*/           OPC_EmitConvertToTarget, 1,
/*24203*/           OPC_EmitInteger, MVT::i32, 14, 
/*24206*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24209*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*24219*/         /*Scope*/ 23, /*->24243*/
/*24220*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*24222*/           OPC_MoveParent,
/*24223*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24225*/           OPC_EmitConvertToTarget, 1,
/*24227*/           OPC_EmitInteger, MVT::i32, 14, 
/*24230*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24233*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*24243*/         /*Scope*/ 26, /*->24270*/
/*24244*/           OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*24246*/           OPC_MoveParent,
/*24247*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24249*/           OPC_EmitConvertToTarget, 1,
/*24251*/           OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*24254*/           OPC_EmitInteger, MVT::i32, 14, 
/*24257*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24260*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*24270*/         0, /*End of Scope*/
/*24271*/       /*Scope*/ 18, /*->24290*/
/*24272*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24274*/         OPC_EmitInteger, MVT::i32, 14, 
/*24277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24280*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*24290*/       /*Scope*/ 18, /*->24309*/
/*24291*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24293*/         OPC_EmitInteger, MVT::i32, 14, 
/*24296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24299*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24309*/       /*Scope*/ 32, /*->24342*/
/*24310*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24312*/         OPC_EmitInteger, MVT::i32, 14, 
/*24315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24318*/         OPC_Scope, 10, /*->24330*/ // 2 children in Scope
/*24320*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24330*/         /*Scope*/ 10, /*->24341*/
/*24331*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24341*/         0, /*End of Scope*/
/*24342*/       0, /*End of Scope*/
/*24343*/     0, /*End of Scope*/
/*24344*/   /*SwitchOpcode*/ 105|128,4/*617*/, TARGET_VAL(ARMISD::CMOV),// ->24965
/*24348*/     OPC_CaptureGlueInput,
/*24349*/     OPC_RecordChild0, // #0 = $false
/*24350*/     OPC_Scope, 45, /*->24397*/ // 3 children in Scope
/*24352*/       OPC_RecordChild1, // #1 = $shift
/*24353*/       OPC_RecordChild2, // #2 = $p
/*24354*/       OPC_CheckType, MVT::i32,
/*24356*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24358*/       OPC_Scope, 18, /*->24378*/ // 2 children in Scope
/*24360*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*24363*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #6 #7
/*24366*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*24378*/       /*Scope*/ 17, /*->24396*/
/*24379*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*24382*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #5 #6
/*24385*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*24396*/       0, /*End of Scope*/
/*24397*/     /*Scope*/ 25|128,1/*153*/, /*->24552*/
/*24399*/       OPC_MoveChild1,
/*24400*/       OPC_SwitchOpcode /*4 cases */, 33, TARGET_VAL(ISD::SHL),// ->24437
/*24404*/         OPC_RecordChild0, // #1 = $Rm
/*24405*/         OPC_RecordChild1, // #2 = $imm
/*24406*/         OPC_MoveChild1,
/*24407*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24410*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*24412*/         OPC_CheckType, MVT::i32,
/*24414*/         OPC_MoveParent,
/*24415*/         OPC_MoveParent,
/*24416*/         OPC_RecordChild2, // #3 = $p
/*24417*/         OPC_CheckType, MVT::i32,
/*24419*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24421*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24424*/         OPC_EmitConvertToTarget, 2,
/*24426*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*24437*/       /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->24476
/*24440*/         OPC_RecordChild0, // #1 = $Rm
/*24441*/         OPC_RecordChild1, // #2 = $imm
/*24442*/         OPC_MoveChild1,
/*24443*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24446*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*24448*/         OPC_CheckType, MVT::i32,
/*24450*/         OPC_MoveParent,
/*24451*/         OPC_MoveParent,
/*24452*/         OPC_RecordChild2, // #3 = $p
/*24453*/         OPC_CheckType, MVT::i32,
/*24455*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24457*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24460*/         OPC_EmitConvertToTarget, 2,
/*24462*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*24465*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24476*/       /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRA),// ->24515
/*24479*/         OPC_RecordChild0, // #1 = $Rm
/*24480*/         OPC_RecordChild1, // #2 = $imm
/*24481*/         OPC_MoveChild1,
/*24482*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24485*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*24487*/         OPC_CheckType, MVT::i32,
/*24489*/         OPC_MoveParent,
/*24490*/         OPC_MoveParent,
/*24491*/         OPC_RecordChild2, // #3 = $p
/*24492*/         OPC_CheckType, MVT::i32,
/*24494*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24496*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24499*/         OPC_EmitConvertToTarget, 2,
/*24501*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*24504*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24515*/       /*SwitchOpcode*/ 33, TARGET_VAL(ISD::ROTR),// ->24551
/*24518*/         OPC_RecordChild0, // #1 = $Rm
/*24519*/         OPC_RecordChild1, // #2 = $imm
/*24520*/         OPC_MoveChild1,
/*24521*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24524*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*24526*/         OPC_CheckType, MVT::i32,
/*24528*/         OPC_MoveParent,
/*24529*/         OPC_MoveParent,
/*24530*/         OPC_RecordChild2, // #3 = $p
/*24531*/         OPC_CheckType, MVT::i32,
/*24533*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24535*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24538*/         OPC_EmitConvertToTarget, 2,
/*24540*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*24551*/       0, // EndSwitchOpcode
/*24552*/     /*Scope*/ 26|128,3/*410*/, /*->24964*/
/*24554*/       OPC_RecordChild1, // #1 = $imm
/*24555*/       OPC_Scope, 71|128,1/*199*/, /*->24757*/ // 7 children in Scope
/*24558*/         OPC_MoveChild1,
/*24559*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24562*/         OPC_Scope, 23, /*->24587*/ // 7 children in Scope
/*24564*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*24566*/           OPC_MoveParent,
/*24567*/           OPC_RecordChild2, // #2 = $p
/*24568*/           OPC_CheckType, MVT::i32,
/*24570*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*24572*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24575*/           OPC_EmitConvertToTarget, 1,
/*24577*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24587*/         /*Scope*/ 23, /*->24611*/
/*24588*/           OPC_CheckPredicate, 7, // Predicate_mod_imm
/*24590*/           OPC_MoveParent,
/*24591*/           OPC_RecordChild2, // #2 = $p
/*24592*/           OPC_CheckType, MVT::i32,
/*24594*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24596*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24599*/           OPC_EmitConvertToTarget, 1,
/*24601*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24611*/         /*Scope*/ 26, /*->24638*/
/*24612*/           OPC_CheckPredicate, 25, // Predicate_mod_imm_not
/*24614*/           OPC_MoveParent,
/*24615*/           OPC_RecordChild2, // #2 = $p
/*24616*/           OPC_CheckType, MVT::i32,
/*24618*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24620*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24623*/           OPC_EmitConvertToTarget, 1,
/*24625*/           OPC_EmitNodeXForm, 9, 5, // imm_not_XFORM
/*24628*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24638*/         /*Scope*/ 23, /*->24662*/
/*24639*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*24641*/           OPC_MoveParent,
/*24642*/           OPC_RecordChild2, // #2 = $p
/*24643*/           OPC_CheckType, MVT::i32,
/*24645*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24647*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24650*/           OPC_EmitConvertToTarget, 1,
/*24652*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24662*/         /*Scope*/ 23, /*->24686*/
/*24663*/           OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*24665*/           OPC_MoveParent,
/*24666*/           OPC_RecordChild2, // #2 = $p
/*24667*/           OPC_CheckType, MVT::i32,
/*24669*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24671*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24674*/           OPC_EmitConvertToTarget, 1,
/*24676*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*24686*/         /*Scope*/ 26, /*->24713*/
/*24687*/           OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*24689*/           OPC_MoveParent,
/*24690*/           OPC_RecordChild2, // #2 = $p
/*24691*/           OPC_CheckType, MVT::i32,
/*24693*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24695*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24698*/           OPC_EmitConvertToTarget, 1,
/*24700*/           OPC_EmitNodeXForm, 1, 5, // t2_so_imm_not_XFORM
/*24703*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24713*/         /*Scope*/ 42, /*->24756*/
/*24714*/           OPC_MoveParent,
/*24715*/           OPC_RecordChild2, // #2 = $p
/*24716*/           OPC_CheckType, MVT::i32,
/*24718*/           OPC_Scope, 17, /*->24737*/ // 2 children in Scope
/*24720*/             OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*24722*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24725*/             OPC_EmitConvertToTarget, 1,
/*24727*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*24737*/           /*Scope*/ 17, /*->24755*/
/*24738*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24740*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24743*/             OPC_EmitConvertToTarget, 1,
/*24745*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*24755*/           0, /*End of Scope*/
/*24756*/         0, /*End of Scope*/
/*24757*/       /*Scope*/ 51, /*->24809*/
/*24758*/         OPC_RecordChild2, // #2 = $p
/*24759*/         OPC_CheckType, MVT::i32,
/*24761*/         OPC_Scope, 15, /*->24778*/ // 3 children in Scope
/*24763*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24765*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24768*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*24778*/         /*Scope*/ 15, /*->24794*/
/*24779*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*24781*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24784*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*24794*/         /*Scope*/ 13, /*->24808*/
/*24795*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24798*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*24808*/         0, /*End of Scope*/
/*24809*/       /*Scope*/ 28, /*->24838*/
/*24810*/         OPC_CheckChild2Integer, 12, 
/*24812*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24825
/*24815*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*24817*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24825*/         /*SwitchType*/ 10, MVT::f64,// ->24837
/*24827*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24829*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24837*/         0, // EndSwitchType
/*24838*/       /*Scope*/ 28, /*->24867*/
/*24839*/         OPC_CheckChild2Integer, 10, 
/*24841*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24854
/*24844*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*24846*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24854*/         /*SwitchType*/ 10, MVT::f64,// ->24866
/*24856*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24858*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24866*/         0, // EndSwitchType
/*24867*/       /*Scope*/ 28, /*->24896*/
/*24868*/         OPC_CheckChild2Integer, 0, 
/*24870*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24883
/*24873*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*24875*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24883*/         /*SwitchType*/ 10, MVT::f64,// ->24895
/*24885*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24887*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24895*/         0, // EndSwitchType
/*24896*/       /*Scope*/ 28, /*->24925*/
/*24897*/         OPC_CheckChild2Integer, 6, 
/*24899*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->24912
/*24902*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*24904*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*24912*/         /*SwitchType*/ 10, MVT::f64,// ->24924
/*24914*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*24916*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*24924*/         0, // EndSwitchType
/*24925*/       /*Scope*/ 37, /*->24963*/
/*24926*/         OPC_RecordChild2, // #2 = $p
/*24927*/         OPC_SwitchType /*2 cases */, 15, MVT::f64,// ->24945
/*24930*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*24932*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24935*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*24945*/         /*SwitchType*/ 15, MVT::f32,// ->24962
/*24947*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*24949*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24952*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*24962*/         0, // EndSwitchType
/*24963*/       0, /*End of Scope*/
/*24964*/     0, /*End of Scope*/
/*24965*/   /*SwitchOpcode*/ 0|128,52/*6656*/, TARGET_VAL(ISD::LOAD),// ->31625
/*24969*/     OPC_RecordMemRef,
/*24970*/     OPC_RecordNode, // #0 = 'ld' chained node
/*24971*/     OPC_Scope, 67|128,1/*195*/, /*->25169*/ // 5 children in Scope
/*24974*/       OPC_RecordChild1, // #1 = $addr
/*24975*/       OPC_CheckChild1Type, MVT::i32,
/*24977*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*24979*/       OPC_CheckType, MVT::i32,
/*24981*/       OPC_Scope, 24, /*->25007*/ // 3 children in Scope
/*24983*/         OPC_CheckPredicate, 52, // Predicate_load
/*24985*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24987*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*24990*/         OPC_EmitMergeInputChains1_0,
/*24991*/         OPC_EmitInteger, MVT::i32, 14, 
/*24994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24997*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*25007*/       /*Scope*/ 54, /*->25062*/
/*25008*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25010*/         OPC_Scope, 24, /*->25036*/ // 2 children in Scope
/*25012*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25014*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25016*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25019*/           OPC_EmitMergeInputChains1_0,
/*25020*/           OPC_EmitInteger, MVT::i32, 14, 
/*25023*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25026*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*25036*/         /*Scope*/ 24, /*->25061*/
/*25037*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25039*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25041*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25044*/           OPC_EmitMergeInputChains1_0,
/*25045*/           OPC_EmitInteger, MVT::i32, 14, 
/*25048*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25051*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*25061*/         0, /*End of Scope*/
/*25062*/       /*Scope*/ 105, /*->25168*/
/*25063*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*25065*/         OPC_Scope, 24, /*->25091*/ // 3 children in Scope
/*25067*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25069*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25071*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25074*/           OPC_EmitMergeInputChains1_0,
/*25075*/           OPC_EmitInteger, MVT::i32, 14, 
/*25078*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25081*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*25091*/         /*Scope*/ 50, /*->25142*/
/*25092*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*25094*/           OPC_Scope, 22, /*->25118*/ // 2 children in Scope
/*25096*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25098*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25101*/             OPC_EmitMergeInputChains1_0,
/*25102*/             OPC_EmitInteger, MVT::i32, 14, 
/*25105*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25108*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*25118*/           /*Scope*/ 22, /*->25141*/
/*25119*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25121*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25124*/             OPC_EmitMergeInputChains1_0,
/*25125*/             OPC_EmitInteger, MVT::i32, 14, 
/*25128*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25131*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*25141*/           0, /*End of Scope*/
/*25142*/         /*Scope*/ 24, /*->25167*/
/*25143*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25145*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25147*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25150*/           OPC_EmitMergeInputChains1_0,
/*25151*/           OPC_EmitInteger, MVT::i32, 14, 
/*25154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25157*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*25167*/         0, /*End of Scope*/
/*25168*/       0, /*End of Scope*/
/*25169*/     /*Scope*/ 100, /*->25270*/
/*25170*/       OPC_MoveChild1,
/*25171*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ARMISD::WrapperPIC),// ->25235
/*25175*/         OPC_RecordChild0, // #1 = $addr
/*25176*/         OPC_MoveChild0,
/*25177*/         OPC_SwitchOpcode /*2 cases */, 32, TARGET_VAL(ISD::TargetGlobalAddress),// ->25213
/*25181*/           OPC_MoveParent,
/*25182*/           OPC_MoveParent,
/*25183*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25185*/           OPC_CheckPredicate, 52, // Predicate_load
/*25187*/           OPC_CheckType, MVT::i32,
/*25189*/           OPC_Scope, 10, /*->25201*/ // 2 children in Scope
/*25191*/             OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*25193*/             OPC_EmitMergeInputChains1_0,
/*25194*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*25201*/           /*Scope*/ 10, /*->25212*/
/*25202*/             OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*25204*/             OPC_EmitMergeInputChains1_0,
/*25205*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*25212*/           0, /*End of Scope*/
/*25213*/         /*SwitchOpcode*/ 18, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->25234
/*25216*/           OPC_MoveParent,
/*25217*/           OPC_MoveParent,
/*25218*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25220*/           OPC_CheckPredicate, 52, // Predicate_load
/*25222*/           OPC_CheckType, MVT::i32,
/*25224*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*25226*/           OPC_EmitMergeInputChains1_0,
/*25227*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaltlsaddr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                    // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaltlsaddr:i32):$addr)
/*25234*/         0, // EndSwitchOpcode
/*25235*/       /*SwitchOpcode*/ 31, TARGET_VAL(ARMISD::Wrapper),// ->25269
/*25238*/         OPC_RecordChild0, // #1 = $addr
/*25239*/         OPC_MoveChild0,
/*25240*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*25243*/         OPC_MoveParent,
/*25244*/         OPC_MoveParent,
/*25245*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25247*/         OPC_CheckPredicate, 52, // Predicate_load
/*25249*/         OPC_CheckType, MVT::i32,
/*25251*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25253*/         OPC_EmitMergeInputChains1_0,
/*25254*/         OPC_EmitInteger, MVT::i32, 14, 
/*25257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25260*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*25269*/       0, // EndSwitchOpcode
/*25270*/     /*Scope*/ 29|128,16/*2077*/, /*->27349*/
/*25272*/       OPC_RecordChild1, // #1 = $shift
/*25273*/       OPC_CheckChild1Type, MVT::i32,
/*25275*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25277*/       OPC_CheckType, MVT::i32,
/*25279*/       OPC_Scope, 25, /*->25306*/ // 22 children in Scope
/*25281*/         OPC_CheckPredicate, 52, // Predicate_load
/*25283*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25285*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25288*/         OPC_EmitMergeInputChains1_0,
/*25289*/         OPC_EmitInteger, MVT::i32, 14, 
/*25292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25295*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*25306*/       /*Scope*/ 56, /*->25363*/
/*25307*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25309*/         OPC_Scope, 25, /*->25336*/ // 2 children in Scope
/*25311*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25313*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25315*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25318*/           OPC_EmitMergeInputChains1_0,
/*25319*/           OPC_EmitInteger, MVT::i32, 14, 
/*25322*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25325*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*25336*/         /*Scope*/ 25, /*->25362*/
/*25337*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25339*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25341*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25344*/           OPC_EmitMergeInputChains1_0,
/*25345*/           OPC_EmitInteger, MVT::i32, 14, 
/*25348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25351*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*25362*/         0, /*End of Scope*/
/*25363*/       /*Scope*/ 56, /*->25420*/
/*25364*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*25366*/         OPC_Scope, 25, /*->25393*/ // 2 children in Scope
/*25368*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25370*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25372*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25375*/           OPC_EmitMergeInputChains1_0,
/*25376*/           OPC_EmitInteger, MVT::i32, 14, 
/*25379*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25382*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*25393*/         /*Scope*/ 25, /*->25419*/
/*25394*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*25396*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25398*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25401*/           OPC_EmitMergeInputChains1_0,
/*25402*/           OPC_EmitInteger, MVT::i32, 14, 
/*25405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25408*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*25419*/         0, /*End of Scope*/
/*25420*/       /*Scope*/ 27, /*->25448*/
/*25421*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25423*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25425*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25427*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25430*/         OPC_EmitMergeInputChains1_0,
/*25431*/         OPC_EmitInteger, MVT::i32, 14, 
/*25434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25437*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25448*/       /*Scope*/ 82, /*->25531*/
/*25449*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25451*/         OPC_Scope, 25, /*->25478*/ // 3 children in Scope
/*25453*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25455*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25457*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25460*/           OPC_EmitMergeInputChains1_0,
/*25461*/           OPC_EmitInteger, MVT::i32, 14, 
/*25464*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25467*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25478*/         /*Scope*/ 25, /*->25504*/
/*25479*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25481*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25483*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25486*/           OPC_EmitMergeInputChains1_0,
/*25487*/           OPC_EmitInteger, MVT::i32, 14, 
/*25490*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25493*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25504*/         /*Scope*/ 25, /*->25530*/
/*25505*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*25507*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25509*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25512*/           OPC_EmitMergeInputChains1_0,
/*25513*/           OPC_EmitInteger, MVT::i32, 14, 
/*25516*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25519*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*25530*/         0, /*End of Scope*/
/*25531*/       /*Scope*/ 25, /*->25557*/
/*25532*/         OPC_CheckPredicate, 52, // Predicate_load
/*25534*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25536*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25539*/         OPC_EmitMergeInputChains1_0,
/*25540*/         OPC_EmitInteger, MVT::i32, 14, 
/*25543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25546*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*25557*/       /*Scope*/ 56, /*->25614*/
/*25558*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25560*/         OPC_Scope, 25, /*->25587*/ // 2 children in Scope
/*25562*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25564*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25566*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25569*/           OPC_EmitMergeInputChains1_0,
/*25570*/           OPC_EmitInteger, MVT::i32, 14, 
/*25573*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25576*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*25587*/         /*Scope*/ 25, /*->25613*/
/*25588*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25590*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25592*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25595*/           OPC_EmitMergeInputChains1_0,
/*25596*/           OPC_EmitInteger, MVT::i32, 14, 
/*25599*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25602*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25613*/         0, /*End of Scope*/
/*25614*/       /*Scope*/ 56, /*->25671*/
/*25615*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*25617*/         OPC_Scope, 25, /*->25644*/ // 2 children in Scope
/*25619*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25621*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25623*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25626*/           OPC_EmitMergeInputChains1_0,
/*25627*/           OPC_EmitInteger, MVT::i32, 14, 
/*25630*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25633*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*25644*/         /*Scope*/ 25, /*->25670*/
/*25645*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*25647*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25649*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25652*/           OPC_EmitMergeInputChains1_0,
/*25653*/           OPC_EmitInteger, MVT::i32, 14, 
/*25656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25659*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*25670*/         0, /*End of Scope*/
/*25671*/       /*Scope*/ 27, /*->25699*/
/*25672*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25674*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25676*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25678*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25681*/         OPC_EmitMergeInputChains1_0,
/*25682*/         OPC_EmitInteger, MVT::i32, 14, 
/*25685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25688*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25699*/       /*Scope*/ 82, /*->25782*/
/*25700*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25702*/         OPC_Scope, 25, /*->25729*/ // 3 children in Scope
/*25704*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25706*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25708*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25711*/           OPC_EmitMergeInputChains1_0,
/*25712*/           OPC_EmitInteger, MVT::i32, 14, 
/*25715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25718*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25729*/         /*Scope*/ 25, /*->25755*/
/*25730*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25732*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25734*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25737*/           OPC_EmitMergeInputChains1_0,
/*25738*/           OPC_EmitInteger, MVT::i32, 14, 
/*25741*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25744*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*25755*/         /*Scope*/ 25, /*->25781*/
/*25756*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*25758*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*25760*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25763*/           OPC_EmitMergeInputChains1_0,
/*25764*/           OPC_EmitInteger, MVT::i32, 14, 
/*25767*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25770*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*25781*/         0, /*End of Scope*/
/*25782*/       /*Scope*/ 24, /*->25807*/
/*25783*/         OPC_CheckPredicate, 52, // Predicate_load
/*25785*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25787*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25790*/         OPC_EmitMergeInputChains1_0,
/*25791*/         OPC_EmitInteger, MVT::i32, 14, 
/*25794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25797*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*25807*/       /*Scope*/ 54, /*->25862*/
/*25808*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25810*/         OPC_Scope, 24, /*->25836*/ // 2 children in Scope
/*25812*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25814*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25816*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25819*/           OPC_EmitMergeInputChains1_0,
/*25820*/           OPC_EmitInteger, MVT::i32, 14, 
/*25823*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25826*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25836*/         /*Scope*/ 24, /*->25861*/
/*25837*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25839*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25841*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25844*/           OPC_EmitMergeInputChains1_0,
/*25845*/           OPC_EmitInteger, MVT::i32, 14, 
/*25848*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25851*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25861*/         0, /*End of Scope*/
/*25862*/       /*Scope*/ 103, /*->25966*/
/*25863*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25865*/         OPC_Scope, 24, /*->25891*/ // 3 children in Scope
/*25867*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25869*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25871*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25874*/           OPC_EmitMergeInputChains1_0,
/*25875*/           OPC_EmitInteger, MVT::i32, 14, 
/*25878*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25881*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25891*/         /*Scope*/ 48, /*->25940*/
/*25892*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25894*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25896*/           OPC_Scope, 20, /*->25918*/ // 2 children in Scope
/*25898*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25901*/             OPC_EmitMergeInputChains1_0,
/*25902*/             OPC_EmitInteger, MVT::i32, 14, 
/*25905*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25908*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*25918*/           /*Scope*/ 20, /*->25939*/
/*25919*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25922*/             OPC_EmitMergeInputChains1_0,
/*25923*/             OPC_EmitInteger, MVT::i32, 14, 
/*25926*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25929*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*25939*/           0, /*End of Scope*/
/*25940*/         /*Scope*/ 24, /*->25965*/
/*25941*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*25943*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25945*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25948*/           OPC_EmitMergeInputChains1_0,
/*25949*/           OPC_EmitInteger, MVT::i32, 14, 
/*25952*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25955*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*25965*/         0, /*End of Scope*/
/*25966*/       /*Scope*/ 69, /*->26036*/
/*25967*/         OPC_CheckPredicate, 52, // Predicate_load
/*25969*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25971*/         OPC_Scope, 20, /*->25993*/ // 3 children in Scope
/*25973*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*25976*/           OPC_EmitMergeInputChains1_0,
/*25977*/           OPC_EmitInteger, MVT::i32, 14, 
/*25980*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25983*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*25993*/         /*Scope*/ 20, /*->26014*/
/*25994*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*25997*/           OPC_EmitMergeInputChains1_0,
/*25998*/           OPC_EmitInteger, MVT::i32, 14, 
/*26001*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26004*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*26014*/         /*Scope*/ 20, /*->26035*/
/*26015*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26018*/           OPC_EmitMergeInputChains1_0,
/*26019*/           OPC_EmitInteger, MVT::i32, 14, 
/*26022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26025*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rr:i32:$addr)
/*26035*/         0, /*End of Scope*/
/*26036*/       /*Scope*/ 23|128,1/*151*/, /*->26189*/
/*26038*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26040*/         OPC_Scope, 48, /*->26090*/ // 3 children in Scope
/*26042*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26044*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26046*/           OPC_Scope, 20, /*->26068*/ // 2 children in Scope
/*26048*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26051*/             OPC_EmitMergeInputChains1_0,
/*26052*/             OPC_EmitInteger, MVT::i32, 14, 
/*26055*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26058*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26068*/           /*Scope*/ 20, /*->26089*/
/*26069*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26072*/             OPC_EmitMergeInputChains1_0,
/*26073*/             OPC_EmitInteger, MVT::i32, 14, 
/*26076*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26079*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26089*/           0, /*End of Scope*/
/*26090*/         /*Scope*/ 48, /*->26139*/
/*26091*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26093*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26095*/           OPC_Scope, 20, /*->26117*/ // 2 children in Scope
/*26097*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26100*/             OPC_EmitMergeInputChains1_0,
/*26101*/             OPC_EmitInteger, MVT::i32, 14, 
/*26104*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26107*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*26117*/           /*Scope*/ 20, /*->26138*/
/*26118*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26121*/             OPC_EmitMergeInputChains1_0,
/*26122*/             OPC_EmitInteger, MVT::i32, 14, 
/*26125*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26128*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*26138*/           0, /*End of Scope*/
/*26139*/         /*Scope*/ 48, /*->26188*/
/*26140*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26142*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26144*/           OPC_Scope, 20, /*->26166*/ // 2 children in Scope
/*26146*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26149*/             OPC_EmitMergeInputChains1_0,
/*26150*/             OPC_EmitInteger, MVT::i32, 14, 
/*26153*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26156*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26166*/           /*Scope*/ 20, /*->26187*/
/*26167*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26170*/             OPC_EmitMergeInputChains1_0,
/*26171*/             OPC_EmitInteger, MVT::i32, 14, 
/*26174*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26177*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26187*/           0, /*End of Scope*/
/*26188*/         0, /*End of Scope*/
/*26189*/       /*Scope*/ 98|128,1/*226*/, /*->26417*/
/*26191*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26193*/         OPC_Scope, 24, /*->26219*/ // 6 children in Scope
/*26195*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26197*/           OPC_CheckPatternPredicate, 37, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26199*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26202*/           OPC_EmitMergeInputChains1_0,
/*26203*/           OPC_EmitInteger, MVT::i32, 14, 
/*26206*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26209*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26219*/         /*Scope*/ 24, /*->26244*/
/*26220*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26222*/           OPC_CheckPatternPredicate, 37, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26224*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26227*/           OPC_EmitMergeInputChains1_0,
/*26228*/           OPC_EmitInteger, MVT::i32, 14, 
/*26231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26234*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26244*/         /*Scope*/ 24, /*->26269*/
/*26245*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26247*/           OPC_CheckPatternPredicate, 37, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26249*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26252*/           OPC_EmitMergeInputChains1_0,
/*26253*/           OPC_EmitInteger, MVT::i32, 14, 
/*26256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26259*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26269*/         /*Scope*/ 48, /*->26318*/
/*26270*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26272*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26274*/           OPC_Scope, 20, /*->26296*/ // 2 children in Scope
/*26276*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26279*/             OPC_EmitMergeInputChains1_0,
/*26280*/             OPC_EmitInteger, MVT::i32, 14, 
/*26283*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26286*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26296*/           /*Scope*/ 20, /*->26317*/
/*26297*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26300*/             OPC_EmitMergeInputChains1_0,
/*26301*/             OPC_EmitInteger, MVT::i32, 14, 
/*26304*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26307*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26317*/           0, /*End of Scope*/
/*26318*/         /*Scope*/ 48, /*->26367*/
/*26319*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26321*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26323*/           OPC_Scope, 20, /*->26345*/ // 2 children in Scope
/*26325*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26328*/             OPC_EmitMergeInputChains1_0,
/*26329*/             OPC_EmitInteger, MVT::i32, 14, 
/*26332*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26335*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26345*/           /*Scope*/ 20, /*->26366*/
/*26346*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26349*/             OPC_EmitMergeInputChains1_0,
/*26350*/             OPC_EmitInteger, MVT::i32, 14, 
/*26353*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26356*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26366*/           0, /*End of Scope*/
/*26367*/         /*Scope*/ 48, /*->26416*/
/*26368*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26370*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26372*/           OPC_Scope, 20, /*->26394*/ // 2 children in Scope
/*26374*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26377*/             OPC_EmitMergeInputChains1_0,
/*26378*/             OPC_EmitInteger, MVT::i32, 14, 
/*26381*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26384*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*26394*/           /*Scope*/ 20, /*->26415*/
/*26395*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26398*/             OPC_EmitMergeInputChains1_0,
/*26399*/             OPC_EmitInteger, MVT::i32, 14, 
/*26402*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26405*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*26415*/           0, /*End of Scope*/
/*26416*/         0, /*End of Scope*/
/*26417*/       /*Scope*/ 48, /*->26466*/
/*26418*/         OPC_CheckPredicate, 52, // Predicate_load
/*26420*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26422*/         OPC_Scope, 20, /*->26444*/ // 2 children in Scope
/*26424*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26427*/           OPC_EmitMergeInputChains1_0,
/*26428*/           OPC_EmitInteger, MVT::i32, 14, 
/*26431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26434*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*26444*/         /*Scope*/ 20, /*->26465*/
/*26445*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26448*/           OPC_EmitMergeInputChains1_0,
/*26449*/           OPC_EmitInteger, MVT::i32, 14, 
/*26452*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26455*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*26465*/         0, /*End of Scope*/
/*26466*/       /*Scope*/ 102, /*->26569*/
/*26467*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26469*/         OPC_Scope, 48, /*->26519*/ // 2 children in Scope
/*26471*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26473*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26475*/           OPC_Scope, 20, /*->26497*/ // 2 children in Scope
/*26477*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26480*/             OPC_EmitMergeInputChains1_0,
/*26481*/             OPC_EmitInteger, MVT::i32, 14, 
/*26484*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26487*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*26497*/           /*Scope*/ 20, /*->26518*/
/*26498*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26501*/             OPC_EmitMergeInputChains1_0,
/*26502*/             OPC_EmitInteger, MVT::i32, 14, 
/*26505*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26508*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26518*/           0, /*End of Scope*/
/*26519*/         /*Scope*/ 48, /*->26568*/
/*26520*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26522*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26524*/           OPC_Scope, 20, /*->26546*/ // 2 children in Scope
/*26526*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26529*/             OPC_EmitMergeInputChains1_0,
/*26530*/             OPC_EmitInteger, MVT::i32, 14, 
/*26533*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26536*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26546*/           /*Scope*/ 20, /*->26567*/
/*26547*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26550*/             OPC_EmitMergeInputChains1_0,
/*26551*/             OPC_EmitInteger, MVT::i32, 14, 
/*26554*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26557*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26567*/           0, /*End of Scope*/
/*26568*/         0, /*End of Scope*/
/*26569*/       /*Scope*/ 102, /*->26672*/
/*26570*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26572*/         OPC_Scope, 48, /*->26622*/ // 2 children in Scope
/*26574*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26576*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26578*/           OPC_Scope, 20, /*->26600*/ // 2 children in Scope
/*26580*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26583*/             OPC_EmitMergeInputChains1_0,
/*26584*/             OPC_EmitInteger, MVT::i32, 14, 
/*26587*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26590*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*26600*/           /*Scope*/ 20, /*->26621*/
/*26601*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26604*/             OPC_EmitMergeInputChains1_0,
/*26605*/             OPC_EmitInteger, MVT::i32, 14, 
/*26608*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26611*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26621*/           0, /*End of Scope*/
/*26622*/         /*Scope*/ 48, /*->26671*/
/*26623*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26625*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26627*/           OPC_Scope, 20, /*->26649*/ // 2 children in Scope
/*26629*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26632*/             OPC_EmitMergeInputChains1_0,
/*26633*/             OPC_EmitInteger, MVT::i32, 14, 
/*26636*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26639*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*26649*/           /*Scope*/ 20, /*->26670*/
/*26650*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26653*/             OPC_EmitMergeInputChains1_0,
/*26654*/             OPC_EmitInteger, MVT::i32, 14, 
/*26657*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26660*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26670*/           0, /*End of Scope*/
/*26671*/         0, /*End of Scope*/
/*26672*/       /*Scope*/ 50, /*->26723*/
/*26673*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26675*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26677*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26679*/         OPC_Scope, 20, /*->26701*/ // 2 children in Scope
/*26681*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26684*/           OPC_EmitMergeInputChains1_0,
/*26685*/           OPC_EmitInteger, MVT::i32, 14, 
/*26688*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26691*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26701*/         /*Scope*/ 20, /*->26722*/
/*26702*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26705*/           OPC_EmitMergeInputChains1_0,
/*26706*/           OPC_EmitInteger, MVT::i32, 14, 
/*26709*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26712*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26722*/         0, /*End of Scope*/
/*26723*/       /*Scope*/ 23|128,1/*151*/, /*->26876*/
/*26725*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26727*/         OPC_Scope, 48, /*->26777*/ // 3 children in Scope
/*26729*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26731*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26733*/           OPC_Scope, 20, /*->26755*/ // 2 children in Scope
/*26735*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26738*/             OPC_EmitMergeInputChains1_0,
/*26739*/             OPC_EmitInteger, MVT::i32, 14, 
/*26742*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26745*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26755*/           /*Scope*/ 20, /*->26776*/
/*26756*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26759*/             OPC_EmitMergeInputChains1_0,
/*26760*/             OPC_EmitInteger, MVT::i32, 14, 
/*26763*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26766*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26776*/           0, /*End of Scope*/
/*26777*/         /*Scope*/ 48, /*->26826*/
/*26778*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26780*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26782*/           OPC_Scope, 20, /*->26804*/ // 2 children in Scope
/*26784*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26787*/             OPC_EmitMergeInputChains1_0,
/*26788*/             OPC_EmitInteger, MVT::i32, 14, 
/*26791*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26794*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26804*/           /*Scope*/ 20, /*->26825*/
/*26805*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26808*/             OPC_EmitMergeInputChains1_0,
/*26809*/             OPC_EmitInteger, MVT::i32, 14, 
/*26812*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26815*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26825*/           0, /*End of Scope*/
/*26826*/         /*Scope*/ 48, /*->26875*/
/*26827*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26829*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*26831*/           OPC_Scope, 20, /*->26853*/ // 2 children in Scope
/*26833*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26836*/             OPC_EmitMergeInputChains1_0,
/*26837*/             OPC_EmitInteger, MVT::i32, 14, 
/*26840*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26843*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*26853*/           /*Scope*/ 20, /*->26874*/
/*26854*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26857*/             OPC_EmitMergeInputChains1_0,
/*26858*/             OPC_EmitInteger, MVT::i32, 14, 
/*26861*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26864*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26874*/           0, /*End of Scope*/
/*26875*/         0, /*End of Scope*/
/*26876*/       /*Scope*/ 86|128,3/*470*/, /*->27348*/
/*26878*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26880*/         OPC_Scope, 84, /*->26966*/ // 4 children in Scope
/*26882*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26884*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26886*/           OPC_Scope, 38, /*->26926*/ // 2 children in Scope
/*26888*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26891*/             OPC_EmitMergeInputChains1_0,
/*26892*/             OPC_EmitInteger, MVT::i32, 14, 
/*26895*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26898*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*26908*/             OPC_EmitInteger, MVT::i32, 14, 
/*26911*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26914*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTB), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*26923*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*26926*/           /*Scope*/ 38, /*->26965*/
/*26927*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26930*/             OPC_EmitMergeInputChains1_0,
/*26931*/             OPC_EmitInteger, MVT::i32, 14, 
/*26934*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26937*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*26947*/             OPC_EmitInteger, MVT::i32, 14, 
/*26950*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26953*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTB), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*26962*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr))
/*26965*/           0, /*End of Scope*/
/*26966*/         /*Scope*/ 84, /*->27051*/
/*26967*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26969*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26971*/           OPC_Scope, 38, /*->27011*/ // 2 children in Scope
/*26973*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26976*/             OPC_EmitMergeInputChains1_0,
/*26977*/             OPC_EmitInteger, MVT::i32, 14, 
/*26980*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26983*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*26993*/             OPC_EmitInteger, MVT::i32, 14, 
/*26996*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26999*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTH), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27008*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*27011*/           /*Scope*/ 38, /*->27050*/
/*27012*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27015*/             OPC_EmitMergeInputChains1_0,
/*27016*/             OPC_EmitInteger, MVT::i32, 14, 
/*27019*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27022*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27032*/             OPC_EmitInteger, MVT::i32, 14, 
/*27035*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27038*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTH), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27047*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*27050*/           0, /*End of Scope*/
/*27051*/         /*Scope*/ 18|128,1/*146*/, /*->27199*/
/*27053*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27055*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27057*/           OPC_Scope, 69, /*->27128*/ // 2 children in Scope
/*27059*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27062*/             OPC_EmitMergeInputChains1_0,
/*27063*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27066*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27069*/             OPC_EmitInteger, MVT::i32, 14, 
/*27072*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27075*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27085*/             OPC_EmitInteger, MVT::i32, 24, 
/*27088*/             OPC_EmitInteger, MVT::i32, 14, 
/*27091*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27094*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27105*/             OPC_EmitInteger, MVT::i32, 24, 
/*27108*/             OPC_EmitInteger, MVT::i32, 14, 
/*27111*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27114*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27125*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*27128*/           /*Scope*/ 69, /*->27198*/
/*27129*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27132*/             OPC_EmitMergeInputChains1_0,
/*27133*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27136*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27139*/             OPC_EmitInteger, MVT::i32, 14, 
/*27142*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27145*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27155*/             OPC_EmitInteger, MVT::i32, 24, 
/*27158*/             OPC_EmitInteger, MVT::i32, 14, 
/*27161*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27164*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27175*/             OPC_EmitInteger, MVT::i32, 24, 
/*27178*/             OPC_EmitInteger, MVT::i32, 14, 
/*27181*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27184*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27195*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr), 24:i32), 24:i32)
/*27198*/           0, /*End of Scope*/
/*27199*/         /*Scope*/ 18|128,1/*146*/, /*->27347*/
/*27201*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27203*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27205*/           OPC_Scope, 69, /*->27276*/ // 2 children in Scope
/*27207*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27210*/             OPC_EmitMergeInputChains1_0,
/*27211*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27214*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27217*/             OPC_EmitInteger, MVT::i32, 14, 
/*27220*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27223*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27233*/             OPC_EmitInteger, MVT::i32, 16, 
/*27236*/             OPC_EmitInteger, MVT::i32, 14, 
/*27239*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27242*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27253*/             OPC_EmitInteger, MVT::i32, 16, 
/*27256*/             OPC_EmitInteger, MVT::i32, 14, 
/*27259*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27262*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27273*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*27276*/           /*Scope*/ 69, /*->27346*/
/*27277*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27280*/             OPC_EmitMergeInputChains1_0,
/*27281*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27284*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27287*/             OPC_EmitInteger, MVT::i32, 14, 
/*27290*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27293*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27303*/             OPC_EmitInteger, MVT::i32, 16, 
/*27306*/             OPC_EmitInteger, MVT::i32, 14, 
/*27309*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27312*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27323*/             OPC_EmitInteger, MVT::i32, 16, 
/*27326*/             OPC_EmitInteger, MVT::i32, 14, 
/*27329*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27332*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27343*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr), 16:i32), 16:i32)
/*27346*/           0, /*End of Scope*/
/*27347*/         0, /*End of Scope*/
/*27348*/       0, /*End of Scope*/
/*27349*/     /*Scope*/ 95|128,1/*223*/, /*->27574*/
/*27351*/       OPC_MoveChild1,
/*27352*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*27355*/       OPC_RecordChild0, // #1 = $addr
/*27356*/       OPC_MoveChild0,
/*27357*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*27360*/       OPC_MoveParent,
/*27361*/       OPC_MoveParent,
/*27362*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27364*/       OPC_CheckType, MVT::i32,
/*27366*/       OPC_Scope, 20, /*->27388*/ // 5 children in Scope
/*27368*/         OPC_CheckPredicate, 52, // Predicate_load
/*27370*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27372*/         OPC_EmitMergeInputChains1_0,
/*27373*/         OPC_EmitInteger, MVT::i32, 14, 
/*27376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27379*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*27388*/       /*Scope*/ 46, /*->27435*/
/*27389*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27391*/         OPC_Scope, 20, /*->27413*/ // 2 children in Scope
/*27393*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*27395*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27397*/           OPC_EmitMergeInputChains1_0,
/*27398*/           OPC_EmitInteger, MVT::i32, 14, 
/*27401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27404*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*27413*/         /*Scope*/ 20, /*->27434*/
/*27414*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27416*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27418*/           OPC_EmitMergeInputChains1_0,
/*27419*/           OPC_EmitInteger, MVT::i32, 14, 
/*27422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27425*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27434*/         0, /*End of Scope*/
/*27435*/       /*Scope*/ 46, /*->27482*/
/*27436*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27438*/         OPC_Scope, 20, /*->27460*/ // 2 children in Scope
/*27440*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27442*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27444*/           OPC_EmitMergeInputChains1_0,
/*27445*/           OPC_EmitInteger, MVT::i32, 14, 
/*27448*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27451*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                    // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*27460*/         /*Scope*/ 20, /*->27481*/
/*27461*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27463*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27465*/           OPC_EmitMergeInputChains1_0,
/*27466*/           OPC_EmitInteger, MVT::i32, 14, 
/*27469*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27472*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                    // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*27481*/         0, /*End of Scope*/
/*27482*/       /*Scope*/ 22, /*->27505*/
/*27483*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27485*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*27487*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27489*/         OPC_EmitMergeInputChains1_0,
/*27490*/         OPC_EmitInteger, MVT::i32, 14, 
/*27493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27496*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27505*/       /*Scope*/ 67, /*->27573*/
/*27506*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27508*/         OPC_Scope, 20, /*->27530*/ // 3 children in Scope
/*27510*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*27512*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27514*/           OPC_EmitMergeInputChains1_0,
/*27515*/           OPC_EmitInteger, MVT::i32, 14, 
/*27518*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27521*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27530*/         /*Scope*/ 20, /*->27551*/
/*27531*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*27533*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27535*/           OPC_EmitMergeInputChains1_0,
/*27536*/           OPC_EmitInteger, MVT::i32, 14, 
/*27539*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27542*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27551*/         /*Scope*/ 20, /*->27572*/
/*27552*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27554*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*27556*/           OPC_EmitMergeInputChains1_0,
/*27557*/           OPC_EmitInteger, MVT::i32, 14, 
/*27560*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27563*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*27572*/         0, /*End of Scope*/
/*27573*/       0, /*End of Scope*/
/*27574*/     /*Scope*/ 80|128,31/*4048*/, /*->31624*/
/*27576*/       OPC_RecordChild1, // #1 = $addr
/*27577*/       OPC_CheckChild1Type, MVT::i32,
/*27579*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27581*/       OPC_Scope, 10|128,1/*138*/, /*->27722*/ // 47 children in Scope
/*27584*/         OPC_CheckPredicate, 52, // Predicate_load
/*27586*/         OPC_Scope, 52, /*->27640*/ // 4 children in Scope
/*27588*/           OPC_CheckPredicate, 57, // Predicate_alignedload32
/*27590*/           OPC_SwitchType /*2 cases */, 22, MVT::f64,// ->27615
/*27593*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*27595*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27598*/             OPC_EmitMergeInputChains1_0,
/*27599*/             OPC_EmitInteger, MVT::i32, 14, 
/*27602*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27605*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*27615*/           /*SwitchType*/ 22, MVT::f32,// ->27639
/*27617*/             OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*27619*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*27622*/             OPC_EmitMergeInputChains1_0,
/*27623*/             OPC_EmitInteger, MVT::i32, 14, 
/*27626*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27629*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*27639*/           0, // EndSwitchType
/*27640*/         /*Scope*/ 26, /*->27667*/
/*27641*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*27643*/           OPC_CheckType, MVT::f64,
/*27645*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*27647*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27650*/           OPC_EmitMergeInputChains1_0,
/*27651*/           OPC_EmitInteger, MVT::i32, 14, 
/*27654*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27657*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*27667*/         /*Scope*/ 26, /*->27694*/
/*27668*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*27670*/           OPC_CheckType, MVT::f64,
/*27672*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*27674*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27677*/           OPC_EmitMergeInputChains1_0,
/*27678*/           OPC_EmitInteger, MVT::i32, 14, 
/*27681*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27684*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*27694*/         /*Scope*/ 26, /*->27721*/
/*27695*/           OPC_CheckPredicate, 60, // Predicate_non_word_alignedload
/*27697*/           OPC_CheckType, MVT::f64,
/*27699*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*27701*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27704*/           OPC_EmitMergeInputChains1_0,
/*27705*/           OPC_EmitInteger, MVT::i32, 14, 
/*27708*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27711*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*27721*/         0, /*End of Scope*/
/*27722*/       /*Scope*/ 44, /*->27767*/
/*27723*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27725*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*27727*/         OPC_CheckType, MVT::v8i16,
/*27729*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27732*/         OPC_EmitMergeInputChains1_0,
/*27733*/         OPC_EmitInteger, MVT::i32, 14, 
/*27736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27739*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27749*/         OPC_EmitInteger, MVT::i32, 14, 
/*27752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27755*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27764*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*27767*/       /*Scope*/ 44, /*->27812*/
/*27768*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27770*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*27772*/         OPC_CheckType, MVT::v8i16,
/*27774*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27777*/         OPC_EmitMergeInputChains1_0,
/*27778*/         OPC_EmitInteger, MVT::i32, 14, 
/*27781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27784*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27794*/         OPC_EmitInteger, MVT::i32, 14, 
/*27797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27800*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27809*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*27812*/       /*Scope*/ 44, /*->27857*/
/*27813*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27815*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*27817*/         OPC_CheckType, MVT::v8i16,
/*27819*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27822*/         OPC_EmitMergeInputChains1_0,
/*27823*/         OPC_EmitInteger, MVT::i32, 14, 
/*27826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27829*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27839*/         OPC_EmitInteger, MVT::i32, 14, 
/*27842*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27845*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27854*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*27857*/       /*Scope*/ 44, /*->27902*/
/*27858*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27860*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*27862*/         OPC_CheckType, MVT::v4i32,
/*27864*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27867*/         OPC_EmitMergeInputChains1_0,
/*27868*/         OPC_EmitInteger, MVT::i32, 14, 
/*27871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27874*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27884*/         OPC_EmitInteger, MVT::i32, 14, 
/*27887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27890*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27899*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*27902*/       /*Scope*/ 44, /*->27947*/
/*27903*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27905*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*27907*/         OPC_CheckType, MVT::v4i32,
/*27909*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27912*/         OPC_EmitMergeInputChains1_0,
/*27913*/         OPC_EmitInteger, MVT::i32, 14, 
/*27916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27919*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27929*/         OPC_EmitInteger, MVT::i32, 14, 
/*27932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27935*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27944*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*27947*/       /*Scope*/ 44, /*->27992*/
/*27948*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27950*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*27952*/         OPC_CheckType, MVT::v4i32,
/*27954*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*27957*/         OPC_EmitMergeInputChains1_0,
/*27958*/         OPC_EmitInteger, MVT::i32, 14, 
/*27961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27964*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27974*/         OPC_EmitInteger, MVT::i32, 14, 
/*27977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27980*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27989*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*27992*/       /*Scope*/ 44, /*->28037*/
/*27993*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27995*/         OPC_CheckPredicate, 63, // Predicate_extloadvi32
/*27997*/         OPC_CheckType, MVT::v2i64,
/*27999*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28002*/         OPC_EmitMergeInputChains1_0,
/*28003*/         OPC_EmitInteger, MVT::i32, 14, 
/*28006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28009*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28019*/         OPC_EmitInteger, MVT::i32, 14, 
/*28022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28025*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28034*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*28037*/       /*Scope*/ 44, /*->28082*/
/*28038*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28040*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi32
/*28042*/         OPC_CheckType, MVT::v2i64,
/*28044*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28047*/         OPC_EmitMergeInputChains1_0,
/*28048*/         OPC_EmitInteger, MVT::i32, 14, 
/*28051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28054*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28064*/         OPC_EmitInteger, MVT::i32, 14, 
/*28067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28070*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28079*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*28082*/       /*Scope*/ 44, /*->28127*/
/*28083*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28085*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi32
/*28087*/         OPC_CheckType, MVT::v2i64,
/*28089*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28092*/         OPC_EmitMergeInputChains1_0,
/*28093*/         OPC_EmitInteger, MVT::i32, 14, 
/*28096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28099*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28109*/         OPC_EmitInteger, MVT::i32, 14, 
/*28112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28115*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28124*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*28127*/       /*Scope*/ 65, /*->28193*/
/*28128*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28130*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28132*/         OPC_CheckType, MVT::v4i16,
/*28134*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28136*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28139*/         OPC_EmitMergeInputChains1_0,
/*28140*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28146*/         OPC_EmitInteger, MVT::i32, 0, 
/*28149*/         OPC_EmitInteger, MVT::i32, 14, 
/*28152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28155*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28167*/         OPC_EmitInteger, MVT::i32, 14, 
/*28170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28173*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28182*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28185*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28193*/       /*Scope*/ 65, /*->28259*/
/*28194*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28196*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*28198*/         OPC_CheckType, MVT::v4i16,
/*28200*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28202*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28205*/         OPC_EmitMergeInputChains1_0,
/*28206*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28212*/         OPC_EmitInteger, MVT::i32, 0, 
/*28215*/         OPC_EmitInteger, MVT::i32, 14, 
/*28218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28221*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28233*/         OPC_EmitInteger, MVT::i32, 14, 
/*28236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28239*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28248*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28251*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28259*/       /*Scope*/ 65, /*->28325*/
/*28260*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28262*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*28264*/         OPC_CheckType, MVT::v4i16,
/*28266*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28268*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28271*/         OPC_EmitMergeInputChains1_0,
/*28272*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28278*/         OPC_EmitInteger, MVT::i32, 0, 
/*28281*/         OPC_EmitInteger, MVT::i32, 14, 
/*28284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28287*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28299*/         OPC_EmitInteger, MVT::i32, 14, 
/*28302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28305*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28314*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28317*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28325*/       /*Scope*/ 65, /*->28391*/
/*28326*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28328*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*28330*/         OPC_CheckType, MVT::v2i32,
/*28332*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28334*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28337*/         OPC_EmitMergeInputChains1_0,
/*28338*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28344*/         OPC_EmitInteger, MVT::i32, 0, 
/*28347*/         OPC_EmitInteger, MVT::i32, 14, 
/*28350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28353*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28365*/         OPC_EmitInteger, MVT::i32, 14, 
/*28368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28371*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28380*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28383*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28391*/       /*Scope*/ 65, /*->28457*/
/*28392*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28394*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*28396*/         OPC_CheckType, MVT::v2i32,
/*28398*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28400*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28403*/         OPC_EmitMergeInputChains1_0,
/*28404*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28410*/         OPC_EmitInteger, MVT::i32, 0, 
/*28413*/         OPC_EmitInteger, MVT::i32, 14, 
/*28416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28419*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28431*/         OPC_EmitInteger, MVT::i32, 14, 
/*28434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28437*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28446*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28449*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28457*/       /*Scope*/ 65, /*->28523*/
/*28458*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28460*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*28462*/         OPC_CheckType, MVT::v2i32,
/*28464*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28466*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28469*/         OPC_EmitMergeInputChains1_0,
/*28470*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28476*/         OPC_EmitInteger, MVT::i32, 0, 
/*28479*/         OPC_EmitInteger, MVT::i32, 14, 
/*28482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28485*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28497*/         OPC_EmitInteger, MVT::i32, 14, 
/*28500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28503*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28512*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28515*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28523*/       /*Scope*/ 83, /*->28607*/
/*28524*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28526*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28528*/         OPC_CheckType, MVT::v4i32,
/*28530*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28532*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28535*/         OPC_EmitMergeInputChains1_0,
/*28536*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28542*/         OPC_EmitInteger, MVT::i32, 0, 
/*28545*/         OPC_EmitInteger, MVT::i32, 14, 
/*28548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28551*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28563*/         OPC_EmitInteger, MVT::i32, 14, 
/*28566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28569*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28578*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28581*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28589*/         OPC_EmitInteger, MVT::i32, 14, 
/*28592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28595*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28604*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28607*/       /*Scope*/ 83, /*->28691*/
/*28608*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28610*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*28612*/         OPC_CheckType, MVT::v4i32,
/*28614*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28616*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28619*/         OPC_EmitMergeInputChains1_0,
/*28620*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28626*/         OPC_EmitInteger, MVT::i32, 0, 
/*28629*/         OPC_EmitInteger, MVT::i32, 14, 
/*28632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28635*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28647*/         OPC_EmitInteger, MVT::i32, 14, 
/*28650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28653*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28662*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28665*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28673*/         OPC_EmitInteger, MVT::i32, 14, 
/*28676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28679*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28688*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28691*/       /*Scope*/ 83, /*->28775*/
/*28692*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28694*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*28696*/         OPC_CheckType, MVT::v4i32,
/*28698*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28700*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28703*/         OPC_EmitMergeInputChains1_0,
/*28704*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28710*/         OPC_EmitInteger, MVT::i32, 0, 
/*28713*/         OPC_EmitInteger, MVT::i32, 14, 
/*28716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28719*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28731*/         OPC_EmitInteger, MVT::i32, 14, 
/*28734*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28737*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28746*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28749*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28757*/         OPC_EmitInteger, MVT::i32, 14, 
/*28760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28763*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28772*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28775*/       /*Scope*/ 83, /*->28859*/
/*28776*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28778*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*28780*/         OPC_CheckType, MVT::v2i64,
/*28782*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28784*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28787*/         OPC_EmitMergeInputChains1_0,
/*28788*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28794*/         OPC_EmitInteger, MVT::i32, 0, 
/*28797*/         OPC_EmitInteger, MVT::i32, 14, 
/*28800*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28803*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28815*/         OPC_EmitInteger, MVT::i32, 14, 
/*28818*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28821*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28830*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28833*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28841*/         OPC_EmitInteger, MVT::i32, 14, 
/*28844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28847*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28856*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28859*/       /*Scope*/ 83, /*->28943*/
/*28860*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28862*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*28864*/         OPC_CheckType, MVT::v2i64,
/*28866*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28868*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28871*/         OPC_EmitMergeInputChains1_0,
/*28872*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28878*/         OPC_EmitInteger, MVT::i32, 0, 
/*28881*/         OPC_EmitInteger, MVT::i32, 14, 
/*28884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28887*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28899*/         OPC_EmitInteger, MVT::i32, 14, 
/*28902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28905*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28914*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28917*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*28925*/         OPC_EmitInteger, MVT::i32, 14, 
/*28928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28931*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*28940*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*28943*/       /*Scope*/ 83, /*->29027*/
/*28944*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28946*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*28948*/         OPC_CheckType, MVT::v2i64,
/*28950*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*28952*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28955*/         OPC_EmitMergeInputChains1_0,
/*28956*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28962*/         OPC_EmitInteger, MVT::i32, 0, 
/*28965*/         OPC_EmitInteger, MVT::i32, 14, 
/*28968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28971*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28983*/         OPC_EmitInteger, MVT::i32, 14, 
/*28986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28989*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28998*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29001*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29009*/         OPC_EmitInteger, MVT::i32, 14, 
/*29012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29015*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29024*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29027*/       /*Scope*/ 80, /*->29108*/
/*29028*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29030*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29032*/         OPC_CheckType, MVT::v4i16,
/*29034*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29036*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29039*/         OPC_EmitMergeInputChains1_0,
/*29040*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29046*/         OPC_EmitInteger, MVT::i32, 0, 
/*29049*/         OPC_EmitInteger, MVT::i32, 14, 
/*29052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29055*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29067*/         OPC_EmitInteger, MVT::i32, 14, 
/*29070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29073*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29082*/         OPC_EmitInteger, MVT::i32, 14, 
/*29085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29088*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29097*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29100*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29108*/       /*Scope*/ 80, /*->29189*/
/*29109*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29111*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29113*/         OPC_CheckType, MVT::v4i16,
/*29115*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29117*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29120*/         OPC_EmitMergeInputChains1_0,
/*29121*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29127*/         OPC_EmitInteger, MVT::i32, 0, 
/*29130*/         OPC_EmitInteger, MVT::i32, 14, 
/*29133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29136*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29148*/         OPC_EmitInteger, MVT::i32, 14, 
/*29151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29154*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29163*/         OPC_EmitInteger, MVT::i32, 14, 
/*29166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29169*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29178*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29181*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29189*/       /*Scope*/ 80, /*->29270*/
/*29190*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29192*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29194*/         OPC_CheckType, MVT::v4i16,
/*29196*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29198*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29201*/         OPC_EmitMergeInputChains1_0,
/*29202*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29208*/         OPC_EmitInteger, MVT::i32, 0, 
/*29211*/         OPC_EmitInteger, MVT::i32, 14, 
/*29214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29217*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29229*/         OPC_EmitInteger, MVT::i32, 14, 
/*29232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29235*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29244*/         OPC_EmitInteger, MVT::i32, 14, 
/*29247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29250*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29259*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29262*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29270*/       /*Scope*/ 80, /*->29351*/
/*29271*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29273*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*29275*/         OPC_CheckType, MVT::v2i32,
/*29277*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29279*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29282*/         OPC_EmitMergeInputChains1_0,
/*29283*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29289*/         OPC_EmitInteger, MVT::i32, 0, 
/*29292*/         OPC_EmitInteger, MVT::i32, 14, 
/*29295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29298*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29310*/         OPC_EmitInteger, MVT::i32, 14, 
/*29313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29316*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29325*/         OPC_EmitInteger, MVT::i32, 14, 
/*29328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29331*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29340*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29343*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29351*/       /*Scope*/ 80, /*->29432*/
/*29352*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29354*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*29356*/         OPC_CheckType, MVT::v2i32,
/*29358*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29360*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29363*/         OPC_EmitMergeInputChains1_0,
/*29364*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29370*/         OPC_EmitInteger, MVT::i32, 0, 
/*29373*/         OPC_EmitInteger, MVT::i32, 14, 
/*29376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29379*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29391*/         OPC_EmitInteger, MVT::i32, 14, 
/*29394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29397*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29406*/         OPC_EmitInteger, MVT::i32, 14, 
/*29409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29412*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29421*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29424*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29432*/       /*Scope*/ 80, /*->29513*/
/*29433*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29435*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*29437*/         OPC_CheckType, MVT::v2i32,
/*29439*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29441*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29444*/         OPC_EmitMergeInputChains1_0,
/*29445*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29451*/         OPC_EmitInteger, MVT::i32, 0, 
/*29454*/         OPC_EmitInteger, MVT::i32, 14, 
/*29457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29460*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29472*/         OPC_EmitInteger, MVT::i32, 14, 
/*29475*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29478*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29487*/         OPC_EmitInteger, MVT::i32, 14, 
/*29490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29493*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29502*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29505*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29513*/       /*Scope*/ 91, /*->29605*/
/*29514*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29516*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29518*/         OPC_CheckType, MVT::v2i32,
/*29520*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*29522*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29525*/         OPC_EmitMergeInputChains1_0,
/*29526*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29532*/         OPC_EmitInteger, MVT::i32, 0, 
/*29535*/         OPC_EmitInteger, MVT::i32, 14, 
/*29538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29541*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29553*/         OPC_EmitInteger, MVT::i32, 14, 
/*29556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29559*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29568*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29571*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29579*/         OPC_EmitInteger, MVT::i32, 14, 
/*29582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29585*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29594*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29597*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*29605*/       /*Scope*/ 91, /*->29697*/
/*29606*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29608*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29610*/         OPC_CheckType, MVT::v2i32,
/*29612*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*29614*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29617*/         OPC_EmitMergeInputChains1_0,
/*29618*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29624*/         OPC_EmitInteger, MVT::i32, 0, 
/*29627*/         OPC_EmitInteger, MVT::i32, 14, 
/*29630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29633*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29645*/         OPC_EmitInteger, MVT::i32, 14, 
/*29648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29651*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29660*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29663*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29671*/         OPC_EmitInteger, MVT::i32, 14, 
/*29674*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29677*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29686*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29689*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*29697*/       /*Scope*/ 91, /*->29789*/
/*29698*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29700*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29702*/         OPC_CheckType, MVT::v2i32,
/*29704*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*29706*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29709*/         OPC_EmitMergeInputChains1_0,
/*29710*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29716*/         OPC_EmitInteger, MVT::i32, 0, 
/*29719*/         OPC_EmitInteger, MVT::i32, 14, 
/*29722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29725*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29737*/         OPC_EmitInteger, MVT::i32, 14, 
/*29740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29743*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29752*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29755*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29763*/         OPC_EmitInteger, MVT::i32, 14, 
/*29766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29769*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29778*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29781*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*29789*/       /*Scope*/ 98, /*->29888*/
/*29790*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29792*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29794*/         OPC_CheckType, MVT::v4i32,
/*29796*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29798*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29801*/         OPC_EmitMergeInputChains1_0,
/*29802*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29808*/         OPC_EmitInteger, MVT::i32, 0, 
/*29811*/         OPC_EmitInteger, MVT::i32, 14, 
/*29814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29817*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29829*/         OPC_EmitInteger, MVT::i32, 14, 
/*29832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29835*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29844*/         OPC_EmitInteger, MVT::i32, 14, 
/*29847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29850*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29859*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29862*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*29870*/         OPC_EmitInteger, MVT::i32, 14, 
/*29873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29876*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*29885*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*29888*/       /*Scope*/ 98, /*->29987*/
/*29889*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29891*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29893*/         OPC_CheckType, MVT::v4i32,
/*29895*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29897*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29900*/         OPC_EmitMergeInputChains1_0,
/*29901*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29907*/         OPC_EmitInteger, MVT::i32, 0, 
/*29910*/         OPC_EmitInteger, MVT::i32, 14, 
/*29913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29916*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29928*/         OPC_EmitInteger, MVT::i32, 14, 
/*29931*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29934*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29943*/         OPC_EmitInteger, MVT::i32, 14, 
/*29946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29949*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29958*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29961*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*29969*/         OPC_EmitInteger, MVT::i32, 14, 
/*29972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29975*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*29984*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*29987*/       /*Scope*/ 98, /*->30086*/
/*29988*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29990*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29992*/         OPC_CheckType, MVT::v4i32,
/*29994*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*29996*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29999*/         OPC_EmitMergeInputChains1_0,
/*30000*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30006*/         OPC_EmitInteger, MVT::i32, 0, 
/*30009*/         OPC_EmitInteger, MVT::i32, 14, 
/*30012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30015*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30027*/         OPC_EmitInteger, MVT::i32, 14, 
/*30030*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30033*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30042*/         OPC_EmitInteger, MVT::i32, 14, 
/*30045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30048*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30057*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30060*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30068*/         OPC_EmitInteger, MVT::i32, 14, 
/*30071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30074*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30083*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30086*/       /*Scope*/ 98, /*->30185*/
/*30087*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30089*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*30091*/         OPC_CheckType, MVT::v2i64,
/*30093*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30095*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30098*/         OPC_EmitMergeInputChains1_0,
/*30099*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30105*/         OPC_EmitInteger, MVT::i32, 0, 
/*30108*/         OPC_EmitInteger, MVT::i32, 14, 
/*30111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30114*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30126*/         OPC_EmitInteger, MVT::i32, 14, 
/*30129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30132*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30141*/         OPC_EmitInteger, MVT::i32, 14, 
/*30144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30147*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30156*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30159*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30167*/         OPC_EmitInteger, MVT::i32, 14, 
/*30170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30173*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30182*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30185*/       /*Scope*/ 98, /*->30284*/
/*30186*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30188*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*30190*/         OPC_CheckType, MVT::v2i64,
/*30192*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30194*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30197*/         OPC_EmitMergeInputChains1_0,
/*30198*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30204*/         OPC_EmitInteger, MVT::i32, 0, 
/*30207*/         OPC_EmitInteger, MVT::i32, 14, 
/*30210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30213*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30225*/         OPC_EmitInteger, MVT::i32, 14, 
/*30228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30231*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30240*/         OPC_EmitInteger, MVT::i32, 14, 
/*30243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30246*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30255*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30258*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30266*/         OPC_EmitInteger, MVT::i32, 14, 
/*30269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30272*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30281*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30284*/       /*Scope*/ 98, /*->30383*/
/*30285*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30287*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*30289*/         OPC_CheckType, MVT::v2i64,
/*30291*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30293*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30296*/         OPC_EmitMergeInputChains1_0,
/*30297*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30303*/         OPC_EmitInteger, MVT::i32, 0, 
/*30306*/         OPC_EmitInteger, MVT::i32, 14, 
/*30309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30312*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30324*/         OPC_EmitInteger, MVT::i32, 14, 
/*30327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30330*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30339*/         OPC_EmitInteger, MVT::i32, 14, 
/*30342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30345*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30354*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30357*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30365*/         OPC_EmitInteger, MVT::i32, 14, 
/*30368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30371*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30380*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30383*/       /*Scope*/ 106, /*->30490*/
/*30384*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30386*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30388*/         OPC_CheckType, MVT::v2i32,
/*30390*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30392*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30395*/         OPC_EmitMergeInputChains1_0,
/*30396*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30402*/         OPC_EmitInteger, MVT::i32, 0, 
/*30405*/         OPC_EmitInteger, MVT::i32, 14, 
/*30408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30411*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30423*/         OPC_EmitInteger, MVT::i32, 14, 
/*30426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30429*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30438*/         OPC_EmitInteger, MVT::i32, 14, 
/*30441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30444*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30453*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30456*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30464*/         OPC_EmitInteger, MVT::i32, 14, 
/*30467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30470*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30479*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30482*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30490*/       /*Scope*/ 106, /*->30597*/
/*30491*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30493*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30495*/         OPC_CheckType, MVT::v2i32,
/*30497*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30499*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30502*/         OPC_EmitMergeInputChains1_0,
/*30503*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30509*/         OPC_EmitInteger, MVT::i32, 0, 
/*30512*/         OPC_EmitInteger, MVT::i32, 14, 
/*30515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30518*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30530*/         OPC_EmitInteger, MVT::i32, 14, 
/*30533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30536*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30545*/         OPC_EmitInteger, MVT::i32, 14, 
/*30548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30551*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30560*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30563*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30571*/         OPC_EmitInteger, MVT::i32, 14, 
/*30574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30577*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30586*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30589*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30597*/       /*Scope*/ 106, /*->30704*/
/*30598*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30600*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30602*/         OPC_CheckType, MVT::v2i32,
/*30604*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*30606*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30609*/         OPC_EmitMergeInputChains1_0,
/*30610*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30616*/         OPC_EmitInteger, MVT::i32, 0, 
/*30619*/         OPC_EmitInteger, MVT::i32, 14, 
/*30622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30625*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30637*/         OPC_EmitInteger, MVT::i32, 14, 
/*30640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30643*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30652*/         OPC_EmitInteger, MVT::i32, 14, 
/*30655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30658*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30667*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30670*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30678*/         OPC_EmitInteger, MVT::i32, 14, 
/*30681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30684*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30693*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30696*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30704*/       /*Scope*/ 109, /*->30814*/
/*30705*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30707*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30709*/         OPC_CheckType, MVT::v2i64,
/*30711*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*30713*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30716*/         OPC_EmitMergeInputChains1_0,
/*30717*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30723*/         OPC_EmitInteger, MVT::i32, 0, 
/*30726*/         OPC_EmitInteger, MVT::i32, 14, 
/*30729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30732*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30744*/         OPC_EmitInteger, MVT::i32, 14, 
/*30747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30750*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30759*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30762*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30770*/         OPC_EmitInteger, MVT::i32, 14, 
/*30773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30776*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30785*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30788*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30796*/         OPC_EmitInteger, MVT::i32, 14, 
/*30799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30802*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30811*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30814*/       /*Scope*/ 109, /*->30924*/
/*30815*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30817*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30819*/         OPC_CheckType, MVT::v2i64,
/*30821*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*30823*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30826*/         OPC_EmitMergeInputChains1_0,
/*30827*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30833*/         OPC_EmitInteger, MVT::i32, 0, 
/*30836*/         OPC_EmitInteger, MVT::i32, 14, 
/*30839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30842*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30854*/         OPC_EmitInteger, MVT::i32, 14, 
/*30857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30860*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30869*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30872*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30880*/         OPC_EmitInteger, MVT::i32, 14, 
/*30883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30886*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30895*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30898*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*30906*/         OPC_EmitInteger, MVT::i32, 14, 
/*30909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30912*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*30921*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*30924*/       /*Scope*/ 109, /*->31034*/
/*30925*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30927*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30929*/         OPC_CheckType, MVT::v2i64,
/*30931*/         OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*30933*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30936*/         OPC_EmitMergeInputChains1_0,
/*30937*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30943*/         OPC_EmitInteger, MVT::i32, 0, 
/*30946*/         OPC_EmitInteger, MVT::i32, 14, 
/*30949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30952*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30964*/         OPC_EmitInteger, MVT::i32, 14, 
/*30967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30970*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30979*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30982*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30990*/         OPC_EmitInteger, MVT::i32, 14, 
/*30993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30996*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31005*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31008*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31016*/         OPC_EmitInteger, MVT::i32, 14, 
/*31019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31022*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31031*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31034*/       /*Scope*/ 124, /*->31159*/
/*31035*/         OPC_CheckPredicate, 30, // Predicate_extload
/*31037*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*31039*/         OPC_CheckType, MVT::v2i64,
/*31041*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31043*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31046*/         OPC_EmitMergeInputChains1_0,
/*31047*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31053*/         OPC_EmitInteger, MVT::i32, 0, 
/*31056*/         OPC_EmitInteger, MVT::i32, 14, 
/*31059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31062*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31074*/         OPC_EmitInteger, MVT::i32, 14, 
/*31077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31080*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31089*/         OPC_EmitInteger, MVT::i32, 14, 
/*31092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31095*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31104*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31107*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31115*/         OPC_EmitInteger, MVT::i32, 14, 
/*31118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31121*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31130*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31133*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31141*/         OPC_EmitInteger, MVT::i32, 14, 
/*31144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31147*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31156*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31159*/       /*Scope*/ 124, /*->31284*/
/*31160*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*31162*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*31164*/         OPC_CheckType, MVT::v2i64,
/*31166*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31168*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31171*/         OPC_EmitMergeInputChains1_0,
/*31172*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31178*/         OPC_EmitInteger, MVT::i32, 0, 
/*31181*/         OPC_EmitInteger, MVT::i32, 14, 
/*31184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31187*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31199*/         OPC_EmitInteger, MVT::i32, 14, 
/*31202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31205*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31214*/         OPC_EmitInteger, MVT::i32, 14, 
/*31217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31220*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31229*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31232*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31240*/         OPC_EmitInteger, MVT::i32, 14, 
/*31243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31246*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31255*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31258*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31266*/         OPC_EmitInteger, MVT::i32, 14, 
/*31269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31272*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31281*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31284*/       /*Scope*/ 124, /*->31409*/
/*31285*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31287*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*31289*/         OPC_CheckType, MVT::v2i64,
/*31291*/         OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31293*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31296*/         OPC_EmitMergeInputChains1_0,
/*31297*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31303*/         OPC_EmitInteger, MVT::i32, 0, 
/*31306*/         OPC_EmitInteger, MVT::i32, 14, 
/*31309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31312*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31324*/         OPC_EmitInteger, MVT::i32, 14, 
/*31327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31330*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31339*/         OPC_EmitInteger, MVT::i32, 14, 
/*31342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31345*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31354*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31357*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31365*/         OPC_EmitInteger, MVT::i32, 14, 
/*31368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31371*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31380*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31383*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31391*/         OPC_EmitInteger, MVT::i32, 14, 
/*31394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31397*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31406*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31409*/       /*Scope*/ 84|128,1/*212*/, /*->31623*/
/*31411*/         OPC_CheckPredicate, 52, // Predicate_load
/*31413*/         OPC_CheckType, MVT::v2f64,
/*31415*/         OPC_Scope, 22, /*->31439*/ // 6 children in Scope
/*31417*/           OPC_CheckPredicate, 64, // Predicate_dword_alignedload
/*31419*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31422*/           OPC_EmitMergeInputChains1_0,
/*31423*/           OPC_EmitInteger, MVT::i32, 14, 
/*31426*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31429*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*31439*/         /*Scope*/ 24, /*->31464*/
/*31440*/           OPC_CheckPredicate, 65, // Predicate_word_alignedload
/*31442*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*31444*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31447*/           OPC_EmitMergeInputChains1_0,
/*31448*/           OPC_EmitInteger, MVT::i32, 14, 
/*31451*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31454*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*31464*/         /*Scope*/ 24, /*->31489*/
/*31465*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*31467*/           OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*31469*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31472*/           OPC_EmitMergeInputChains1_0,
/*31473*/           OPC_EmitInteger, MVT::i32, 14, 
/*31476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31479*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*31489*/         /*Scope*/ 68, /*->31558*/
/*31490*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*31492*/           OPC_Scope, 22, /*->31516*/ // 2 children in Scope
/*31494*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*31496*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31499*/             OPC_EmitMergeInputChains1_0,
/*31500*/             OPC_EmitInteger, MVT::i32, 14, 
/*31503*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31506*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*31516*/           /*Scope*/ 40, /*->31557*/
/*31517*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31519*/             OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31522*/             OPC_EmitMergeInputChains1_0,
/*31523*/             OPC_EmitInteger, MVT::i32, 14, 
/*31526*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31529*/             OPC_EmitNode1, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*31539*/             OPC_EmitInteger, MVT::i32, 14, 
/*31542*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31545*/             OPC_EmitNode1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2f64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*31554*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                      // Dst: (VREV64q8:v2f64 (VLD1q8:v16i8 addrmode6:i32:$addr))
/*31557*/           0, /*End of Scope*/
/*31558*/         /*Scope*/ 42, /*->31601*/
/*31559*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*31561*/           OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*31563*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31566*/           OPC_EmitMergeInputChains1_0,
/*31567*/           OPC_EmitInteger, MVT::i32, 14, 
/*31570*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31573*/           OPC_EmitNode1, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*31583*/           OPC_EmitInteger, MVT::i32, 14, 
/*31586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31589*/           OPC_EmitNode1, TARGET_VAL(ARM::VREV64q16), 0,
                        MVT::v2f64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*31598*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VREV64q16:v2f64 (VLD1q16:v16i8 addrmode6:i32:$addr))
/*31601*/         /*Scope*/ 20, /*->31622*/
/*31602*/           OPC_CheckPredicate, 65, // Predicate_word_alignedload
/*31604*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*31606*/           OPC_EmitMergeInputChains1_0,
/*31607*/           OPC_EmitInteger, MVT::i32, 14, 
/*31610*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31613*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*31622*/         0, /*End of Scope*/
/*31623*/       0, /*End of Scope*/
/*31624*/     0, /*End of Scope*/
/*31625*/   /*SwitchOpcode*/ 8|128,9/*1160*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->32789
/*31629*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*31630*/     OPC_Scope, 47|128,2/*303*/, /*->31936*/ // 8 children in Scope
/*31633*/       OPC_CheckChild1Integer, 48|128,5/*688*/, 
/*31636*/       OPC_Scope, 9|128,1/*137*/, /*->31776*/ // 2 children in Scope
/*31639*/         OPC_MoveChild2,
/*31640*/         OPC_Scope, 32, /*->31674*/ // 4 children in Scope
/*31642*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31645*/           OPC_RecordChild0, // #1 = $Rt
/*31646*/           OPC_MoveParent,
/*31647*/           OPC_RecordChild3, // #2 = $addr
/*31648*/           OPC_CheckChild3Type, MVT::i32,
/*31650*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31652*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31654*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31657*/           OPC_EmitMergeInputChains1_0,
/*31658*/           OPC_EmitInteger, MVT::i32, 14, 
/*31661*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31664*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 688:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31674*/         /*Scope*/ 33, /*->31708*/
/*31675*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31679*/           OPC_RecordChild0, // #1 = $Rt
/*31680*/           OPC_MoveParent,
/*31681*/           OPC_RecordChild3, // #2 = $addr
/*31682*/           OPC_CheckChild3Type, MVT::i32,
/*31684*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31686*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31688*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31691*/           OPC_EmitMergeInputChains1_0,
/*31692*/           OPC_EmitInteger, MVT::i32, 14, 
/*31695*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31698*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 688:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31708*/         /*Scope*/ 32, /*->31741*/
/*31709*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31712*/           OPC_RecordChild0, // #1 = $Rt
/*31713*/           OPC_MoveParent,
/*31714*/           OPC_RecordChild3, // #2 = $addr
/*31715*/           OPC_CheckChild3Type, MVT::i32,
/*31717*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31719*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31721*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31724*/           OPC_EmitMergeInputChains1_0,
/*31725*/           OPC_EmitInteger, MVT::i32, 14, 
/*31728*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31731*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 688:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31741*/         /*Scope*/ 33, /*->31775*/
/*31742*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31746*/           OPC_RecordChild0, // #1 = $Rt
/*31747*/           OPC_MoveParent,
/*31748*/           OPC_RecordChild3, // #2 = $addr
/*31749*/           OPC_CheckChild3Type, MVT::i32,
/*31751*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31753*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31755*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31758*/           OPC_EmitMergeInputChains1_0,
/*31759*/           OPC_EmitInteger, MVT::i32, 14, 
/*31762*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31765*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 688:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31775*/         0, /*End of Scope*/
/*31776*/       /*Scope*/ 29|128,1/*157*/, /*->31935*/
/*31778*/         OPC_RecordChild2, // #1 = $Rt
/*31779*/         OPC_RecordChild3, // #2 = $addr
/*31780*/         OPC_CheckChild3Type, MVT::i32,
/*31782*/         OPC_Scope, 25, /*->31809*/ // 6 children in Scope
/*31784*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*31786*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31788*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*31791*/           OPC_EmitMergeInputChains1_0,
/*31792*/           OPC_EmitInteger, MVT::i32, 14, 
/*31795*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31798*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 688:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*31809*/         /*Scope*/ 24, /*->31834*/
/*31810*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31812*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31814*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31817*/           OPC_EmitMergeInputChains1_0,
/*31818*/           OPC_EmitInteger, MVT::i32, 14, 
/*31821*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31824*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 688:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31834*/         /*Scope*/ 24, /*->31859*/
/*31835*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31837*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31839*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31842*/           OPC_EmitMergeInputChains1_0,
/*31843*/           OPC_EmitInteger, MVT::i32, 14, 
/*31846*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31849*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 688:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31859*/         /*Scope*/ 24, /*->31884*/
/*31860*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*31862*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31864*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31867*/           OPC_EmitMergeInputChains1_0,
/*31868*/           OPC_EmitInteger, MVT::i32, 14, 
/*31871*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31874*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 688:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31884*/         /*Scope*/ 24, /*->31909*/
/*31885*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31887*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31889*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31892*/           OPC_EmitMergeInputChains1_0,
/*31893*/           OPC_EmitInteger, MVT::i32, 14, 
/*31896*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31899*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 688:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31909*/         /*Scope*/ 24, /*->31934*/
/*31910*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*31912*/           OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*31914*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31917*/           OPC_EmitMergeInputChains1_0,
/*31918*/           OPC_EmitInteger, MVT::i32, 14, 
/*31921*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31924*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 688:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31934*/         0, /*End of Scope*/
/*31935*/       0, /*End of Scope*/
/*31936*/     /*Scope*/ 46|128,2/*302*/, /*->32240*/
/*31938*/       OPC_CheckChild1Integer, 46|128,5/*686*/, 
/*31941*/       OPC_Scope, 9|128,1/*137*/, /*->32081*/ // 2 children in Scope
/*31944*/         OPC_MoveChild2,
/*31945*/         OPC_Scope, 32, /*->31979*/ // 4 children in Scope
/*31947*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31950*/           OPC_RecordChild0, // #1 = $Rt
/*31951*/           OPC_MoveParent,
/*31952*/           OPC_RecordChild3, // #2 = $addr
/*31953*/           OPC_CheckChild3Type, MVT::i32,
/*31955*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*31957*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31959*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31962*/           OPC_EmitMergeInputChains1_0,
/*31963*/           OPC_EmitInteger, MVT::i32, 14, 
/*31966*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31969*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 686:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*31979*/         /*Scope*/ 33, /*->32013*/
/*31980*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*31984*/           OPC_RecordChild0, // #1 = $Rt
/*31985*/           OPC_MoveParent,
/*31986*/           OPC_RecordChild3, // #2 = $addr
/*31987*/           OPC_CheckChild3Type, MVT::i32,
/*31989*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*31991*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31993*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31996*/           OPC_EmitMergeInputChains1_0,
/*31997*/           OPC_EmitInteger, MVT::i32, 14, 
/*32000*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32003*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 686:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32013*/         /*Scope*/ 32, /*->32046*/
/*32014*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32017*/           OPC_RecordChild0, // #1 = $Rt
/*32018*/           OPC_MoveParent,
/*32019*/           OPC_RecordChild3, // #2 = $addr
/*32020*/           OPC_CheckChild3Type, MVT::i32,
/*32022*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32024*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32026*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32029*/           OPC_EmitMergeInputChains1_0,
/*32030*/           OPC_EmitInteger, MVT::i32, 14, 
/*32033*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32036*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 686:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32046*/         /*Scope*/ 33, /*->32080*/
/*32047*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32051*/           OPC_RecordChild0, // #1 = $Rt
/*32052*/           OPC_MoveParent,
/*32053*/           OPC_RecordChild3, // #2 = $addr
/*32054*/           OPC_CheckChild3Type, MVT::i32,
/*32056*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32058*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32060*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32063*/           OPC_EmitMergeInputChains1_0,
/*32064*/           OPC_EmitInteger, MVT::i32, 14, 
/*32067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32070*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 686:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32080*/         0, /*End of Scope*/
/*32081*/       /*Scope*/ 28|128,1/*156*/, /*->32239*/
/*32083*/         OPC_RecordChild2, // #1 = $Rt
/*32084*/         OPC_RecordChild3, // #2 = $addr
/*32085*/         OPC_CheckChild3Type, MVT::i32,
/*32087*/         OPC_Scope, 24, /*->32113*/ // 6 children in Scope
/*32089*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32091*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32093*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32096*/           OPC_EmitMergeInputChains1_0,
/*32097*/           OPC_EmitInteger, MVT::i32, 14, 
/*32100*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32103*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 686:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32113*/         /*Scope*/ 24, /*->32138*/
/*32114*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32116*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32118*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32121*/           OPC_EmitMergeInputChains1_0,
/*32122*/           OPC_EmitInteger, MVT::i32, 14, 
/*32125*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32128*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 686:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32138*/         /*Scope*/ 24, /*->32163*/
/*32139*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*32141*/           OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32143*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32146*/           OPC_EmitMergeInputChains1_0,
/*32147*/           OPC_EmitInteger, MVT::i32, 14, 
/*32150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32153*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 686:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32163*/         /*Scope*/ 24, /*->32188*/
/*32164*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32166*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32168*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32171*/           OPC_EmitMergeInputChains1_0,
/*32172*/           OPC_EmitInteger, MVT::i32, 14, 
/*32175*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32178*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 686:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32188*/         /*Scope*/ 24, /*->32213*/
/*32189*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32191*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32193*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32196*/           OPC_EmitMergeInputChains1_0,
/*32197*/           OPC_EmitInteger, MVT::i32, 14, 
/*32200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32203*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 686:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32213*/         /*Scope*/ 24, /*->32238*/
/*32214*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*32216*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32218*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32221*/           OPC_EmitMergeInputChains1_0,
/*32222*/           OPC_EmitInteger, MVT::i32, 14, 
/*32225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32228*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 686:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32238*/         0, /*End of Scope*/
/*32239*/       0, /*End of Scope*/
/*32240*/     /*Scope*/ 101, /*->32342*/
/*32241*/       OPC_CheckChild1Integer, 38|128,4/*550*/, 
/*32244*/       OPC_RecordChild2, // #1 = $cop
/*32245*/       OPC_MoveChild2,
/*32246*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32249*/       OPC_MoveParent,
/*32250*/       OPC_RecordChild3, // #2 = $opc1
/*32251*/       OPC_MoveChild3,
/*32252*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32255*/       OPC_MoveParent,
/*32256*/       OPC_RecordChild4, // #3 = $CRn
/*32257*/       OPC_MoveChild4,
/*32258*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32261*/       OPC_MoveParent,
/*32262*/       OPC_RecordChild5, // #4 = $CRm
/*32263*/       OPC_MoveChild5,
/*32264*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32267*/       OPC_MoveParent,
/*32268*/       OPC_RecordChild6, // #5 = $opc2
/*32269*/       OPC_MoveChild6,
/*32270*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32273*/       OPC_MoveParent,
/*32274*/       OPC_Scope, 32, /*->32308*/ // 2 children in Scope
/*32276*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32278*/         OPC_EmitMergeInputChains1_0,
/*32279*/         OPC_EmitConvertToTarget, 1,
/*32281*/         OPC_EmitConvertToTarget, 2,
/*32283*/         OPC_EmitConvertToTarget, 3,
/*32285*/         OPC_EmitConvertToTarget, 4,
/*32287*/         OPC_EmitConvertToTarget, 5,
/*32289*/         OPC_EmitInteger, MVT::i32, 14, 
/*32292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32295*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 550:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32308*/       /*Scope*/ 32, /*->32341*/
/*32309*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*32311*/         OPC_EmitMergeInputChains1_0,
/*32312*/         OPC_EmitConvertToTarget, 1,
/*32314*/         OPC_EmitConvertToTarget, 2,
/*32316*/         OPC_EmitConvertToTarget, 3,
/*32318*/         OPC_EmitConvertToTarget, 4,
/*32320*/         OPC_EmitConvertToTarget, 5,
/*32322*/         OPC_EmitInteger, MVT::i32, 14, 
/*32325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32328*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 550:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32341*/       0, /*End of Scope*/
/*32342*/     /*Scope*/ 93, /*->32436*/
/*32343*/       OPC_CheckChild1Integer, 39|128,4/*551*/, 
/*32346*/       OPC_RecordChild2, // #1 = $cop
/*32347*/       OPC_MoveChild2,
/*32348*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32351*/       OPC_MoveParent,
/*32352*/       OPC_RecordChild3, // #2 = $opc1
/*32353*/       OPC_MoveChild3,
/*32354*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32357*/       OPC_MoveParent,
/*32358*/       OPC_RecordChild4, // #3 = $CRn
/*32359*/       OPC_MoveChild4,
/*32360*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32363*/       OPC_MoveParent,
/*32364*/       OPC_RecordChild5, // #4 = $CRm
/*32365*/       OPC_MoveChild5,
/*32366*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32369*/       OPC_MoveParent,
/*32370*/       OPC_RecordChild6, // #5 = $opc2
/*32371*/       OPC_MoveChild6,
/*32372*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32375*/       OPC_MoveParent,
/*32376*/       OPC_Scope, 24, /*->32402*/ // 2 children in Scope
/*32378*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*32380*/         OPC_EmitMergeInputChains1_0,
/*32381*/         OPC_EmitConvertToTarget, 1,
/*32383*/         OPC_EmitConvertToTarget, 2,
/*32385*/         OPC_EmitConvertToTarget, 3,
/*32387*/         OPC_EmitConvertToTarget, 4,
/*32389*/         OPC_EmitConvertToTarget, 5,
/*32391*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 551:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32402*/       /*Scope*/ 32, /*->32435*/
/*32403*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*32405*/         OPC_EmitMergeInputChains1_0,
/*32406*/         OPC_EmitConvertToTarget, 1,
/*32408*/         OPC_EmitConvertToTarget, 2,
/*32410*/         OPC_EmitConvertToTarget, 3,
/*32412*/         OPC_EmitConvertToTarget, 4,
/*32414*/         OPC_EmitConvertToTarget, 5,
/*32416*/         OPC_EmitInteger, MVT::i32, 14, 
/*32419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32422*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 551:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32435*/       0, /*End of Scope*/
/*32436*/     /*Scope*/ 25|128,1/*153*/, /*->32591*/
/*32438*/       OPC_CheckChild1Integer, 32|128,4/*544*/, 
/*32441*/       OPC_RecordChild2, // #1 = $addr
/*32442*/       OPC_CheckChild2Type, MVT::i32,
/*32444*/       OPC_Scope, 24, /*->32470*/ // 6 children in Scope
/*32446*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*32448*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32450*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*32453*/         OPC_EmitMergeInputChains1_0,
/*32454*/         OPC_EmitInteger, MVT::i32, 14, 
/*32457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32460*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 544:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*32470*/       /*Scope*/ 23, /*->32494*/
/*32471*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*32473*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32475*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32478*/         OPC_EmitMergeInputChains1_0,
/*32479*/         OPC_EmitInteger, MVT::i32, 14, 
/*32482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32485*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 544:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*32494*/       /*Scope*/ 23, /*->32518*/
/*32495*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*32497*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32499*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32502*/         OPC_EmitMergeInputChains1_0,
/*32503*/         OPC_EmitInteger, MVT::i32, 14, 
/*32506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32509*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 544:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*32518*/       /*Scope*/ 23, /*->32542*/
/*32519*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*32521*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32523*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32526*/         OPC_EmitMergeInputChains1_0,
/*32527*/         OPC_EmitInteger, MVT::i32, 14, 
/*32530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32533*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 544:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*32542*/       /*Scope*/ 23, /*->32566*/
/*32543*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*32545*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32547*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32550*/         OPC_EmitMergeInputChains1_0,
/*32551*/         OPC_EmitInteger, MVT::i32, 14, 
/*32554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32557*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 544:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*32566*/       /*Scope*/ 23, /*->32590*/
/*32567*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*32569*/         OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32571*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32574*/         OPC_EmitMergeInputChains1_0,
/*32575*/         OPC_EmitInteger, MVT::i32, 14, 
/*32578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32581*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 544:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*32590*/       0, /*End of Scope*/
/*32591*/     /*Scope*/ 24|128,1/*152*/, /*->32745*/
/*32593*/       OPC_CheckChild1Integer, 26|128,4/*538*/, 
/*32596*/       OPC_RecordChild2, // #1 = $addr
/*32597*/       OPC_CheckChild2Type, MVT::i32,
/*32599*/       OPC_Scope, 23, /*->32624*/ // 6 children in Scope
/*32601*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*32603*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32605*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32608*/         OPC_EmitMergeInputChains1_0,
/*32609*/         OPC_EmitInteger, MVT::i32, 14, 
/*32612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32615*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 538:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*32624*/       /*Scope*/ 23, /*->32648*/
/*32625*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*32627*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32629*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32632*/         OPC_EmitMergeInputChains1_0,
/*32633*/         OPC_EmitInteger, MVT::i32, 14, 
/*32636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32639*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 538:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*32648*/       /*Scope*/ 23, /*->32672*/
/*32649*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*32651*/         OPC_CheckPatternPredicate, 38, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32653*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32656*/         OPC_EmitMergeInputChains1_0,
/*32657*/         OPC_EmitInteger, MVT::i32, 14, 
/*32660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32663*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 538:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*32672*/       /*Scope*/ 23, /*->32696*/
/*32673*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*32675*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32677*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32680*/         OPC_EmitMergeInputChains1_0,
/*32681*/         OPC_EmitInteger, MVT::i32, 14, 
/*32684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32687*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 538:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*32696*/       /*Scope*/ 23, /*->32720*/
/*32697*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*32699*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32701*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32704*/         OPC_EmitMergeInputChains1_0,
/*32705*/         OPC_EmitInteger, MVT::i32, 14, 
/*32708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32711*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 538:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*32720*/       /*Scope*/ 23, /*->32744*/
/*32721*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*32723*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32725*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32728*/         OPC_EmitMergeInputChains1_0,
/*32729*/         OPC_EmitInteger, MVT::i32, 14, 
/*32732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32735*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 538:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*32744*/       0, /*End of Scope*/
/*32745*/     /*Scope*/ 21, /*->32767*/
/*32746*/       OPC_CheckChild1Integer, 40|128,5/*680*/, 
/*32749*/       OPC_RecordChild2, // #1 = $size
/*32750*/       OPC_MoveChild2,
/*32751*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32754*/       OPC_MoveParent,
/*32755*/       OPC_RecordChild3, // #2 = $Rn
/*32756*/       OPC_EmitMergeInputChains1_0,
/*32757*/       OPC_EmitConvertToTarget, 1,
/*32759*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SPACE), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_w_chain:i32 680:iPTR, (imm:i32):$size, GPR:i32:$Rn) - Complexity = 11
                // Dst: (SPACE:i32 (imm:i32):$size, GPR:i32:$Rn)
/*32767*/     /*Scope*/ 20, /*->32788*/
/*32768*/       OPC_CheckChild1Integer, 23|128,4/*535*/, 
/*32771*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*32773*/       OPC_EmitMergeInputChains1_0,
/*32774*/       OPC_EmitInteger, MVT::i32, 14, 
/*32777*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32780*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMRS), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (intrinsic_w_chain:i32 535:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*32788*/     0, /*End of Scope*/
/*32789*/   /*SwitchOpcode*/ 106, TARGET_VAL(ARMISD::BR_JT),// ->32898
/*32792*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*32793*/     OPC_Scope, 68, /*->32863*/ // 2 children in Scope
/*32795*/       OPC_MoveChild1,
/*32796*/       OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::LOAD),// ->32837
/*32800*/         OPC_RecordMemRef,
/*32801*/         OPC_RecordNode, // #1 = 'ld' chained node
/*32802*/         OPC_CheckFoldableChainNode,
/*32803*/         OPC_RecordChild1, // #2 = $target
/*32804*/         OPC_CheckChild1Type, MVT::i32,
/*32806*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*32808*/         OPC_CheckPredicate, 52, // Predicate_load
/*32810*/         OPC_CheckType, MVT::i32,
/*32812*/         OPC_MoveParent,
/*32813*/         OPC_RecordChild2, // #3 = $jt
/*32814*/         OPC_MoveChild2,
/*32815*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*32818*/         OPC_MoveParent,
/*32819*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32821*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #4 #5 #6
/*32824*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*32828*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      4/*#Ops*/, 4, 5, 6, 3, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt) - Complexity = 22
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt)
/*32837*/       /*SwitchOpcode*/ 22, TARGET_VAL(ISD::ADD),// ->32862
/*32840*/         OPC_RecordChild0, // #1 = $target
/*32841*/         OPC_RecordChild1, // #2 = $idx
/*32842*/         OPC_CheckType, MVT::i32,
/*32844*/         OPC_MoveParent,
/*32845*/         OPC_RecordChild2, // #3 = $jt
/*32846*/         OPC_MoveChild2,
/*32847*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*32850*/         OPC_MoveParent,
/*32851*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32853*/         OPC_EmitMergeInputChains1_0,
/*32854*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt) - Complexity = 9
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt)
/*32862*/       0, // EndSwitchOpcode
/*32863*/     /*Scope*/ 33, /*->32897*/
/*32864*/       OPC_RecordChild1, // #1 = $target
/*32865*/       OPC_CheckChild1Type, MVT::i32,
/*32867*/       OPC_RecordChild2, // #2 = $jt
/*32868*/       OPC_MoveChild2,
/*32869*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*32872*/       OPC_MoveParent,
/*32873*/       OPC_Scope, 10, /*->32885*/ // 2 children in Scope
/*32875*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32877*/         OPC_EmitMergeInputChains1_0,
/*32878*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt)
/*32885*/       /*Scope*/ 10, /*->32896*/
/*32886*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32888*/         OPC_EmitMergeInputChains1_0,
/*32889*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt)
/*32896*/       0, /*End of Scope*/
/*32897*/     0, /*End of Scope*/
/*32898*/   /*SwitchOpcode*/ 51|128,22/*2867*/, TARGET_VAL(ISD::XOR),// ->35769
/*32902*/     OPC_Scope, 74|128,1/*202*/, /*->33107*/ // 7 children in Scope
/*32905*/       OPC_RecordChild0, // #0 = $shift
/*32906*/       OPC_Scope, 94, /*->33002*/ // 3 children in Scope
/*32908*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*32919*/         OPC_CheckType, MVT::i32,
/*32921*/         OPC_Scope, 26, /*->32949*/ // 3 children in Scope
/*32923*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32925*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*32928*/           OPC_EmitInteger, MVT::i32, 14, 
/*32931*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32934*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32937*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNsr), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*32949*/         /*Scope*/ 25, /*->32975*/
/*32950*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*32952*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #1 #2
/*32955*/           OPC_EmitInteger, MVT::i32, 14, 
/*32958*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32961*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32964*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNs), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*32975*/         /*Scope*/ 25, /*->33001*/
/*32976*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32978*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*32981*/           OPC_EmitInteger, MVT::i32, 14, 
/*32984*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32987*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32990*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNsi), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*33001*/         0, /*End of Scope*/
/*33002*/       /*Scope*/ 59, /*->33062*/
/*33003*/         OPC_RecordChild1, // #1 = $shift
/*33004*/         OPC_CheckType, MVT::i32,
/*33006*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33008*/         OPC_Scope, 25, /*->33035*/ // 2 children in Scope
/*33010*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*33013*/           OPC_EmitInteger, MVT::i32, 14, 
/*33016*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33019*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33022*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsr), 0,
                        MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33035*/         /*Scope*/ 25, /*->33061*/
/*33036*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*33039*/           OPC_EmitInteger, MVT::i32, 14, 
/*33042*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33048*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsr), 0,
                        MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33061*/         0, /*End of Scope*/
/*33062*/       /*Scope*/ 43, /*->33106*/
/*33063*/         OPC_MoveChild0,
/*33064*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33067*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*33069*/         OPC_MoveParent,
/*33070*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33081*/         OPC_CheckType, MVT::i32,
/*33083*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33085*/         OPC_EmitConvertToTarget, 0,
/*33087*/         OPC_EmitInteger, MVT::i32, 14, 
/*33090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33096*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*33106*/       0, /*End of Scope*/
/*33107*/     /*Scope*/ 44, /*->33152*/
/*33108*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33119*/       OPC_RecordChild1, // #0 = $imm
/*33120*/       OPC_MoveChild1,
/*33121*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33124*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*33126*/       OPC_MoveParent,
/*33127*/       OPC_CheckType, MVT::i32,
/*33129*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33131*/       OPC_EmitConvertToTarget, 0,
/*33133*/       OPC_EmitInteger, MVT::i32, 14, 
/*33136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33142*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*33152*/     /*Scope*/ 89|128,2/*345*/, /*->33499*/
/*33154*/       OPC_RecordChild0, // #0 = $Rn
/*33155*/       OPC_Scope, 113, /*->33270*/ // 3 children in Scope
/*33157*/         OPC_RecordChild1, // #1 = $shift
/*33158*/         OPC_CheckType, MVT::i32,
/*33160*/         OPC_Scope, 26, /*->33188*/ // 4 children in Scope
/*33162*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33164*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*33167*/           OPC_EmitInteger, MVT::i32, 14, 
/*33170*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33173*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33176*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33188*/         /*Scope*/ 26, /*->33215*/
/*33189*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33191*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*33194*/           OPC_EmitInteger, MVT::i32, 14, 
/*33197*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33200*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33203*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33215*/         /*Scope*/ 26, /*->33242*/
/*33216*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33218*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*33221*/           OPC_EmitInteger, MVT::i32, 14, 
/*33224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33227*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33230*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33242*/         /*Scope*/ 26, /*->33269*/
/*33243*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33245*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*33248*/           OPC_EmitInteger, MVT::i32, 14, 
/*33251*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33257*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33269*/         0, /*End of Scope*/
/*33270*/       /*Scope*/ 81, /*->33352*/
/*33271*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33282*/         OPC_CheckType, MVT::i32,
/*33284*/         OPC_Scope, 21, /*->33307*/ // 3 children in Scope
/*33286*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33288*/           OPC_EmitInteger, MVT::i32, 14, 
/*33291*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33294*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33297*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNr), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*33307*/         /*Scope*/ 21, /*->33329*/
/*33308*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33310*/           OPC_EmitInteger, MVT::i32, 14, 
/*33313*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33316*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33319*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNr), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*33329*/         /*Scope*/ 21, /*->33351*/
/*33330*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33332*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33335*/           OPC_EmitInteger, MVT::i32, 14, 
/*33338*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33341*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMVN), 0,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*33351*/         0, /*End of Scope*/
/*33352*/       /*Scope*/ 16|128,1/*144*/, /*->33498*/
/*33354*/         OPC_RecordChild1, // #1 = $imm
/*33355*/         OPC_Scope, 66, /*->33423*/ // 2 children in Scope
/*33357*/           OPC_MoveChild1,
/*33358*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33361*/           OPC_Scope, 29, /*->33392*/ // 2 children in Scope
/*33363*/             OPC_CheckPredicate, 7, // Predicate_mod_imm
/*33365*/             OPC_MoveParent,
/*33366*/             OPC_CheckType, MVT::i32,
/*33368*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33370*/             OPC_EmitConvertToTarget, 1,
/*33372*/             OPC_EmitInteger, MVT::i32, 14, 
/*33375*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33378*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33381*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::EORri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*33392*/           /*Scope*/ 29, /*->33422*/
/*33393*/             OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*33395*/             OPC_MoveParent,
/*33396*/             OPC_CheckType, MVT::i32,
/*33398*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33400*/             OPC_EmitConvertToTarget, 1,
/*33402*/             OPC_EmitInteger, MVT::i32, 14, 
/*33405*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33408*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33411*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*33422*/           0, /*End of Scope*/
/*33423*/         /*Scope*/ 73, /*->33497*/
/*33424*/           OPC_CheckType, MVT::i32,
/*33426*/           OPC_Scope, 22, /*->33450*/ // 3 children in Scope
/*33428*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33430*/             OPC_EmitInteger, MVT::i32, 14, 
/*33433*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33436*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33439*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*33450*/           /*Scope*/ 22, /*->33473*/
/*33451*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33453*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33456*/             OPC_EmitInteger, MVT::i32, 14, 
/*33459*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33462*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tEOR), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*33473*/           /*Scope*/ 22, /*->33496*/
/*33474*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*33476*/             OPC_EmitInteger, MVT::i32, 14, 
/*33479*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33482*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33485*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*33496*/           0, /*End of Scope*/
/*33497*/         0, /*End of Scope*/
/*33498*/       0, /*End of Scope*/
/*33499*/     /*Scope*/ 95|128,15/*2015*/, /*->35516*/
/*33501*/       OPC_MoveChild0,
/*33502*/       OPC_SwitchOpcode /*3 cases */, 121|128,10/*1401*/, TARGET_VAL(ISD::BITCAST),// ->34908
/*33507*/         OPC_MoveChild0,
/*33508*/         OPC_SwitchOpcode /*2 cases */, 20|128,5/*660*/, TARGET_VAL(ARMISD::VSHRs),// ->34173
/*33513*/           OPC_Scope, 63|128,2/*319*/, /*->33835*/ // 2 children in Scope
/*33516*/             OPC_MoveChild0,
/*33517*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33520*/             OPC_MoveChild0,
/*33521*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33524*/             OPC_RecordChild0, // #0 = $opA
/*33525*/             OPC_MoveParent,
/*33526*/             OPC_MoveChild1,
/*33527*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33530*/             OPC_RecordChild0, // #1 = $opB
/*33531*/             OPC_MoveParent,
/*33532*/             OPC_MoveParent,
/*33533*/             OPC_SwitchType /*2 cases */, 19|128,1/*147*/, MVT::v8i16,// ->33684
/*33537*/               OPC_CheckChild1Integer, 15, 
/*33539*/               OPC_MoveParent,
/*33540*/               OPC_MoveParent,
/*33541*/               OPC_MoveChild1,
/*33542*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33545*/               OPC_MoveChild0,
/*33546*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33549*/               OPC_MoveChild0,
/*33550*/               OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SUB),// ->33617
/*33554*/                 OPC_MoveChild0,
/*33555*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33558*/                 OPC_CheckChild0Same, 0,
/*33560*/                 OPC_MoveParent,
/*33561*/                 OPC_MoveChild1,
/*33562*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33565*/                 OPC_CheckChild0Same, 1,
/*33567*/                 OPC_MoveParent,
/*33568*/                 OPC_MoveParent,
/*33569*/                 OPC_MoveChild1,
/*33570*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33573*/                 OPC_MoveChild0,
/*33574*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33577*/                 OPC_MoveChild0,
/*33578*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33581*/                 OPC_CheckChild0Same, 0,
/*33583*/                 OPC_MoveParent,
/*33584*/                 OPC_MoveChild1,
/*33585*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33588*/                 OPC_CheckChild0Same, 1,
/*33590*/                 OPC_MoveParent,
/*33591*/                 OPC_MoveParent,
/*33592*/                 OPC_CheckChild1Integer, 15, 
/*33594*/                 OPC_MoveParent,
/*33595*/                 OPC_CheckType, MVT::v8i16,
/*33597*/                 OPC_MoveParent,
/*33598*/                 OPC_MoveParent,
/*33599*/                 OPC_CheckType, MVT::v4i32,
/*33601*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33604*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33607*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*33617*/               /*SwitchOpcode*/ 63, TARGET_VAL(ARMISD::VSHRs),// ->33683
/*33620*/                 OPC_MoveChild0,
/*33621*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33624*/                 OPC_MoveChild0,
/*33625*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33628*/                 OPC_CheckChild0Same, 0,
/*33630*/                 OPC_MoveParent,
/*33631*/                 OPC_MoveChild1,
/*33632*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33635*/                 OPC_CheckChild0Same, 1,
/*33637*/                 OPC_MoveParent,
/*33638*/                 OPC_MoveParent,
/*33639*/                 OPC_CheckChild1Integer, 15, 
/*33641*/                 OPC_MoveParent,
/*33642*/                 OPC_MoveChild1,
/*33643*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33646*/                 OPC_MoveChild0,
/*33647*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33650*/                 OPC_CheckChild0Same, 0,
/*33652*/                 OPC_MoveParent,
/*33653*/                 OPC_MoveChild1,
/*33654*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33657*/                 OPC_CheckChild0Same, 1,
/*33659*/                 OPC_MoveParent,
/*33660*/                 OPC_MoveParent,
/*33661*/                 OPC_CheckType, MVT::v8i16,
/*33663*/                 OPC_MoveParent,
/*33664*/                 OPC_MoveParent,
/*33665*/                 OPC_CheckType, MVT::v4i32,
/*33667*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33670*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33673*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*33683*/               0, // EndSwitchOpcode
/*33684*/             /*SwitchType*/ 19|128,1/*147*/, MVT::v2i64,// ->33834
/*33687*/               OPC_CheckChild1Integer, 63, 
/*33689*/               OPC_MoveParent,
/*33690*/               OPC_MoveParent,
/*33691*/               OPC_MoveChild1,
/*33692*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33695*/               OPC_MoveChild0,
/*33696*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33699*/               OPC_MoveChild0,
/*33700*/               OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SUB),// ->33767
/*33704*/                 OPC_MoveChild0,
/*33705*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33708*/                 OPC_CheckChild0Same, 0,
/*33710*/                 OPC_MoveParent,
/*33711*/                 OPC_MoveChild1,
/*33712*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33715*/                 OPC_CheckChild0Same, 1,
/*33717*/                 OPC_MoveParent,
/*33718*/                 OPC_MoveParent,
/*33719*/                 OPC_MoveChild1,
/*33720*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33723*/                 OPC_MoveChild0,
/*33724*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33727*/                 OPC_MoveChild0,
/*33728*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33731*/                 OPC_CheckChild0Same, 0,
/*33733*/                 OPC_MoveParent,
/*33734*/                 OPC_MoveChild1,
/*33735*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33738*/                 OPC_CheckChild0Same, 1,
/*33740*/                 OPC_MoveParent,
/*33741*/                 OPC_MoveParent,
/*33742*/                 OPC_CheckChild1Integer, 63, 
/*33744*/                 OPC_MoveParent,
/*33745*/                 OPC_CheckType, MVT::v2i64,
/*33747*/                 OPC_MoveParent,
/*33748*/                 OPC_MoveParent,
/*33749*/                 OPC_CheckType, MVT::v4i32,
/*33751*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33754*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33757*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*33767*/               /*SwitchOpcode*/ 63, TARGET_VAL(ARMISD::VSHRs),// ->33833
/*33770*/                 OPC_MoveChild0,
/*33771*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33774*/                 OPC_MoveChild0,
/*33775*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33778*/                 OPC_CheckChild0Same, 0,
/*33780*/                 OPC_MoveParent,
/*33781*/                 OPC_MoveChild1,
/*33782*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33785*/                 OPC_CheckChild0Same, 1,
/*33787*/                 OPC_MoveParent,
/*33788*/                 OPC_MoveParent,
/*33789*/                 OPC_CheckChild1Integer, 63, 
/*33791*/                 OPC_MoveParent,
/*33792*/                 OPC_MoveChild1,
/*33793*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33796*/                 OPC_MoveChild0,
/*33797*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33800*/                 OPC_CheckChild0Same, 0,
/*33802*/                 OPC_MoveParent,
/*33803*/                 OPC_MoveChild1,
/*33804*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33807*/                 OPC_CheckChild0Same, 1,
/*33809*/                 OPC_MoveParent,
/*33810*/                 OPC_MoveParent,
/*33811*/                 OPC_CheckType, MVT::v2i64,
/*33813*/                 OPC_MoveParent,
/*33814*/                 OPC_MoveParent,
/*33815*/                 OPC_CheckType, MVT::v4i32,
/*33817*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33820*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33823*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*33833*/               0, // EndSwitchOpcode
/*33834*/             0, // EndSwitchType
/*33835*/           /*Scope*/ 79|128,2/*335*/, /*->34172*/
/*33837*/             OPC_RecordChild0, // #0 = $src
/*33838*/             OPC_Scope, 36|128,1/*164*/, /*->34005*/ // 2 children in Scope
/*33841*/               OPC_CheckChild1Integer, 7, 
/*33843*/               OPC_SwitchType /*2 cases */, 78, MVT::v8i8,// ->33924
/*33846*/                 OPC_MoveParent,
/*33847*/                 OPC_MoveParent,
/*33848*/                 OPC_MoveChild1,
/*33849*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33852*/                 OPC_MoveChild0,
/*33853*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33856*/                 OPC_Scope, 32, /*->33890*/ // 2 children in Scope
/*33858*/                   OPC_CheckChild0Same, 0,
/*33860*/                   OPC_MoveChild1,
/*33861*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33864*/                   OPC_CheckChild0Same, 0,
/*33866*/                   OPC_CheckChild1Integer, 7, 
/*33868*/                   OPC_MoveParent,
/*33869*/                   OPC_CheckType, MVT::v8i8,
/*33871*/                   OPC_MoveParent,
/*33872*/                   OPC_MoveParent,
/*33873*/                   OPC_CheckType, MVT::v2i32,
/*33875*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33878*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33881*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33890*/                 /*Scope*/ 32, /*->33923*/
/*33891*/                   OPC_MoveChild0,
/*33892*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33895*/                   OPC_CheckChild0Same, 0,
/*33897*/                   OPC_CheckChild1Integer, 7, 
/*33899*/                   OPC_MoveParent,
/*33900*/                   OPC_CheckChild1Same, 0,
/*33902*/                   OPC_CheckType, MVT::v8i8,
/*33904*/                   OPC_MoveParent,
/*33905*/                   OPC_MoveParent,
/*33906*/                   OPC_CheckType, MVT::v2i32,
/*33908*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33911*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33914*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*33923*/                 0, /*End of Scope*/
/*33924*/               /*SwitchType*/ 78, MVT::v16i8,// ->34004
/*33926*/                 OPC_MoveParent,
/*33927*/                 OPC_MoveParent,
/*33928*/                 OPC_MoveChild1,
/*33929*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33932*/                 OPC_MoveChild0,
/*33933*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33936*/                 OPC_Scope, 32, /*->33970*/ // 2 children in Scope
/*33938*/                   OPC_CheckChild0Same, 0,
/*33940*/                   OPC_MoveChild1,
/*33941*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33944*/                   OPC_CheckChild0Same, 0,
/*33946*/                   OPC_CheckChild1Integer, 7, 
/*33948*/                   OPC_MoveParent,
/*33949*/                   OPC_CheckType, MVT::v16i8,
/*33951*/                   OPC_MoveParent,
/*33952*/                   OPC_MoveParent,
/*33953*/                   OPC_CheckType, MVT::v4i32,
/*33955*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33958*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33961*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*33970*/                 /*Scope*/ 32, /*->34003*/
/*33971*/                   OPC_MoveChild0,
/*33972*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33975*/                   OPC_CheckChild0Same, 0,
/*33977*/                   OPC_CheckChild1Integer, 7, 
/*33979*/                   OPC_MoveParent,
/*33980*/                   OPC_CheckChild1Same, 0,
/*33982*/                   OPC_CheckType, MVT::v16i8,
/*33984*/                   OPC_MoveParent,
/*33985*/                   OPC_MoveParent,
/*33986*/                   OPC_CheckType, MVT::v4i32,
/*33988*/                   OPC_EmitInteger, MVT::i32, 14, 
/*33991*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33994*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34003*/                 0, /*End of Scope*/
/*34004*/               0, // EndSwitchType
/*34005*/             /*Scope*/ 36|128,1/*164*/, /*->34171*/
/*34007*/               OPC_CheckChild1Integer, 15, 
/*34009*/               OPC_SwitchType /*2 cases */, 78, MVT::v4i16,// ->34090
/*34012*/                 OPC_MoveParent,
/*34013*/                 OPC_MoveParent,
/*34014*/                 OPC_MoveChild1,
/*34015*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34018*/                 OPC_MoveChild0,
/*34019*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34022*/                 OPC_Scope, 32, /*->34056*/ // 2 children in Scope
/*34024*/                   OPC_CheckChild0Same, 0,
/*34026*/                   OPC_MoveChild1,
/*34027*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34030*/                   OPC_CheckChild0Same, 0,
/*34032*/                   OPC_CheckChild1Integer, 15, 
/*34034*/                   OPC_MoveParent,
/*34035*/                   OPC_CheckType, MVT::v4i16,
/*34037*/                   OPC_MoveParent,
/*34038*/                   OPC_MoveParent,
/*34039*/                   OPC_CheckType, MVT::v2i32,
/*34041*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34044*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34047*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34056*/                 /*Scope*/ 32, /*->34089*/
/*34057*/                   OPC_MoveChild0,
/*34058*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34061*/                   OPC_CheckChild0Same, 0,
/*34063*/                   OPC_CheckChild1Integer, 15, 
/*34065*/                   OPC_MoveParent,
/*34066*/                   OPC_CheckChild1Same, 0,
/*34068*/                   OPC_CheckType, MVT::v4i16,
/*34070*/                   OPC_MoveParent,
/*34071*/                   OPC_MoveParent,
/*34072*/                   OPC_CheckType, MVT::v2i32,
/*34074*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34077*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34080*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34089*/                 0, /*End of Scope*/
/*34090*/               /*SwitchType*/ 78, MVT::v8i16,// ->34170
/*34092*/                 OPC_MoveParent,
/*34093*/                 OPC_MoveParent,
/*34094*/                 OPC_MoveChild1,
/*34095*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34098*/                 OPC_MoveChild0,
/*34099*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34102*/                 OPC_Scope, 32, /*->34136*/ // 2 children in Scope
/*34104*/                   OPC_CheckChild0Same, 0,
/*34106*/                   OPC_MoveChild1,
/*34107*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34110*/                   OPC_CheckChild0Same, 0,
/*34112*/                   OPC_CheckChild1Integer, 15, 
/*34114*/                   OPC_MoveParent,
/*34115*/                   OPC_CheckType, MVT::v8i16,
/*34117*/                   OPC_MoveParent,
/*34118*/                   OPC_MoveParent,
/*34119*/                   OPC_CheckType, MVT::v4i32,
/*34121*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34124*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34127*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34136*/                 /*Scope*/ 32, /*->34169*/
/*34137*/                   OPC_MoveChild0,
/*34138*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34141*/                   OPC_CheckChild0Same, 0,
/*34143*/                   OPC_CheckChild1Integer, 15, 
/*34145*/                   OPC_MoveParent,
/*34146*/                   OPC_CheckChild1Same, 0,
/*34148*/                   OPC_CheckType, MVT::v8i16,
/*34150*/                   OPC_MoveParent,
/*34151*/                   OPC_MoveParent,
/*34152*/                   OPC_CheckType, MVT::v4i32,
/*34154*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34157*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34160*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34169*/                 0, /*End of Scope*/
/*34170*/               0, // EndSwitchType
/*34171*/             0, /*End of Scope*/
/*34172*/           0, /*End of Scope*/
/*34173*/         /*SwitchOpcode*/ 90|128,5/*730*/, TARGET_VAL(ISD::ADD),// ->34907
/*34177*/           OPC_Scope, 86|128,2/*342*/, /*->34522*/ // 9 children in Scope
/*34180*/             OPC_MoveChild0,
/*34181*/             OPC_SwitchOpcode /*2 cases */, 28|128,1/*156*/, TARGET_VAL(ISD::SUB),// ->34342
/*34186*/               OPC_MoveChild0,
/*34187*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34190*/               OPC_RecordChild0, // #0 = $opA
/*34191*/               OPC_MoveParent,
/*34192*/               OPC_MoveChild1,
/*34193*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34196*/               OPC_RecordChild0, // #1 = $opB
/*34197*/               OPC_MoveParent,
/*34198*/               OPC_MoveParent,
/*34199*/               OPC_MoveChild1,
/*34200*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34203*/               OPC_MoveChild0,
/*34204*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34207*/               OPC_MoveChild0,
/*34208*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34211*/               OPC_CheckChild0Same, 0,
/*34213*/               OPC_MoveParent,
/*34214*/               OPC_MoveChild1,
/*34215*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34218*/               OPC_CheckChild0Same, 1,
/*34220*/               OPC_MoveParent,
/*34221*/               OPC_MoveParent,
/*34222*/               OPC_Scope, 58, /*->34282*/ // 2 children in Scope
/*34224*/                 OPC_CheckChild1Integer, 15, 
/*34226*/                 OPC_MoveParent,
/*34227*/                 OPC_CheckType, MVT::v8i16,
/*34229*/                 OPC_MoveParent,
/*34230*/                 OPC_MoveParent,
/*34231*/                 OPC_MoveChild1,
/*34232*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34235*/                 OPC_MoveChild0,
/*34236*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34239*/                 OPC_MoveChild0,
/*34240*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34243*/                 OPC_MoveChild0,
/*34244*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34247*/                 OPC_CheckChild0Same, 0,
/*34249*/                 OPC_MoveParent,
/*34250*/                 OPC_MoveChild1,
/*34251*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34254*/                 OPC_CheckChild0Same, 1,
/*34256*/                 OPC_MoveParent,
/*34257*/                 OPC_MoveParent,
/*34258*/                 OPC_CheckChild1Integer, 15, 
/*34260*/                 OPC_CheckType, MVT::v8i16,
/*34262*/                 OPC_MoveParent,
/*34263*/                 OPC_MoveParent,
/*34264*/                 OPC_CheckType, MVT::v4i32,
/*34266*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34269*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34272*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*34282*/               /*Scope*/ 58, /*->34341*/
/*34283*/                 OPC_CheckChild1Integer, 63, 
/*34285*/                 OPC_MoveParent,
/*34286*/                 OPC_CheckType, MVT::v2i64,
/*34288*/                 OPC_MoveParent,
/*34289*/                 OPC_MoveParent,
/*34290*/                 OPC_MoveChild1,
/*34291*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34294*/                 OPC_MoveChild0,
/*34295*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34298*/                 OPC_MoveChild0,
/*34299*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34302*/                 OPC_MoveChild0,
/*34303*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34306*/                 OPC_CheckChild0Same, 0,
/*34308*/                 OPC_MoveParent,
/*34309*/                 OPC_MoveChild1,
/*34310*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34313*/                 OPC_CheckChild0Same, 1,
/*34315*/                 OPC_MoveParent,
/*34316*/                 OPC_MoveParent,
/*34317*/                 OPC_CheckChild1Integer, 63, 
/*34319*/                 OPC_CheckType, MVT::v2i64,
/*34321*/                 OPC_MoveParent,
/*34322*/                 OPC_MoveParent,
/*34323*/                 OPC_CheckType, MVT::v4i32,
/*34325*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34328*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34331*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34341*/               0, /*End of Scope*/
/*34342*/             /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ARMISD::VSHRs),// ->34521
/*34346*/               OPC_MoveChild0,
/*34347*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34350*/               OPC_MoveChild0,
/*34351*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34354*/               OPC_RecordChild0, // #0 = $opA
/*34355*/               OPC_MoveParent,
/*34356*/               OPC_MoveChild1,
/*34357*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34360*/               OPC_RecordChild0, // #1 = $opB
/*34361*/               OPC_MoveParent,
/*34362*/               OPC_MoveParent,
/*34363*/               OPC_Scope, 77, /*->34442*/ // 2 children in Scope
/*34365*/                 OPC_CheckChild1Integer, 15, 
/*34367*/                 OPC_MoveParent,
/*34368*/                 OPC_MoveChild1,
/*34369*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34372*/                 OPC_MoveChild0,
/*34373*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34376*/                 OPC_CheckChild0Same, 0,
/*34378*/                 OPC_MoveParent,
/*34379*/                 OPC_MoveChild1,
/*34380*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34383*/                 OPC_CheckChild0Same, 1,
/*34385*/                 OPC_MoveParent,
/*34386*/                 OPC_MoveParent,
/*34387*/                 OPC_CheckType, MVT::v8i16,
/*34389*/                 OPC_MoveParent,
/*34390*/                 OPC_MoveParent,
/*34391*/                 OPC_MoveChild1,
/*34392*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34395*/                 OPC_MoveChild0,
/*34396*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34399*/                 OPC_MoveChild0,
/*34400*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34403*/                 OPC_MoveChild0,
/*34404*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34407*/                 OPC_CheckChild0Same, 0,
/*34409*/                 OPC_MoveParent,
/*34410*/                 OPC_MoveChild1,
/*34411*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34414*/                 OPC_CheckChild0Same, 1,
/*34416*/                 OPC_MoveParent,
/*34417*/                 OPC_MoveParent,
/*34418*/                 OPC_CheckChild1Integer, 15, 
/*34420*/                 OPC_CheckType, MVT::v8i16,
/*34422*/                 OPC_MoveParent,
/*34423*/                 OPC_MoveParent,
/*34424*/                 OPC_CheckType, MVT::v4i32,
/*34426*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34429*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34432*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*34442*/               /*Scope*/ 77, /*->34520*/
/*34443*/                 OPC_CheckChild1Integer, 63, 
/*34445*/                 OPC_MoveParent,
/*34446*/                 OPC_MoveChild1,
/*34447*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34450*/                 OPC_MoveChild0,
/*34451*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34454*/                 OPC_CheckChild0Same, 0,
/*34456*/                 OPC_MoveParent,
/*34457*/                 OPC_MoveChild1,
/*34458*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34461*/                 OPC_CheckChild0Same, 1,
/*34463*/                 OPC_MoveParent,
/*34464*/                 OPC_MoveParent,
/*34465*/                 OPC_CheckType, MVT::v2i64,
/*34467*/                 OPC_MoveParent,
/*34468*/                 OPC_MoveParent,
/*34469*/                 OPC_MoveChild1,
/*34470*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34473*/                 OPC_MoveChild0,
/*34474*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34477*/                 OPC_MoveChild0,
/*34478*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34481*/                 OPC_MoveChild0,
/*34482*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34485*/                 OPC_CheckChild0Same, 0,
/*34487*/                 OPC_MoveParent,
/*34488*/                 OPC_MoveChild1,
/*34489*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34492*/                 OPC_CheckChild0Same, 1,
/*34494*/                 OPC_MoveParent,
/*34495*/                 OPC_MoveParent,
/*34496*/                 OPC_CheckChild1Integer, 63, 
/*34498*/                 OPC_CheckType, MVT::v2i64,
/*34500*/                 OPC_MoveParent,
/*34501*/                 OPC_MoveParent,
/*34502*/                 OPC_CheckType, MVT::v4i32,
/*34504*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34507*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34510*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34520*/               0, /*End of Scope*/
/*34521*/             0, // EndSwitchOpcode
/*34522*/           /*Scope*/ 47, /*->34570*/
/*34523*/             OPC_RecordChild0, // #0 = $src
/*34524*/             OPC_MoveChild1,
/*34525*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34528*/             OPC_CheckChild0Same, 0,
/*34530*/             OPC_CheckChild1Integer, 7, 
/*34532*/             OPC_MoveParent,
/*34533*/             OPC_CheckType, MVT::v8i8,
/*34535*/             OPC_MoveParent,
/*34536*/             OPC_MoveParent,
/*34537*/             OPC_MoveChild1,
/*34538*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34541*/             OPC_MoveChild0,
/*34542*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34545*/             OPC_CheckChild0Same, 0,
/*34547*/             OPC_CheckChild1Integer, 7, 
/*34549*/             OPC_CheckType, MVT::v8i8,
/*34551*/             OPC_MoveParent,
/*34552*/             OPC_MoveParent,
/*34553*/             OPC_CheckType, MVT::v2i32,
/*34555*/             OPC_EmitInteger, MVT::i32, 14, 
/*34558*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34561*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34570*/           /*Scope*/ 47, /*->34618*/
/*34571*/             OPC_MoveChild0,
/*34572*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34575*/             OPC_RecordChild0, // #0 = $src
/*34576*/             OPC_CheckChild1Integer, 7, 
/*34578*/             OPC_MoveParent,
/*34579*/             OPC_CheckChild1Same, 0,
/*34581*/             OPC_CheckType, MVT::v8i8,
/*34583*/             OPC_MoveParent,
/*34584*/             OPC_MoveParent,
/*34585*/             OPC_MoveChild1,
/*34586*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34589*/             OPC_MoveChild0,
/*34590*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34593*/             OPC_CheckChild0Same, 0,
/*34595*/             OPC_CheckChild1Integer, 7, 
/*34597*/             OPC_CheckType, MVT::v8i8,
/*34599*/             OPC_MoveParent,
/*34600*/             OPC_MoveParent,
/*34601*/             OPC_CheckType, MVT::v2i32,
/*34603*/             OPC_EmitInteger, MVT::i32, 14, 
/*34606*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34609*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34618*/           /*Scope*/ 47, /*->34666*/
/*34619*/             OPC_RecordChild0, // #0 = $src
/*34620*/             OPC_MoveChild1,
/*34621*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34624*/             OPC_CheckChild0Same, 0,
/*34626*/             OPC_CheckChild1Integer, 15, 
/*34628*/             OPC_MoveParent,
/*34629*/             OPC_CheckType, MVT::v4i16,
/*34631*/             OPC_MoveParent,
/*34632*/             OPC_MoveParent,
/*34633*/             OPC_MoveChild1,
/*34634*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34637*/             OPC_MoveChild0,
/*34638*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34641*/             OPC_CheckChild0Same, 0,
/*34643*/             OPC_CheckChild1Integer, 15, 
/*34645*/             OPC_CheckType, MVT::v4i16,
/*34647*/             OPC_MoveParent,
/*34648*/             OPC_MoveParent,
/*34649*/             OPC_CheckType, MVT::v2i32,
/*34651*/             OPC_EmitInteger, MVT::i32, 14, 
/*34654*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34657*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34666*/           /*Scope*/ 47, /*->34714*/
/*34667*/             OPC_MoveChild0,
/*34668*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34671*/             OPC_RecordChild0, // #0 = $src
/*34672*/             OPC_CheckChild1Integer, 15, 
/*34674*/             OPC_MoveParent,
/*34675*/             OPC_CheckChild1Same, 0,
/*34677*/             OPC_CheckType, MVT::v4i16,
/*34679*/             OPC_MoveParent,
/*34680*/             OPC_MoveParent,
/*34681*/             OPC_MoveChild1,
/*34682*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34685*/             OPC_MoveChild0,
/*34686*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34689*/             OPC_CheckChild0Same, 0,
/*34691*/             OPC_CheckChild1Integer, 15, 
/*34693*/             OPC_CheckType, MVT::v4i16,
/*34695*/             OPC_MoveParent,
/*34696*/             OPC_MoveParent,
/*34697*/             OPC_CheckType, MVT::v2i32,
/*34699*/             OPC_EmitInteger, MVT::i32, 14, 
/*34702*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34705*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34714*/           /*Scope*/ 47, /*->34762*/
/*34715*/             OPC_RecordChild0, // #0 = $src
/*34716*/             OPC_MoveChild1,
/*34717*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34720*/             OPC_CheckChild0Same, 0,
/*34722*/             OPC_CheckChild1Integer, 7, 
/*34724*/             OPC_MoveParent,
/*34725*/             OPC_CheckType, MVT::v16i8,
/*34727*/             OPC_MoveParent,
/*34728*/             OPC_MoveParent,
/*34729*/             OPC_MoveChild1,
/*34730*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34733*/             OPC_MoveChild0,
/*34734*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34737*/             OPC_CheckChild0Same, 0,
/*34739*/             OPC_CheckChild1Integer, 7, 
/*34741*/             OPC_CheckType, MVT::v16i8,
/*34743*/             OPC_MoveParent,
/*34744*/             OPC_MoveParent,
/*34745*/             OPC_CheckType, MVT::v4i32,
/*34747*/             OPC_EmitInteger, MVT::i32, 14, 
/*34750*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34753*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34762*/           /*Scope*/ 47, /*->34810*/
/*34763*/             OPC_MoveChild0,
/*34764*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34767*/             OPC_RecordChild0, // #0 = $src
/*34768*/             OPC_CheckChild1Integer, 7, 
/*34770*/             OPC_MoveParent,
/*34771*/             OPC_CheckChild1Same, 0,
/*34773*/             OPC_CheckType, MVT::v16i8,
/*34775*/             OPC_MoveParent,
/*34776*/             OPC_MoveParent,
/*34777*/             OPC_MoveChild1,
/*34778*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34781*/             OPC_MoveChild0,
/*34782*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34785*/             OPC_CheckChild0Same, 0,
/*34787*/             OPC_CheckChild1Integer, 7, 
/*34789*/             OPC_CheckType, MVT::v16i8,
/*34791*/             OPC_MoveParent,
/*34792*/             OPC_MoveParent,
/*34793*/             OPC_CheckType, MVT::v4i32,
/*34795*/             OPC_EmitInteger, MVT::i32, 14, 
/*34798*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34801*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34810*/           /*Scope*/ 47, /*->34858*/
/*34811*/             OPC_RecordChild0, // #0 = $src
/*34812*/             OPC_MoveChild1,
/*34813*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34816*/             OPC_CheckChild0Same, 0,
/*34818*/             OPC_CheckChild1Integer, 15, 
/*34820*/             OPC_MoveParent,
/*34821*/             OPC_CheckType, MVT::v8i16,
/*34823*/             OPC_MoveParent,
/*34824*/             OPC_MoveParent,
/*34825*/             OPC_MoveChild1,
/*34826*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34829*/             OPC_MoveChild0,
/*34830*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34833*/             OPC_CheckChild0Same, 0,
/*34835*/             OPC_CheckChild1Integer, 15, 
/*34837*/             OPC_CheckType, MVT::v8i16,
/*34839*/             OPC_MoveParent,
/*34840*/             OPC_MoveParent,
/*34841*/             OPC_CheckType, MVT::v4i32,
/*34843*/             OPC_EmitInteger, MVT::i32, 14, 
/*34846*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34849*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34858*/           /*Scope*/ 47, /*->34906*/
/*34859*/             OPC_MoveChild0,
/*34860*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34863*/             OPC_RecordChild0, // #0 = $src
/*34864*/             OPC_CheckChild1Integer, 15, 
/*34866*/             OPC_MoveParent,
/*34867*/             OPC_CheckChild1Same, 0,
/*34869*/             OPC_CheckType, MVT::v8i16,
/*34871*/             OPC_MoveParent,
/*34872*/             OPC_MoveParent,
/*34873*/             OPC_MoveChild1,
/*34874*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34877*/             OPC_MoveChild0,
/*34878*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34881*/             OPC_CheckChild0Same, 0,
/*34883*/             OPC_CheckChild1Integer, 15, 
/*34885*/             OPC_CheckType, MVT::v8i16,
/*34887*/             OPC_MoveParent,
/*34888*/             OPC_MoveParent,
/*34889*/             OPC_CheckType, MVT::v4i32,
/*34891*/             OPC_EmitInteger, MVT::i32, 14, 
/*34894*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34897*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34906*/           0, /*End of Scope*/
/*34907*/         0, // EndSwitchOpcode
/*34908*/       /*SwitchOpcode*/ 10|128,2/*266*/, TARGET_VAL(ARMISD::VSHRs),// ->35178
/*34912*/         OPC_Scope, 25|128,1/*153*/, /*->35068*/ // 2 children in Scope
/*34915*/           OPC_MoveChild0,
/*34916*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34919*/           OPC_MoveChild0,
/*34920*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34923*/           OPC_RecordChild0, // #0 = $opA
/*34924*/           OPC_MoveParent,
/*34925*/           OPC_MoveChild1,
/*34926*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34929*/           OPC_RecordChild0, // #1 = $opB
/*34930*/           OPC_MoveParent,
/*34931*/           OPC_MoveParent,
/*34932*/           OPC_CheckChild1Integer, 31, 
/*34934*/           OPC_MoveParent,
/*34935*/           OPC_MoveChild1,
/*34936*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34939*/           OPC_MoveChild0,
/*34940*/           OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::SUB),// ->35004
/*34944*/             OPC_MoveChild0,
/*34945*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34948*/             OPC_CheckChild0Same, 0,
/*34950*/             OPC_MoveParent,
/*34951*/             OPC_MoveChild1,
/*34952*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34955*/             OPC_CheckChild0Same, 1,
/*34957*/             OPC_MoveParent,
/*34958*/             OPC_MoveParent,
/*34959*/             OPC_MoveChild1,
/*34960*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34963*/             OPC_MoveChild0,
/*34964*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34967*/             OPC_MoveChild0,
/*34968*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34971*/             OPC_CheckChild0Same, 0,
/*34973*/             OPC_MoveParent,
/*34974*/             OPC_MoveChild1,
/*34975*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34978*/             OPC_CheckChild0Same, 1,
/*34980*/             OPC_MoveParent,
/*34981*/             OPC_MoveParent,
/*34982*/             OPC_CheckChild1Integer, 31, 
/*34984*/             OPC_MoveParent,
/*34985*/             OPC_MoveParent,
/*34986*/             OPC_CheckType, MVT::v4i32,
/*34988*/             OPC_EmitInteger, MVT::i32, 14, 
/*34991*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34994*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35004*/           /*SwitchOpcode*/ 60, TARGET_VAL(ARMISD::VSHRs),// ->35067
/*35007*/             OPC_MoveChild0,
/*35008*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35011*/             OPC_MoveChild0,
/*35012*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35015*/             OPC_CheckChild0Same, 0,
/*35017*/             OPC_MoveParent,
/*35018*/             OPC_MoveChild1,
/*35019*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35022*/             OPC_CheckChild0Same, 1,
/*35024*/             OPC_MoveParent,
/*35025*/             OPC_MoveParent,
/*35026*/             OPC_CheckChild1Integer, 31, 
/*35028*/             OPC_MoveParent,
/*35029*/             OPC_MoveChild1,
/*35030*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35033*/             OPC_MoveChild0,
/*35034*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35037*/             OPC_CheckChild0Same, 0,
/*35039*/             OPC_MoveParent,
/*35040*/             OPC_MoveChild1,
/*35041*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35044*/             OPC_CheckChild0Same, 1,
/*35046*/             OPC_MoveParent,
/*35047*/             OPC_MoveParent,
/*35048*/             OPC_MoveParent,
/*35049*/             OPC_CheckType, MVT::v4i32,
/*35051*/             OPC_EmitInteger, MVT::i32, 14, 
/*35054*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35057*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35067*/           0, // EndSwitchOpcode
/*35068*/         /*Scope*/ 108, /*->35177*/
/*35069*/           OPC_RecordChild0, // #0 = $src
/*35070*/           OPC_CheckChild1Integer, 31, 
/*35072*/           OPC_MoveParent,
/*35073*/           OPC_MoveChild1,
/*35074*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35077*/           OPC_Scope, 48, /*->35127*/ // 2 children in Scope
/*35079*/             OPC_CheckChild0Same, 0,
/*35081*/             OPC_MoveChild1,
/*35082*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35085*/             OPC_CheckChild0Same, 0,
/*35087*/             OPC_CheckChild1Integer, 31, 
/*35089*/             OPC_MoveParent,
/*35090*/             OPC_MoveParent,
/*35091*/             OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->35109
/*35094*/               OPC_EmitInteger, MVT::i32, 14, 
/*35097*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35100*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                            MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35109*/             /*SwitchType*/ 15, MVT::v4i32,// ->35126
/*35111*/               OPC_EmitInteger, MVT::i32, 14, 
/*35114*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35117*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                            MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35126*/             0, // EndSwitchType
/*35127*/           /*Scope*/ 48, /*->35176*/
/*35128*/             OPC_MoveChild0,
/*35129*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35132*/             OPC_CheckChild0Same, 0,
/*35134*/             OPC_CheckChild1Integer, 31, 
/*35136*/             OPC_MoveParent,
/*35137*/             OPC_CheckChild1Same, 0,
/*35139*/             OPC_MoveParent,
/*35140*/             OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->35158
/*35143*/               OPC_EmitInteger, MVT::i32, 14, 
/*35146*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35149*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                            MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35158*/             /*SwitchType*/ 15, MVT::v4i32,// ->35175
/*35160*/               OPC_EmitInteger, MVT::i32, 14, 
/*35163*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35166*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                            MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35175*/             0, // EndSwitchType
/*35176*/           0, /*End of Scope*/
/*35177*/         0, /*End of Scope*/
/*35178*/       /*SwitchOpcode*/ 77|128,2/*333*/, TARGET_VAL(ISD::ADD),// ->35515
/*35182*/         OPC_Scope, 49|128,1/*177*/, /*->35362*/ // 5 children in Scope
/*35185*/           OPC_MoveChild0,
/*35186*/           OPC_SwitchOpcode /*2 cases */, 84, TARGET_VAL(ISD::SUB),// ->35274
/*35190*/             OPC_MoveChild0,
/*35191*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35194*/             OPC_RecordChild0, // #0 = $opA
/*35195*/             OPC_MoveParent,
/*35196*/             OPC_MoveChild1,
/*35197*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35200*/             OPC_RecordChild0, // #1 = $opB
/*35201*/             OPC_MoveParent,
/*35202*/             OPC_MoveParent,
/*35203*/             OPC_MoveChild1,
/*35204*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35207*/             OPC_MoveChild0,
/*35208*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35211*/             OPC_MoveChild0,
/*35212*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35215*/             OPC_CheckChild0Same, 0,
/*35217*/             OPC_MoveParent,
/*35218*/             OPC_MoveChild1,
/*35219*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35222*/             OPC_CheckChild0Same, 1,
/*35224*/             OPC_MoveParent,
/*35225*/             OPC_MoveParent,
/*35226*/             OPC_CheckChild1Integer, 31, 
/*35228*/             OPC_MoveParent,
/*35229*/             OPC_MoveParent,
/*35230*/             OPC_MoveChild1,
/*35231*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35234*/             OPC_MoveChild0,
/*35235*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35238*/             OPC_MoveChild0,
/*35239*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35242*/             OPC_CheckChild0Same, 0,
/*35244*/             OPC_MoveParent,
/*35245*/             OPC_MoveChild1,
/*35246*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35249*/             OPC_CheckChild0Same, 1,
/*35251*/             OPC_MoveParent,
/*35252*/             OPC_MoveParent,
/*35253*/             OPC_CheckChild1Integer, 31, 
/*35255*/             OPC_MoveParent,
/*35256*/             OPC_CheckType, MVT::v4i32,
/*35258*/             OPC_EmitInteger, MVT::i32, 14, 
/*35261*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35264*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35274*/           /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VSHRs),// ->35361
/*35277*/             OPC_MoveChild0,
/*35278*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35281*/             OPC_MoveChild0,
/*35282*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35285*/             OPC_RecordChild0, // #0 = $opA
/*35286*/             OPC_MoveParent,
/*35287*/             OPC_MoveChild1,
/*35288*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35291*/             OPC_RecordChild0, // #1 = $opB
/*35292*/             OPC_MoveParent,
/*35293*/             OPC_MoveParent,
/*35294*/             OPC_CheckChild1Integer, 31, 
/*35296*/             OPC_MoveParent,
/*35297*/             OPC_MoveChild1,
/*35298*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35301*/             OPC_MoveChild0,
/*35302*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35305*/             OPC_CheckChild0Same, 0,
/*35307*/             OPC_MoveParent,
/*35308*/             OPC_MoveChild1,
/*35309*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35312*/             OPC_CheckChild0Same, 1,
/*35314*/             OPC_MoveParent,
/*35315*/             OPC_MoveParent,
/*35316*/             OPC_MoveParent,
/*35317*/             OPC_MoveChild1,
/*35318*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35321*/             OPC_MoveChild0,
/*35322*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35325*/             OPC_MoveChild0,
/*35326*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35329*/             OPC_CheckChild0Same, 0,
/*35331*/             OPC_MoveParent,
/*35332*/             OPC_MoveChild1,
/*35333*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35336*/             OPC_CheckChild0Same, 1,
/*35338*/             OPC_MoveParent,
/*35339*/             OPC_MoveParent,
/*35340*/             OPC_CheckChild1Integer, 31, 
/*35342*/             OPC_MoveParent,
/*35343*/             OPC_CheckType, MVT::v4i32,
/*35345*/             OPC_EmitInteger, MVT::i32, 14, 
/*35348*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35351*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB))), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35361*/           0, // EndSwitchOpcode
/*35362*/         /*Scope*/ 37, /*->35400*/
/*35363*/           OPC_RecordChild0, // #0 = $src
/*35364*/           OPC_MoveChild1,
/*35365*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35368*/           OPC_CheckChild0Same, 0,
/*35370*/           OPC_CheckChild1Integer, 31, 
/*35372*/           OPC_MoveParent,
/*35373*/           OPC_MoveParent,
/*35374*/           OPC_MoveChild1,
/*35375*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35378*/           OPC_CheckChild0Same, 0,
/*35380*/           OPC_CheckChild1Integer, 31, 
/*35382*/           OPC_MoveParent,
/*35383*/           OPC_CheckType, MVT::v2i32,
/*35385*/           OPC_EmitInteger, MVT::i32, 14, 
/*35388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35391*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35400*/         /*Scope*/ 37, /*->35438*/
/*35401*/           OPC_MoveChild0,
/*35402*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35405*/           OPC_RecordChild0, // #0 = $src
/*35406*/           OPC_CheckChild1Integer, 31, 
/*35408*/           OPC_MoveParent,
/*35409*/           OPC_CheckChild1Same, 0,
/*35411*/           OPC_MoveParent,
/*35412*/           OPC_MoveChild1,
/*35413*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35416*/           OPC_CheckChild0Same, 0,
/*35418*/           OPC_CheckChild1Integer, 31, 
/*35420*/           OPC_MoveParent,
/*35421*/           OPC_CheckType, MVT::v2i32,
/*35423*/           OPC_EmitInteger, MVT::i32, 14, 
/*35426*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35429*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35438*/         /*Scope*/ 37, /*->35476*/
/*35439*/           OPC_RecordChild0, // #0 = $src
/*35440*/           OPC_MoveChild1,
/*35441*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35444*/           OPC_CheckChild0Same, 0,
/*35446*/           OPC_CheckChild1Integer, 31, 
/*35448*/           OPC_MoveParent,
/*35449*/           OPC_MoveParent,
/*35450*/           OPC_MoveChild1,
/*35451*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35454*/           OPC_CheckChild0Same, 0,
/*35456*/           OPC_CheckChild1Integer, 31, 
/*35458*/           OPC_MoveParent,
/*35459*/           OPC_CheckType, MVT::v4i32,
/*35461*/           OPC_EmitInteger, MVT::i32, 14, 
/*35464*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35467*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35476*/         /*Scope*/ 37, /*->35514*/
/*35477*/           OPC_MoveChild0,
/*35478*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35481*/           OPC_RecordChild0, // #0 = $src
/*35482*/           OPC_CheckChild1Integer, 31, 
/*35484*/           OPC_MoveParent,
/*35485*/           OPC_CheckChild1Same, 0,
/*35487*/           OPC_MoveParent,
/*35488*/           OPC_MoveChild1,
/*35489*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35492*/           OPC_CheckChild0Same, 0,
/*35494*/           OPC_CheckChild1Integer, 31, 
/*35496*/           OPC_MoveParent,
/*35497*/           OPC_CheckType, MVT::v4i32,
/*35499*/           OPC_EmitInteger, MVT::i32, 14, 
/*35502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35505*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35514*/         0, /*End of Scope*/
/*35515*/       0, // EndSwitchOpcode
/*35516*/     /*Scope*/ 102, /*->35619*/
/*35517*/       OPC_RecordChild0, // #0 = $Vm
/*35518*/       OPC_MoveChild1,
/*35519*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35522*/       OPC_MoveChild0,
/*35523*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35526*/       OPC_MoveChild0,
/*35527*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35530*/       OPC_MoveParent,
/*35531*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*35533*/       OPC_SwitchType /*2 cases */, 40, MVT::v8i8,// ->35576
/*35536*/         OPC_MoveParent,
/*35537*/         OPC_MoveParent,
/*35538*/         OPC_CheckType, MVT::v2i32,
/*35540*/         OPC_Scope, 17, /*->35559*/ // 2 children in Scope
/*35542*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35544*/           OPC_EmitInteger, MVT::i32, 14, 
/*35547*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35550*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35559*/         /*Scope*/ 15, /*->35575*/
/*35560*/           OPC_EmitInteger, MVT::i32, 14, 
/*35563*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35566*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35575*/         0, /*End of Scope*/
/*35576*/       /*SwitchType*/ 40, MVT::v16i8,// ->35618
/*35578*/         OPC_MoveParent,
/*35579*/         OPC_MoveParent,
/*35580*/         OPC_CheckType, MVT::v4i32,
/*35582*/         OPC_Scope, 17, /*->35601*/ // 2 children in Scope
/*35584*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35586*/           OPC_EmitInteger, MVT::i32, 14, 
/*35589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35592*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35601*/         /*Scope*/ 15, /*->35617*/
/*35602*/           OPC_EmitInteger, MVT::i32, 14, 
/*35605*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35608*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35617*/         0, /*End of Scope*/
/*35618*/       0, // EndSwitchType
/*35619*/     /*Scope*/ 103, /*->35723*/
/*35620*/       OPC_MoveChild0,
/*35621*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35624*/       OPC_MoveChild0,
/*35625*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35628*/       OPC_MoveChild0,
/*35629*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35632*/       OPC_MoveParent,
/*35633*/       OPC_CheckPredicate, 9, // Predicate_NEONimmAllOnesV
/*35635*/       OPC_SwitchType /*2 cases */, 41, MVT::v8i8,// ->35679
/*35638*/         OPC_MoveParent,
/*35639*/         OPC_MoveParent,
/*35640*/         OPC_RecordChild1, // #0 = $Vm
/*35641*/         OPC_CheckType, MVT::v2i32,
/*35643*/         OPC_Scope, 17, /*->35662*/ // 2 children in Scope
/*35645*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35647*/           OPC_EmitInteger, MVT::i32, 14, 
/*35650*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35653*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35662*/         /*Scope*/ 15, /*->35678*/
/*35663*/           OPC_EmitInteger, MVT::i32, 14, 
/*35666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35669*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35678*/         0, /*End of Scope*/
/*35679*/       /*SwitchType*/ 41, MVT::v16i8,// ->35722
/*35681*/         OPC_MoveParent,
/*35682*/         OPC_MoveParent,
/*35683*/         OPC_RecordChild1, // #0 = $Vm
/*35684*/         OPC_CheckType, MVT::v4i32,
/*35686*/         OPC_Scope, 17, /*->35705*/ // 2 children in Scope
/*35688*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35690*/           OPC_EmitInteger, MVT::i32, 14, 
/*35693*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35696*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35705*/         /*Scope*/ 15, /*->35721*/
/*35706*/           OPC_EmitInteger, MVT::i32, 14, 
/*35709*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35712*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35721*/         0, /*End of Scope*/
/*35722*/       0, // EndSwitchType
/*35723*/     /*Scope*/ 44, /*->35768*/
/*35724*/       OPC_RecordChild0, // #0 = $Vn
/*35725*/       OPC_RecordChild1, // #1 = $Vm
/*35726*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->35747
/*35729*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35731*/         OPC_EmitInteger, MVT::i32, 14, 
/*35734*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35737*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VEORd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35747*/       /*SwitchType*/ 18, MVT::v4i32,// ->35767
/*35749*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*35751*/         OPC_EmitInteger, MVT::i32, 14, 
/*35754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35757*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VEORq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*35767*/       0, // EndSwitchType
/*35768*/     0, /*End of Scope*/
/*35769*/   /*SwitchOpcode*/ 92|128,8/*1116*/, TARGET_VAL(ISD::MUL),// ->36889
/*35773*/     OPC_Scope, 46|128,1/*174*/, /*->35950*/ // 10 children in Scope
/*35776*/       OPC_MoveChild0,
/*35777*/       OPC_SwitchOpcode /*2 cases */, 109, TARGET_VAL(ISD::SRA),// ->35890
/*35781*/         OPC_RecordChild0, // #0 = $Rn
/*35782*/         OPC_CheckChild1Integer, 16, 
/*35784*/         OPC_CheckChild1Type, MVT::i32,
/*35786*/         OPC_MoveParent,
/*35787*/         OPC_MoveChild1,
/*35788*/         OPC_SwitchOpcode /*2 cases */, 48, TARGET_VAL(ISD::SRA),// ->35840
/*35792*/           OPC_RecordChild0, // #1 = $Rm
/*35793*/           OPC_CheckChild1Integer, 16, 
/*35795*/           OPC_CheckChild1Type, MVT::i32,
/*35797*/           OPC_MoveParent,
/*35798*/           OPC_CheckType, MVT::i32,
/*35800*/           OPC_Scope, 18, /*->35820*/ // 2 children in Scope
/*35802*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35804*/             OPC_EmitInteger, MVT::i32, 14, 
/*35807*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35810*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTT), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35820*/           /*Scope*/ 18, /*->35839*/
/*35821*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35823*/             OPC_EmitInteger, MVT::i32, 14, 
/*35826*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35829*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTT), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35839*/           0, /*End of Scope*/
/*35840*/         /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->35889
/*35843*/           OPC_RecordChild0, // #1 = $Rm
/*35844*/           OPC_MoveChild1,
/*35845*/           OPC_CheckValueType, MVT::i16,
/*35847*/           OPC_MoveParent,
/*35848*/           OPC_MoveParent,
/*35849*/           OPC_Scope, 18, /*->35869*/ // 2 children in Scope
/*35851*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35853*/             OPC_EmitInteger, MVT::i32, 14, 
/*35856*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35859*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35869*/           /*Scope*/ 18, /*->35888*/
/*35870*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35872*/             OPC_EmitInteger, MVT::i32, 14, 
/*35875*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35878*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTB), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35888*/           0, /*End of Scope*/
/*35889*/         0, // EndSwitchOpcode
/*35890*/       /*SwitchOpcode*/ 56, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->35949
/*35893*/         OPC_RecordChild0, // #0 = $Rn
/*35894*/         OPC_MoveChild1,
/*35895*/         OPC_CheckValueType, MVT::i16,
/*35897*/         OPC_MoveParent,
/*35898*/         OPC_MoveParent,
/*35899*/         OPC_MoveChild1,
/*35900*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35903*/         OPC_RecordChild0, // #1 = $Rm
/*35904*/         OPC_CheckChild1Integer, 16, 
/*35906*/         OPC_CheckChild1Type, MVT::i32,
/*35908*/         OPC_MoveParent,
/*35909*/         OPC_Scope, 18, /*->35929*/ // 2 children in Scope
/*35911*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35913*/           OPC_EmitInteger, MVT::i32, 14, 
/*35916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35919*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35929*/         /*Scope*/ 18, /*->35948*/
/*35930*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*35932*/           OPC_EmitInteger, MVT::i32, 14, 
/*35935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35938*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBT), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35948*/         0, /*End of Scope*/
/*35949*/       0, // EndSwitchOpcode
/*35950*/     /*Scope*/ 35, /*->35986*/
/*35951*/       OPC_RecordChild0, // #0 = $a
/*35952*/       OPC_MoveChild0,
/*35953*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*35955*/       OPC_MoveParent,
/*35956*/       OPC_MoveChild1,
/*35957*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35960*/       OPC_RecordChild0, // #1 = $b
/*35961*/       OPC_CheckChild1Integer, 16, 
/*35963*/       OPC_CheckChild1Type, MVT::i32,
/*35965*/       OPC_MoveParent,
/*35966*/       OPC_CheckType, MVT::i32,
/*35968*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*35970*/       OPC_EmitInteger, MVT::i32, 14, 
/*35973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35976*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*35986*/     /*Scope*/ 35, /*->36022*/
/*35987*/       OPC_MoveChild0,
/*35988*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35991*/       OPC_RecordChild0, // #0 = $a
/*35992*/       OPC_CheckChild1Integer, 16, 
/*35994*/       OPC_CheckChild1Type, MVT::i32,
/*35996*/       OPC_MoveParent,
/*35997*/       OPC_RecordChild1, // #1 = $b
/*35998*/       OPC_MoveChild1,
/*35999*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*36001*/       OPC_MoveParent,
/*36002*/       OPC_CheckType, MVT::i32,
/*36004*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*36006*/       OPC_EmitInteger, MVT::i32, 14, 
/*36009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36012*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*36022*/     /*Scope*/ 35, /*->36058*/
/*36023*/       OPC_RecordChild0, // #0 = $Rn
/*36024*/       OPC_MoveChild0,
/*36025*/       OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*36027*/       OPC_MoveParent,
/*36028*/       OPC_MoveChild1,
/*36029*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*36032*/       OPC_RecordChild0, // #1 = $Rm
/*36033*/       OPC_CheckChild1Integer, 16, 
/*36035*/       OPC_CheckChild1Type, MVT::i32,
/*36037*/       OPC_MoveParent,
/*36038*/       OPC_CheckType, MVT::i32,
/*36040*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*36042*/       OPC_EmitInteger, MVT::i32, 14, 
/*36045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36048*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 12
                // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36058*/     /*Scope*/ 96, /*->36155*/
/*36059*/       OPC_MoveChild0,
/*36060*/       OPC_SwitchOpcode /*2 cases */, 31, TARGET_VAL(ISD::SRA),// ->36095
/*36064*/         OPC_RecordChild0, // #0 = $Rn
/*36065*/         OPC_CheckChild1Integer, 16, 
/*36067*/         OPC_CheckChild1Type, MVT::i32,
/*36069*/         OPC_MoveParent,
/*36070*/         OPC_RecordChild1, // #1 = $Rm
/*36071*/         OPC_MoveChild1,
/*36072*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*36074*/         OPC_MoveParent,
/*36075*/         OPC_CheckType, MVT::i32,
/*36077*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*36079*/         OPC_EmitInteger, MVT::i32, 14, 
/*36082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36085*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$Rm) - Complexity = 12
                  // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36095*/       /*SwitchOpcode*/ 56, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->36154
/*36098*/         OPC_RecordChild0, // #0 = $Rn
/*36099*/         OPC_MoveChild1,
/*36100*/         OPC_CheckValueType, MVT::i16,
/*36102*/         OPC_MoveParent,
/*36103*/         OPC_MoveParent,
/*36104*/         OPC_MoveChild1,
/*36105*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*36108*/         OPC_RecordChild0, // #1 = $Rm
/*36109*/         OPC_MoveChild1,
/*36110*/         OPC_CheckValueType, MVT::i16,
/*36112*/         OPC_MoveParent,
/*36113*/         OPC_MoveParent,
/*36114*/         OPC_Scope, 18, /*->36134*/ // 2 children in Scope
/*36116*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*36118*/           OPC_EmitInteger, MVT::i32, 14, 
/*36121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36124*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36134*/         /*Scope*/ 18, /*->36153*/
/*36135*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*36137*/           OPC_EmitInteger, MVT::i32, 14, 
/*36140*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36143*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36153*/         0, /*End of Scope*/
/*36154*/       0, // EndSwitchOpcode
/*36155*/     /*Scope*/ 17|128,2/*273*/, /*->36430*/
/*36157*/       OPC_RecordChild0, // #0 = $a
/*36158*/       OPC_Scope, 51, /*->36211*/ // 3 children in Scope
/*36160*/         OPC_MoveChild0,
/*36161*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*36163*/         OPC_MoveParent,
/*36164*/         OPC_RecordChild1, // #1 = $b
/*36165*/         OPC_MoveChild1,
/*36166*/         OPC_CheckPredicate, 12, // Predicate_sext_16_node
/*36168*/         OPC_MoveParent,
/*36169*/         OPC_CheckType, MVT::i32,
/*36171*/         OPC_Scope, 18, /*->36191*/ // 2 children in Scope
/*36173*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*36175*/           OPC_EmitInteger, MVT::i32, 14, 
/*36178*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36181*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                    // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*36191*/         /*Scope*/ 18, /*->36210*/
/*36192*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*36194*/           OPC_EmitInteger, MVT::i32, 14, 
/*36197*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36200*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$Rm, GPR:i32<<P:Predicate_sext_16_node>>:$Rn) - Complexity = 5
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*36210*/         0, /*End of Scope*/
/*36211*/       /*Scope*/ 93, /*->36305*/
/*36212*/         OPC_RecordChild1, // #1 = $Rm
/*36213*/         OPC_CheckType, MVT::i32,
/*36215*/         OPC_Scope, 22, /*->36239*/ // 4 children in Scope
/*36217*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*36219*/           OPC_EmitInteger, MVT::i32, 14, 
/*36222*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36225*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36228*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MUL), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*36239*/         /*Scope*/ 22, /*->36262*/
/*36240*/           OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*36242*/           OPC_EmitInteger, MVT::i32, 14, 
/*36245*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36248*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36251*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MULv5), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*36262*/         /*Scope*/ 22, /*->36285*/
/*36263*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36265*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36268*/           OPC_EmitInteger, MVT::i32, 14, 
/*36271*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36274*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMUL), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36285*/         /*Scope*/ 18, /*->36304*/
/*36286*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36288*/           OPC_EmitInteger, MVT::i32, 14, 
/*36291*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36294*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MUL), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36304*/         0, /*End of Scope*/
/*36305*/       /*Scope*/ 123, /*->36429*/
/*36306*/         OPC_MoveChild1,
/*36307*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36310*/         OPC_RecordChild0, // #1 = $Vm
/*36311*/         OPC_Scope, 57, /*->36370*/ // 2 children in Scope
/*36313*/           OPC_CheckChild0Type, MVT::v4i16,
/*36315*/           OPC_RecordChild1, // #2 = $lane
/*36316*/           OPC_MoveChild1,
/*36317*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36320*/           OPC_MoveParent,
/*36321*/           OPC_MoveParent,
/*36322*/           OPC_SwitchType /*2 cases */, 21, MVT::v4i16,// ->36346
/*36325*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36327*/             OPC_EmitConvertToTarget, 2,
/*36329*/             OPC_EmitInteger, MVT::i32, 14, 
/*36332*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36335*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36346*/           /*SwitchType*/ 21, MVT::v8i16,// ->36369
/*36348*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36350*/             OPC_EmitConvertToTarget, 2,
/*36352*/             OPC_EmitInteger, MVT::i32, 14, 
/*36355*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36358*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36369*/           0, // EndSwitchType
/*36370*/         /*Scope*/ 57, /*->36428*/
/*36371*/           OPC_CheckChild0Type, MVT::v2i32,
/*36373*/           OPC_RecordChild1, // #2 = $lane
/*36374*/           OPC_MoveChild1,
/*36375*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36378*/           OPC_MoveParent,
/*36379*/           OPC_MoveParent,
/*36380*/           OPC_SwitchType /*2 cases */, 21, MVT::v2i32,// ->36404
/*36383*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36385*/             OPC_EmitConvertToTarget, 2,
/*36387*/             OPC_EmitInteger, MVT::i32, 14, 
/*36390*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36393*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36404*/           /*SwitchType*/ 21, MVT::v4i32,// ->36427
/*36406*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36408*/             OPC_EmitConvertToTarget, 2,
/*36410*/             OPC_EmitInteger, MVT::i32, 14, 
/*36413*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36416*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36427*/           0, // EndSwitchType
/*36428*/         0, /*End of Scope*/
/*36429*/       0, /*End of Scope*/
/*36430*/     /*Scope*/ 125, /*->36556*/
/*36431*/       OPC_MoveChild0,
/*36432*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36435*/       OPC_RecordChild0, // #0 = $Vm
/*36436*/       OPC_Scope, 58, /*->36496*/ // 2 children in Scope
/*36438*/         OPC_CheckChild0Type, MVT::v4i16,
/*36440*/         OPC_RecordChild1, // #1 = $lane
/*36441*/         OPC_MoveChild1,
/*36442*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36445*/         OPC_MoveParent,
/*36446*/         OPC_MoveParent,
/*36447*/         OPC_RecordChild1, // #2 = $Vn
/*36448*/         OPC_SwitchType /*2 cases */, 21, MVT::v4i16,// ->36472
/*36451*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36453*/           OPC_EmitConvertToTarget, 1,
/*36455*/           OPC_EmitInteger, MVT::i32, 14, 
/*36458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36461*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36472*/         /*SwitchType*/ 21, MVT::v8i16,// ->36495
/*36474*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36476*/           OPC_EmitConvertToTarget, 1,
/*36478*/           OPC_EmitInteger, MVT::i32, 14, 
/*36481*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36484*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*36495*/         0, // EndSwitchType
/*36496*/       /*Scope*/ 58, /*->36555*/
/*36497*/         OPC_CheckChild0Type, MVT::v2i32,
/*36499*/         OPC_RecordChild1, // #1 = $lane
/*36500*/         OPC_MoveChild1,
/*36501*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36504*/         OPC_MoveParent,
/*36505*/         OPC_MoveParent,
/*36506*/         OPC_RecordChild1, // #2 = $Vn
/*36507*/         OPC_SwitchType /*2 cases */, 21, MVT::v2i32,// ->36531
/*36510*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36512*/           OPC_EmitConvertToTarget, 1,
/*36514*/           OPC_EmitInteger, MVT::i32, 14, 
/*36517*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36520*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36531*/         /*SwitchType*/ 21, MVT::v4i32,// ->36554
/*36533*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36535*/           OPC_EmitConvertToTarget, 1,
/*36537*/           OPC_EmitInteger, MVT::i32, 14, 
/*36540*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36543*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*36554*/         0, // EndSwitchType
/*36555*/       0, /*End of Scope*/
/*36556*/     /*Scope*/ 102, /*->36659*/
/*36557*/       OPC_RecordChild0, // #0 = $src1
/*36558*/       OPC_MoveChild1,
/*36559*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36562*/       OPC_RecordChild0, // #1 = $src2
/*36563*/       OPC_Scope, 46, /*->36611*/ // 2 children in Scope
/*36565*/         OPC_CheckChild0Type, MVT::v8i16,
/*36567*/         OPC_RecordChild1, // #2 = $lane
/*36568*/         OPC_MoveChild1,
/*36569*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36572*/         OPC_MoveParent,
/*36573*/         OPC_MoveParent,
/*36574*/         OPC_CheckType, MVT::v8i16,
/*36576*/         OPC_EmitConvertToTarget, 2,
/*36578*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*36581*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*36589*/         OPC_EmitConvertToTarget, 2,
/*36591*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*36594*/         OPC_EmitInteger, MVT::i32, 14, 
/*36597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36600*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                      MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36611*/       /*Scope*/ 46, /*->36658*/
/*36612*/         OPC_CheckChild0Type, MVT::v4i32,
/*36614*/         OPC_RecordChild1, // #2 = $lane
/*36615*/         OPC_MoveChild1,
/*36616*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36619*/         OPC_MoveParent,
/*36620*/         OPC_MoveParent,
/*36621*/         OPC_CheckType, MVT::v4i32,
/*36623*/         OPC_EmitConvertToTarget, 2,
/*36625*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*36628*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*36636*/         OPC_EmitConvertToTarget, 2,
/*36638*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*36641*/         OPC_EmitInteger, MVT::i32, 14, 
/*36644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36647*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36658*/       0, /*End of Scope*/
/*36659*/     /*Scope*/ 103, /*->36763*/
/*36660*/       OPC_MoveChild0,
/*36661*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*36664*/       OPC_RecordChild0, // #0 = $src2
/*36665*/       OPC_Scope, 47, /*->36714*/ // 2 children in Scope
/*36667*/         OPC_CheckChild0Type, MVT::v8i16,
/*36669*/         OPC_RecordChild1, // #1 = $lane
/*36670*/         OPC_MoveChild1,
/*36671*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36674*/         OPC_MoveParent,
/*36675*/         OPC_MoveParent,
/*36676*/         OPC_RecordChild1, // #2 = $src1
/*36677*/         OPC_CheckType, MVT::v8i16,
/*36679*/         OPC_EmitConvertToTarget, 1,
/*36681*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*36684*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*36692*/         OPC_EmitConvertToTarget, 1,
/*36694*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*36697*/         OPC_EmitInteger, MVT::i32, 14, 
/*36700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36703*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                      MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*36714*/       /*Scope*/ 47, /*->36762*/
/*36715*/         OPC_CheckChild0Type, MVT::v4i32,
/*36717*/         OPC_RecordChild1, // #1 = $lane
/*36718*/         OPC_MoveChild1,
/*36719*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36722*/         OPC_MoveParent,
/*36723*/         OPC_MoveParent,
/*36724*/         OPC_RecordChild1, // #2 = $src1
/*36725*/         OPC_CheckType, MVT::v4i32,
/*36727*/         OPC_EmitConvertToTarget, 1,
/*36729*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*36732*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*36740*/         OPC_EmitConvertToTarget, 1,
/*36742*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*36745*/         OPC_EmitInteger, MVT::i32, 14, 
/*36748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36751*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                      MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*36762*/       0, /*End of Scope*/
/*36763*/     /*Scope*/ 124, /*->36888*/
/*36764*/       OPC_RecordChild0, // #0 = $Vn
/*36765*/       OPC_RecordChild1, // #1 = $Vm
/*36766*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->36787
/*36769*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36771*/         OPC_EmitInteger, MVT::i32, 14, 
/*36774*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36777*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*36787*/       /*SwitchType*/ 18, MVT::v4i16,// ->36807
/*36789*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36791*/         OPC_EmitInteger, MVT::i32, 14, 
/*36794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36797*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*36807*/       /*SwitchType*/ 18, MVT::v2i32,// ->36827
/*36809*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36811*/         OPC_EmitInteger, MVT::i32, 14, 
/*36814*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36817*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36827*/       /*SwitchType*/ 18, MVT::v16i8,// ->36847
/*36829*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36831*/         OPC_EmitInteger, MVT::i32, 14, 
/*36834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36837*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*36847*/       /*SwitchType*/ 18, MVT::v8i16,// ->36867
/*36849*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36851*/         OPC_EmitInteger, MVT::i32, 14, 
/*36854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36857*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*36867*/       /*SwitchType*/ 18, MVT::v4i32,// ->36887
/*36869*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*36871*/         OPC_EmitInteger, MVT::i32, 14, 
/*36874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36877*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*36887*/       0, // EndSwitchType
/*36888*/     0, /*End of Scope*/
/*36889*/   /*SwitchOpcode*/ 25|128,5/*665*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->37558
/*36893*/     OPC_RecordMemRef,
/*36894*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*36895*/     OPC_RecordChild1, // #1 = $addr
/*36896*/     OPC_CheckChild1Type, MVT::i32,
/*36898*/     OPC_CheckType, MVT::i32,
/*36900*/     OPC_Scope, 25, /*->36927*/ // 20 children in Scope
/*36902*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36904*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*36906*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36908*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36911*/       OPC_EmitMergeInputChains1_0,
/*36912*/       OPC_EmitInteger, MVT::i32, 14, 
/*36915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36918*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*36927*/     /*Scope*/ 25, /*->36953*/
/*36928*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36930*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*36932*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36934*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36937*/       OPC_EmitMergeInputChains1_0,
/*36938*/       OPC_EmitInteger, MVT::i32, 14, 
/*36941*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36944*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*36953*/     /*Scope*/ 25, /*->36979*/
/*36954*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36956*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*36958*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36960*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36963*/       OPC_EmitMergeInputChains1_0,
/*36964*/       OPC_EmitInteger, MVT::i32, 14, 
/*36967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36970*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*36979*/     /*Scope*/ 25, /*->37005*/
/*36980*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36982*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*36984*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*36986*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36989*/       OPC_EmitMergeInputChains1_0,
/*36990*/       OPC_EmitInteger, MVT::i32, 14, 
/*36993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36996*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*37005*/     /*Scope*/ 25, /*->37031*/
/*37006*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37008*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*37010*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37012*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37015*/       OPC_EmitMergeInputChains1_0,
/*37016*/       OPC_EmitInteger, MVT::i32, 14, 
/*37019*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37022*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*37031*/     /*Scope*/ 25, /*->37057*/
/*37032*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37034*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*37036*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37038*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37041*/       OPC_EmitMergeInputChains1_0,
/*37042*/       OPC_EmitInteger, MVT::i32, 14, 
/*37045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37048*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*37057*/     /*Scope*/ 25, /*->37083*/
/*37058*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37060*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37062*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*37065*/       OPC_EmitMergeInputChains1_0,
/*37066*/       OPC_EmitInteger, MVT::i32, 14, 
/*37069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37072*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*37083*/     /*Scope*/ 25, /*->37109*/
/*37084*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37086*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37088*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*37091*/       OPC_EmitMergeInputChains1_0,
/*37092*/       OPC_EmitInteger, MVT::i32, 14, 
/*37095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37098*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*37109*/     /*Scope*/ 25, /*->37135*/
/*37110*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37112*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37114*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*37117*/       OPC_EmitMergeInputChains1_0,
/*37118*/       OPC_EmitInteger, MVT::i32, 14, 
/*37121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37124*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*37135*/     /*Scope*/ 25, /*->37161*/
/*37136*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37138*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37140*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37143*/       OPC_EmitMergeInputChains1_0,
/*37144*/       OPC_EmitInteger, MVT::i32, 14, 
/*37147*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37150*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*37161*/     /*Scope*/ 25, /*->37187*/
/*37162*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37164*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37166*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37169*/       OPC_EmitMergeInputChains1_0,
/*37170*/       OPC_EmitInteger, MVT::i32, 14, 
/*37173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37176*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*37187*/     /*Scope*/ 25, /*->37213*/
/*37188*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37190*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37192*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*37195*/       OPC_EmitMergeInputChains1_0,
/*37196*/       OPC_EmitInteger, MVT::i32, 14, 
/*37199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37202*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*37213*/     /*Scope*/ 24, /*->37238*/
/*37214*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37216*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37218*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*37221*/       OPC_EmitMergeInputChains1_0,
/*37222*/       OPC_EmitInteger, MVT::i32, 14, 
/*37225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37228*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*37238*/     /*Scope*/ 24, /*->37263*/
/*37239*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37241*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37243*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*37246*/       OPC_EmitMergeInputChains1_0,
/*37247*/       OPC_EmitInteger, MVT::i32, 14, 
/*37250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37253*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*37263*/     /*Scope*/ 48, /*->37312*/
/*37264*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37266*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37268*/       OPC_Scope, 20, /*->37290*/ // 2 children in Scope
/*37270*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*37273*/         OPC_EmitMergeInputChains1_0,
/*37274*/         OPC_EmitInteger, MVT::i32, 14, 
/*37277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37280*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*37290*/       /*Scope*/ 20, /*->37311*/
/*37291*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37294*/         OPC_EmitMergeInputChains1_0,
/*37295*/         OPC_EmitInteger, MVT::i32, 14, 
/*37298*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37301*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$src)
/*37311*/       0, /*End of Scope*/
/*37312*/     /*Scope*/ 48, /*->37361*/
/*37313*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37315*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37317*/       OPC_Scope, 20, /*->37339*/ // 2 children in Scope
/*37319*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*37322*/         OPC_EmitMergeInputChains1_0,
/*37323*/         OPC_EmitInteger, MVT::i32, 14, 
/*37326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37329*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*37339*/       /*Scope*/ 20, /*->37360*/
/*37340*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37343*/         OPC_EmitMergeInputChains1_0,
/*37344*/         OPC_EmitInteger, MVT::i32, 14, 
/*37347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37350*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$src)
/*37360*/       0, /*End of Scope*/
/*37361*/     /*Scope*/ 48, /*->37410*/
/*37362*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37364*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37366*/       OPC_Scope, 20, /*->37388*/ // 2 children in Scope
/*37368*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*37371*/         OPC_EmitMergeInputChains1_0,
/*37372*/         OPC_EmitInteger, MVT::i32, 14, 
/*37375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37378*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*37388*/       /*Scope*/ 20, /*->37409*/
/*37389*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*37392*/         OPC_EmitMergeInputChains1_0,
/*37393*/         OPC_EmitInteger, MVT::i32, 14, 
/*37396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37399*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rr:i32:$src)
/*37409*/       0, /*End of Scope*/
/*37410*/     /*Scope*/ 48, /*->37459*/
/*37411*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*37413*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37415*/       OPC_Scope, 20, /*->37437*/ // 2 children in Scope
/*37417*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37420*/         OPC_EmitMergeInputChains1_0,
/*37421*/         OPC_EmitInteger, MVT::i32, 14, 
/*37424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37427*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*37437*/       /*Scope*/ 20, /*->37458*/
/*37438*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37441*/         OPC_EmitMergeInputChains1_0,
/*37442*/         OPC_EmitInteger, MVT::i32, 14, 
/*37445*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37448*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*37458*/       0, /*End of Scope*/
/*37459*/     /*Scope*/ 48, /*->37508*/
/*37460*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*37462*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37464*/       OPC_Scope, 20, /*->37486*/ // 2 children in Scope
/*37466*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37469*/         OPC_EmitMergeInputChains1_0,
/*37470*/         OPC_EmitInteger, MVT::i32, 14, 
/*37473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37476*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*37486*/       /*Scope*/ 20, /*->37507*/
/*37487*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37490*/         OPC_EmitMergeInputChains1_0,
/*37491*/         OPC_EmitInteger, MVT::i32, 14, 
/*37494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37497*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*37507*/       0, /*End of Scope*/
/*37508*/     /*Scope*/ 48, /*->37557*/
/*37509*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*37511*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37513*/       OPC_Scope, 20, /*->37535*/ // 2 children in Scope
/*37515*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*37518*/         OPC_EmitMergeInputChains1_0,
/*37519*/         OPC_EmitInteger, MVT::i32, 14, 
/*37522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37525*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*37535*/       /*Scope*/ 20, /*->37556*/
/*37536*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*37539*/         OPC_EmitMergeInputChains1_0,
/*37540*/         OPC_EmitInteger, MVT::i32, 14, 
/*37543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37546*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*37556*/       0, /*End of Scope*/
/*37557*/     0, /*End of Scope*/
/*37558*/   /*SwitchOpcode*/ 26|128,5/*666*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->38228
/*37562*/     OPC_RecordMemRef,
/*37563*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*37564*/     OPC_RecordChild1, // #1 = $addr
/*37565*/     OPC_CheckChild1Type, MVT::i32,
/*37567*/     OPC_RecordChild2, // #2 = $val
/*37568*/     OPC_CheckChild2Type, MVT::i32,
/*37570*/     OPC_Scope, 25, /*->37597*/ // 20 children in Scope
/*37572*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37574*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*37576*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37578*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37581*/       OPC_EmitMergeInputChains1_0,
/*37582*/       OPC_EmitInteger, MVT::i32, 14, 
/*37585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37588*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*37597*/     /*Scope*/ 25, /*->37623*/
/*37598*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37600*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*37602*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37604*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37607*/       OPC_EmitMergeInputChains1_0,
/*37608*/       OPC_EmitInteger, MVT::i32, 14, 
/*37611*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37614*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*37623*/     /*Scope*/ 25, /*->37649*/
/*37624*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37626*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*37628*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37630*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37633*/       OPC_EmitMergeInputChains1_0,
/*37634*/       OPC_EmitInteger, MVT::i32, 14, 
/*37637*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37640*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*37649*/     /*Scope*/ 25, /*->37675*/
/*37650*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37652*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*37654*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37656*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37659*/       OPC_EmitMergeInputChains1_0,
/*37660*/       OPC_EmitInteger, MVT::i32, 14, 
/*37663*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37666*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*37675*/     /*Scope*/ 25, /*->37701*/
/*37676*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37678*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*37680*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37682*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37685*/       OPC_EmitMergeInputChains1_0,
/*37686*/       OPC_EmitInteger, MVT::i32, 14, 
/*37689*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37692*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*37701*/     /*Scope*/ 25, /*->37727*/
/*37702*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37704*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*37706*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37708*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*37711*/       OPC_EmitMergeInputChains1_0,
/*37712*/       OPC_EmitInteger, MVT::i32, 14, 
/*37715*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37718*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*37727*/     /*Scope*/ 25, /*->37753*/
/*37728*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37730*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37732*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37735*/       OPC_EmitMergeInputChains1_0,
/*37736*/       OPC_EmitInteger, MVT::i32, 14, 
/*37739*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37742*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37753*/     /*Scope*/ 25, /*->37779*/
/*37754*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37756*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37758*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*37761*/       OPC_EmitMergeInputChains1_0,
/*37762*/       OPC_EmitInteger, MVT::i32, 14, 
/*37765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37768*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*37779*/     /*Scope*/ 25, /*->37805*/
/*37780*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37782*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37784*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37787*/       OPC_EmitMergeInputChains1_0,
/*37788*/       OPC_EmitInteger, MVT::i32, 14, 
/*37791*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37794*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37805*/     /*Scope*/ 25, /*->37831*/
/*37806*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37808*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37810*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37813*/       OPC_EmitMergeInputChains1_0,
/*37814*/       OPC_EmitInteger, MVT::i32, 14, 
/*37817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37820*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37831*/     /*Scope*/ 25, /*->37857*/
/*37832*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37834*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37836*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37839*/       OPC_EmitMergeInputChains1_0,
/*37840*/       OPC_EmitInteger, MVT::i32, 14, 
/*37843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37846*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37857*/     /*Scope*/ 25, /*->37883*/
/*37858*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37860*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*37862*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37865*/       OPC_EmitMergeInputChains1_0,
/*37866*/       OPC_EmitInteger, MVT::i32, 14, 
/*37869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37872*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37883*/     /*Scope*/ 24, /*->37908*/
/*37884*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37886*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37888*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37891*/       OPC_EmitMergeInputChains1_0,
/*37892*/       OPC_EmitInteger, MVT::i32, 14, 
/*37895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37898*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37908*/     /*Scope*/ 24, /*->37933*/
/*37909*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37911*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37913*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37916*/       OPC_EmitMergeInputChains1_0,
/*37917*/       OPC_EmitInteger, MVT::i32, 14, 
/*37920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37923*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37933*/     /*Scope*/ 48, /*->37982*/
/*37934*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37936*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37938*/       OPC_Scope, 20, /*->37960*/ // 2 children in Scope
/*37940*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*37943*/         OPC_EmitMergeInputChains1_0,
/*37944*/         OPC_EmitInteger, MVT::i32, 14, 
/*37947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37950*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*37960*/       /*Scope*/ 20, /*->37981*/
/*37961*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37964*/         OPC_EmitMergeInputChains1_0,
/*37965*/         OPC_EmitInteger, MVT::i32, 14, 
/*37968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37971*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37981*/       0, /*End of Scope*/
/*37982*/     /*Scope*/ 48, /*->38031*/
/*37983*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37985*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37987*/       OPC_Scope, 20, /*->38009*/ // 2 children in Scope
/*37989*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*37992*/         OPC_EmitMergeInputChains1_0,
/*37993*/         OPC_EmitInteger, MVT::i32, 14, 
/*37996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37999*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*38009*/       /*Scope*/ 20, /*->38030*/
/*38010*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*38013*/         OPC_EmitMergeInputChains1_0,
/*38014*/         OPC_EmitInteger, MVT::i32, 14, 
/*38017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38020*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*38030*/       0, /*End of Scope*/
/*38031*/     /*Scope*/ 48, /*->38080*/
/*38032*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38034*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38036*/       OPC_Scope, 20, /*->38058*/ // 2 children in Scope
/*38038*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*38041*/         OPC_EmitMergeInputChains1_0,
/*38042*/         OPC_EmitInteger, MVT::i32, 14, 
/*38045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38048*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*38058*/       /*Scope*/ 20, /*->38079*/
/*38059*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*38062*/         OPC_EmitMergeInputChains1_0,
/*38063*/         OPC_EmitInteger, MVT::i32, 14, 
/*38066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38069*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*38079*/       0, /*End of Scope*/
/*38080*/     /*Scope*/ 48, /*->38129*/
/*38081*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*38083*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38085*/       OPC_Scope, 20, /*->38107*/ // 2 children in Scope
/*38087*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38090*/         OPC_EmitMergeInputChains1_0,
/*38091*/         OPC_EmitInteger, MVT::i32, 14, 
/*38094*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38097*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38107*/       /*Scope*/ 20, /*->38128*/
/*38108*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38111*/         OPC_EmitMergeInputChains1_0,
/*38112*/         OPC_EmitInteger, MVT::i32, 14, 
/*38115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38118*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38128*/       0, /*End of Scope*/
/*38129*/     /*Scope*/ 48, /*->38178*/
/*38130*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*38132*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38134*/       OPC_Scope, 20, /*->38156*/ // 2 children in Scope
/*38136*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38139*/         OPC_EmitMergeInputChains1_0,
/*38140*/         OPC_EmitInteger, MVT::i32, 14, 
/*38143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38146*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38156*/       /*Scope*/ 20, /*->38177*/
/*38157*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38160*/         OPC_EmitMergeInputChains1_0,
/*38161*/         OPC_EmitInteger, MVT::i32, 14, 
/*38164*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38167*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38177*/       0, /*End of Scope*/
/*38178*/     /*Scope*/ 48, /*->38227*/
/*38179*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*38181*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38183*/       OPC_Scope, 20, /*->38205*/ // 2 children in Scope
/*38185*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*38188*/         OPC_EmitMergeInputChains1_0,
/*38189*/         OPC_EmitInteger, MVT::i32, 14, 
/*38192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38195*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*38205*/       /*Scope*/ 20, /*->38226*/
/*38206*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*38209*/         OPC_EmitMergeInputChains1_0,
/*38210*/         OPC_EmitInteger, MVT::i32, 14, 
/*38213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38216*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*38226*/       0, /*End of Scope*/
/*38227*/     0, /*End of Scope*/
/*38228*/   /*SwitchOpcode*/ 21|128,2/*277*/, TARGET_VAL(ISD::ROTR),// ->38509
/*38232*/     OPC_Scope, 29, /*->38263*/ // 6 children in Scope
/*38234*/       OPC_MoveChild0,
/*38235*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38238*/       OPC_RecordChild0, // #0 = $Rm
/*38239*/       OPC_MoveParent,
/*38240*/       OPC_CheckChild1Integer, 16, 
/*38242*/       OPC_CheckChild1Type, MVT::i32,
/*38244*/       OPC_CheckType, MVT::i32,
/*38246*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*38248*/       OPC_EmitInteger, MVT::i32, 14, 
/*38251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38254*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REV16), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*38263*/     /*Scope*/ 29, /*->38293*/
/*38264*/       OPC_RecordNode, // #0 = $src
/*38265*/       OPC_CheckType, MVT::i32,
/*38267*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38269*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38272*/       OPC_EmitInteger, MVT::i32, 14, 
/*38275*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38281*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38293*/     /*Scope*/ 50, /*->38344*/
/*38294*/       OPC_MoveChild0,
/*38295*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38298*/       OPC_RecordChild0, // #0 = $Rm
/*38299*/       OPC_MoveParent,
/*38300*/       OPC_CheckChild1Integer, 16, 
/*38302*/       OPC_CheckChild1Type, MVT::i32,
/*38304*/       OPC_CheckType, MVT::i32,
/*38306*/       OPC_Scope, 17, /*->38325*/ // 2 children in Scope
/*38308*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38310*/         OPC_EmitInteger, MVT::i32, 14, 
/*38313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38316*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*38325*/       /*Scope*/ 17, /*->38343*/
/*38326*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38328*/         OPC_EmitInteger, MVT::i32, 14, 
/*38331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38334*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REV16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*38343*/       0, /*End of Scope*/
/*38344*/     /*Scope*/ 40, /*->38385*/
/*38345*/       OPC_RecordChild0, // #0 = $lhs
/*38346*/       OPC_MoveChild1,
/*38347*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*38350*/       OPC_RecordChild0, // #1 = $rhs
/*38351*/       OPC_MoveChild1,
/*38352*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38355*/       OPC_CheckPredicate, 75, // Predicate_lo5AllOne
/*38357*/       OPC_MoveParent,
/*38358*/       OPC_CheckType, MVT::i32,
/*38360*/       OPC_MoveParent,
/*38361*/       OPC_CheckType, MVT::i32,
/*38363*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38365*/       OPC_EmitInteger, MVT::i32, 14, 
/*38368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38374*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORrr), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*38385*/     /*Scope*/ 28, /*->38414*/
/*38386*/       OPC_RecordNode, // #0 = $src
/*38387*/       OPC_CheckType, MVT::i32,
/*38389*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38391*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38394*/       OPC_EmitInteger, MVT::i32, 14, 
/*38397*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38400*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38403*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38414*/     /*Scope*/ 93, /*->38508*/
/*38415*/       OPC_RecordChild0, // #0 = $Rm
/*38416*/       OPC_RecordChild1, // #1 = $imm
/*38417*/       OPC_Scope, 35, /*->38454*/ // 2 children in Scope
/*38419*/         OPC_MoveChild1,
/*38420*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38423*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*38425*/         OPC_CheckType, MVT::i32,
/*38427*/         OPC_MoveParent,
/*38428*/         OPC_CheckType, MVT::i32,
/*38430*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38432*/         OPC_EmitConvertToTarget, 1,
/*38434*/         OPC_EmitInteger, MVT::i32, 14, 
/*38437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38443*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*38454*/       /*Scope*/ 52, /*->38507*/
/*38455*/         OPC_CheckChild1Type, MVT::i32,
/*38457*/         OPC_CheckType, MVT::i32,
/*38459*/         OPC_Scope, 22, /*->38483*/ // 2 children in Scope
/*38461*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38463*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38466*/           OPC_EmitInteger, MVT::i32, 14, 
/*38469*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38472*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tROR), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38483*/         /*Scope*/ 22, /*->38506*/
/*38484*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38486*/           OPC_EmitInteger, MVT::i32, 14, 
/*38489*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38492*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38495*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38506*/         0, /*End of Scope*/
/*38507*/       0, /*End of Scope*/
/*38508*/     0, /*End of Scope*/
/*38509*/   /*SwitchOpcode*/ 14|128,2/*270*/, TARGET_VAL(ISD::SRA),// ->38783
/*38513*/     OPC_Scope, 29, /*->38544*/ // 5 children in Scope
/*38515*/       OPC_MoveChild0,
/*38516*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38519*/       OPC_RecordChild0, // #0 = $Rm
/*38520*/       OPC_MoveParent,
/*38521*/       OPC_CheckChild1Integer, 16, 
/*38523*/       OPC_CheckChild1Type, MVT::i32,
/*38525*/       OPC_CheckType, MVT::i32,
/*38527*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*38529*/       OPC_EmitInteger, MVT::i32, 14, 
/*38532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38535*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*38544*/     /*Scope*/ 29, /*->38574*/
/*38545*/       OPC_RecordNode, // #0 = $src
/*38546*/       OPC_CheckType, MVT::i32,
/*38548*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38550*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*38553*/       OPC_EmitInteger, MVT::i32, 14, 
/*38556*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38562*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*38574*/     /*Scope*/ 50, /*->38625*/
/*38575*/       OPC_MoveChild0,
/*38576*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*38579*/       OPC_RecordChild0, // #0 = $Rm
/*38580*/       OPC_MoveParent,
/*38581*/       OPC_CheckChild1Integer, 16, 
/*38583*/       OPC_CheckChild1Type, MVT::i32,
/*38585*/       OPC_CheckType, MVT::i32,
/*38587*/       OPC_Scope, 17, /*->38606*/ // 2 children in Scope
/*38589*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38591*/         OPC_EmitInteger, MVT::i32, 14, 
/*38594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38597*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tREVSH), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*38606*/       /*Scope*/ 17, /*->38624*/
/*38607*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38609*/         OPC_EmitInteger, MVT::i32, 14, 
/*38612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38615*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*38624*/       0, /*End of Scope*/
/*38625*/     /*Scope*/ 28, /*->38654*/
/*38626*/       OPC_RecordNode, // #0 = $src
/*38627*/       OPC_CheckType, MVT::i32,
/*38629*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38631*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*38634*/       OPC_EmitInteger, MVT::i32, 14, 
/*38637*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38643*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*38654*/     /*Scope*/ 127, /*->38782*/
/*38655*/       OPC_RecordChild0, // #0 = $Rm
/*38656*/       OPC_RecordChild1, // #1 = $imm5
/*38657*/       OPC_Scope, 69, /*->38728*/ // 2 children in Scope
/*38659*/         OPC_MoveChild1,
/*38660*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38663*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*38665*/         OPC_CheckType, MVT::i32,
/*38667*/         OPC_MoveParent,
/*38668*/         OPC_CheckType, MVT::i32,
/*38670*/         OPC_Scope, 27, /*->38699*/ // 2 children in Scope
/*38672*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38674*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38677*/           OPC_EmitConvertToTarget, 1,
/*38679*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*38682*/           OPC_EmitInteger, MVT::i32, 14, 
/*38685*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38688*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*38699*/         /*Scope*/ 27, /*->38727*/
/*38700*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38702*/           OPC_EmitConvertToTarget, 1,
/*38704*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*38707*/           OPC_EmitInteger, MVT::i32, 14, 
/*38710*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38713*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38716*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ASRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*38727*/         0, /*End of Scope*/
/*38728*/       /*Scope*/ 52, /*->38781*/
/*38729*/         OPC_CheckChild1Type, MVT::i32,
/*38731*/         OPC_CheckType, MVT::i32,
/*38733*/         OPC_Scope, 22, /*->38757*/ // 2 children in Scope
/*38735*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38737*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38740*/           OPC_EmitInteger, MVT::i32, 14, 
/*38743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38746*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38757*/         /*Scope*/ 22, /*->38780*/
/*38758*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38760*/           OPC_EmitInteger, MVT::i32, 14, 
/*38763*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38766*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38769*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ASRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38780*/         0, /*End of Scope*/
/*38781*/       0, /*End of Scope*/
/*38782*/     0, /*End of Scope*/
/*38783*/   /*SwitchOpcode*/ 110, TARGET_VAL(ARMISD::PIC_ADD),// ->38896
/*38786*/     OPC_Scope, 61, /*->38849*/ // 2 children in Scope
/*38788*/       OPC_MoveChild0,
/*38789*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*38792*/       OPC_RecordMemRef,
/*38793*/       OPC_RecordNode, // #0 = 'ld' chained node
/*38794*/       OPC_CheckFoldableChainNode,
/*38795*/       OPC_MoveChild1,
/*38796*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*38799*/       OPC_RecordChild0, // #1 = $addr
/*38800*/       OPC_MoveChild0,
/*38801*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*38804*/       OPC_MoveParent,
/*38805*/       OPC_MoveParent,
/*38806*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*38808*/       OPC_CheckPredicate, 52, // Predicate_load
/*38810*/       OPC_MoveParent,
/*38811*/       OPC_RecordChild1, // #2 = $cp
/*38812*/       OPC_MoveChild1,
/*38813*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38816*/       OPC_MoveParent,
/*38817*/       OPC_CheckType, MVT::i32,
/*38819*/       OPC_Scope, 13, /*->38834*/ // 2 children in Scope
/*38821*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38823*/         OPC_EmitMergeInputChains1_0,
/*38824*/         OPC_EmitConvertToTarget, 2,
/*38826*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38834*/       /*Scope*/ 13, /*->38848*/
/*38835*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*38837*/         OPC_EmitMergeInputChains1_0,
/*38838*/         OPC_EmitConvertToTarget, 2,
/*38840*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38848*/       0, /*End of Scope*/
/*38849*/     /*Scope*/ 45, /*->38895*/
/*38850*/       OPC_RecordChild0, // #0 = $a
/*38851*/       OPC_RecordChild1, // #1 = $cp
/*38852*/       OPC_MoveChild1,
/*38853*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38856*/       OPC_MoveParent,
/*38857*/       OPC_CheckType, MVT::i32,
/*38859*/       OPC_Scope, 20, /*->38881*/ // 2 children in Scope
/*38861*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38863*/         OPC_EmitConvertToTarget, 1,
/*38865*/         OPC_EmitInteger, MVT::i32, 14, 
/*38868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38871*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PICADD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*38881*/       /*Scope*/ 12, /*->38894*/
/*38882*/         OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*38884*/         OPC_EmitConvertToTarget, 1,
/*38886*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tPICADD), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*38894*/       0, /*End of Scope*/
/*38895*/     0, /*End of Scope*/
/*38896*/   /*SwitchOpcode*/ 61, TARGET_VAL(ARMISD::BCC_i64),// ->38960
/*38899*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*38900*/     OPC_RecordChild1, // #1 = $cc
/*38901*/     OPC_MoveChild1,
/*38902*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38905*/     OPC_MoveParent,
/*38906*/     OPC_RecordChild2, // #2 = $lhs1
/*38907*/     OPC_RecordChild3, // #3 = $lhs2
/*38908*/     OPC_Scope, 25, /*->38935*/ // 2 children in Scope
/*38910*/       OPC_CheckChild4Integer, 0, 
/*38912*/       OPC_MoveChild5,
/*38913*/       OPC_CheckInteger, 0, 
/*38915*/       OPC_MoveParent,
/*38916*/       OPC_RecordChild6, // #4 = $dst
/*38917*/       OPC_MoveChild6,
/*38918*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38921*/       OPC_MoveParent,
/*38922*/       OPC_EmitMergeInputChains1_0,
/*38923*/       OPC_EmitConvertToTarget, 1,
/*38925*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*38935*/     /*Scope*/ 23, /*->38959*/
/*38936*/       OPC_RecordChild4, // #4 = $rhs1
/*38937*/       OPC_RecordChild5, // #5 = $rhs2
/*38938*/       OPC_RecordChild6, // #6 = $dst
/*38939*/       OPC_MoveChild6,
/*38940*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38943*/       OPC_MoveParent,
/*38944*/       OPC_EmitMergeInputChains1_0,
/*38945*/       OPC_EmitConvertToTarget, 1,
/*38947*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*38959*/     0, /*End of Scope*/
/*38960*/   /*SwitchOpcode*/ 34|128,17/*2210*/, TARGET_VAL(ISD::SUB),// ->41174
/*38964*/     OPC_Scope, 40|128,1/*168*/, /*->39135*/ // 7 children in Scope
/*38967*/       OPC_RecordChild0, // #0 = $Rn
/*38968*/       OPC_RecordChild1, // #1 = $shift
/*38969*/       OPC_CheckType, MVT::i32,
/*38971*/       OPC_Scope, 106, /*->39079*/ // 2 children in Scope
/*38973*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38975*/         OPC_Scope, 25, /*->39002*/ // 4 children in Scope
/*38977*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*38980*/           OPC_EmitInteger, MVT::i32, 14, 
/*38983*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38986*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38989*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrsr), 0,
                        MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39002*/         /*Scope*/ 25, /*->39028*/
/*39003*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*39006*/           OPC_EmitInteger, MVT::i32, 14, 
/*39009*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39015*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBrsr), 0,
                        MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39028*/         /*Scope*/ 24, /*->39053*/
/*39029*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*39032*/           OPC_EmitInteger, MVT::i32, 14, 
/*39035*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39041*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39053*/         /*Scope*/ 24, /*->39078*/
/*39054*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*39057*/           OPC_EmitInteger, MVT::i32, 14, 
/*39060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39066*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39078*/         0, /*End of Scope*/
/*39079*/       /*Scope*/ 54, /*->39134*/
/*39080*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39082*/         OPC_Scope, 24, /*->39108*/ // 2 children in Scope
/*39084*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39087*/           OPC_EmitInteger, MVT::i32, 14, 
/*39090*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39096*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39108*/         /*Scope*/ 24, /*->39133*/
/*39109*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*39112*/           OPC_EmitInteger, MVT::i32, 14, 
/*39115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39118*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39121*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RSBrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39133*/         0, /*End of Scope*/
/*39134*/       0, /*End of Scope*/
/*39135*/     /*Scope*/ 26, /*->39162*/
/*39136*/       OPC_CheckChild0Integer, 0, 
/*39138*/       OPC_RecordChild1, // #0 = $Rn
/*39139*/       OPC_CheckType, MVT::i32,
/*39141*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39143*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39146*/       OPC_EmitInteger, MVT::i32, 14, 
/*39149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39152*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tRSB), 0,
                    MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*39162*/     /*Scope*/ 43|128,2/*299*/, /*->39463*/
/*39164*/       OPC_RecordChild0, // #0 = $Rn
/*39165*/       OPC_Scope, 34, /*->39201*/ // 6 children in Scope
/*39167*/         OPC_RecordChild1, // #1 = $imm
/*39168*/         OPC_MoveChild1,
/*39169*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39172*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*39174*/         OPC_MoveParent,
/*39175*/         OPC_CheckType, MVT::i32,
/*39177*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39179*/         OPC_EmitConvertToTarget, 1,
/*39181*/         OPC_EmitInteger, MVT::i32, 14, 
/*39184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39190*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39201*/       /*Scope*/ 34, /*->39236*/
/*39202*/         OPC_MoveChild0,
/*39203*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39206*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*39208*/         OPC_MoveParent,
/*39209*/         OPC_RecordChild1, // #1 = $Rn
/*39210*/         OPC_CheckType, MVT::i32,
/*39212*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39214*/         OPC_EmitConvertToTarget, 0,
/*39216*/         OPC_EmitInteger, MVT::i32, 14, 
/*39219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39225*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39236*/       /*Scope*/ 63, /*->39300*/
/*39237*/         OPC_RecordChild1, // #1 = $imm
/*39238*/         OPC_MoveChild1,
/*39239*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39242*/         OPC_Scope, 29, /*->39273*/ // 2 children in Scope
/*39244*/           OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*39246*/           OPC_MoveParent,
/*39247*/           OPC_CheckType, MVT::i32,
/*39249*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39251*/           OPC_EmitConvertToTarget, 1,
/*39253*/           OPC_EmitInteger, MVT::i32, 14, 
/*39256*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39259*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39262*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*39273*/         /*Scope*/ 25, /*->39299*/
/*39274*/           OPC_CheckPredicate, 19, // Predicate_imm0_4095
/*39276*/           OPC_MoveParent,
/*39277*/           OPC_CheckType, MVT::i32,
/*39279*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39281*/           OPC_EmitConvertToTarget, 1,
/*39283*/           OPC_EmitInteger, MVT::i32, 14, 
/*39286*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39289*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri12), 0,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39299*/         0, /*End of Scope*/
/*39300*/       /*Scope*/ 34, /*->39335*/
/*39301*/         OPC_MoveChild0,
/*39302*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39305*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*39307*/         OPC_MoveParent,
/*39308*/         OPC_RecordChild1, // #1 = $Rn
/*39309*/         OPC_CheckType, MVT::i32,
/*39311*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39313*/         OPC_EmitConvertToTarget, 0,
/*39315*/         OPC_EmitInteger, MVT::i32, 14, 
/*39318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39321*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39324*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RSBri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39335*/       /*Scope*/ 51, /*->39387*/
/*39336*/         OPC_MoveChild1,
/*39337*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*39340*/         OPC_RecordChild0, // #1 = $Rn
/*39341*/         OPC_RecordChild1, // #2 = $Rm
/*39342*/         OPC_MoveParent,
/*39343*/         OPC_CheckType, MVT::i32,
/*39345*/         OPC_Scope, 19, /*->39366*/ // 2 children in Scope
/*39347*/           OPC_CheckPatternPredicate, 43, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*39349*/           OPC_EmitInteger, MVT::i32, 14, 
/*39352*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39355*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MLS), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*39366*/         /*Scope*/ 19, /*->39386*/
/*39367*/           OPC_CheckPatternPredicate, 12, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*39369*/           OPC_EmitInteger, MVT::i32, 14, 
/*39372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39375*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLS), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*39386*/         0, /*End of Scope*/
/*39387*/       /*Scope*/ 74, /*->39462*/
/*39388*/         OPC_RecordChild1, // #1 = $Rm
/*39389*/         OPC_CheckType, MVT::i32,
/*39391*/         OPC_Scope, 22, /*->39415*/ // 3 children in Scope
/*39393*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39395*/           OPC_EmitInteger, MVT::i32, 14, 
/*39398*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39404*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39415*/         /*Scope*/ 22, /*->39438*/
/*39416*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39418*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39421*/           OPC_EmitInteger, MVT::i32, 14, 
/*39424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39427*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39438*/         /*Scope*/ 22, /*->39461*/
/*39439*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*39441*/           OPC_EmitInteger, MVT::i32, 14, 
/*39444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39447*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39450*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*39461*/         0, /*End of Scope*/
/*39462*/       0, /*End of Scope*/
/*39463*/     /*Scope*/ 55|128,1/*183*/, /*->39648*/
/*39465*/       OPC_MoveChild0,
/*39466*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*39469*/       OPC_MoveChild0,
/*39470*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*39473*/       OPC_MoveChild0,
/*39474*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*39477*/       OPC_MoveParent,
/*39478*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*39480*/       OPC_SwitchType /*2 cases */, 81, MVT::v2i32,// ->39564
/*39483*/         OPC_MoveParent,
/*39484*/         OPC_MoveParent,
/*39485*/         OPC_RecordChild1, // #0 = $Vm
/*39486*/         OPC_SwitchType /*2 cases */, 36, MVT::v8i8,// ->39525
/*39489*/           OPC_Scope, 17, /*->39508*/ // 2 children in Scope
/*39491*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39493*/             OPC_EmitInteger, MVT::i32, 14, 
/*39496*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39499*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8d), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*39508*/           /*Scope*/ 15, /*->39524*/
/*39509*/             OPC_EmitInteger, MVT::i32, 14, 
/*39512*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39515*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8d), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*39524*/           0, /*End of Scope*/
/*39525*/         /*SwitchType*/ 36, MVT::v4i16,// ->39563
/*39527*/           OPC_Scope, 17, /*->39546*/ // 2 children in Scope
/*39529*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39531*/             OPC_EmitInteger, MVT::i32, 14, 
/*39534*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39537*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16d), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*39546*/           /*Scope*/ 15, /*->39562*/
/*39547*/             OPC_EmitInteger, MVT::i32, 14, 
/*39550*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39553*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16d), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*39562*/           0, /*End of Scope*/
/*39563*/         0, // EndSwitchType
/*39564*/       /*SwitchType*/ 81, MVT::v4i32,// ->39647
/*39566*/         OPC_MoveParent,
/*39567*/         OPC_MoveParent,
/*39568*/         OPC_RecordChild1, // #0 = $Vm
/*39569*/         OPC_SwitchType /*2 cases */, 36, MVT::v16i8,// ->39608
/*39572*/           OPC_Scope, 17, /*->39591*/ // 2 children in Scope
/*39574*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39576*/             OPC_EmitInteger, MVT::i32, 14, 
/*39579*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39582*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8q), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*39591*/           /*Scope*/ 15, /*->39607*/
/*39592*/             OPC_EmitInteger, MVT::i32, 14, 
/*39595*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39598*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8q), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*39607*/           0, /*End of Scope*/
/*39608*/         /*SwitchType*/ 36, MVT::v8i16,// ->39646
/*39610*/           OPC_Scope, 17, /*->39629*/ // 2 children in Scope
/*39612*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39614*/             OPC_EmitInteger, MVT::i32, 14, 
/*39617*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39620*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16q), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*39629*/           /*Scope*/ 15, /*->39645*/
/*39630*/             OPC_EmitInteger, MVT::i32, 14, 
/*39633*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39636*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16q), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*39645*/           0, /*End of Scope*/
/*39646*/         0, // EndSwitchType
/*39647*/       0, // EndSwitchType
/*39648*/     /*Scope*/ 30|128,5/*670*/, /*->40320*/
/*39650*/       OPC_RecordChild0, // #0 = $src1
/*39651*/       OPC_MoveChild1,
/*39652*/       OPC_SwitchOpcode /*3 cases */, 98|128,3/*482*/, TARGET_VAL(ISD::MUL),// ->40139
/*39657*/         OPC_Scope, 2|128,1/*130*/, /*->39790*/ // 4 children in Scope
/*39660*/           OPC_RecordChild0, // #1 = $Vn
/*39661*/           OPC_MoveChild1,
/*39662*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39665*/           OPC_RecordChild0, // #2 = $Vm
/*39666*/           OPC_Scope, 60, /*->39728*/ // 2 children in Scope
/*39668*/             OPC_CheckChild0Type, MVT::v4i16,
/*39670*/             OPC_RecordChild1, // #3 = $lane
/*39671*/             OPC_MoveChild1,
/*39672*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39675*/             OPC_MoveParent,
/*39676*/             OPC_MoveParent,
/*39677*/             OPC_MoveParent,
/*39678*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->39703
/*39681*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39683*/               OPC_EmitConvertToTarget, 3,
/*39685*/               OPC_EmitInteger, MVT::i32, 14, 
/*39688*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39691*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39703*/             /*SwitchType*/ 22, MVT::v8i16,// ->39727
/*39705*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39707*/               OPC_EmitConvertToTarget, 3,
/*39709*/               OPC_EmitInteger, MVT::i32, 14, 
/*39712*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39715*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39727*/             0, // EndSwitchType
/*39728*/           /*Scope*/ 60, /*->39789*/
/*39729*/             OPC_CheckChild0Type, MVT::v2i32,
/*39731*/             OPC_RecordChild1, // #3 = $lane
/*39732*/             OPC_MoveChild1,
/*39733*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39736*/             OPC_MoveParent,
/*39737*/             OPC_MoveParent,
/*39738*/             OPC_MoveParent,
/*39739*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->39764
/*39742*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39744*/               OPC_EmitConvertToTarget, 3,
/*39746*/               OPC_EmitInteger, MVT::i32, 14, 
/*39749*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39752*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39764*/             /*SwitchType*/ 22, MVT::v4i32,// ->39788
/*39766*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39768*/               OPC_EmitConvertToTarget, 3,
/*39770*/               OPC_EmitInteger, MVT::i32, 14, 
/*39773*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39776*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39788*/             0, // EndSwitchType
/*39789*/           0, /*End of Scope*/
/*39790*/         /*Scope*/ 3|128,1/*131*/, /*->39923*/
/*39792*/           OPC_MoveChild0,
/*39793*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39796*/           OPC_RecordChild0, // #1 = $Vm
/*39797*/           OPC_Scope, 61, /*->39860*/ // 2 children in Scope
/*39799*/             OPC_CheckChild0Type, MVT::v4i16,
/*39801*/             OPC_RecordChild1, // #2 = $lane
/*39802*/             OPC_MoveChild1,
/*39803*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39806*/             OPC_MoveParent,
/*39807*/             OPC_MoveParent,
/*39808*/             OPC_RecordChild1, // #3 = $Vn
/*39809*/             OPC_MoveParent,
/*39810*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->39835
/*39813*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39815*/               OPC_EmitConvertToTarget, 2,
/*39817*/               OPC_EmitInteger, MVT::i32, 14, 
/*39820*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39823*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39835*/             /*SwitchType*/ 22, MVT::v8i16,// ->39859
/*39837*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39839*/               OPC_EmitConvertToTarget, 2,
/*39841*/               OPC_EmitInteger, MVT::i32, 14, 
/*39844*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39847*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39859*/             0, // EndSwitchType
/*39860*/           /*Scope*/ 61, /*->39922*/
/*39861*/             OPC_CheckChild0Type, MVT::v2i32,
/*39863*/             OPC_RecordChild1, // #2 = $lane
/*39864*/             OPC_MoveChild1,
/*39865*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39868*/             OPC_MoveParent,
/*39869*/             OPC_MoveParent,
/*39870*/             OPC_RecordChild1, // #3 = $Vn
/*39871*/             OPC_MoveParent,
/*39872*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->39897
/*39875*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39877*/               OPC_EmitConvertToTarget, 2,
/*39879*/               OPC_EmitInteger, MVT::i32, 14, 
/*39882*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39885*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39897*/             /*SwitchType*/ 22, MVT::v4i32,// ->39921
/*39899*/               OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*39901*/               OPC_EmitConvertToTarget, 2,
/*39903*/               OPC_EmitInteger, MVT::i32, 14, 
/*39906*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39909*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39921*/             0, // EndSwitchType
/*39922*/           0, /*End of Scope*/
/*39923*/         /*Scope*/ 106, /*->40030*/
/*39924*/           OPC_RecordChild0, // #1 = $src2
/*39925*/           OPC_MoveChild1,
/*39926*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39929*/           OPC_RecordChild0, // #2 = $src3
/*39930*/           OPC_Scope, 48, /*->39980*/ // 2 children in Scope
/*39932*/             OPC_CheckChild0Type, MVT::v8i16,
/*39934*/             OPC_RecordChild1, // #3 = $lane
/*39935*/             OPC_MoveChild1,
/*39936*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39939*/             OPC_MoveParent,
/*39940*/             OPC_MoveParent,
/*39941*/             OPC_MoveParent,
/*39942*/             OPC_CheckType, MVT::v8i16,
/*39944*/             OPC_EmitConvertToTarget, 3,
/*39946*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*39949*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*39957*/             OPC_EmitConvertToTarget, 3,
/*39959*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*39962*/             OPC_EmitInteger, MVT::i32, 14, 
/*39965*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39968*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39980*/           /*Scope*/ 48, /*->40029*/
/*39981*/             OPC_CheckChild0Type, MVT::v4i32,
/*39983*/             OPC_RecordChild1, // #3 = $lane
/*39984*/             OPC_MoveChild1,
/*39985*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39988*/             OPC_MoveParent,
/*39989*/             OPC_MoveParent,
/*39990*/             OPC_MoveParent,
/*39991*/             OPC_CheckType, MVT::v4i32,
/*39993*/             OPC_EmitConvertToTarget, 3,
/*39995*/             OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*39998*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*40006*/             OPC_EmitConvertToTarget, 3,
/*40008*/             OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*40011*/             OPC_EmitInteger, MVT::i32, 14, 
/*40014*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40017*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40029*/           0, /*End of Scope*/
/*40030*/         /*Scope*/ 107, /*->40138*/
/*40031*/           OPC_MoveChild0,
/*40032*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40035*/           OPC_RecordChild0, // #1 = $src3
/*40036*/           OPC_Scope, 49, /*->40087*/ // 2 children in Scope
/*40038*/             OPC_CheckChild0Type, MVT::v8i16,
/*40040*/             OPC_RecordChild1, // #2 = $lane
/*40041*/             OPC_MoveChild1,
/*40042*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40045*/             OPC_MoveParent,
/*40046*/             OPC_MoveParent,
/*40047*/             OPC_RecordChild1, // #3 = $src2
/*40048*/             OPC_MoveParent,
/*40049*/             OPC_CheckType, MVT::v8i16,
/*40051*/             OPC_EmitConvertToTarget, 2,
/*40053*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*40056*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*40064*/             OPC_EmitConvertToTarget, 2,
/*40066*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*40069*/             OPC_EmitInteger, MVT::i32, 14, 
/*40072*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40075*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40087*/           /*Scope*/ 49, /*->40137*/
/*40088*/             OPC_CheckChild0Type, MVT::v4i32,
/*40090*/             OPC_RecordChild1, // #2 = $lane
/*40091*/             OPC_MoveChild1,
/*40092*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40095*/             OPC_MoveParent,
/*40096*/             OPC_MoveParent,
/*40097*/             OPC_RecordChild1, // #3 = $src2
/*40098*/             OPC_MoveParent,
/*40099*/             OPC_CheckType, MVT::v4i32,
/*40101*/             OPC_EmitConvertToTarget, 2,
/*40103*/             OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*40106*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*40114*/             OPC_EmitConvertToTarget, 2,
/*40116*/             OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*40119*/             OPC_EmitInteger, MVT::i32, 14, 
/*40122*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40125*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40137*/           0, /*End of Scope*/
/*40138*/         0, /*End of Scope*/
/*40139*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->40229
/*40142*/         OPC_RecordChild0, // #1 = $Vn
/*40143*/         OPC_Scope, 41, /*->40186*/ // 2 children in Scope
/*40145*/           OPC_CheckChild0Type, MVT::v4i16,
/*40147*/           OPC_MoveChild1,
/*40148*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40151*/           OPC_RecordChild0, // #2 = $Vm
/*40152*/           OPC_CheckChild0Type, MVT::v4i16,
/*40154*/           OPC_RecordChild1, // #3 = $lane
/*40155*/           OPC_MoveChild1,
/*40156*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40159*/           OPC_MoveParent,
/*40160*/           OPC_MoveParent,
/*40161*/           OPC_MoveParent,
/*40162*/           OPC_CheckType, MVT::v4i32,
/*40164*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40166*/           OPC_EmitConvertToTarget, 3,
/*40168*/           OPC_EmitInteger, MVT::i32, 14, 
/*40171*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40174*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40186*/         /*Scope*/ 41, /*->40228*/
/*40187*/           OPC_CheckChild0Type, MVT::v2i32,
/*40189*/           OPC_MoveChild1,
/*40190*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40193*/           OPC_RecordChild0, // #2 = $Vm
/*40194*/           OPC_CheckChild0Type, MVT::v2i32,
/*40196*/           OPC_RecordChild1, // #3 = $lane
/*40197*/           OPC_MoveChild1,
/*40198*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40201*/           OPC_MoveParent,
/*40202*/           OPC_MoveParent,
/*40203*/           OPC_MoveParent,
/*40204*/           OPC_CheckType, MVT::v2i64,
/*40206*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40208*/           OPC_EmitConvertToTarget, 3,
/*40210*/           OPC_EmitInteger, MVT::i32, 14, 
/*40213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40216*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40228*/         0, /*End of Scope*/
/*40229*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->40319
/*40232*/         OPC_RecordChild0, // #1 = $Vn
/*40233*/         OPC_Scope, 41, /*->40276*/ // 2 children in Scope
/*40235*/           OPC_CheckChild0Type, MVT::v4i16,
/*40237*/           OPC_MoveChild1,
/*40238*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40241*/           OPC_RecordChild0, // #2 = $Vm
/*40242*/           OPC_CheckChild0Type, MVT::v4i16,
/*40244*/           OPC_RecordChild1, // #3 = $lane
/*40245*/           OPC_MoveChild1,
/*40246*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40249*/           OPC_MoveParent,
/*40250*/           OPC_MoveParent,
/*40251*/           OPC_MoveParent,
/*40252*/           OPC_CheckType, MVT::v4i32,
/*40254*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40256*/           OPC_EmitConvertToTarget, 3,
/*40258*/           OPC_EmitInteger, MVT::i32, 14, 
/*40261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40264*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40276*/         /*Scope*/ 41, /*->40318*/
/*40277*/           OPC_CheckChild0Type, MVT::v2i32,
/*40279*/           OPC_MoveChild1,
/*40280*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40283*/           OPC_RecordChild0, // #2 = $Vm
/*40284*/           OPC_CheckChild0Type, MVT::v2i32,
/*40286*/           OPC_RecordChild1, // #3 = $lane
/*40287*/           OPC_MoveChild1,
/*40288*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40291*/           OPC_MoveParent,
/*40292*/           OPC_MoveParent,
/*40293*/           OPC_MoveParent,
/*40294*/           OPC_CheckType, MVT::v2i64,
/*40296*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40298*/           OPC_EmitConvertToTarget, 3,
/*40300*/           OPC_EmitInteger, MVT::i32, 14, 
/*40303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40306*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40318*/         0, /*End of Scope*/
/*40319*/       0, // EndSwitchOpcode
/*40320*/     /*Scope*/ 111|128,1/*239*/, /*->40561*/
/*40322*/       OPC_MoveChild0,
/*40323*/       OPC_SwitchOpcode /*3 cases */, 87, TARGET_VAL(ARMISD::VMOVIMM),// ->40414
/*40327*/         OPC_MoveChild0,
/*40328*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*40331*/         OPC_MoveParent,
/*40332*/         OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*40334*/         OPC_MoveParent,
/*40335*/         OPC_RecordChild1, // #0 = $Vm
/*40336*/         OPC_SwitchType /*2 cases */, 36, MVT::v2i32,// ->40375
/*40339*/           OPC_Scope, 17, /*->40358*/ // 2 children in Scope
/*40341*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40343*/             OPC_EmitInteger, MVT::i32, 14, 
/*40346*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40349*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32d), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*40358*/           /*Scope*/ 15, /*->40374*/
/*40359*/             OPC_EmitInteger, MVT::i32, 14, 
/*40362*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40365*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32d), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*40374*/           0, /*End of Scope*/
/*40375*/         /*SwitchType*/ 36, MVT::v4i32,// ->40413
/*40377*/           OPC_Scope, 17, /*->40396*/ // 2 children in Scope
/*40379*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40381*/             OPC_EmitInteger, MVT::i32, 14, 
/*40384*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40387*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32q), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*40396*/           /*Scope*/ 15, /*->40412*/
/*40397*/             OPC_EmitInteger, MVT::i32, 14, 
/*40400*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40403*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32q), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*40412*/           0, /*End of Scope*/
/*40413*/         0, // EndSwitchType
/*40414*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::SIGN_EXTEND),// ->40487
/*40417*/         OPC_RecordChild0, // #0 = $Vn
/*40418*/         OPC_MoveParent,
/*40419*/         OPC_MoveChild1,
/*40420*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*40423*/         OPC_RecordChild0, // #1 = $Vm
/*40424*/         OPC_MoveParent,
/*40425*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->40446
/*40428*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40430*/           OPC_EmitInteger, MVT::i32, 14, 
/*40433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40436*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40446*/         /*SwitchType*/ 18, MVT::v4i32,// ->40466
/*40448*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40450*/           OPC_EmitInteger, MVT::i32, 14, 
/*40453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40456*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40466*/         /*SwitchType*/ 18, MVT::v2i64,// ->40486
/*40468*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40470*/           OPC_EmitInteger, MVT::i32, 14, 
/*40473*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40476*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40486*/         0, // EndSwitchType
/*40487*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::ZERO_EXTEND),// ->40560
/*40490*/         OPC_RecordChild0, // #0 = $Vn
/*40491*/         OPC_MoveParent,
/*40492*/         OPC_MoveChild1,
/*40493*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*40496*/         OPC_RecordChild0, // #1 = $Vm
/*40497*/         OPC_MoveParent,
/*40498*/         OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->40519
/*40501*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40503*/           OPC_EmitInteger, MVT::i32, 14, 
/*40506*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40509*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40519*/         /*SwitchType*/ 18, MVT::v4i32,// ->40539
/*40521*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40523*/           OPC_EmitInteger, MVT::i32, 14, 
/*40526*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40529*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40539*/         /*SwitchType*/ 18, MVT::v2i64,// ->40559
/*40541*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40543*/           OPC_EmitInteger, MVT::i32, 14, 
/*40546*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40549*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40559*/         0, // EndSwitchType
/*40560*/       0, // EndSwitchOpcode
/*40561*/     /*Scope*/ 98|128,4/*610*/, /*->41173*/
/*40563*/       OPC_RecordChild0, // #0 = $src1
/*40564*/       OPC_Scope, 56|128,3/*440*/, /*->41007*/ // 2 children in Scope
/*40567*/         OPC_MoveChild1,
/*40568*/         OPC_SwitchOpcode /*5 cases */, 3|128,1/*131*/, TARGET_VAL(ISD::MUL),// ->40704
/*40573*/           OPC_RecordChild0, // #1 = $Vn
/*40574*/           OPC_RecordChild1, // #2 = $Vm
/*40575*/           OPC_MoveParent,
/*40576*/           OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->40598
/*40579*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40581*/             OPC_EmitInteger, MVT::i32, 14, 
/*40584*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40587*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40598*/           /*SwitchType*/ 19, MVT::v4i16,// ->40619
/*40600*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40602*/             OPC_EmitInteger, MVT::i32, 14, 
/*40605*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40608*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40619*/           /*SwitchType*/ 19, MVT::v2i32,// ->40640
/*40621*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40623*/             OPC_EmitInteger, MVT::i32, 14, 
/*40626*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40629*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40640*/           /*SwitchType*/ 19, MVT::v16i8,// ->40661
/*40642*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40644*/             OPC_EmitInteger, MVT::i32, 14, 
/*40647*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40650*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40661*/           /*SwitchType*/ 19, MVT::v8i16,// ->40682
/*40663*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40665*/             OPC_EmitInteger, MVT::i32, 14, 
/*40668*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40671*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40682*/           /*SwitchType*/ 19, MVT::v4i32,// ->40703
/*40684*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40686*/             OPC_EmitInteger, MVT::i32, 14, 
/*40689*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40692*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40703*/           0, // EndSwitchType
/*40704*/         /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLs),// ->40788
/*40707*/           OPC_RecordChild0, // #1 = $Vn
/*40708*/           OPC_Scope, 25, /*->40735*/ // 3 children in Scope
/*40710*/             OPC_CheckChild0Type, MVT::v8i8,
/*40712*/             OPC_RecordChild1, // #2 = $Vm
/*40713*/             OPC_MoveParent,
/*40714*/             OPC_CheckType, MVT::v8i16,
/*40716*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40718*/             OPC_EmitInteger, MVT::i32, 14, 
/*40721*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40724*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40735*/           /*Scope*/ 25, /*->40761*/
/*40736*/             OPC_CheckChild0Type, MVT::v4i16,
/*40738*/             OPC_RecordChild1, // #2 = $Vm
/*40739*/             OPC_MoveParent,
/*40740*/             OPC_CheckType, MVT::v4i32,
/*40742*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40744*/             OPC_EmitInteger, MVT::i32, 14, 
/*40747*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40750*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40761*/           /*Scope*/ 25, /*->40787*/
/*40762*/             OPC_CheckChild0Type, MVT::v2i32,
/*40764*/             OPC_RecordChild1, // #2 = $Vm
/*40765*/             OPC_MoveParent,
/*40766*/             OPC_CheckType, MVT::v2i64,
/*40768*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40770*/             OPC_EmitInteger, MVT::i32, 14, 
/*40773*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40776*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40787*/           0, /*End of Scope*/
/*40788*/         /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLu),// ->40872
/*40791*/           OPC_RecordChild0, // #1 = $Vn
/*40792*/           OPC_Scope, 25, /*->40819*/ // 3 children in Scope
/*40794*/             OPC_CheckChild0Type, MVT::v8i8,
/*40796*/             OPC_RecordChild1, // #2 = $Vm
/*40797*/             OPC_MoveParent,
/*40798*/             OPC_CheckType, MVT::v8i16,
/*40800*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40802*/             OPC_EmitInteger, MVT::i32, 14, 
/*40805*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40808*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40819*/           /*Scope*/ 25, /*->40845*/
/*40820*/             OPC_CheckChild0Type, MVT::v4i16,
/*40822*/             OPC_RecordChild1, // #2 = $Vm
/*40823*/             OPC_MoveParent,
/*40824*/             OPC_CheckType, MVT::v4i32,
/*40826*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40828*/             OPC_EmitInteger, MVT::i32, 14, 
/*40831*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40834*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40845*/           /*Scope*/ 25, /*->40871*/
/*40846*/             OPC_CheckChild0Type, MVT::v2i32,
/*40848*/             OPC_RecordChild1, // #2 = $Vm
/*40849*/             OPC_MoveParent,
/*40850*/             OPC_CheckType, MVT::v2i64,
/*40852*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40854*/             OPC_EmitInteger, MVT::i32, 14, 
/*40857*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40860*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40871*/           0, /*End of Scope*/
/*40872*/         /*SwitchOpcode*/ 64, TARGET_VAL(ISD::SIGN_EXTEND),// ->40939
/*40875*/           OPC_RecordChild0, // #1 = $Vm
/*40876*/           OPC_MoveParent,
/*40877*/           OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->40898
/*40880*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40882*/             OPC_EmitInteger, MVT::i32, 14, 
/*40885*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40888*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40898*/           /*SwitchType*/ 18, MVT::v4i32,// ->40918
/*40900*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40902*/             OPC_EmitInteger, MVT::i32, 14, 
/*40905*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40908*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40918*/           /*SwitchType*/ 18, MVT::v2i64,// ->40938
/*40920*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40922*/             OPC_EmitInteger, MVT::i32, 14, 
/*40925*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40928*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40938*/           0, // EndSwitchType
/*40939*/         /*SwitchOpcode*/ 64, TARGET_VAL(ISD::ZERO_EXTEND),// ->41006
/*40942*/           OPC_RecordChild0, // #1 = $Vm
/*40943*/           OPC_MoveParent,
/*40944*/           OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->40965
/*40947*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40949*/             OPC_EmitInteger, MVT::i32, 14, 
/*40952*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40955*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40965*/           /*SwitchType*/ 18, MVT::v4i32,// ->40985
/*40967*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40969*/             OPC_EmitInteger, MVT::i32, 14, 
/*40972*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40975*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40985*/           /*SwitchType*/ 18, MVT::v2i64,// ->41005
/*40987*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*40989*/             OPC_EmitInteger, MVT::i32, 14, 
/*40992*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40995*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*41005*/           0, // EndSwitchType
/*41006*/         0, // EndSwitchOpcode
/*41007*/       /*Scope*/ 35|128,1/*163*/, /*->41172*/
/*41009*/         OPC_RecordChild1, // #1 = $Vm
/*41010*/         OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->41031
/*41013*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41015*/           OPC_EmitInteger, MVT::i32, 14, 
/*41018*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41021*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41031*/         /*SwitchType*/ 18, MVT::v4i16,// ->41051
/*41033*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41035*/           OPC_EmitInteger, MVT::i32, 14, 
/*41038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41041*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41051*/         /*SwitchType*/ 18, MVT::v2i32,// ->41071
/*41053*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41055*/           OPC_EmitInteger, MVT::i32, 14, 
/*41058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41061*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41071*/         /*SwitchType*/ 18, MVT::v16i8,// ->41091
/*41073*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41075*/           OPC_EmitInteger, MVT::i32, 14, 
/*41078*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41081*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv16i8), 0,
                        MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*41091*/         /*SwitchType*/ 18, MVT::v8i16,// ->41111
/*41093*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41095*/           OPC_EmitInteger, MVT::i32, 14, 
/*41098*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41101*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*41111*/         /*SwitchType*/ 18, MVT::v4i32,// ->41131
/*41113*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41115*/           OPC_EmitInteger, MVT::i32, 14, 
/*41118*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41121*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*41131*/         /*SwitchType*/ 18, MVT::v1i64,// ->41151
/*41133*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41135*/           OPC_EmitInteger, MVT::i32, 14, 
/*41138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41141*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv1i64), 0,
                        MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*41151*/         /*SwitchType*/ 18, MVT::v2i64,// ->41171
/*41153*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*41155*/           OPC_EmitInteger, MVT::i32, 14, 
/*41158*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41161*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*41171*/         0, // EndSwitchType
/*41172*/       0, /*End of Scope*/
/*41173*/     0, /*End of Scope*/
/*41174*/   /*SwitchOpcode*/ 121|128,3/*505*/, TARGET_VAL(ARMISD::ADDC),// ->41683
/*41178*/     OPC_RecordChild0, // #0 = $Rn
/*41179*/     OPC_RecordChild1, // #1 = $shift
/*41180*/     OPC_Scope, 21|128,1/*149*/, /*->41332*/ // 3 children in Scope
/*41183*/       OPC_CheckType, MVT::i32,
/*41185*/       OPC_Scope, 72, /*->41259*/ // 4 children in Scope
/*41187*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41189*/         OPC_Scope, 22, /*->41213*/ // 3 children in Scope
/*41191*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41194*/           OPC_EmitInteger, MVT::i32, 14, 
/*41197*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41200*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsr), 0,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41213*/         /*Scope*/ 22, /*->41236*/
/*41214*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41217*/           OPC_EmitInteger, MVT::i32, 14, 
/*41220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41223*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsr), 0,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41236*/         /*Scope*/ 21, /*->41258*/
/*41237*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41240*/           OPC_EmitInteger, MVT::i32, 14, 
/*41243*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41246*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsi), 0,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41258*/         0, /*End of Scope*/
/*41259*/       /*Scope*/ 23, /*->41283*/
/*41260*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41262*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41265*/         OPC_EmitInteger, MVT::i32, 14, 
/*41268*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41271*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrs), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41283*/       /*Scope*/ 23, /*->41307*/
/*41284*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41286*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41289*/         OPC_EmitInteger, MVT::i32, 14, 
/*41292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41295*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsi), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41307*/       /*Scope*/ 23, /*->41331*/
/*41308*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41310*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41313*/         OPC_EmitInteger, MVT::i32, 14, 
/*41316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41319*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrs), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41331*/       0, /*End of Scope*/
/*41332*/     /*Scope*/ 20|128,2/*276*/, /*->41610*/
/*41334*/       OPC_MoveChild1,
/*41335*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41338*/       OPC_Scope, 29, /*->41369*/ // 8 children in Scope
/*41340*/         OPC_CheckPredicate, 13, // Predicate_imm1_255_neg
/*41342*/         OPC_MoveParent,
/*41343*/         OPC_CheckType, MVT::i32,
/*41345*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41347*/         OPC_EmitConvertToTarget, 1,
/*41349*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41352*/         OPC_EmitInteger, MVT::i32, 14, 
/*41355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41358*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*41369*/       /*Scope*/ 26, /*->41396*/
/*41370*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*41372*/         OPC_MoveParent,
/*41373*/         OPC_CheckType, MVT::i32,
/*41375*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41377*/         OPC_EmitConvertToTarget, 1,
/*41379*/         OPC_EmitInteger, MVT::i32, 14, 
/*41382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41385*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41396*/       /*Scope*/ 29, /*->41426*/
/*41397*/         OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*41399*/         OPC_MoveParent,
/*41400*/         OPC_CheckType, MVT::i32,
/*41402*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41404*/         OPC_EmitConvertToTarget, 1,
/*41406*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41409*/         OPC_EmitInteger, MVT::i32, 14, 
/*41412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41415*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*41426*/       /*Scope*/ 18, /*->41445*/
/*41427*/         OPC_CheckPredicate, 15, // Predicate_imm0_7
/*41429*/         OPC_MoveParent,
/*41430*/         OPC_CheckType, MVT::i32,
/*41432*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*41434*/         OPC_EmitConvertToTarget, 1,
/*41436*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tADDSi3), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMaddc:i32:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDSi3:i32:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*41445*/       /*Scope*/ 18, /*->41464*/
/*41446*/         OPC_CheckPredicate, 16, // Predicate_imm8_255
/*41448*/         OPC_MoveParent,
/*41449*/         OPC_CheckType, MVT::i32,
/*41451*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*41453*/         OPC_EmitConvertToTarget, 1,
/*41455*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tADDSi8), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMaddc:i32:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDSi8:i32:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*41464*/       /*Scope*/ 26, /*->41491*/
/*41465*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*41467*/         OPC_MoveParent,
/*41468*/         OPC_CheckType, MVT::i32,
/*41470*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41472*/         OPC_EmitConvertToTarget, 1,
/*41474*/         OPC_EmitInteger, MVT::i32, 14, 
/*41477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41480*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41491*/       /*Scope*/ 29, /*->41521*/
/*41492*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*41494*/         OPC_MoveParent,
/*41495*/         OPC_CheckType, MVT::i32,
/*41497*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41499*/         OPC_EmitConvertToTarget, 1,
/*41501*/         OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*41504*/         OPC_EmitInteger, MVT::i32, 14, 
/*41507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41510*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*41521*/       /*Scope*/ 87, /*->41609*/
/*41522*/         OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*41524*/         OPC_MoveParent,
/*41525*/         OPC_CheckType, MVT::i32,
/*41527*/         OPC_Scope, 39, /*->41568*/ // 2 children in Scope
/*41529*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*41531*/           OPC_EmitConvertToTarget, 1,
/*41533*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41536*/           OPC_EmitInteger, MVT::i32, 14, 
/*41539*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41542*/           OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41551*/           OPC_EmitInteger, MVT::i32, 14, 
/*41554*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41557*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41568*/         /*Scope*/ 39, /*->41608*/
/*41569*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41571*/           OPC_EmitConvertToTarget, 1,
/*41573*/           OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*41576*/           OPC_EmitInteger, MVT::i32, 14, 
/*41579*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41582*/           OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*41591*/           OPC_EmitInteger, MVT::i32, 14, 
/*41594*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41597*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*41608*/         0, /*End of Scope*/
/*41609*/       0, /*End of Scope*/
/*41610*/     /*Scope*/ 71, /*->41682*/
/*41611*/       OPC_CheckType, MVT::i32,
/*41613*/       OPC_Scope, 19, /*->41634*/ // 3 children in Scope
/*41615*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41617*/         OPC_EmitInteger, MVT::i32, 14, 
/*41620*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41623*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41634*/       /*Scope*/ 11, /*->41646*/
/*41635*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*41637*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tADDSrr), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (ARMaddc:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDSrr:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*41646*/       /*Scope*/ 34, /*->41681*/
/*41647*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41649*/         OPC_EmitInteger, MVT::i32, 14, 
/*41652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41655*/         OPC_Scope, 11, /*->41668*/ // 2 children in Scope
/*41657*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41668*/         /*Scope*/ 11, /*->41680*/
/*41669*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41680*/         0, /*End of Scope*/
/*41681*/       0, /*End of Scope*/
/*41682*/     0, /*End of Scope*/
/*41683*/   /*SwitchOpcode*/ 0|128,3/*384*/, TARGET_VAL(ARMISD::SUBC),// ->42071
/*41687*/     OPC_RecordChild0, // #0 = $Rn
/*41688*/     OPC_Scope, 56|128,1/*184*/, /*->41875*/ // 5 children in Scope
/*41691*/       OPC_RecordChild1, // #1 = $shift
/*41692*/       OPC_Scope, 20|128,1/*148*/, /*->41843*/ // 2 children in Scope
/*41695*/         OPC_CheckType, MVT::i32,
/*41697*/         OPC_Scope, 94, /*->41793*/ // 2 children in Scope
/*41699*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41701*/           OPC_Scope, 22, /*->41725*/ // 4 children in Scope
/*41703*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41706*/             OPC_EmitInteger, MVT::i32, 14, 
/*41709*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41712*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrsr), 0,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41725*/           /*Scope*/ 22, /*->41748*/
/*41726*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41729*/             OPC_EmitInteger, MVT::i32, 14, 
/*41732*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41735*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSrsr), 0,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41748*/           /*Scope*/ 21, /*->41770*/
/*41749*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41752*/             OPC_EmitInteger, MVT::i32, 14, 
/*41755*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41758*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrsi), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41770*/           /*Scope*/ 21, /*->41792*/
/*41771*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41774*/             OPC_EmitInteger, MVT::i32, 14, 
/*41777*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41780*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSrsi), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41792*/           0, /*End of Scope*/
/*41793*/         /*Scope*/ 48, /*->41842*/
/*41794*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41796*/           OPC_Scope, 21, /*->41819*/ // 2 children in Scope
/*41798*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41801*/             OPC_EmitInteger, MVT::i32, 14, 
/*41804*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41807*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrs), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41819*/           /*Scope*/ 21, /*->41841*/
/*41820*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41823*/             OPC_EmitInteger, MVT::i32, 14, 
/*41826*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41829*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::t2RSBSrs), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41841*/           0, /*End of Scope*/
/*41842*/         0, /*End of Scope*/
/*41843*/       /*Scope*/ 30, /*->41874*/
/*41844*/         OPC_MoveChild1,
/*41845*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41848*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*41850*/         OPC_MoveParent,
/*41851*/         OPC_CheckType, MVT::i32,
/*41853*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41855*/         OPC_EmitConvertToTarget, 1,
/*41857*/         OPC_EmitInteger, MVT::i32, 14, 
/*41860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41863*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41874*/       0, /*End of Scope*/
/*41875*/     /*Scope*/ 31, /*->41907*/
/*41876*/       OPC_MoveChild0,
/*41877*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41880*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*41882*/       OPC_MoveParent,
/*41883*/       OPC_RecordChild1, // #1 = $Rn
/*41884*/       OPC_CheckType, MVT::i32,
/*41886*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41888*/       OPC_EmitConvertToTarget, 0,
/*41890*/       OPC_EmitInteger, MVT::i32, 14, 
/*41893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41896*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41907*/     /*Scope*/ 72, /*->41980*/
/*41908*/       OPC_RecordChild1, // #1 = $imm3
/*41909*/       OPC_MoveChild1,
/*41910*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41913*/       OPC_Scope, 18, /*->41933*/ // 3 children in Scope
/*41915*/         OPC_CheckPredicate, 15, // Predicate_imm0_7
/*41917*/         OPC_MoveParent,
/*41918*/         OPC_CheckType, MVT::i32,
/*41920*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*41922*/         OPC_EmitConvertToTarget, 1,
/*41924*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tSUBSi3), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMsubc:i32:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tSUBSi3:i32:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*41933*/       /*Scope*/ 18, /*->41952*/
/*41934*/         OPC_CheckPredicate, 16, // Predicate_imm8_255
/*41936*/         OPC_MoveParent,
/*41937*/         OPC_CheckType, MVT::i32,
/*41939*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*41941*/         OPC_EmitConvertToTarget, 1,
/*41943*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tSUBSi8), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMsubc:i32:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tSUBSi8:i32:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*41952*/       /*Scope*/ 26, /*->41979*/
/*41953*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*41955*/         OPC_MoveParent,
/*41956*/         OPC_CheckType, MVT::i32,
/*41958*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41960*/         OPC_EmitConvertToTarget, 1,
/*41962*/         OPC_EmitInteger, MVT::i32, 14, 
/*41965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41968*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41979*/       0, /*End of Scope*/
/*41980*/     /*Scope*/ 31, /*->42012*/
/*41981*/       OPC_MoveChild0,
/*41982*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41985*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*41987*/       OPC_MoveParent,
/*41988*/       OPC_RecordChild1, // #1 = $Rn
/*41989*/       OPC_CheckType, MVT::i32,
/*41991*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*41993*/       OPC_EmitConvertToTarget, 0,
/*41995*/       OPC_EmitInteger, MVT::i32, 14, 
/*41998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42001*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2RSBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42012*/     /*Scope*/ 57, /*->42070*/
/*42013*/       OPC_RecordChild1, // #1 = $Rm
/*42014*/       OPC_CheckType, MVT::i32,
/*42016*/       OPC_Scope, 19, /*->42037*/ // 3 children in Scope
/*42018*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42020*/         OPC_EmitInteger, MVT::i32, 14, 
/*42023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42026*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42037*/       /*Scope*/ 11, /*->42049*/
/*42038*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*42040*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tSUBSrr), 0,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (ARMsubc:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBSrr:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42049*/       /*Scope*/ 19, /*->42069*/
/*42050*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42052*/         OPC_EmitInteger, MVT::i32, 14, 
/*42055*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42058*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42069*/       0, /*End of Scope*/
/*42070*/     0, /*End of Scope*/
/*42071*/   /*SwitchOpcode*/ 91|128,3/*475*/, TARGET_VAL(ARMISD::ADDE),// ->42550
/*42075*/     OPC_RecordChild0, // #0 = $Rn
/*42076*/     OPC_RecordChild1, // #1 = $shift
/*42077*/     OPC_Scope, 100, /*->42179*/ // 3 children in Scope
/*42079*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42080*/       OPC_CheckType, MVT::i32,
/*42082*/       OPC_Scope, 63, /*->42147*/ // 2 children in Scope
/*42084*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42086*/         OPC_Scope, 29, /*->42117*/ // 2 children in Scope
/*42088*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*42091*/           OPC_EmitInteger, MVT::i32, 14, 
/*42094*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42097*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42100*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42103*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42117*/         /*Scope*/ 28, /*->42146*/
/*42118*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*42121*/           OPC_EmitInteger, MVT::i32, 14, 
/*42124*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42127*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42130*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42133*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42146*/         0, /*End of Scope*/
/*42147*/       /*Scope*/ 30, /*->42178*/
/*42148*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42150*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*42153*/         OPC_EmitInteger, MVT::i32, 14, 
/*42156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42159*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42162*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42165*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42178*/       0, /*End of Scope*/
/*42179*/     /*Scope*/ 37|128,2/*293*/, /*->42474*/
/*42181*/       OPC_MoveChild1,
/*42182*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42185*/       OPC_Scope, 37, /*->42224*/ // 6 children in Scope
/*42187*/         OPC_CheckPredicate, 77, // Predicate_imm0_255_not
/*42189*/         OPC_MoveParent,
/*42190*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42191*/         OPC_CheckType, MVT::i32,
/*42193*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42195*/         OPC_EmitConvertToTarget, 1,
/*42197*/         OPC_EmitNodeXForm, 9, 3, // imm_not_XFORM
/*42200*/         OPC_EmitInteger, MVT::i32, 14, 
/*42203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42209*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42212*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*42224*/       /*Scope*/ 34, /*->42259*/
/*42225*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*42227*/         OPC_MoveParent,
/*42228*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42229*/         OPC_CheckType, MVT::i32,
/*42231*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42233*/         OPC_EmitConvertToTarget, 1,
/*42235*/         OPC_EmitInteger, MVT::i32, 14, 
/*42238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42244*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42247*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42259*/       /*Scope*/ 37, /*->42297*/
/*42260*/         OPC_CheckPredicate, 25, // Predicate_mod_imm_not
/*42262*/         OPC_MoveParent,
/*42263*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42264*/         OPC_CheckType, MVT::i32,
/*42266*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42268*/         OPC_EmitConvertToTarget, 1,
/*42270*/         OPC_EmitNodeXForm, 9, 3, // imm_not_XFORM
/*42273*/         OPC_EmitInteger, MVT::i32, 14, 
/*42276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42282*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42285*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*42297*/       /*Scope*/ 34, /*->42332*/
/*42298*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*42300*/         OPC_MoveParent,
/*42301*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42302*/         OPC_CheckType, MVT::i32,
/*42304*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42306*/         OPC_EmitConvertToTarget, 1,
/*42308*/         OPC_EmitInteger, MVT::i32, 14, 
/*42311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42314*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42317*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42320*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42332*/       /*Scope*/ 37, /*->42370*/
/*42333*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*42335*/         OPC_MoveParent,
/*42336*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42337*/         OPC_CheckType, MVT::i32,
/*42339*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42341*/         OPC_EmitConvertToTarget, 1,
/*42343*/         OPC_EmitNodeXForm, 1, 3, // t2_so_imm_not_XFORM
/*42346*/         OPC_EmitInteger, MVT::i32, 14, 
/*42349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42355*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42358*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*42370*/       /*Scope*/ 102, /*->42473*/
/*42371*/         OPC_CheckPredicate, 22, // Predicate_imm0_65535_neg
/*42373*/         OPC_MoveParent,
/*42374*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42375*/         OPC_CheckType, MVT::i32,
/*42377*/         OPC_Scope, 46, /*->42425*/ // 2 children in Scope
/*42379*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*42381*/           OPC_EmitConvertToTarget, 1,
/*42383*/           OPC_EmitNodeXForm, 9, 3, // imm_not_XFORM
/*42386*/           OPC_EmitInteger, MVT::i32, 14, 
/*42389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42392*/           OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*42401*/           OPC_EmitInteger, MVT::i32, 14, 
/*42404*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42407*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42410*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42413*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*42425*/         /*Scope*/ 46, /*->42472*/
/*42426*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42428*/           OPC_EmitConvertToTarget, 1,
/*42430*/           OPC_EmitNodeXForm, 9, 3, // imm_not_XFORM
/*42433*/           OPC_EmitInteger, MVT::i32, 14, 
/*42436*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42439*/           OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*42448*/           OPC_EmitInteger, MVT::i32, 14, 
/*42451*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42457*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42460*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*42472*/         0, /*End of Scope*/
/*42473*/       0, /*End of Scope*/
/*42474*/     /*Scope*/ 74, /*->42549*/
/*42475*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42476*/       OPC_CheckType, MVT::i32,
/*42478*/       OPC_Scope, 26, /*->42506*/ // 3 children in Scope
/*42480*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42482*/         OPC_EmitInteger, MVT::i32, 14, 
/*42485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42491*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42494*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42506*/       /*Scope*/ 14, /*->42521*/
/*42507*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*42509*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42512*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::tADCS), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (ARMadde:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (tADCS:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42521*/       /*Scope*/ 26, /*->42548*/
/*42522*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42524*/         OPC_EmitInteger, MVT::i32, 14, 
/*42527*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42533*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42536*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42548*/       0, /*End of Scope*/
/*42549*/     0, /*End of Scope*/
/*42550*/   /*SwitchOpcode*/ 110|128,2/*366*/, TARGET_VAL(ARMISD::SUBE),// ->42920
/*42554*/     OPC_RecordChild0, // #0 = $Rn
/*42555*/     OPC_Scope, 75|128,1/*203*/, /*->42761*/ // 3 children in Scope
/*42558*/       OPC_RecordChild1, // #1 = $shift
/*42559*/       OPC_Scope, 31|128,1/*159*/, /*->42721*/ // 2 children in Scope
/*42562*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42563*/         OPC_CheckType, MVT::i32,
/*42565*/         OPC_Scope, 122, /*->42689*/ // 2 children in Scope
/*42567*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42569*/           OPC_Scope, 29, /*->42600*/ // 4 children in Scope
/*42571*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*42574*/             OPC_EmitInteger, MVT::i32, 14, 
/*42577*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42580*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42583*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42586*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42600*/           /*Scope*/ 29, /*->42630*/
/*42601*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*42604*/             OPC_EmitInteger, MVT::i32, 14, 
/*42607*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42610*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42613*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42616*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42630*/           /*Scope*/ 28, /*->42659*/
/*42631*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*42634*/             OPC_EmitInteger, MVT::i32, 14, 
/*42637*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42640*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42643*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42646*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42659*/           /*Scope*/ 28, /*->42688*/
/*42660*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*42663*/             OPC_EmitInteger, MVT::i32, 14, 
/*42666*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42669*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42672*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42675*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42688*/           0, /*End of Scope*/
/*42689*/         /*Scope*/ 30, /*->42720*/
/*42690*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42692*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*42695*/           OPC_EmitInteger, MVT::i32, 14, 
/*42698*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42701*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42704*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42707*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42720*/         0, /*End of Scope*/
/*42721*/       /*Scope*/ 38, /*->42760*/
/*42722*/         OPC_MoveChild1,
/*42723*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42726*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*42728*/         OPC_MoveParent,
/*42729*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42730*/         OPC_CheckType, MVT::i32,
/*42732*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42734*/         OPC_EmitConvertToTarget, 1,
/*42736*/         OPC_EmitInteger, MVT::i32, 14, 
/*42739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42742*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42745*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42748*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42760*/       0, /*End of Scope*/
/*42761*/     /*Scope*/ 39, /*->42801*/
/*42762*/       OPC_MoveChild0,
/*42763*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42766*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*42768*/       OPC_MoveParent,
/*42769*/       OPC_RecordChild1, // #1 = $Rn
/*42770*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42771*/       OPC_CheckType, MVT::i32,
/*42773*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42775*/       OPC_EmitConvertToTarget, 0,
/*42777*/       OPC_EmitInteger, MVT::i32, 14, 
/*42780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42786*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42789*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42801*/     /*Scope*/ 117, /*->42919*/
/*42802*/       OPC_RecordChild1, // #1 = $imm
/*42803*/       OPC_Scope, 38, /*->42843*/ // 2 children in Scope
/*42805*/         OPC_MoveChild1,
/*42806*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42809*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*42811*/         OPC_MoveParent,
/*42812*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42813*/         OPC_CheckType, MVT::i32,
/*42815*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42817*/         OPC_EmitConvertToTarget, 1,
/*42819*/         OPC_EmitInteger, MVT::i32, 14, 
/*42822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42828*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42831*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42843*/       /*Scope*/ 74, /*->42918*/
/*42844*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42845*/         OPC_CheckType, MVT::i32,
/*42847*/         OPC_Scope, 26, /*->42875*/ // 3 children in Scope
/*42849*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42851*/           OPC_EmitInteger, MVT::i32, 14, 
/*42854*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42860*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42863*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42875*/         /*Scope*/ 14, /*->42890*/
/*42876*/           OPC_CheckPatternPredicate, 44, // (Subtarget->isThumb1Only())
/*42878*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42881*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::tSBCS), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                    // Src: (ARMsube:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (tSBCS:i32:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42890*/         /*Scope*/ 26, /*->42917*/
/*42891*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42893*/           OPC_EmitInteger, MVT::i32, 14, 
/*42896*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42899*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42902*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42905*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42917*/         0, /*End of Scope*/
/*42918*/       0, /*End of Scope*/
/*42919*/     0, /*End of Scope*/
/*42920*/   /*SwitchOpcode*/ 12|128,2/*268*/, TARGET_VAL(ARMISD::CMP),// ->43192
/*42924*/     OPC_RecordChild0, // #0 = $Rn
/*42925*/     OPC_CheckChild0Type, MVT::i32,
/*42927*/     OPC_RecordChild1, // #1 = $shift
/*42928*/     OPC_Scope, 47, /*->42977*/ // 6 children in Scope
/*42930*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42932*/       OPC_Scope, 21, /*->42955*/ // 2 children in Scope
/*42934*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42937*/         OPC_EmitInteger, MVT::i32, 14, 
/*42940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42943*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42955*/       /*Scope*/ 20, /*->42976*/
/*42956*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42959*/         OPC_EmitInteger, MVT::i32, 14, 
/*42962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42965*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42976*/       0, /*End of Scope*/
/*42977*/     /*Scope*/ 22, /*->43000*/
/*42978*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*42980*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*42983*/       OPC_EmitInteger, MVT::i32, 14, 
/*42986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42989*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*43000*/     /*Scope*/ 4|128,1/*132*/, /*->43134*/
/*43002*/       OPC_MoveChild1,
/*43003*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43006*/       OPC_Scope, 23, /*->43031*/ // 5 children in Scope
/*43008*/         OPC_CheckPredicate, 7, // Predicate_mod_imm
/*43010*/         OPC_MoveParent,
/*43011*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43013*/         OPC_EmitConvertToTarget, 1,
/*43015*/         OPC_EmitInteger, MVT::i32, 14, 
/*43018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43021*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43031*/       /*Scope*/ 26, /*->43058*/
/*43032*/         OPC_CheckPredicate, 14, // Predicate_mod_imm_neg
/*43034*/         OPC_MoveParent,
/*43035*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43037*/         OPC_EmitConvertToTarget, 1,
/*43039*/         OPC_EmitNodeXForm, 3, 2, // imm_neg_XFORM
/*43042*/         OPC_EmitInteger, MVT::i32, 14, 
/*43045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43048*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*43058*/       /*Scope*/ 23, /*->43082*/
/*43059*/         OPC_CheckPredicate, 47, // Predicate_imm0_255
/*43061*/         OPC_MoveParent,
/*43062*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43064*/         OPC_EmitConvertToTarget, 1,
/*43066*/         OPC_EmitInteger, MVT::i32, 14, 
/*43069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43072*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*43082*/       /*Scope*/ 23, /*->43106*/
/*43083*/         OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*43085*/         OPC_MoveParent,
/*43086*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43088*/         OPC_EmitConvertToTarget, 1,
/*43090*/         OPC_EmitInteger, MVT::i32, 14, 
/*43093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43096*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*43106*/       /*Scope*/ 26, /*->43133*/
/*43107*/         OPC_CheckPredicate, 20, // Predicate_t2_so_imm_neg
/*43109*/         OPC_MoveParent,
/*43110*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43112*/         OPC_EmitConvertToTarget, 1,
/*43114*/         OPC_EmitNodeXForm, 4, 2, // t2_so_imm_neg_XFORM
/*43117*/         OPC_EmitInteger, MVT::i32, 14, 
/*43120*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43123*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*43133*/       0, /*End of Scope*/
/*43134*/     /*Scope*/ 18, /*->43153*/
/*43135*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43137*/       OPC_EmitInteger, MVT::i32, 14, 
/*43140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43143*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43153*/     /*Scope*/ 18, /*->43172*/
/*43154*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43156*/       OPC_EmitInteger, MVT::i32, 14, 
/*43159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43162*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*43172*/     /*Scope*/ 18, /*->43191*/
/*43173*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43175*/       OPC_EmitInteger, MVT::i32, 14, 
/*43178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43181*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*43191*/     0, /*End of Scope*/
/*43192*/   /*SwitchOpcode*/ 70, TARGET_VAL(ARMISD::CMN),// ->43265
/*43195*/     OPC_RecordChild0, // #0 = $Rn
/*43196*/     OPC_CheckChild0Type, MVT::i32,
/*43198*/     OPC_Scope, 35, /*->43235*/ // 2 children in Scope
/*43200*/       OPC_MoveChild1,
/*43201*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*43204*/       OPC_CheckChild0Integer, 0, 
/*43206*/       OPC_RecordChild1, // #1 = $imm
/*43207*/       OPC_MoveChild1,
/*43208*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43211*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*43213*/       OPC_MoveParent,
/*43214*/       OPC_MoveParent,
/*43215*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43217*/       OPC_EmitConvertToTarget, 1,
/*43219*/       OPC_EmitInteger, MVT::i32, 14, 
/*43222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43225*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*43235*/     /*Scope*/ 28, /*->43264*/
/*43236*/       OPC_RecordChild1, // #1 = $imm
/*43237*/       OPC_MoveChild1,
/*43238*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43241*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*43243*/       OPC_MoveParent,
/*43244*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43246*/       OPC_EmitConvertToTarget, 1,
/*43248*/       OPC_EmitInteger, MVT::i32, 14, 
/*43251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43254*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43264*/     0, /*End of Scope*/
/*43265*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::SHL),// ->43453
/*43269*/     OPC_Scope, 56, /*->43327*/ // 2 children in Scope
/*43271*/       OPC_RecordNode, // #0 = $src
/*43272*/       OPC_CheckType, MVT::i32,
/*43274*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43276*/       OPC_Scope, 24, /*->43302*/ // 2 children in Scope
/*43278*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*43281*/         OPC_EmitInteger, MVT::i32, 14, 
/*43284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43290*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*43302*/       /*Scope*/ 23, /*->43326*/
/*43303*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*43306*/         OPC_EmitInteger, MVT::i32, 14, 
/*43309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43315*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*43326*/       0, /*End of Scope*/
/*43327*/     /*Scope*/ 124, /*->43452*/
/*43328*/       OPC_RecordChild0, // #0 = $Rm
/*43329*/       OPC_RecordChild1, // #1 = $imm
/*43330*/       OPC_Scope, 66, /*->43398*/ // 2 children in Scope
/*43332*/         OPC_MoveChild1,
/*43333*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43336*/         OPC_CheckType, MVT::i32,
/*43338*/         OPC_Scope, 29, /*->43369*/ // 2 children in Scope
/*43340*/           OPC_CheckPredicate, 78, // Predicate_imm1_31
/*43342*/           OPC_MoveParent,
/*43343*/           OPC_CheckType, MVT::i32,
/*43345*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43347*/           OPC_EmitConvertToTarget, 1,
/*43349*/           OPC_EmitInteger, MVT::i32, 14, 
/*43352*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43355*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43358*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSLri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*43369*/         /*Scope*/ 27, /*->43397*/
/*43370*/           OPC_MoveParent,
/*43371*/           OPC_CheckType, MVT::i32,
/*43373*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43375*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43378*/           OPC_EmitConvertToTarget, 1,
/*43380*/           OPC_EmitInteger, MVT::i32, 14, 
/*43383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43386*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*43397*/         0, /*End of Scope*/
/*43398*/       /*Scope*/ 52, /*->43451*/
/*43399*/         OPC_CheckChild1Type, MVT::i32,
/*43401*/         OPC_CheckType, MVT::i32,
/*43403*/         OPC_Scope, 22, /*->43427*/ // 2 children in Scope
/*43405*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*43407*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*43410*/           OPC_EmitInteger, MVT::i32, 14, 
/*43413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43416*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*43427*/         /*Scope*/ 22, /*->43450*/
/*43428*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43430*/           OPC_EmitInteger, MVT::i32, 14, 
/*43433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43436*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43439*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSLrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43450*/         0, /*End of Scope*/
/*43451*/       0, /*End of Scope*/
/*43452*/     0, /*End of Scope*/
/*43453*/   /*SwitchOpcode*/ 97|128,106/*13665*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->57122
/*43457*/     OPC_Scope, 70, /*->43529*/ // 98 children in Scope
/*43459*/       OPC_CheckChild0Integer, 41|128,5/*681*/, 
/*43462*/       OPC_RecordChild1, // #0 = $a
/*43463*/       OPC_RecordChild2, // #1 = $pos
/*43464*/       OPC_MoveChild2,
/*43465*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43468*/       OPC_CheckPredicate, 79, // Predicate_imm1_32
/*43470*/       OPC_MoveParent,
/*43471*/       OPC_Scope, 27, /*->43500*/ // 2 children in Scope
/*43473*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*43475*/         OPC_EmitConvertToTarget, 1,
/*43477*/         OPC_EmitNodeXForm, 12, 2, // imm1_32_XFORM
/*43480*/         OPC_EmitInteger, MVT::i32, 0, 
/*43483*/         OPC_EmitInteger, MVT::i32, 14, 
/*43486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43489*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT), 0,
                      MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 681:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPRnopc:i32:$a, 0:i32)
/*43500*/       /*Scope*/ 27, /*->43528*/
/*43501*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43503*/         OPC_EmitConvertToTarget, 1,
/*43505*/         OPC_EmitNodeXForm, 12, 2, // imm1_32_XFORM
/*43508*/         OPC_EmitInteger, MVT::i32, 0, 
/*43511*/         OPC_EmitInteger, MVT::i32, 14, 
/*43514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43517*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT), 0,
                      MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 681:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (t2SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPR:i32:$a, 0:i32)
/*43528*/       0, /*End of Scope*/
/*43529*/     /*Scope*/ 64, /*->43594*/
/*43530*/       OPC_CheckChild0Integer, 51|128,5/*691*/, 
/*43533*/       OPC_RecordChild1, // #0 = $a
/*43534*/       OPC_RecordChild2, // #1 = $pos
/*43535*/       OPC_MoveChild2,
/*43536*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43539*/       OPC_CheckPredicate, 51, // Predicate_imm0_31
/*43541*/       OPC_MoveParent,
/*43542*/       OPC_Scope, 24, /*->43568*/ // 2 children in Scope
/*43544*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*43546*/         OPC_EmitConvertToTarget, 1,
/*43548*/         OPC_EmitInteger, MVT::i32, 0, 
/*43551*/         OPC_EmitInteger, MVT::i32, 14, 
/*43554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43557*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::USAT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 691:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPRnopc:i32:$a, 0:i32)
/*43568*/       /*Scope*/ 24, /*->43593*/
/*43569*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*43571*/         OPC_EmitConvertToTarget, 1,
/*43573*/         OPC_EmitInteger, MVT::i32, 0, 
/*43576*/         OPC_EmitInteger, MVT::i32, 14, 
/*43579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43582*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2USAT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 691:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (t2USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPR:i32:$a, 0:i32)
/*43593*/       0, /*End of Scope*/
/*43594*/     /*Scope*/ 45, /*->43640*/
/*43595*/       OPC_CheckChild0Integer, 37|128,5/*677*/, 
/*43598*/       OPC_RecordChild1, // #0 = $Rm
/*43599*/       OPC_RecordChild2, // #1 = $Rn
/*43600*/       OPC_Scope, 18, /*->43620*/ // 2 children in Scope
/*43602*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43604*/         OPC_EmitInteger, MVT::i32, 14, 
/*43607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43610*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QADD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 677:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43620*/       /*Scope*/ 18, /*->43639*/
/*43621*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*43623*/         OPC_EmitInteger, MVT::i32, 14, 
/*43626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43629*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QADD), 0,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 677:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43639*/       0, /*End of Scope*/
/*43640*/     /*Scope*/ 45, /*->43686*/
/*43641*/       OPC_CheckChild0Integer, 38|128,5/*678*/, 
/*43644*/       OPC_RecordChild1, // #0 = $Rm
/*43645*/       OPC_RecordChild2, // #1 = $Rn
/*43646*/       OPC_Scope, 18, /*->43666*/ // 2 children in Scope
/*43648*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43650*/         OPC_EmitInteger, MVT::i32, 14, 
/*43653*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43656*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QSUB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 678:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*43666*/       /*Scope*/ 18, /*->43685*/
/*43667*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*43669*/         OPC_EmitInteger, MVT::i32, 14, 
/*43672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43675*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QSUB), 0,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 678:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43685*/       0, /*End of Scope*/
/*43686*/     /*Scope*/ 29, /*->43716*/
/*43687*/       OPC_CheckChild0Integer, 14|128,4/*526*/, 
/*43690*/       OPC_RecordChild1, // #0 = $Rn
/*43691*/       OPC_RecordChild2, // #1 = $Rm
/*43692*/       OPC_Scope, 10, /*->43704*/ // 2 children in Scope
/*43694*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43696*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32B), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 526:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43704*/       /*Scope*/ 10, /*->43715*/
/*43705*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43707*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32B), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 526:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43715*/       0, /*End of Scope*/
/*43716*/     /*Scope*/ 29, /*->43746*/
/*43717*/       OPC_CheckChild0Integer, 15|128,4/*527*/, 
/*43720*/       OPC_RecordChild1, // #0 = $Rn
/*43721*/       OPC_RecordChild2, // #1 = $Rm
/*43722*/       OPC_Scope, 10, /*->43734*/ // 2 children in Scope
/*43724*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43726*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CB), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 527:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43734*/       /*Scope*/ 10, /*->43745*/
/*43735*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43737*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CB), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 527:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43745*/       0, /*End of Scope*/
/*43746*/     /*Scope*/ 29, /*->43776*/
/*43747*/       OPC_CheckChild0Integer, 18|128,4/*530*/, 
/*43750*/       OPC_RecordChild1, // #0 = $Rn
/*43751*/       OPC_RecordChild2, // #1 = $Rm
/*43752*/       OPC_Scope, 10, /*->43764*/ // 2 children in Scope
/*43754*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43756*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32H), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 530:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43764*/       /*Scope*/ 10, /*->43775*/
/*43765*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43767*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32H), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 530:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43775*/       0, /*End of Scope*/
/*43776*/     /*Scope*/ 29, /*->43806*/
/*43777*/       OPC_CheckChild0Integer, 16|128,4/*528*/, 
/*43780*/       OPC_RecordChild1, // #0 = $Rn
/*43781*/       OPC_RecordChild2, // #1 = $Rm
/*43782*/       OPC_Scope, 10, /*->43794*/ // 2 children in Scope
/*43784*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43786*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CH), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 528:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43794*/       /*Scope*/ 10, /*->43805*/
/*43795*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43797*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CH), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 528:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43805*/       0, /*End of Scope*/
/*43806*/     /*Scope*/ 29, /*->43836*/
/*43807*/       OPC_CheckChild0Integer, 19|128,4/*531*/, 
/*43810*/       OPC_RecordChild1, // #0 = $Rn
/*43811*/       OPC_RecordChild2, // #1 = $Rm
/*43812*/       OPC_Scope, 10, /*->43824*/ // 2 children in Scope
/*43814*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43816*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32W), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 531:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43824*/       /*Scope*/ 10, /*->43835*/
/*43825*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43827*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32W), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 531:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43835*/       0, /*End of Scope*/
/*43836*/     /*Scope*/ 29, /*->43866*/
/*43837*/       OPC_CheckChild0Integer, 17|128,4/*529*/, 
/*43840*/       OPC_RecordChild1, // #0 = $Rn
/*43841*/       OPC_RecordChild2, // #1 = $Rm
/*43842*/       OPC_Scope, 10, /*->43854*/ // 2 children in Scope
/*43844*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43846*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CW), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 529:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43854*/       /*Scope*/ 10, /*->43865*/
/*43855*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43857*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CW), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 529:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43865*/       0, /*End of Scope*/
/*43866*/     /*Scope*/ 59, /*->43926*/
/*43867*/       OPC_CheckChild0Integer, 47|128,4/*559*/, 
/*43870*/       OPC_RecordChild1, // #0 = $Rn
/*43871*/       OPC_EmitInteger, MVT::i64, 0, 
/*43874*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*43877*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*43885*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43888*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*43897*/       OPC_EmitNode1, TARGET_VAL(ARM::SHA1H), 0,
                    MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*43904*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43907*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*43915*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*43918*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 559:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*43926*/     /*Scope*/ 46, /*->43973*/
/*43927*/       OPC_CheckChild0Integer, 52|128,5/*692*/, 
/*43930*/       OPC_RecordChild1, // #0 = $Dm
/*43931*/       OPC_Scope, 19, /*->43952*/ // 2 children in Scope
/*43933*/         OPC_CheckChild1Type, MVT::f64,
/*43935*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*43937*/         OPC_EmitInteger, MVT::i32, 14, 
/*43940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43943*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOSIRD), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 692:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43952*/       /*Scope*/ 19, /*->43972*/
/*43953*/         OPC_CheckChild1Type, MVT::f32,
/*43955*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*43957*/         OPC_EmitInteger, MVT::i32, 14, 
/*43960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43963*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOSIRS), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 692:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43972*/       0, /*End of Scope*/
/*43973*/     /*Scope*/ 46, /*->44020*/
/*43974*/       OPC_CheckChild0Integer, 53|128,5/*693*/, 
/*43977*/       OPC_RecordChild1, // #0 = $Dm
/*43978*/       OPC_Scope, 19, /*->43999*/ // 2 children in Scope
/*43980*/         OPC_CheckChild1Type, MVT::f64,
/*43982*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*43984*/         OPC_EmitInteger, MVT::i32, 14, 
/*43987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43990*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOUIRD), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 693:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43999*/       /*Scope*/ 19, /*->44019*/
/*44000*/         OPC_CheckChild1Type, MVT::f32,
/*44002*/         OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*44004*/         OPC_EmitInteger, MVT::i32, 14, 
/*44007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44010*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOUIRS), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 693:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*44019*/       0, /*End of Scope*/
/*44020*/     /*Scope*/ 58|128,16/*2106*/, /*->46128*/
/*44022*/       OPC_CheckChild0Integer, 108|128,4/*620*/, 
/*44025*/       OPC_Scope, 17|128,2/*273*/, /*->44301*/ // 15 children in Scope
/*44028*/         OPC_RecordChild1, // #0 = $src1
/*44029*/         OPC_Scope, 105, /*->44136*/ // 4 children in Scope
/*44031*/           OPC_CheckChild1Type, MVT::v4i16,
/*44033*/           OPC_MoveChild2,
/*44034*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44037*/           OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*44040*/           OPC_Scope, 46, /*->44088*/ // 2 children in Scope
/*44042*/             OPC_RecordChild1, // #1 = $Vn
/*44043*/             OPC_CheckChild1Type, MVT::v4i16,
/*44045*/             OPC_MoveChild2,
/*44046*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44049*/             OPC_RecordChild0, // #2 = $Vm
/*44050*/             OPC_CheckChild0Type, MVT::v4i16,
/*44052*/             OPC_RecordChild1, // #3 = $lane
/*44053*/             OPC_MoveChild1,
/*44054*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44057*/             OPC_MoveParent,
/*44058*/             OPC_CheckType, MVT::v4i16,
/*44060*/             OPC_MoveParent,
/*44061*/             OPC_CheckType, MVT::v4i16,
/*44063*/             OPC_MoveParent,
/*44064*/             OPC_CheckType, MVT::v4i16,
/*44066*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44068*/             OPC_EmitConvertToTarget, 3,
/*44070*/             OPC_EmitInteger, MVT::i32, 14, 
/*44073*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44076*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 620:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 628:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44088*/           /*Scope*/ 46, /*->44135*/
/*44089*/             OPC_MoveChild1,
/*44090*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44093*/             OPC_RecordChild0, // #1 = $Vm
/*44094*/             OPC_CheckChild0Type, MVT::v4i16,
/*44096*/             OPC_RecordChild1, // #2 = $lane
/*44097*/             OPC_MoveChild1,
/*44098*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44101*/             OPC_MoveParent,
/*44102*/             OPC_CheckType, MVT::v4i16,
/*44104*/             OPC_MoveParent,
/*44105*/             OPC_RecordChild2, // #3 = $Vn
/*44106*/             OPC_CheckChild2Type, MVT::v4i16,
/*44108*/             OPC_CheckType, MVT::v4i16,
/*44110*/             OPC_MoveParent,
/*44111*/             OPC_CheckType, MVT::v4i16,
/*44113*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44115*/             OPC_EmitConvertToTarget, 2,
/*44117*/             OPC_EmitInteger, MVT::i32, 14, 
/*44120*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44123*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 620:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 628:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44135*/           0, /*End of Scope*/
/*44136*/         /*Scope*/ 55, /*->44192*/
/*44137*/           OPC_CheckChild1Type, MVT::v2i32,
/*44139*/           OPC_MoveChild2,
/*44140*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44143*/           OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*44146*/           OPC_RecordChild1, // #1 = $Vn
/*44147*/           OPC_CheckChild1Type, MVT::v2i32,
/*44149*/           OPC_MoveChild2,
/*44150*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44153*/           OPC_RecordChild0, // #2 = $Vm
/*44154*/           OPC_CheckChild0Type, MVT::v2i32,
/*44156*/           OPC_RecordChild1, // #3 = $lane
/*44157*/           OPC_MoveChild1,
/*44158*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44161*/           OPC_MoveParent,
/*44162*/           OPC_CheckType, MVT::v2i32,
/*44164*/           OPC_MoveParent,
/*44165*/           OPC_CheckType, MVT::v2i32,
/*44167*/           OPC_MoveParent,
/*44168*/           OPC_CheckType, MVT::v2i32,
/*44170*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44172*/           OPC_EmitConvertToTarget, 3,
/*44174*/           OPC_EmitInteger, MVT::i32, 14, 
/*44177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44180*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 620:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 628:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44192*/         /*Scope*/ 53, /*->44246*/
/*44193*/           OPC_CheckChild1Type, MVT::v4i32,
/*44195*/           OPC_MoveChild2,
/*44196*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44199*/           OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*44202*/           OPC_RecordChild1, // #1 = $Vn
/*44203*/           OPC_CheckChild1Type, MVT::v4i16,
/*44205*/           OPC_MoveChild2,
/*44206*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44209*/           OPC_RecordChild0, // #2 = $Vm
/*44210*/           OPC_CheckChild0Type, MVT::v4i16,
/*44212*/           OPC_RecordChild1, // #3 = $lane
/*44213*/           OPC_MoveChild1,
/*44214*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44217*/           OPC_MoveParent,
/*44218*/           OPC_CheckType, MVT::v4i16,
/*44220*/           OPC_MoveParent,
/*44221*/           OPC_CheckType, MVT::v4i32,
/*44223*/           OPC_MoveParent,
/*44224*/           OPC_CheckType, MVT::v4i32,
/*44226*/           OPC_EmitConvertToTarget, 3,
/*44228*/           OPC_EmitInteger, MVT::i32, 14, 
/*44231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44234*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 620:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 623:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44246*/         /*Scope*/ 53, /*->44300*/
/*44247*/           OPC_CheckChild1Type, MVT::v2i64,
/*44249*/           OPC_MoveChild2,
/*44250*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44253*/           OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*44256*/           OPC_RecordChild1, // #1 = $Vn
/*44257*/           OPC_CheckChild1Type, MVT::v2i32,
/*44259*/           OPC_MoveChild2,
/*44260*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44263*/           OPC_RecordChild0, // #2 = $Vm
/*44264*/           OPC_CheckChild0Type, MVT::v2i32,
/*44266*/           OPC_RecordChild1, // #3 = $lane
/*44267*/           OPC_MoveChild1,
/*44268*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44271*/           OPC_MoveParent,
/*44272*/           OPC_CheckType, MVT::v2i32,
/*44274*/           OPC_MoveParent,
/*44275*/           OPC_CheckType, MVT::v2i64,
/*44277*/           OPC_MoveParent,
/*44278*/           OPC_CheckType, MVT::v2i64,
/*44280*/           OPC_EmitConvertToTarget, 3,
/*44282*/           OPC_EmitInteger, MVT::i32, 14, 
/*44285*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44288*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 620:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 623:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44300*/         0, /*End of Scope*/
/*44301*/       /*Scope*/ 109, /*->44411*/
/*44302*/         OPC_MoveChild1,
/*44303*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44306*/         OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*44309*/         OPC_Scope, 49, /*->44360*/ // 2 children in Scope
/*44311*/           OPC_RecordChild1, // #0 = $Vn
/*44312*/           OPC_CheckChild1Type, MVT::v4i16,
/*44314*/           OPC_MoveChild2,
/*44315*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44318*/           OPC_RecordChild0, // #1 = $Vm
/*44319*/           OPC_CheckChild0Type, MVT::v4i16,
/*44321*/           OPC_RecordChild1, // #2 = $lane
/*44322*/           OPC_MoveChild1,
/*44323*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44326*/           OPC_MoveParent,
/*44327*/           OPC_CheckType, MVT::v4i16,
/*44329*/           OPC_MoveParent,
/*44330*/           OPC_CheckType, MVT::v4i16,
/*44332*/           OPC_MoveParent,
/*44333*/           OPC_RecordChild2, // #3 = $src1
/*44334*/           OPC_CheckChild2Type, MVT::v4i16,
/*44336*/           OPC_CheckType, MVT::v4i16,
/*44338*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44340*/           OPC_EmitConvertToTarget, 2,
/*44342*/           OPC_EmitInteger, MVT::i32, 14, 
/*44345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44348*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 620:iPTR, (intrinsic_wo_chain:v4i16 628:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44360*/         /*Scope*/ 49, /*->44410*/
/*44361*/           OPC_MoveChild1,
/*44362*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44365*/           OPC_RecordChild0, // #0 = $Vm
/*44366*/           OPC_CheckChild0Type, MVT::v4i16,
/*44368*/           OPC_RecordChild1, // #1 = $lane
/*44369*/           OPC_MoveChild1,
/*44370*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44373*/           OPC_MoveParent,
/*44374*/           OPC_CheckType, MVT::v4i16,
/*44376*/           OPC_MoveParent,
/*44377*/           OPC_RecordChild2, // #2 = $Vn
/*44378*/           OPC_CheckChild2Type, MVT::v4i16,
/*44380*/           OPC_CheckType, MVT::v4i16,
/*44382*/           OPC_MoveParent,
/*44383*/           OPC_RecordChild2, // #3 = $src1
/*44384*/           OPC_CheckChild2Type, MVT::v4i16,
/*44386*/           OPC_CheckType, MVT::v4i16,
/*44388*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44390*/           OPC_EmitConvertToTarget, 1,
/*44392*/           OPC_EmitInteger, MVT::i32, 14, 
/*44395*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44398*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 620:iPTR, (intrinsic_wo_chain:v4i16 628:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44410*/         0, /*End of Scope*/
/*44411*/       /*Scope*/ 56, /*->44468*/
/*44412*/         OPC_RecordChild1, // #0 = $src1
/*44413*/         OPC_CheckChild1Type, MVT::v2i32,
/*44415*/         OPC_MoveChild2,
/*44416*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44419*/         OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*44422*/         OPC_MoveChild1,
/*44423*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44426*/         OPC_RecordChild0, // #1 = $Vm
/*44427*/         OPC_CheckChild0Type, MVT::v2i32,
/*44429*/         OPC_RecordChild1, // #2 = $lane
/*44430*/         OPC_MoveChild1,
/*44431*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44434*/         OPC_MoveParent,
/*44435*/         OPC_CheckType, MVT::v2i32,
/*44437*/         OPC_MoveParent,
/*44438*/         OPC_RecordChild2, // #3 = $Vn
/*44439*/         OPC_CheckChild2Type, MVT::v2i32,
/*44441*/         OPC_CheckType, MVT::v2i32,
/*44443*/         OPC_MoveParent,
/*44444*/         OPC_CheckType, MVT::v2i32,
/*44446*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44448*/         OPC_EmitConvertToTarget, 2,
/*44450*/         OPC_EmitInteger, MVT::i32, 14, 
/*44453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44456*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i32 620:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 628:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44468*/       /*Scope*/ 109, /*->44578*/
/*44469*/         OPC_MoveChild1,
/*44470*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44473*/         OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*44476*/         OPC_Scope, 49, /*->44527*/ // 2 children in Scope
/*44478*/           OPC_RecordChild1, // #0 = $Vn
/*44479*/           OPC_CheckChild1Type, MVT::v2i32,
/*44481*/           OPC_MoveChild2,
/*44482*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44485*/           OPC_RecordChild0, // #1 = $Vm
/*44486*/           OPC_CheckChild0Type, MVT::v2i32,
/*44488*/           OPC_RecordChild1, // #2 = $lane
/*44489*/           OPC_MoveChild1,
/*44490*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44493*/           OPC_MoveParent,
/*44494*/           OPC_CheckType, MVT::v2i32,
/*44496*/           OPC_MoveParent,
/*44497*/           OPC_CheckType, MVT::v2i32,
/*44499*/           OPC_MoveParent,
/*44500*/           OPC_RecordChild2, // #3 = $src1
/*44501*/           OPC_CheckChild2Type, MVT::v2i32,
/*44503*/           OPC_CheckType, MVT::v2i32,
/*44505*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44507*/           OPC_EmitConvertToTarget, 2,
/*44509*/           OPC_EmitInteger, MVT::i32, 14, 
/*44512*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44515*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 620:iPTR, (intrinsic_wo_chain:v2i32 628:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44527*/         /*Scope*/ 49, /*->44577*/
/*44528*/           OPC_MoveChild1,
/*44529*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44532*/           OPC_RecordChild0, // #0 = $Vm
/*44533*/           OPC_CheckChild0Type, MVT::v2i32,
/*44535*/           OPC_RecordChild1, // #1 = $lane
/*44536*/           OPC_MoveChild1,
/*44537*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44540*/           OPC_MoveParent,
/*44541*/           OPC_CheckType, MVT::v2i32,
/*44543*/           OPC_MoveParent,
/*44544*/           OPC_RecordChild2, // #2 = $Vn
/*44545*/           OPC_CheckChild2Type, MVT::v2i32,
/*44547*/           OPC_CheckType, MVT::v2i32,
/*44549*/           OPC_MoveParent,
/*44550*/           OPC_RecordChild2, // #3 = $src1
/*44551*/           OPC_CheckChild2Type, MVT::v2i32,
/*44553*/           OPC_CheckType, MVT::v2i32,
/*44555*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44557*/           OPC_EmitConvertToTarget, 1,
/*44559*/           OPC_EmitInteger, MVT::i32, 14, 
/*44562*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44565*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 620:iPTR, (intrinsic_wo_chain:v2i32 628:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44577*/         0, /*End of Scope*/
/*44578*/       /*Scope*/ 54, /*->44633*/
/*44579*/         OPC_RecordChild1, // #0 = $src1
/*44580*/         OPC_CheckChild1Type, MVT::v4i32,
/*44582*/         OPC_MoveChild2,
/*44583*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44586*/         OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*44589*/         OPC_MoveChild1,
/*44590*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44593*/         OPC_RecordChild0, // #1 = $Vm
/*44594*/         OPC_CheckChild0Type, MVT::v4i16,
/*44596*/         OPC_RecordChild1, // #2 = $lane
/*44597*/         OPC_MoveChild1,
/*44598*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44601*/         OPC_MoveParent,
/*44602*/         OPC_CheckType, MVT::v4i16,
/*44604*/         OPC_MoveParent,
/*44605*/         OPC_RecordChild2, // #3 = $Vn
/*44606*/         OPC_CheckChild2Type, MVT::v4i16,
/*44608*/         OPC_CheckType, MVT::v4i32,
/*44610*/         OPC_MoveParent,
/*44611*/         OPC_CheckType, MVT::v4i32,
/*44613*/         OPC_EmitConvertToTarget, 2,
/*44615*/         OPC_EmitInteger, MVT::i32, 14, 
/*44618*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44621*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 620:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 623:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44633*/       /*Scope*/ 105, /*->44739*/
/*44634*/         OPC_MoveChild1,
/*44635*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44638*/         OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*44641*/         OPC_Scope, 47, /*->44690*/ // 2 children in Scope
/*44643*/           OPC_RecordChild1, // #0 = $Vn
/*44644*/           OPC_CheckChild1Type, MVT::v4i16,
/*44646*/           OPC_MoveChild2,
/*44647*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44650*/           OPC_RecordChild0, // #1 = $Vm
/*44651*/           OPC_CheckChild0Type, MVT::v4i16,
/*44653*/           OPC_RecordChild1, // #2 = $lane
/*44654*/           OPC_MoveChild1,
/*44655*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44658*/           OPC_MoveParent,
/*44659*/           OPC_CheckType, MVT::v4i16,
/*44661*/           OPC_MoveParent,
/*44662*/           OPC_CheckType, MVT::v4i32,
/*44664*/           OPC_MoveParent,
/*44665*/           OPC_RecordChild2, // #3 = $src1
/*44666*/           OPC_CheckChild2Type, MVT::v4i32,
/*44668*/           OPC_CheckType, MVT::v4i32,
/*44670*/           OPC_EmitConvertToTarget, 2,
/*44672*/           OPC_EmitInteger, MVT::i32, 14, 
/*44675*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44678*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 620:iPTR, (intrinsic_wo_chain:v4i32 623:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44690*/         /*Scope*/ 47, /*->44738*/
/*44691*/           OPC_MoveChild1,
/*44692*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44695*/           OPC_RecordChild0, // #0 = $Vm
/*44696*/           OPC_CheckChild0Type, MVT::v4i16,
/*44698*/           OPC_RecordChild1, // #1 = $lane
/*44699*/           OPC_MoveChild1,
/*44700*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44703*/           OPC_MoveParent,
/*44704*/           OPC_CheckType, MVT::v4i16,
/*44706*/           OPC_MoveParent,
/*44707*/           OPC_RecordChild2, // #2 = $Vn
/*44708*/           OPC_CheckChild2Type, MVT::v4i16,
/*44710*/           OPC_CheckType, MVT::v4i32,
/*44712*/           OPC_MoveParent,
/*44713*/           OPC_RecordChild2, // #3 = $src1
/*44714*/           OPC_CheckChild2Type, MVT::v4i32,
/*44716*/           OPC_CheckType, MVT::v4i32,
/*44718*/           OPC_EmitConvertToTarget, 1,
/*44720*/           OPC_EmitInteger, MVT::i32, 14, 
/*44723*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44726*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 620:iPTR, (intrinsic_wo_chain:v4i32 623:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44738*/         0, /*End of Scope*/
/*44739*/       /*Scope*/ 54, /*->44794*/
/*44740*/         OPC_RecordChild1, // #0 = $src1
/*44741*/         OPC_CheckChild1Type, MVT::v2i64,
/*44743*/         OPC_MoveChild2,
/*44744*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44747*/         OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*44750*/         OPC_MoveChild1,
/*44751*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44754*/         OPC_RecordChild0, // #1 = $Vm
/*44755*/         OPC_CheckChild0Type, MVT::v2i32,
/*44757*/         OPC_RecordChild1, // #2 = $lane
/*44758*/         OPC_MoveChild1,
/*44759*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44762*/         OPC_MoveParent,
/*44763*/         OPC_CheckType, MVT::v2i32,
/*44765*/         OPC_MoveParent,
/*44766*/         OPC_RecordChild2, // #3 = $Vn
/*44767*/         OPC_CheckChild2Type, MVT::v2i32,
/*44769*/         OPC_CheckType, MVT::v2i64,
/*44771*/         OPC_MoveParent,
/*44772*/         OPC_CheckType, MVT::v2i64,
/*44774*/         OPC_EmitConvertToTarget, 2,
/*44776*/         OPC_EmitInteger, MVT::i32, 14, 
/*44779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44782*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 620:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 623:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44794*/       /*Scope*/ 105, /*->44900*/
/*44795*/         OPC_MoveChild1,
/*44796*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44799*/         OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*44802*/         OPC_Scope, 47, /*->44851*/ // 2 children in Scope
/*44804*/           OPC_RecordChild1, // #0 = $Vn
/*44805*/           OPC_CheckChild1Type, MVT::v2i32,
/*44807*/           OPC_MoveChild2,
/*44808*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44811*/           OPC_RecordChild0, // #1 = $Vm
/*44812*/           OPC_CheckChild0Type, MVT::v2i32,
/*44814*/           OPC_RecordChild1, // #2 = $lane
/*44815*/           OPC_MoveChild1,
/*44816*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44819*/           OPC_MoveParent,
/*44820*/           OPC_CheckType, MVT::v2i32,
/*44822*/           OPC_MoveParent,
/*44823*/           OPC_CheckType, MVT::v2i64,
/*44825*/           OPC_MoveParent,
/*44826*/           OPC_RecordChild2, // #3 = $src1
/*44827*/           OPC_CheckChild2Type, MVT::v2i64,
/*44829*/           OPC_CheckType, MVT::v2i64,
/*44831*/           OPC_EmitConvertToTarget, 2,
/*44833*/           OPC_EmitInteger, MVT::i32, 14, 
/*44836*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44839*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 620:iPTR, (intrinsic_wo_chain:v2i64 623:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44851*/         /*Scope*/ 47, /*->44899*/
/*44852*/           OPC_MoveChild1,
/*44853*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44856*/           OPC_RecordChild0, // #0 = $Vm
/*44857*/           OPC_CheckChild0Type, MVT::v2i32,
/*44859*/           OPC_RecordChild1, // #1 = $lane
/*44860*/           OPC_MoveChild1,
/*44861*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44864*/           OPC_MoveParent,
/*44865*/           OPC_CheckType, MVT::v2i32,
/*44867*/           OPC_MoveParent,
/*44868*/           OPC_RecordChild2, // #2 = $Vn
/*44869*/           OPC_CheckChild2Type, MVT::v2i32,
/*44871*/           OPC_CheckType, MVT::v2i64,
/*44873*/           OPC_MoveParent,
/*44874*/           OPC_RecordChild2, // #3 = $src1
/*44875*/           OPC_CheckChild2Type, MVT::v2i64,
/*44877*/           OPC_CheckType, MVT::v2i64,
/*44879*/           OPC_EmitConvertToTarget, 1,
/*44881*/           OPC_EmitInteger, MVT::i32, 14, 
/*44884*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44887*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 620:iPTR, (intrinsic_wo_chain:v2i64 623:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44899*/         0, /*End of Scope*/
/*44900*/       /*Scope*/ 86|128,1/*214*/, /*->45116*/
/*44902*/         OPC_RecordChild1, // #0 = $src1
/*44903*/         OPC_Scope, 9|128,1/*137*/, /*->45043*/ // 2 children in Scope
/*44906*/           OPC_CheckChild1Type, MVT::v8i16,
/*44908*/           OPC_MoveChild2,
/*44909*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44912*/           OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*44915*/           OPC_Scope, 62, /*->44979*/ // 2 children in Scope
/*44917*/             OPC_RecordChild1, // #1 = $src2
/*44918*/             OPC_CheckChild1Type, MVT::v8i16,
/*44920*/             OPC_MoveChild2,
/*44921*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44924*/             OPC_RecordChild0, // #2 = $src3
/*44925*/             OPC_CheckChild0Type, MVT::v8i16,
/*44927*/             OPC_RecordChild1, // #3 = $lane
/*44928*/             OPC_MoveChild1,
/*44929*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44932*/             OPC_MoveParent,
/*44933*/             OPC_CheckType, MVT::v8i16,
/*44935*/             OPC_MoveParent,
/*44936*/             OPC_CheckType, MVT::v8i16,
/*44938*/             OPC_MoveParent,
/*44939*/             OPC_CheckType, MVT::v8i16,
/*44941*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44943*/             OPC_EmitConvertToTarget, 3,
/*44945*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*44948*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*44956*/             OPC_EmitConvertToTarget, 3,
/*44958*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*44961*/             OPC_EmitInteger, MVT::i32, 14, 
/*44964*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44967*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 620:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 628:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44979*/           /*Scope*/ 62, /*->45042*/
/*44980*/             OPC_MoveChild1,
/*44981*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44984*/             OPC_RecordChild0, // #1 = $src3
/*44985*/             OPC_CheckChild0Type, MVT::v8i16,
/*44987*/             OPC_RecordChild1, // #2 = $lane
/*44988*/             OPC_MoveChild1,
/*44989*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44992*/             OPC_MoveParent,
/*44993*/             OPC_CheckType, MVT::v8i16,
/*44995*/             OPC_MoveParent,
/*44996*/             OPC_RecordChild2, // #3 = $src2
/*44997*/             OPC_CheckChild2Type, MVT::v8i16,
/*44999*/             OPC_CheckType, MVT::v8i16,
/*45001*/             OPC_MoveParent,
/*45002*/             OPC_CheckType, MVT::v8i16,
/*45004*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45006*/             OPC_EmitConvertToTarget, 2,
/*45008*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*45011*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*45019*/             OPC_EmitConvertToTarget, 2,
/*45021*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*45024*/             OPC_EmitInteger, MVT::i32, 14, 
/*45027*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45030*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 620:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 628:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45042*/           0, /*End of Scope*/
/*45043*/         /*Scope*/ 71, /*->45115*/
/*45044*/           OPC_CheckChild1Type, MVT::v4i32,
/*45046*/           OPC_MoveChild2,
/*45047*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45050*/           OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*45053*/           OPC_RecordChild1, // #1 = $src2
/*45054*/           OPC_CheckChild1Type, MVT::v4i32,
/*45056*/           OPC_MoveChild2,
/*45057*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45060*/           OPC_RecordChild0, // #2 = $src3
/*45061*/           OPC_CheckChild0Type, MVT::v4i32,
/*45063*/           OPC_RecordChild1, // #3 = $lane
/*45064*/           OPC_MoveChild1,
/*45065*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45068*/           OPC_MoveParent,
/*45069*/           OPC_CheckType, MVT::v4i32,
/*45071*/           OPC_MoveParent,
/*45072*/           OPC_CheckType, MVT::v4i32,
/*45074*/           OPC_MoveParent,
/*45075*/           OPC_CheckType, MVT::v4i32,
/*45077*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45079*/           OPC_EmitConvertToTarget, 3,
/*45081*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*45084*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*45092*/           OPC_EmitConvertToTarget, 3,
/*45094*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*45097*/           OPC_EmitInteger, MVT::i32, 14, 
/*45100*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45103*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 620:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 628:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45115*/         0, /*End of Scope*/
/*45116*/       /*Scope*/ 13|128,1/*141*/, /*->45259*/
/*45118*/         OPC_MoveChild1,
/*45119*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45122*/         OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*45125*/         OPC_Scope, 65, /*->45192*/ // 2 children in Scope
/*45127*/           OPC_RecordChild1, // #0 = $src2
/*45128*/           OPC_CheckChild1Type, MVT::v8i16,
/*45130*/           OPC_MoveChild2,
/*45131*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45134*/           OPC_RecordChild0, // #1 = $src3
/*45135*/           OPC_CheckChild0Type, MVT::v8i16,
/*45137*/           OPC_RecordChild1, // #2 = $lane
/*45138*/           OPC_MoveChild1,
/*45139*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45142*/           OPC_MoveParent,
/*45143*/           OPC_CheckType, MVT::v8i16,
/*45145*/           OPC_MoveParent,
/*45146*/           OPC_CheckType, MVT::v8i16,
/*45148*/           OPC_MoveParent,
/*45149*/           OPC_RecordChild2, // #3 = $src1
/*45150*/           OPC_CheckChild2Type, MVT::v8i16,
/*45152*/           OPC_CheckType, MVT::v8i16,
/*45154*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45156*/           OPC_EmitConvertToTarget, 2,
/*45158*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*45161*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*45169*/           OPC_EmitConvertToTarget, 2,
/*45171*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*45174*/           OPC_EmitInteger, MVT::i32, 14, 
/*45177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45180*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 620:iPTR, (intrinsic_wo_chain:v8i16 628:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45192*/         /*Scope*/ 65, /*->45258*/
/*45193*/           OPC_MoveChild1,
/*45194*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45197*/           OPC_RecordChild0, // #0 = $src3
/*45198*/           OPC_CheckChild0Type, MVT::v8i16,
/*45200*/           OPC_RecordChild1, // #1 = $lane
/*45201*/           OPC_MoveChild1,
/*45202*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45205*/           OPC_MoveParent,
/*45206*/           OPC_CheckType, MVT::v8i16,
/*45208*/           OPC_MoveParent,
/*45209*/           OPC_RecordChild2, // #2 = $src2
/*45210*/           OPC_CheckChild2Type, MVT::v8i16,
/*45212*/           OPC_CheckType, MVT::v8i16,
/*45214*/           OPC_MoveParent,
/*45215*/           OPC_RecordChild2, // #3 = $src1
/*45216*/           OPC_CheckChild2Type, MVT::v8i16,
/*45218*/           OPC_CheckType, MVT::v8i16,
/*45220*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45222*/           OPC_EmitConvertToTarget, 1,
/*45224*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*45227*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*45235*/           OPC_EmitConvertToTarget, 1,
/*45237*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*45240*/           OPC_EmitInteger, MVT::i32, 14, 
/*45243*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45246*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 620:iPTR, (intrinsic_wo_chain:v8i16 628:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*45258*/         0, /*End of Scope*/
/*45259*/       /*Scope*/ 72, /*->45332*/
/*45260*/         OPC_RecordChild1, // #0 = $src1
/*45261*/         OPC_CheckChild1Type, MVT::v4i32,
/*45263*/         OPC_MoveChild2,
/*45264*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45267*/         OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*45270*/         OPC_MoveChild1,
/*45271*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45274*/         OPC_RecordChild0, // #1 = $src3
/*45275*/         OPC_CheckChild0Type, MVT::v4i32,
/*45277*/         OPC_RecordChild1, // #2 = $lane
/*45278*/         OPC_MoveChild1,
/*45279*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45282*/         OPC_MoveParent,
/*45283*/         OPC_CheckType, MVT::v4i32,
/*45285*/         OPC_MoveParent,
/*45286*/         OPC_RecordChild2, // #3 = $src2
/*45287*/         OPC_CheckChild2Type, MVT::v4i32,
/*45289*/         OPC_CheckType, MVT::v4i32,
/*45291*/         OPC_MoveParent,
/*45292*/         OPC_CheckType, MVT::v4i32,
/*45294*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45296*/         OPC_EmitConvertToTarget, 2,
/*45298*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*45301*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*45309*/         OPC_EmitConvertToTarget, 2,
/*45311*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*45314*/         OPC_EmitInteger, MVT::i32, 14, 
/*45317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45320*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (intrinsic_wo_chain:v4i32 620:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 628:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                  // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45332*/       /*Scope*/ 13|128,1/*141*/, /*->45475*/
/*45334*/         OPC_MoveChild1,
/*45335*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45338*/         OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*45341*/         OPC_Scope, 65, /*->45408*/ // 2 children in Scope
/*45343*/           OPC_RecordChild1, // #0 = $src2
/*45344*/           OPC_CheckChild1Type, MVT::v4i32,
/*45346*/           OPC_MoveChild2,
/*45347*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45350*/           OPC_RecordChild0, // #1 = $src3
/*45351*/           OPC_CheckChild0Type, MVT::v4i32,
/*45353*/           OPC_RecordChild1, // #2 = $lane
/*45354*/           OPC_MoveChild1,
/*45355*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45358*/           OPC_MoveParent,
/*45359*/           OPC_CheckType, MVT::v4i32,
/*45361*/           OPC_MoveParent,
/*45362*/           OPC_CheckType, MVT::v4i32,
/*45364*/           OPC_MoveParent,
/*45365*/           OPC_RecordChild2, // #3 = $src1
/*45366*/           OPC_CheckChild2Type, MVT::v4i32,
/*45368*/           OPC_CheckType, MVT::v4i32,
/*45370*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45372*/           OPC_EmitConvertToTarget, 2,
/*45374*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*45377*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*45385*/           OPC_EmitConvertToTarget, 2,
/*45387*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*45390*/           OPC_EmitInteger, MVT::i32, 14, 
/*45393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45396*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 620:iPTR, (intrinsic_wo_chain:v4i32 628:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45408*/         /*Scope*/ 65, /*->45474*/
/*45409*/           OPC_MoveChild1,
/*45410*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45413*/           OPC_RecordChild0, // #0 = $src3
/*45414*/           OPC_CheckChild0Type, MVT::v4i32,
/*45416*/           OPC_RecordChild1, // #1 = $lane
/*45417*/           OPC_MoveChild1,
/*45418*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45421*/           OPC_MoveParent,
/*45422*/           OPC_CheckType, MVT::v4i32,
/*45424*/           OPC_MoveParent,
/*45425*/           OPC_RecordChild2, // #2 = $src2
/*45426*/           OPC_CheckChild2Type, MVT::v4i32,
/*45428*/           OPC_CheckType, MVT::v4i32,
/*45430*/           OPC_MoveParent,
/*45431*/           OPC_RecordChild2, // #3 = $src1
/*45432*/           OPC_CheckChild2Type, MVT::v4i32,
/*45434*/           OPC_CheckType, MVT::v4i32,
/*45436*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45438*/           OPC_EmitConvertToTarget, 1,
/*45440*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*45443*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*45451*/           OPC_EmitConvertToTarget, 1,
/*45453*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*45456*/           OPC_EmitInteger, MVT::i32, 14, 
/*45459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45462*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 620:iPTR, (intrinsic_wo_chain:v4i32 628:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45474*/         0, /*End of Scope*/
/*45475*/       /*Scope*/ 106|128,1/*234*/, /*->45711*/
/*45477*/         OPC_RecordChild1, // #0 = $src1
/*45478*/         OPC_Scope, 39, /*->45519*/ // 5 children in Scope
/*45480*/           OPC_CheckChild1Type, MVT::v4i16,
/*45482*/           OPC_MoveChild2,
/*45483*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45486*/           OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*45489*/           OPC_RecordChild1, // #1 = $Vn
/*45490*/           OPC_CheckChild1Type, MVT::v4i16,
/*45492*/           OPC_RecordChild2, // #2 = $Vm
/*45493*/           OPC_CheckChild2Type, MVT::v4i16,
/*45495*/           OPC_CheckType, MVT::v4i16,
/*45497*/           OPC_MoveParent,
/*45498*/           OPC_CheckType, MVT::v4i16,
/*45500*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45502*/           OPC_EmitInteger, MVT::i32, 14, 
/*45505*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45508*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i16 620:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 628:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45519*/         /*Scope*/ 39, /*->45559*/
/*45520*/           OPC_CheckChild1Type, MVT::v2i32,
/*45522*/           OPC_MoveChild2,
/*45523*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45526*/           OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*45529*/           OPC_RecordChild1, // #1 = $Vn
/*45530*/           OPC_CheckChild1Type, MVT::v2i32,
/*45532*/           OPC_RecordChild2, // #2 = $Vm
/*45533*/           OPC_CheckChild2Type, MVT::v2i32,
/*45535*/           OPC_CheckType, MVT::v2i32,
/*45537*/           OPC_MoveParent,
/*45538*/           OPC_CheckType, MVT::v2i32,
/*45540*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45542*/           OPC_EmitInteger, MVT::i32, 14, 
/*45545*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45548*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i32 620:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 628:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45559*/         /*Scope*/ 39, /*->45599*/
/*45560*/           OPC_CheckChild1Type, MVT::v8i16,
/*45562*/           OPC_MoveChild2,
/*45563*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45566*/           OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*45569*/           OPC_RecordChild1, // #1 = $Vn
/*45570*/           OPC_CheckChild1Type, MVT::v8i16,
/*45572*/           OPC_RecordChild2, // #2 = $Vm
/*45573*/           OPC_CheckChild2Type, MVT::v8i16,
/*45575*/           OPC_CheckType, MVT::v8i16,
/*45577*/           OPC_MoveParent,
/*45578*/           OPC_CheckType, MVT::v8i16,
/*45580*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45582*/           OPC_EmitInteger, MVT::i32, 14, 
/*45585*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45588*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v8i16 620:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 628:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45599*/         /*Scope*/ 72, /*->45672*/
/*45600*/           OPC_CheckChild1Type, MVT::v4i32,
/*45602*/           OPC_MoveChild2,
/*45603*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45606*/           OPC_CheckType, MVT::v4i32,
/*45608*/           OPC_Scope, 31, /*->45641*/ // 2 children in Scope
/*45610*/             OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*45613*/             OPC_RecordChild1, // #1 = $Vn
/*45614*/             OPC_CheckChild1Type, MVT::v4i32,
/*45616*/             OPC_RecordChild2, // #2 = $Vm
/*45617*/             OPC_CheckChild2Type, MVT::v4i32,
/*45619*/             OPC_MoveParent,
/*45620*/             OPC_CheckType, MVT::v4i32,
/*45622*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45624*/             OPC_EmitInteger, MVT::i32, 14, 
/*45627*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45630*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 620:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 628:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45641*/           /*Scope*/ 29, /*->45671*/
/*45642*/             OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*45645*/             OPC_RecordChild1, // #1 = $Vn
/*45646*/             OPC_CheckChild1Type, MVT::v4i16,
/*45648*/             OPC_RecordChild2, // #2 = $Vm
/*45649*/             OPC_CheckChild2Type, MVT::v4i16,
/*45651*/             OPC_MoveParent,
/*45652*/             OPC_CheckType, MVT::v4i32,
/*45654*/             OPC_EmitInteger, MVT::i32, 14, 
/*45657*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45660*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 620:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 623:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45671*/           0, /*End of Scope*/
/*45672*/         /*Scope*/ 37, /*->45710*/
/*45673*/           OPC_CheckChild1Type, MVT::v2i64,
/*45675*/           OPC_MoveChild2,
/*45676*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45679*/           OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*45682*/           OPC_RecordChild1, // #1 = $Vn
/*45683*/           OPC_CheckChild1Type, MVT::v2i32,
/*45685*/           OPC_RecordChild2, // #2 = $Vm
/*45686*/           OPC_CheckChild2Type, MVT::v2i32,
/*45688*/           OPC_CheckType, MVT::v2i64,
/*45690*/           OPC_MoveParent,
/*45691*/           OPC_CheckType, MVT::v2i64,
/*45693*/           OPC_EmitInteger, MVT::i32, 14, 
/*45696*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45699*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 620:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 623:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45710*/         0, /*End of Scope*/
/*45711*/       /*Scope*/ 81|128,1/*209*/, /*->45922*/
/*45713*/         OPC_MoveChild1,
/*45714*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45717*/         OPC_Scope, 6|128,1/*134*/, /*->45854*/ // 2 children in Scope
/*45720*/           OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*45723*/           OPC_RecordChild1, // #0 = $Vn
/*45724*/           OPC_SwitchType /*4 cases */, 30, MVT::v4i16,// ->45757
/*45727*/             OPC_CheckChild1Type, MVT::v4i16,
/*45729*/             OPC_RecordChild2, // #1 = $Vm
/*45730*/             OPC_CheckChild2Type, MVT::v4i16,
/*45732*/             OPC_MoveParent,
/*45733*/             OPC_RecordChild2, // #2 = $src1
/*45734*/             OPC_CheckChild2Type, MVT::v4i16,
/*45736*/             OPC_CheckType, MVT::v4i16,
/*45738*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45740*/             OPC_EmitInteger, MVT::i32, 14, 
/*45743*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45746*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 620:iPTR, (intrinsic_wo_chain:v4i16 628:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45757*/           /*SwitchType*/ 30, MVT::v2i32,// ->45789
/*45759*/             OPC_CheckChild1Type, MVT::v2i32,
/*45761*/             OPC_RecordChild2, // #1 = $Vm
/*45762*/             OPC_CheckChild2Type, MVT::v2i32,
/*45764*/             OPC_MoveParent,
/*45765*/             OPC_RecordChild2, // #2 = $src1
/*45766*/             OPC_CheckChild2Type, MVT::v2i32,
/*45768*/             OPC_CheckType, MVT::v2i32,
/*45770*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45772*/             OPC_EmitInteger, MVT::i32, 14, 
/*45775*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45778*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 620:iPTR, (intrinsic_wo_chain:v2i32 628:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45789*/           /*SwitchType*/ 30, MVT::v8i16,// ->45821
/*45791*/             OPC_CheckChild1Type, MVT::v8i16,
/*45793*/             OPC_RecordChild2, // #1 = $Vm
/*45794*/             OPC_CheckChild2Type, MVT::v8i16,
/*45796*/             OPC_MoveParent,
/*45797*/             OPC_RecordChild2, // #2 = $src1
/*45798*/             OPC_CheckChild2Type, MVT::v8i16,
/*45800*/             OPC_CheckType, MVT::v8i16,
/*45802*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45804*/             OPC_EmitInteger, MVT::i32, 14, 
/*45807*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45810*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 620:iPTR, (intrinsic_wo_chain:v8i16 628:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45821*/           /*SwitchType*/ 30, MVT::v4i32,// ->45853
/*45823*/             OPC_CheckChild1Type, MVT::v4i32,
/*45825*/             OPC_RecordChild2, // #1 = $Vm
/*45826*/             OPC_CheckChild2Type, MVT::v4i32,
/*45828*/             OPC_MoveParent,
/*45829*/             OPC_RecordChild2, // #2 = $src1
/*45830*/             OPC_CheckChild2Type, MVT::v4i32,
/*45832*/             OPC_CheckType, MVT::v4i32,
/*45834*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45836*/             OPC_EmitInteger, MVT::i32, 14, 
/*45839*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45842*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 620:iPTR, (intrinsic_wo_chain:v4i32 628:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45853*/           0, // EndSwitchType
/*45854*/         /*Scope*/ 66, /*->45921*/
/*45855*/           OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*45858*/           OPC_RecordChild1, // #0 = $Vn
/*45859*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i32,// ->45890
/*45862*/             OPC_CheckChild1Type, MVT::v4i16,
/*45864*/             OPC_RecordChild2, // #1 = $Vm
/*45865*/             OPC_CheckChild2Type, MVT::v4i16,
/*45867*/             OPC_MoveParent,
/*45868*/             OPC_RecordChild2, // #2 = $src1
/*45869*/             OPC_CheckChild2Type, MVT::v4i32,
/*45871*/             OPC_CheckType, MVT::v4i32,
/*45873*/             OPC_EmitInteger, MVT::i32, 14, 
/*45876*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45879*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 620:iPTR, (intrinsic_wo_chain:v4i32 623:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45890*/           /*SwitchType*/ 28, MVT::v2i64,// ->45920
/*45892*/             OPC_CheckChild1Type, MVT::v2i32,
/*45894*/             OPC_RecordChild2, // #1 = $Vm
/*45895*/             OPC_CheckChild2Type, MVT::v2i32,
/*45897*/             OPC_MoveParent,
/*45898*/             OPC_RecordChild2, // #2 = $src1
/*45899*/             OPC_CheckChild2Type, MVT::v2i64,
/*45901*/             OPC_CheckType, MVT::v2i64,
/*45903*/             OPC_EmitInteger, MVT::i32, 14, 
/*45906*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45909*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 620:iPTR, (intrinsic_wo_chain:v2i64 623:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                      // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45920*/           0, // EndSwitchType
/*45921*/         0, /*End of Scope*/
/*45922*/       /*Scope*/ 75|128,1/*203*/, /*->46127*/
/*45924*/         OPC_RecordChild1, // #0 = $Vn
/*45925*/         OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->45951
/*45928*/           OPC_CheckChild1Type, MVT::v4i16,
/*45930*/           OPC_RecordChild2, // #1 = $Vm
/*45931*/           OPC_CheckChild2Type, MVT::v4i16,
/*45933*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45935*/           OPC_EmitInteger, MVT::i32, 14, 
/*45938*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45941*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 620:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45951*/         /*SwitchType*/ 23, MVT::v2i32,// ->45976
/*45953*/           OPC_CheckChild1Type, MVT::v2i32,
/*45955*/           OPC_RecordChild2, // #1 = $Vm
/*45956*/           OPC_CheckChild2Type, MVT::v2i32,
/*45958*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45960*/           OPC_EmitInteger, MVT::i32, 14, 
/*45963*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45966*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 620:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45976*/         /*SwitchType*/ 23, MVT::v8i16,// ->46001
/*45978*/           OPC_CheckChild1Type, MVT::v8i16,
/*45980*/           OPC_RecordChild2, // #1 = $Vm
/*45981*/           OPC_CheckChild2Type, MVT::v8i16,
/*45983*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*45985*/           OPC_EmitInteger, MVT::i32, 14, 
/*45988*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45991*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 620:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46001*/         /*SwitchType*/ 23, MVT::v4i32,// ->46026
/*46003*/           OPC_CheckChild1Type, MVT::v4i32,
/*46005*/           OPC_RecordChild2, // #1 = $Vm
/*46006*/           OPC_CheckChild2Type, MVT::v4i32,
/*46008*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46010*/           OPC_EmitInteger, MVT::i32, 14, 
/*46013*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46016*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 620:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46026*/         /*SwitchType*/ 23, MVT::v8i8,// ->46051
/*46028*/           OPC_CheckChild1Type, MVT::v8i8,
/*46030*/           OPC_RecordChild2, // #1 = $Vm
/*46031*/           OPC_CheckChild2Type, MVT::v8i8,
/*46033*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46035*/           OPC_EmitInteger, MVT::i32, 14, 
/*46038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46041*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 620:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46051*/         /*SwitchType*/ 23, MVT::v16i8,// ->46076
/*46053*/           OPC_CheckChild1Type, MVT::v16i8,
/*46055*/           OPC_RecordChild2, // #1 = $Vm
/*46056*/           OPC_CheckChild2Type, MVT::v16i8,
/*46058*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46060*/           OPC_EmitInteger, MVT::i32, 14, 
/*46063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46066*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 620:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46076*/         /*SwitchType*/ 23, MVT::v1i64,// ->46101
/*46078*/           OPC_CheckChild1Type, MVT::v1i64,
/*46080*/           OPC_RecordChild2, // #1 = $Vm
/*46081*/           OPC_CheckChild2Type, MVT::v1i64,
/*46083*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46085*/           OPC_EmitInteger, MVT::i32, 14, 
/*46088*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46091*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 620:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*46101*/         /*SwitchType*/ 23, MVT::v2i64,// ->46126
/*46103*/           OPC_CheckChild1Type, MVT::v2i64,
/*46105*/           OPC_RecordChild2, // #1 = $Vm
/*46106*/           OPC_CheckChild2Type, MVT::v2i64,
/*46108*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46110*/           OPC_EmitInteger, MVT::i32, 14, 
/*46113*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46116*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 620:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46126*/         0, // EndSwitchType
/*46127*/       0, /*End of Scope*/
/*46128*/     /*Scope*/ 77|128,8/*1101*/, /*->47231*/
/*46130*/       OPC_CheckChild0Integer, 0|128,5/*640*/, 
/*46133*/       OPC_RecordChild1, // #0 = $src1
/*46134*/       OPC_Scope, 36|128,1/*164*/, /*->46301*/ // 8 children in Scope
/*46137*/         OPC_CheckChild1Type, MVT::v4i16,
/*46139*/         OPC_Scope, 6|128,1/*134*/, /*->46276*/ // 2 children in Scope
/*46142*/           OPC_MoveChild2,
/*46143*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46146*/           OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*46149*/           OPC_Scope, 46, /*->46197*/ // 3 children in Scope
/*46151*/             OPC_RecordChild1, // #1 = $Vn
/*46152*/             OPC_CheckChild1Type, MVT::v4i16,
/*46154*/             OPC_MoveChild2,
/*46155*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46158*/             OPC_RecordChild0, // #2 = $Vm
/*46159*/             OPC_CheckChild0Type, MVT::v4i16,
/*46161*/             OPC_RecordChild1, // #3 = $lane
/*46162*/             OPC_MoveChild1,
/*46163*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46166*/             OPC_MoveParent,
/*46167*/             OPC_CheckType, MVT::v4i16,
/*46169*/             OPC_MoveParent,
/*46170*/             OPC_CheckType, MVT::v4i16,
/*46172*/             OPC_MoveParent,
/*46173*/             OPC_CheckType, MVT::v4i16,
/*46175*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46177*/             OPC_EmitConvertToTarget, 3,
/*46179*/             OPC_EmitInteger, MVT::i32, 14, 
/*46182*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46185*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 640:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 628:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46197*/           /*Scope*/ 46, /*->46244*/
/*46198*/             OPC_MoveChild1,
/*46199*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46202*/             OPC_RecordChild0, // #1 = $Vm
/*46203*/             OPC_CheckChild0Type, MVT::v4i16,
/*46205*/             OPC_RecordChild1, // #2 = $lane
/*46206*/             OPC_MoveChild1,
/*46207*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46210*/             OPC_MoveParent,
/*46211*/             OPC_CheckType, MVT::v4i16,
/*46213*/             OPC_MoveParent,
/*46214*/             OPC_RecordChild2, // #3 = $Vn
/*46215*/             OPC_CheckChild2Type, MVT::v4i16,
/*46217*/             OPC_CheckType, MVT::v4i16,
/*46219*/             OPC_MoveParent,
/*46220*/             OPC_CheckType, MVT::v4i16,
/*46222*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46224*/             OPC_EmitConvertToTarget, 2,
/*46226*/             OPC_EmitInteger, MVT::i32, 14, 
/*46229*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46232*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 640:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 628:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46244*/           /*Scope*/ 30, /*->46275*/
/*46245*/             OPC_RecordChild1, // #1 = $Vn
/*46246*/             OPC_CheckChild1Type, MVT::v4i16,
/*46248*/             OPC_RecordChild2, // #2 = $Vm
/*46249*/             OPC_CheckChild2Type, MVT::v4i16,
/*46251*/             OPC_CheckType, MVT::v4i16,
/*46253*/             OPC_MoveParent,
/*46254*/             OPC_CheckType, MVT::v4i16,
/*46256*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46258*/             OPC_EmitInteger, MVT::i32, 14, 
/*46261*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46264*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 640:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 628:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46275*/           0, /*End of Scope*/
/*46276*/         /*Scope*/ 23, /*->46300*/
/*46277*/           OPC_RecordChild2, // #1 = $Vm
/*46278*/           OPC_CheckChild2Type, MVT::v4i16,
/*46280*/           OPC_CheckType, MVT::v4i16,
/*46282*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46284*/           OPC_EmitInteger, MVT::i32, 14, 
/*46287*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46290*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 640:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46300*/         0, /*End of Scope*/
/*46301*/       /*Scope*/ 36|128,1/*164*/, /*->46467*/
/*46303*/         OPC_CheckChild1Type, MVT::v2i32,
/*46305*/         OPC_Scope, 6|128,1/*134*/, /*->46442*/ // 2 children in Scope
/*46308*/           OPC_MoveChild2,
/*46309*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46312*/           OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*46315*/           OPC_Scope, 46, /*->46363*/ // 3 children in Scope
/*46317*/             OPC_RecordChild1, // #1 = $Vn
/*46318*/             OPC_CheckChild1Type, MVT::v2i32,
/*46320*/             OPC_MoveChild2,
/*46321*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46324*/             OPC_RecordChild0, // #2 = $Vm
/*46325*/             OPC_CheckChild0Type, MVT::v2i32,
/*46327*/             OPC_RecordChild1, // #3 = $lane
/*46328*/             OPC_MoveChild1,
/*46329*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46332*/             OPC_MoveParent,
/*46333*/             OPC_CheckType, MVT::v2i32,
/*46335*/             OPC_MoveParent,
/*46336*/             OPC_CheckType, MVT::v2i32,
/*46338*/             OPC_MoveParent,
/*46339*/             OPC_CheckType, MVT::v2i32,
/*46341*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46343*/             OPC_EmitConvertToTarget, 3,
/*46345*/             OPC_EmitInteger, MVT::i32, 14, 
/*46348*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46351*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 640:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 628:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46363*/           /*Scope*/ 46, /*->46410*/
/*46364*/             OPC_MoveChild1,
/*46365*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46368*/             OPC_RecordChild0, // #1 = $Vm
/*46369*/             OPC_CheckChild0Type, MVT::v2i32,
/*46371*/             OPC_RecordChild1, // #2 = $lane
/*46372*/             OPC_MoveChild1,
/*46373*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46376*/             OPC_MoveParent,
/*46377*/             OPC_CheckType, MVT::v2i32,
/*46379*/             OPC_MoveParent,
/*46380*/             OPC_RecordChild2, // #3 = $Vn
/*46381*/             OPC_CheckChild2Type, MVT::v2i32,
/*46383*/             OPC_CheckType, MVT::v2i32,
/*46385*/             OPC_MoveParent,
/*46386*/             OPC_CheckType, MVT::v2i32,
/*46388*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46390*/             OPC_EmitConvertToTarget, 2,
/*46392*/             OPC_EmitInteger, MVT::i32, 14, 
/*46395*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46398*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 640:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 628:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46410*/           /*Scope*/ 30, /*->46441*/
/*46411*/             OPC_RecordChild1, // #1 = $Vn
/*46412*/             OPC_CheckChild1Type, MVT::v2i32,
/*46414*/             OPC_RecordChild2, // #2 = $Vm
/*46415*/             OPC_CheckChild2Type, MVT::v2i32,
/*46417*/             OPC_CheckType, MVT::v2i32,
/*46419*/             OPC_MoveParent,
/*46420*/             OPC_CheckType, MVT::v2i32,
/*46422*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46424*/             OPC_EmitInteger, MVT::i32, 14, 
/*46427*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46430*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 640:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 628:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46441*/           0, /*End of Scope*/
/*46442*/         /*Scope*/ 23, /*->46466*/
/*46443*/           OPC_RecordChild2, // #1 = $Vm
/*46444*/           OPC_CheckChild2Type, MVT::v2i32,
/*46446*/           OPC_CheckType, MVT::v2i32,
/*46448*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46450*/           OPC_EmitInteger, MVT::i32, 14, 
/*46453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46456*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 640:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46466*/         0, /*End of Scope*/
/*46467*/       /*Scope*/ 69|128,2/*325*/, /*->46794*/
/*46469*/         OPC_CheckChild1Type, MVT::v4i32,
/*46471*/         OPC_Scope, 39|128,2/*295*/, /*->46769*/ // 2 children in Scope
/*46474*/           OPC_MoveChild2,
/*46475*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46478*/           OPC_Scope, 124, /*->46604*/ // 2 children in Scope
/*46480*/             OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*46483*/             OPC_Scope, 44, /*->46529*/ // 3 children in Scope
/*46485*/               OPC_RecordChild1, // #1 = $Vn
/*46486*/               OPC_CheckChild1Type, MVT::v4i16,
/*46488*/               OPC_MoveChild2,
/*46489*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46492*/               OPC_RecordChild0, // #2 = $Vm
/*46493*/               OPC_CheckChild0Type, MVT::v4i16,
/*46495*/               OPC_RecordChild1, // #3 = $lane
/*46496*/               OPC_MoveChild1,
/*46497*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46500*/               OPC_MoveParent,
/*46501*/               OPC_CheckType, MVT::v4i16,
/*46503*/               OPC_MoveParent,
/*46504*/               OPC_CheckType, MVT::v4i32,
/*46506*/               OPC_MoveParent,
/*46507*/               OPC_CheckType, MVT::v4i32,
/*46509*/               OPC_EmitConvertToTarget, 3,
/*46511*/               OPC_EmitInteger, MVT::i32, 14, 
/*46514*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46517*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 640:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 623:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46529*/             /*Scope*/ 44, /*->46574*/
/*46530*/               OPC_MoveChild1,
/*46531*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46534*/               OPC_RecordChild0, // #1 = $Vm
/*46535*/               OPC_CheckChild0Type, MVT::v4i16,
/*46537*/               OPC_RecordChild1, // #2 = $lane
/*46538*/               OPC_MoveChild1,
/*46539*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46542*/               OPC_MoveParent,
/*46543*/               OPC_CheckType, MVT::v4i16,
/*46545*/               OPC_MoveParent,
/*46546*/               OPC_RecordChild2, // #3 = $Vn
/*46547*/               OPC_CheckChild2Type, MVT::v4i16,
/*46549*/               OPC_CheckType, MVT::v4i32,
/*46551*/               OPC_MoveParent,
/*46552*/               OPC_CheckType, MVT::v4i32,
/*46554*/               OPC_EmitConvertToTarget, 2,
/*46556*/               OPC_EmitInteger, MVT::i32, 14, 
/*46559*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46562*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 640:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 623:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46574*/             /*Scope*/ 28, /*->46603*/
/*46575*/               OPC_RecordChild1, // #1 = $Vn
/*46576*/               OPC_CheckChild1Type, MVT::v4i16,
/*46578*/               OPC_RecordChild2, // #2 = $Vm
/*46579*/               OPC_CheckChild2Type, MVT::v4i16,
/*46581*/               OPC_CheckType, MVT::v4i32,
/*46583*/               OPC_MoveParent,
/*46584*/               OPC_CheckType, MVT::v4i32,
/*46586*/               OPC_EmitInteger, MVT::i32, 14, 
/*46589*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46592*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 640:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 623:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                        // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46603*/             0, /*End of Scope*/
/*46604*/           /*Scope*/ 34|128,1/*162*/, /*->46768*/
/*46606*/             OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*46609*/             OPC_Scope, 62, /*->46673*/ // 3 children in Scope
/*46611*/               OPC_RecordChild1, // #1 = $src2
/*46612*/               OPC_CheckChild1Type, MVT::v4i32,
/*46614*/               OPC_MoveChild2,
/*46615*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46618*/               OPC_RecordChild0, // #2 = $src3
/*46619*/               OPC_CheckChild0Type, MVT::v4i32,
/*46621*/               OPC_RecordChild1, // #3 = $lane
/*46622*/               OPC_MoveChild1,
/*46623*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46626*/               OPC_MoveParent,
/*46627*/               OPC_CheckType, MVT::v4i32,
/*46629*/               OPC_MoveParent,
/*46630*/               OPC_CheckType, MVT::v4i32,
/*46632*/               OPC_MoveParent,
/*46633*/               OPC_CheckType, MVT::v4i32,
/*46635*/               OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46637*/               OPC_EmitConvertToTarget, 3,
/*46639*/               OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*46642*/               OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*46650*/               OPC_EmitConvertToTarget, 3,
/*46652*/               OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*46655*/               OPC_EmitInteger, MVT::i32, 14, 
/*46658*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46661*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 640:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 628:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46673*/             /*Scope*/ 62, /*->46736*/
/*46674*/               OPC_MoveChild1,
/*46675*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46678*/               OPC_RecordChild0, // #1 = $src3
/*46679*/               OPC_CheckChild0Type, MVT::v4i32,
/*46681*/               OPC_RecordChild1, // #2 = $lane
/*46682*/               OPC_MoveChild1,
/*46683*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46686*/               OPC_MoveParent,
/*46687*/               OPC_CheckType, MVT::v4i32,
/*46689*/               OPC_MoveParent,
/*46690*/               OPC_RecordChild2, // #3 = $src2
/*46691*/               OPC_CheckChild2Type, MVT::v4i32,
/*46693*/               OPC_CheckType, MVT::v4i32,
/*46695*/               OPC_MoveParent,
/*46696*/               OPC_CheckType, MVT::v4i32,
/*46698*/               OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46700*/               OPC_EmitConvertToTarget, 2,
/*46702*/               OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*46705*/               OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*46713*/               OPC_EmitConvertToTarget, 2,
/*46715*/               OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*46718*/               OPC_EmitInteger, MVT::i32, 14, 
/*46721*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46724*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 640:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 628:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46736*/             /*Scope*/ 30, /*->46767*/
/*46737*/               OPC_RecordChild1, // #1 = $Vn
/*46738*/               OPC_CheckChild1Type, MVT::v4i32,
/*46740*/               OPC_RecordChild2, // #2 = $Vm
/*46741*/               OPC_CheckChild2Type, MVT::v4i32,
/*46743*/               OPC_CheckType, MVT::v4i32,
/*46745*/               OPC_MoveParent,
/*46746*/               OPC_CheckType, MVT::v4i32,
/*46748*/               OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46750*/               OPC_EmitInteger, MVT::i32, 14, 
/*46753*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46756*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv4i32), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 640:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 628:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                        // Dst: (VQRDMLSHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46767*/             0, /*End of Scope*/
/*46768*/           0, /*End of Scope*/
/*46769*/         /*Scope*/ 23, /*->46793*/
/*46770*/           OPC_RecordChild2, // #1 = $Vm
/*46771*/           OPC_CheckChild2Type, MVT::v4i32,
/*46773*/           OPC_CheckType, MVT::v4i32,
/*46775*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46777*/           OPC_EmitInteger, MVT::i32, 14, 
/*46780*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46783*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 640:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46793*/         0, /*End of Scope*/
/*46794*/       /*Scope*/ 30|128,1/*158*/, /*->46954*/
/*46796*/         OPC_CheckChild1Type, MVT::v2i64,
/*46798*/         OPC_Scope, 0|128,1/*128*/, /*->46929*/ // 2 children in Scope
/*46801*/           OPC_MoveChild2,
/*46802*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46805*/           OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*46808*/           OPC_Scope, 44, /*->46854*/ // 3 children in Scope
/*46810*/             OPC_RecordChild1, // #1 = $Vn
/*46811*/             OPC_CheckChild1Type, MVT::v2i32,
/*46813*/             OPC_MoveChild2,
/*46814*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46817*/             OPC_RecordChild0, // #2 = $Vm
/*46818*/             OPC_CheckChild0Type, MVT::v2i32,
/*46820*/             OPC_RecordChild1, // #3 = $lane
/*46821*/             OPC_MoveChild1,
/*46822*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46825*/             OPC_MoveParent,
/*46826*/             OPC_CheckType, MVT::v2i32,
/*46828*/             OPC_MoveParent,
/*46829*/             OPC_CheckType, MVT::v2i64,
/*46831*/             OPC_MoveParent,
/*46832*/             OPC_CheckType, MVT::v2i64,
/*46834*/             OPC_EmitConvertToTarget, 3,
/*46836*/             OPC_EmitInteger, MVT::i32, 14, 
/*46839*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46842*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 640:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 623:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46854*/           /*Scope*/ 44, /*->46899*/
/*46855*/             OPC_MoveChild1,
/*46856*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46859*/             OPC_RecordChild0, // #1 = $Vm
/*46860*/             OPC_CheckChild0Type, MVT::v2i32,
/*46862*/             OPC_RecordChild1, // #2 = $lane
/*46863*/             OPC_MoveChild1,
/*46864*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46867*/             OPC_MoveParent,
/*46868*/             OPC_CheckType, MVT::v2i32,
/*46870*/             OPC_MoveParent,
/*46871*/             OPC_RecordChild2, // #3 = $Vn
/*46872*/             OPC_CheckChild2Type, MVT::v2i32,
/*46874*/             OPC_CheckType, MVT::v2i64,
/*46876*/             OPC_MoveParent,
/*46877*/             OPC_CheckType, MVT::v2i64,
/*46879*/             OPC_EmitConvertToTarget, 2,
/*46881*/             OPC_EmitInteger, MVT::i32, 14, 
/*46884*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46887*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 640:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 623:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46899*/           /*Scope*/ 28, /*->46928*/
/*46900*/             OPC_RecordChild1, // #1 = $Vn
/*46901*/             OPC_CheckChild1Type, MVT::v2i32,
/*46903*/             OPC_RecordChild2, // #2 = $Vm
/*46904*/             OPC_CheckChild2Type, MVT::v2i32,
/*46906*/             OPC_CheckType, MVT::v2i64,
/*46908*/             OPC_MoveParent,
/*46909*/             OPC_CheckType, MVT::v2i64,
/*46911*/             OPC_EmitInteger, MVT::i32, 14, 
/*46914*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46917*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 640:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 623:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46928*/           0, /*End of Scope*/
/*46929*/         /*Scope*/ 23, /*->46953*/
/*46930*/           OPC_RecordChild2, // #1 = $Vm
/*46931*/           OPC_CheckChild2Type, MVT::v2i64,
/*46933*/           OPC_CheckType, MVT::v2i64,
/*46935*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*46937*/           OPC_EmitInteger, MVT::i32, 14, 
/*46940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46943*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 640:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46953*/         0, /*End of Scope*/
/*46954*/       /*Scope*/ 68|128,1/*196*/, /*->47152*/
/*46956*/         OPC_CheckChild1Type, MVT::v8i16,
/*46958*/         OPC_Scope, 38|128,1/*166*/, /*->47127*/ // 2 children in Scope
/*46961*/           OPC_MoveChild2,
/*46962*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46965*/           OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*46968*/           OPC_Scope, 62, /*->47032*/ // 3 children in Scope
/*46970*/             OPC_RecordChild1, // #1 = $src2
/*46971*/             OPC_CheckChild1Type, MVT::v8i16,
/*46973*/             OPC_MoveChild2,
/*46974*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46977*/             OPC_RecordChild0, // #2 = $src3
/*46978*/             OPC_CheckChild0Type, MVT::v8i16,
/*46980*/             OPC_RecordChild1, // #3 = $lane
/*46981*/             OPC_MoveChild1,
/*46982*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46985*/             OPC_MoveParent,
/*46986*/             OPC_CheckType, MVT::v8i16,
/*46988*/             OPC_MoveParent,
/*46989*/             OPC_CheckType, MVT::v8i16,
/*46991*/             OPC_MoveParent,
/*46992*/             OPC_CheckType, MVT::v8i16,
/*46994*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46996*/             OPC_EmitConvertToTarget, 3,
/*46998*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*47001*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*47009*/             OPC_EmitConvertToTarget, 3,
/*47011*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*47014*/             OPC_EmitInteger, MVT::i32, 14, 
/*47017*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47020*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 640:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 628:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47032*/           /*Scope*/ 62, /*->47095*/
/*47033*/             OPC_MoveChild1,
/*47034*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47037*/             OPC_RecordChild0, // #1 = $src3
/*47038*/             OPC_CheckChild0Type, MVT::v8i16,
/*47040*/             OPC_RecordChild1, // #2 = $lane
/*47041*/             OPC_MoveChild1,
/*47042*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47045*/             OPC_MoveParent,
/*47046*/             OPC_CheckType, MVT::v8i16,
/*47048*/             OPC_MoveParent,
/*47049*/             OPC_RecordChild2, // #3 = $src2
/*47050*/             OPC_CheckChild2Type, MVT::v8i16,
/*47052*/             OPC_CheckType, MVT::v8i16,
/*47054*/             OPC_MoveParent,
/*47055*/             OPC_CheckType, MVT::v8i16,
/*47057*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47059*/             OPC_EmitConvertToTarget, 2,
/*47061*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i16_reg
/*47064*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*47072*/             OPC_EmitConvertToTarget, 2,
/*47074*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i16_lane
/*47077*/             OPC_EmitInteger, MVT::i32, 14, 
/*47080*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47083*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 640:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 628:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47095*/           /*Scope*/ 30, /*->47126*/
/*47096*/             OPC_RecordChild1, // #1 = $Vn
/*47097*/             OPC_CheckChild1Type, MVT::v8i16,
/*47099*/             OPC_RecordChild2, // #2 = $Vm
/*47100*/             OPC_CheckChild2Type, MVT::v8i16,
/*47102*/             OPC_CheckType, MVT::v8i16,
/*47104*/             OPC_MoveParent,
/*47105*/             OPC_CheckType, MVT::v8i16,
/*47107*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*47109*/             OPC_EmitInteger, MVT::i32, 14, 
/*47112*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47115*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 640:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 628:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47126*/           0, /*End of Scope*/
/*47127*/         /*Scope*/ 23, /*->47151*/
/*47128*/           OPC_RecordChild2, // #1 = $Vm
/*47129*/           OPC_CheckChild2Type, MVT::v8i16,
/*47131*/           OPC_CheckType, MVT::v8i16,
/*47133*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47135*/           OPC_EmitInteger, MVT::i32, 14, 
/*47138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47141*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 640:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47151*/         0, /*End of Scope*/
/*47152*/       /*Scope*/ 25, /*->47178*/
/*47153*/         OPC_CheckChild1Type, MVT::v8i8,
/*47155*/         OPC_RecordChild2, // #1 = $Vm
/*47156*/         OPC_CheckChild2Type, MVT::v8i8,
/*47158*/         OPC_CheckType, MVT::v8i8,
/*47160*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47162*/         OPC_EmitInteger, MVT::i32, 14, 
/*47165*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47168*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 640:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*47178*/       /*Scope*/ 25, /*->47204*/
/*47179*/         OPC_CheckChild1Type, MVT::v16i8,
/*47181*/         OPC_RecordChild2, // #1 = $Vm
/*47182*/         OPC_CheckChild2Type, MVT::v16i8,
/*47184*/         OPC_CheckType, MVT::v16i8,
/*47186*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47188*/         OPC_EmitInteger, MVT::i32, 14, 
/*47191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47194*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 640:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*47204*/       /*Scope*/ 25, /*->47230*/
/*47205*/         OPC_CheckChild1Type, MVT::v1i64,
/*47207*/         OPC_RecordChild2, // #1 = $Vm
/*47208*/         OPC_CheckChild2Type, MVT::v1i64,
/*47210*/         OPC_CheckType, MVT::v1i64,
/*47212*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47214*/         OPC_EmitInteger, MVT::i32, 14, 
/*47217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47220*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 640:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*47230*/       0, /*End of Scope*/
/*47231*/     /*Scope*/ 17|128,5/*657*/, /*->47890*/
/*47233*/       OPC_CheckChild0Integer, 110|128,4/*622*/, 
/*47236*/       OPC_Scope, 43|128,1/*171*/, /*->47410*/ // 5 children in Scope
/*47239*/         OPC_RecordChild1, // #0 = $Vn
/*47240*/         OPC_Scope, 41, /*->47283*/ // 4 children in Scope
/*47242*/           OPC_CheckChild1Type, MVT::v4i16,
/*47244*/           OPC_MoveChild2,
/*47245*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47248*/           OPC_RecordChild0, // #1 = $Vm
/*47249*/           OPC_CheckChild0Type, MVT::v4i16,
/*47251*/           OPC_RecordChild1, // #2 = $lane
/*47252*/           OPC_MoveChild1,
/*47253*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47256*/           OPC_MoveParent,
/*47257*/           OPC_CheckType, MVT::v4i16,
/*47259*/           OPC_MoveParent,
/*47260*/           OPC_CheckType, MVT::v4i16,
/*47262*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47264*/           OPC_EmitConvertToTarget, 2,
/*47266*/           OPC_EmitInteger, MVT::i32, 14, 
/*47269*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47272*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 622:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47283*/         /*Scope*/ 41, /*->47325*/
/*47284*/           OPC_CheckChild1Type, MVT::v2i32,
/*47286*/           OPC_MoveChild2,
/*47287*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47290*/           OPC_RecordChild0, // #1 = $Vm
/*47291*/           OPC_CheckChild0Type, MVT::v2i32,
/*47293*/           OPC_RecordChild1, // #2 = $lane
/*47294*/           OPC_MoveChild1,
/*47295*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47298*/           OPC_MoveParent,
/*47299*/           OPC_CheckType, MVT::v2i32,
/*47301*/           OPC_MoveParent,
/*47302*/           OPC_CheckType, MVT::v2i32,
/*47304*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47306*/           OPC_EmitConvertToTarget, 2,
/*47308*/           OPC_EmitInteger, MVT::i32, 14, 
/*47311*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47314*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 622:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47325*/         /*Scope*/ 41, /*->47367*/
/*47326*/           OPC_CheckChild1Type, MVT::v8i16,
/*47328*/           OPC_MoveChild2,
/*47329*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47332*/           OPC_RecordChild0, // #1 = $Vm
/*47333*/           OPC_CheckChild0Type, MVT::v4i16,
/*47335*/           OPC_RecordChild1, // #2 = $lane
/*47336*/           OPC_MoveChild1,
/*47337*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47340*/           OPC_MoveParent,
/*47341*/           OPC_CheckType, MVT::v8i16,
/*47343*/           OPC_MoveParent,
/*47344*/           OPC_CheckType, MVT::v8i16,
/*47346*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47348*/           OPC_EmitConvertToTarget, 2,
/*47350*/           OPC_EmitInteger, MVT::i32, 14, 
/*47353*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47356*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 622:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47367*/         /*Scope*/ 41, /*->47409*/
/*47368*/           OPC_CheckChild1Type, MVT::v4i32,
/*47370*/           OPC_MoveChild2,
/*47371*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47374*/           OPC_RecordChild0, // #1 = $Vm
/*47375*/           OPC_CheckChild0Type, MVT::v2i32,
/*47377*/           OPC_RecordChild1, // #2 = $lane
/*47378*/           OPC_MoveChild1,
/*47379*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47382*/           OPC_MoveParent,
/*47383*/           OPC_CheckType, MVT::v4i32,
/*47385*/           OPC_MoveParent,
/*47386*/           OPC_CheckType, MVT::v4i32,
/*47388*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47390*/           OPC_EmitConvertToTarget, 2,
/*47392*/           OPC_EmitInteger, MVT::i32, 14, 
/*47395*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47398*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 622:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47409*/         0, /*End of Scope*/
/*47410*/       /*Scope*/ 17|128,1/*145*/, /*->47557*/
/*47412*/         OPC_MoveChild1,
/*47413*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47416*/         OPC_RecordChild0, // #0 = $Vm
/*47417*/         OPC_Scope, 68, /*->47487*/ // 2 children in Scope
/*47419*/           OPC_CheckChild0Type, MVT::v4i16,
/*47421*/           OPC_RecordChild1, // #1 = $lane
/*47422*/           OPC_MoveChild1,
/*47423*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47426*/           OPC_MoveParent,
/*47427*/           OPC_SwitchType /*2 cases */, 27, MVT::v4i16,// ->47457
/*47430*/             OPC_MoveParent,
/*47431*/             OPC_RecordChild2, // #2 = $Vn
/*47432*/             OPC_CheckChild2Type, MVT::v4i16,
/*47434*/             OPC_CheckType, MVT::v4i16,
/*47436*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47438*/             OPC_EmitConvertToTarget, 1,
/*47440*/             OPC_EmitInteger, MVT::i32, 14, 
/*47443*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47446*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 622:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47457*/           /*SwitchType*/ 27, MVT::v8i16,// ->47486
/*47459*/             OPC_MoveParent,
/*47460*/             OPC_RecordChild2, // #2 = $Vn
/*47461*/             OPC_CheckChild2Type, MVT::v8i16,
/*47463*/             OPC_CheckType, MVT::v8i16,
/*47465*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47467*/             OPC_EmitConvertToTarget, 1,
/*47469*/             OPC_EmitInteger, MVT::i32, 14, 
/*47472*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47475*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 622:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47486*/           0, // EndSwitchType
/*47487*/         /*Scope*/ 68, /*->47556*/
/*47488*/           OPC_CheckChild0Type, MVT::v2i32,
/*47490*/           OPC_RecordChild1, // #1 = $lane
/*47491*/           OPC_MoveChild1,
/*47492*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47495*/           OPC_MoveParent,
/*47496*/           OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->47526
/*47499*/             OPC_MoveParent,
/*47500*/             OPC_RecordChild2, // #2 = $Vn
/*47501*/             OPC_CheckChild2Type, MVT::v2i32,
/*47503*/             OPC_CheckType, MVT::v2i32,
/*47505*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47507*/             OPC_EmitConvertToTarget, 1,
/*47509*/             OPC_EmitInteger, MVT::i32, 14, 
/*47512*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47515*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 622:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47526*/           /*SwitchType*/ 27, MVT::v4i32,// ->47555
/*47528*/             OPC_MoveParent,
/*47529*/             OPC_RecordChild2, // #2 = $Vn
/*47530*/             OPC_CheckChild2Type, MVT::v4i32,
/*47532*/             OPC_CheckType, MVT::v4i32,
/*47534*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47536*/             OPC_EmitConvertToTarget, 1,
/*47538*/             OPC_EmitInteger, MVT::i32, 14, 
/*47541*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47544*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 622:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47555*/           0, // EndSwitchType
/*47556*/         0, /*End of Scope*/
/*47557*/       /*Scope*/ 115, /*->47673*/
/*47558*/         OPC_RecordChild1, // #0 = $src1
/*47559*/         OPC_Scope, 55, /*->47616*/ // 2 children in Scope
/*47561*/           OPC_CheckChild1Type, MVT::v8i16,
/*47563*/           OPC_MoveChild2,
/*47564*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47567*/           OPC_RecordChild0, // #1 = $src2
/*47568*/           OPC_CheckChild0Type, MVT::v8i16,
/*47570*/           OPC_RecordChild1, // #2 = $lane
/*47571*/           OPC_MoveChild1,
/*47572*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47575*/           OPC_MoveParent,
/*47576*/           OPC_CheckType, MVT::v8i16,
/*47578*/           OPC_MoveParent,
/*47579*/           OPC_CheckType, MVT::v8i16,
/*47581*/           OPC_EmitConvertToTarget, 2,
/*47583*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*47586*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*47594*/           OPC_EmitConvertToTarget, 2,
/*47596*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*47599*/           OPC_EmitInteger, MVT::i32, 14, 
/*47602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47605*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 622:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47616*/         /*Scope*/ 55, /*->47672*/
/*47617*/           OPC_CheckChild1Type, MVT::v4i32,
/*47619*/           OPC_MoveChild2,
/*47620*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47623*/           OPC_RecordChild0, // #1 = $src2
/*47624*/           OPC_CheckChild0Type, MVT::v4i32,
/*47626*/           OPC_RecordChild1, // #2 = $lane
/*47627*/           OPC_MoveChild1,
/*47628*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47631*/           OPC_MoveParent,
/*47632*/           OPC_CheckType, MVT::v4i32,
/*47634*/           OPC_MoveParent,
/*47635*/           OPC_CheckType, MVT::v4i32,
/*47637*/           OPC_EmitConvertToTarget, 2,
/*47639*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*47642*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*47650*/           OPC_EmitConvertToTarget, 2,
/*47652*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*47655*/           OPC_EmitInteger, MVT::i32, 14, 
/*47658*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47661*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 622:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47672*/         0, /*End of Scope*/
/*47673*/       /*Scope*/ 111, /*->47785*/
/*47674*/         OPC_MoveChild1,
/*47675*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47678*/         OPC_RecordChild0, // #0 = $src2
/*47679*/         OPC_Scope, 51, /*->47732*/ // 2 children in Scope
/*47681*/           OPC_CheckChild0Type, MVT::v8i16,
/*47683*/           OPC_RecordChild1, // #1 = $lane
/*47684*/           OPC_MoveChild1,
/*47685*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47688*/           OPC_MoveParent,
/*47689*/           OPC_CheckType, MVT::v8i16,
/*47691*/           OPC_MoveParent,
/*47692*/           OPC_RecordChild2, // #2 = $src1
/*47693*/           OPC_CheckChild2Type, MVT::v8i16,
/*47695*/           OPC_CheckType, MVT::v8i16,
/*47697*/           OPC_EmitConvertToTarget, 1,
/*47699*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*47702*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*47710*/           OPC_EmitConvertToTarget, 1,
/*47712*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*47715*/           OPC_EmitInteger, MVT::i32, 14, 
/*47718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47721*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 622:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47732*/         /*Scope*/ 51, /*->47784*/
/*47733*/           OPC_CheckChild0Type, MVT::v4i32,
/*47735*/           OPC_RecordChild1, // #1 = $lane
/*47736*/           OPC_MoveChild1,
/*47737*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47740*/           OPC_MoveParent,
/*47741*/           OPC_CheckType, MVT::v4i32,
/*47743*/           OPC_MoveParent,
/*47744*/           OPC_RecordChild2, // #2 = $src1
/*47745*/           OPC_CheckChild2Type, MVT::v4i32,
/*47747*/           OPC_CheckType, MVT::v4i32,
/*47749*/           OPC_EmitConvertToTarget, 1,
/*47751*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*47754*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*47762*/           OPC_EmitConvertToTarget, 1,
/*47764*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*47767*/           OPC_EmitInteger, MVT::i32, 14, 
/*47770*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47773*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 622:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47784*/         0, /*End of Scope*/
/*47785*/       /*Scope*/ 103, /*->47889*/
/*47786*/         OPC_RecordChild1, // #0 = $Vn
/*47787*/         OPC_SwitchType /*4 cases */, 23, MVT::v4i16,// ->47813
/*47790*/           OPC_CheckChild1Type, MVT::v4i16,
/*47792*/           OPC_RecordChild2, // #1 = $Vm
/*47793*/           OPC_CheckChild2Type, MVT::v4i16,
/*47795*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47797*/           OPC_EmitInteger, MVT::i32, 14, 
/*47800*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47803*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 622:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47813*/         /*SwitchType*/ 23, MVT::v2i32,// ->47838
/*47815*/           OPC_CheckChild1Type, MVT::v2i32,
/*47817*/           OPC_RecordChild2, // #1 = $Vm
/*47818*/           OPC_CheckChild2Type, MVT::v2i32,
/*47820*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47822*/           OPC_EmitInteger, MVT::i32, 14, 
/*47825*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47828*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 622:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47838*/         /*SwitchType*/ 23, MVT::v8i16,// ->47863
/*47840*/           OPC_CheckChild1Type, MVT::v8i16,
/*47842*/           OPC_RecordChild2, // #1 = $Vm
/*47843*/           OPC_CheckChild2Type, MVT::v8i16,
/*47845*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47847*/           OPC_EmitInteger, MVT::i32, 14, 
/*47850*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47853*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 622:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47863*/         /*SwitchType*/ 23, MVT::v4i32,// ->47888
/*47865*/           OPC_CheckChild1Type, MVT::v4i32,
/*47867*/           OPC_RecordChild2, // #1 = $Vm
/*47868*/           OPC_CheckChild2Type, MVT::v4i32,
/*47870*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47872*/           OPC_EmitInteger, MVT::i32, 14, 
/*47875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47878*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 622:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47888*/         0, // EndSwitchType
/*47889*/       0, /*End of Scope*/
/*47890*/     /*Scope*/ 17|128,5/*657*/, /*->48549*/
/*47892*/       OPC_CheckChild0Integer, 116|128,4/*628*/, 
/*47895*/       OPC_Scope, 43|128,1/*171*/, /*->48069*/ // 5 children in Scope
/*47898*/         OPC_RecordChild1, // #0 = $Vn
/*47899*/         OPC_Scope, 41, /*->47942*/ // 4 children in Scope
/*47901*/           OPC_CheckChild1Type, MVT::v4i16,
/*47903*/           OPC_MoveChild2,
/*47904*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47907*/           OPC_RecordChild0, // #1 = $Vm
/*47908*/           OPC_CheckChild0Type, MVT::v4i16,
/*47910*/           OPC_RecordChild1, // #2 = $lane
/*47911*/           OPC_MoveChild1,
/*47912*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47915*/           OPC_MoveParent,
/*47916*/           OPC_CheckType, MVT::v4i16,
/*47918*/           OPC_MoveParent,
/*47919*/           OPC_CheckType, MVT::v4i16,
/*47921*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47923*/           OPC_EmitConvertToTarget, 2,
/*47925*/           OPC_EmitInteger, MVT::i32, 14, 
/*47928*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47931*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 628:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47942*/         /*Scope*/ 41, /*->47984*/
/*47943*/           OPC_CheckChild1Type, MVT::v2i32,
/*47945*/           OPC_MoveChild2,
/*47946*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47949*/           OPC_RecordChild0, // #1 = $Vm
/*47950*/           OPC_CheckChild0Type, MVT::v2i32,
/*47952*/           OPC_RecordChild1, // #2 = $lane
/*47953*/           OPC_MoveChild1,
/*47954*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47957*/           OPC_MoveParent,
/*47958*/           OPC_CheckType, MVT::v2i32,
/*47960*/           OPC_MoveParent,
/*47961*/           OPC_CheckType, MVT::v2i32,
/*47963*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*47965*/           OPC_EmitConvertToTarget, 2,
/*47967*/           OPC_EmitInteger, MVT::i32, 14, 
/*47970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47973*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 628:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47984*/         /*Scope*/ 41, /*->48026*/
/*47985*/           OPC_CheckChild1Type, MVT::v8i16,
/*47987*/           OPC_MoveChild2,
/*47988*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47991*/           OPC_RecordChild0, // #1 = $Vm
/*47992*/           OPC_CheckChild0Type, MVT::v4i16,
/*47994*/           OPC_RecordChild1, // #2 = $lane
/*47995*/           OPC_MoveChild1,
/*47996*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47999*/           OPC_MoveParent,
/*48000*/           OPC_CheckType, MVT::v8i16,
/*48002*/           OPC_MoveParent,
/*48003*/           OPC_CheckType, MVT::v8i16,
/*48005*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48007*/           OPC_EmitConvertToTarget, 2,
/*48009*/           OPC_EmitInteger, MVT::i32, 14, 
/*48012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48015*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 628:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48026*/         /*Scope*/ 41, /*->48068*/
/*48027*/           OPC_CheckChild1Type, MVT::v4i32,
/*48029*/           OPC_MoveChild2,
/*48030*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48033*/           OPC_RecordChild0, // #1 = $Vm
/*48034*/           OPC_CheckChild0Type, MVT::v2i32,
/*48036*/           OPC_RecordChild1, // #2 = $lane
/*48037*/           OPC_MoveChild1,
/*48038*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48041*/           OPC_MoveParent,
/*48042*/           OPC_CheckType, MVT::v4i32,
/*48044*/           OPC_MoveParent,
/*48045*/           OPC_CheckType, MVT::v4i32,
/*48047*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48049*/           OPC_EmitConvertToTarget, 2,
/*48051*/           OPC_EmitInteger, MVT::i32, 14, 
/*48054*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48057*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 628:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48068*/         0, /*End of Scope*/
/*48069*/       /*Scope*/ 17|128,1/*145*/, /*->48216*/
/*48071*/         OPC_MoveChild1,
/*48072*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48075*/         OPC_RecordChild0, // #0 = $Vm
/*48076*/         OPC_Scope, 68, /*->48146*/ // 2 children in Scope
/*48078*/           OPC_CheckChild0Type, MVT::v4i16,
/*48080*/           OPC_RecordChild1, // #1 = $lane
/*48081*/           OPC_MoveChild1,
/*48082*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48085*/           OPC_MoveParent,
/*48086*/           OPC_SwitchType /*2 cases */, 27, MVT::v4i16,// ->48116
/*48089*/             OPC_MoveParent,
/*48090*/             OPC_RecordChild2, // #2 = $Vn
/*48091*/             OPC_CheckChild2Type, MVT::v4i16,
/*48093*/             OPC_CheckType, MVT::v4i16,
/*48095*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48097*/             OPC_EmitConvertToTarget, 1,
/*48099*/             OPC_EmitInteger, MVT::i32, 14, 
/*48102*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48105*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 628:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48116*/           /*SwitchType*/ 27, MVT::v8i16,// ->48145
/*48118*/             OPC_MoveParent,
/*48119*/             OPC_RecordChild2, // #2 = $Vn
/*48120*/             OPC_CheckChild2Type, MVT::v8i16,
/*48122*/             OPC_CheckType, MVT::v8i16,
/*48124*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48126*/             OPC_EmitConvertToTarget, 1,
/*48128*/             OPC_EmitInteger, MVT::i32, 14, 
/*48131*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48134*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 628:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48145*/           0, // EndSwitchType
/*48146*/         /*Scope*/ 68, /*->48215*/
/*48147*/           OPC_CheckChild0Type, MVT::v2i32,
/*48149*/           OPC_RecordChild1, // #1 = $lane
/*48150*/           OPC_MoveChild1,
/*48151*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48154*/           OPC_MoveParent,
/*48155*/           OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->48185
/*48158*/             OPC_MoveParent,
/*48159*/             OPC_RecordChild2, // #2 = $Vn
/*48160*/             OPC_CheckChild2Type, MVT::v2i32,
/*48162*/             OPC_CheckType, MVT::v2i32,
/*48164*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48166*/             OPC_EmitConvertToTarget, 1,
/*48168*/             OPC_EmitInteger, MVT::i32, 14, 
/*48171*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48174*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 628:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48185*/           /*SwitchType*/ 27, MVT::v4i32,// ->48214
/*48187*/             OPC_MoveParent,
/*48188*/             OPC_RecordChild2, // #2 = $Vn
/*48189*/             OPC_CheckChild2Type, MVT::v4i32,
/*48191*/             OPC_CheckType, MVT::v4i32,
/*48193*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48195*/             OPC_EmitConvertToTarget, 1,
/*48197*/             OPC_EmitInteger, MVT::i32, 14, 
/*48200*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48203*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 628:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48214*/           0, // EndSwitchType
/*48215*/         0, /*End of Scope*/
/*48216*/       /*Scope*/ 115, /*->48332*/
/*48217*/         OPC_RecordChild1, // #0 = $src1
/*48218*/         OPC_Scope, 55, /*->48275*/ // 2 children in Scope
/*48220*/           OPC_CheckChild1Type, MVT::v8i16,
/*48222*/           OPC_MoveChild2,
/*48223*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48226*/           OPC_RecordChild0, // #1 = $src2
/*48227*/           OPC_CheckChild0Type, MVT::v8i16,
/*48229*/           OPC_RecordChild1, // #2 = $lane
/*48230*/           OPC_MoveChild1,
/*48231*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48234*/           OPC_MoveParent,
/*48235*/           OPC_CheckType, MVT::v8i16,
/*48237*/           OPC_MoveParent,
/*48238*/           OPC_CheckType, MVT::v8i16,
/*48240*/           OPC_EmitConvertToTarget, 2,
/*48242*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*48245*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*48253*/           OPC_EmitConvertToTarget, 2,
/*48255*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*48258*/           OPC_EmitInteger, MVT::i32, 14, 
/*48261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48264*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 628:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48275*/         /*Scope*/ 55, /*->48331*/
/*48276*/           OPC_CheckChild1Type, MVT::v4i32,
/*48278*/           OPC_MoveChild2,
/*48279*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48282*/           OPC_RecordChild0, // #1 = $src2
/*48283*/           OPC_CheckChild0Type, MVT::v4i32,
/*48285*/           OPC_RecordChild1, // #2 = $lane
/*48286*/           OPC_MoveChild1,
/*48287*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48290*/           OPC_MoveParent,
/*48291*/           OPC_CheckType, MVT::v4i32,
/*48293*/           OPC_MoveParent,
/*48294*/           OPC_CheckType, MVT::v4i32,
/*48296*/           OPC_EmitConvertToTarget, 2,
/*48298*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*48301*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*48309*/           OPC_EmitConvertToTarget, 2,
/*48311*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*48314*/           OPC_EmitInteger, MVT::i32, 14, 
/*48317*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48320*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 628:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48331*/         0, /*End of Scope*/
/*48332*/       /*Scope*/ 111, /*->48444*/
/*48333*/         OPC_MoveChild1,
/*48334*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48337*/         OPC_RecordChild0, // #0 = $src2
/*48338*/         OPC_Scope, 51, /*->48391*/ // 2 children in Scope
/*48340*/           OPC_CheckChild0Type, MVT::v8i16,
/*48342*/           OPC_RecordChild1, // #1 = $lane
/*48343*/           OPC_MoveChild1,
/*48344*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48347*/           OPC_MoveParent,
/*48348*/           OPC_CheckType, MVT::v8i16,
/*48350*/           OPC_MoveParent,
/*48351*/           OPC_RecordChild2, // #2 = $src1
/*48352*/           OPC_CheckChild2Type, MVT::v8i16,
/*48354*/           OPC_CheckType, MVT::v8i16,
/*48356*/           OPC_EmitConvertToTarget, 1,
/*48358*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*48361*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*48369*/           OPC_EmitConvertToTarget, 1,
/*48371*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*48374*/           OPC_EmitInteger, MVT::i32, 14, 
/*48377*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48380*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 628:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*48391*/         /*Scope*/ 51, /*->48443*/
/*48392*/           OPC_CheckChild0Type, MVT::v4i32,
/*48394*/           OPC_RecordChild1, // #1 = $lane
/*48395*/           OPC_MoveChild1,
/*48396*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48399*/           OPC_MoveParent,
/*48400*/           OPC_CheckType, MVT::v4i32,
/*48402*/           OPC_MoveParent,
/*48403*/           OPC_RecordChild2, // #2 = $src1
/*48404*/           OPC_CheckChild2Type, MVT::v4i32,
/*48406*/           OPC_CheckType, MVT::v4i32,
/*48408*/           OPC_EmitConvertToTarget, 1,
/*48410*/           OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*48413*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*48421*/           OPC_EmitConvertToTarget, 1,
/*48423*/           OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*48426*/           OPC_EmitInteger, MVT::i32, 14, 
/*48429*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48432*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 628:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*48443*/         0, /*End of Scope*/
/*48444*/       /*Scope*/ 103, /*->48548*/
/*48445*/         OPC_RecordChild1, // #0 = $Vn
/*48446*/         OPC_SwitchType /*4 cases */, 23, MVT::v4i16,// ->48472
/*48449*/           OPC_CheckChild1Type, MVT::v4i16,
/*48451*/           OPC_RecordChild2, // #1 = $Vm
/*48452*/           OPC_CheckChild2Type, MVT::v4i16,
/*48454*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48456*/           OPC_EmitInteger, MVT::i32, 14, 
/*48459*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48462*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 628:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48472*/         /*SwitchType*/ 23, MVT::v2i32,// ->48497
/*48474*/           OPC_CheckChild1Type, MVT::v2i32,
/*48476*/           OPC_RecordChild2, // #1 = $Vm
/*48477*/           OPC_CheckChild2Type, MVT::v2i32,
/*48479*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48481*/           OPC_EmitInteger, MVT::i32, 14, 
/*48484*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48487*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 628:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48497*/         /*SwitchType*/ 23, MVT::v8i16,// ->48522
/*48499*/           OPC_CheckChild1Type, MVT::v8i16,
/*48501*/           OPC_RecordChild2, // #1 = $Vm
/*48502*/           OPC_CheckChild2Type, MVT::v8i16,
/*48504*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48506*/           OPC_EmitInteger, MVT::i32, 14, 
/*48509*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48512*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 628:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48522*/         /*SwitchType*/ 23, MVT::v4i32,// ->48547
/*48524*/           OPC_CheckChild1Type, MVT::v4i32,
/*48526*/           OPC_RecordChild2, // #1 = $Vm
/*48527*/           OPC_CheckChild2Type, MVT::v4i32,
/*48529*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48531*/           OPC_EmitInteger, MVT::i32, 14, 
/*48534*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48537*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 628:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48547*/         0, // EndSwitchType
/*48548*/       0, /*End of Scope*/
/*48549*/     /*Scope*/ 103|128,1/*231*/, /*->48782*/
/*48551*/       OPC_CheckChild0Integer, 111|128,4/*623*/, 
/*48554*/       OPC_Scope, 87, /*->48643*/ // 3 children in Scope
/*48556*/         OPC_RecordChild1, // #0 = $Vn
/*48557*/         OPC_Scope, 41, /*->48600*/ // 2 children in Scope
/*48559*/           OPC_CheckChild1Type, MVT::v4i16,
/*48561*/           OPC_MoveChild2,
/*48562*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48565*/           OPC_RecordChild0, // #1 = $Vm
/*48566*/           OPC_CheckChild0Type, MVT::v4i16,
/*48568*/           OPC_RecordChild1, // #2 = $lane
/*48569*/           OPC_MoveChild1,
/*48570*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48573*/           OPC_MoveParent,
/*48574*/           OPC_CheckType, MVT::v4i16,
/*48576*/           OPC_MoveParent,
/*48577*/           OPC_CheckType, MVT::v4i32,
/*48579*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48581*/           OPC_EmitConvertToTarget, 2,
/*48583*/           OPC_EmitInteger, MVT::i32, 14, 
/*48586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48589*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 623:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48600*/         /*Scope*/ 41, /*->48642*/
/*48601*/           OPC_CheckChild1Type, MVT::v2i32,
/*48603*/           OPC_MoveChild2,
/*48604*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48607*/           OPC_RecordChild0, // #1 = $Vm
/*48608*/           OPC_CheckChild0Type, MVT::v2i32,
/*48610*/           OPC_RecordChild1, // #2 = $lane
/*48611*/           OPC_MoveChild1,
/*48612*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48615*/           OPC_MoveParent,
/*48616*/           OPC_CheckType, MVT::v2i32,
/*48618*/           OPC_MoveParent,
/*48619*/           OPC_CheckType, MVT::v2i64,
/*48621*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48623*/           OPC_EmitConvertToTarget, 2,
/*48625*/           OPC_EmitInteger, MVT::i32, 14, 
/*48628*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48631*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 623:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48642*/         0, /*End of Scope*/
/*48643*/       /*Scope*/ 83, /*->48727*/
/*48644*/         OPC_MoveChild1,
/*48645*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*48648*/         OPC_RecordChild0, // #0 = $Vm
/*48649*/         OPC_Scope, 37, /*->48688*/ // 2 children in Scope
/*48651*/           OPC_CheckChild0Type, MVT::v4i16,
/*48653*/           OPC_RecordChild1, // #1 = $lane
/*48654*/           OPC_MoveChild1,
/*48655*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48658*/           OPC_MoveParent,
/*48659*/           OPC_CheckType, MVT::v4i16,
/*48661*/           OPC_MoveParent,
/*48662*/           OPC_RecordChild2, // #2 = $Vn
/*48663*/           OPC_CheckChild2Type, MVT::v4i16,
/*48665*/           OPC_CheckType, MVT::v4i32,
/*48667*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48669*/           OPC_EmitConvertToTarget, 1,
/*48671*/           OPC_EmitInteger, MVT::i32, 14, 
/*48674*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48677*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 623:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48688*/         /*Scope*/ 37, /*->48726*/
/*48689*/           OPC_CheckChild0Type, MVT::v2i32,
/*48691*/           OPC_RecordChild1, // #1 = $lane
/*48692*/           OPC_MoveChild1,
/*48693*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48696*/           OPC_MoveParent,
/*48697*/           OPC_CheckType, MVT::v2i32,
/*48699*/           OPC_MoveParent,
/*48700*/           OPC_RecordChild2, // #2 = $Vn
/*48701*/           OPC_CheckChild2Type, MVT::v2i32,
/*48703*/           OPC_CheckType, MVT::v2i64,
/*48705*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48707*/           OPC_EmitConvertToTarget, 1,
/*48709*/           OPC_EmitInteger, MVT::i32, 14, 
/*48712*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48715*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 623:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48726*/         0, /*End of Scope*/
/*48727*/       /*Scope*/ 53, /*->48781*/
/*48728*/         OPC_RecordChild1, // #0 = $Vn
/*48729*/         OPC_SwitchType /*2 cases */, 23, MVT::v4i32,// ->48755
/*48732*/           OPC_CheckChild1Type, MVT::v4i16,
/*48734*/           OPC_RecordChild2, // #1 = $Vm
/*48735*/           OPC_CheckChild2Type, MVT::v4i16,
/*48737*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48739*/           OPC_EmitInteger, MVT::i32, 14, 
/*48742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48745*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 623:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48755*/         /*SwitchType*/ 23, MVT::v2i64,// ->48780
/*48757*/           OPC_CheckChild1Type, MVT::v2i32,
/*48759*/           OPC_RecordChild2, // #1 = $Vm
/*48760*/           OPC_CheckChild2Type, MVT::v2i32,
/*48762*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48764*/           OPC_EmitInteger, MVT::i32, 14, 
/*48767*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48770*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 623:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48780*/         0, // EndSwitchType
/*48781*/       0, /*End of Scope*/
/*48782*/     /*Scope*/ 2|128,1/*130*/, /*->48914*/
/*48784*/       OPC_CheckChild0Integer, 65|128,4/*577*/, 
/*48787*/       OPC_RecordChild1, // #0 = $Vm
/*48788*/       OPC_Scope, 30, /*->48820*/ // 4 children in Scope
/*48790*/         OPC_CheckChild1Type, MVT::v2f32,
/*48792*/         OPC_RecordChild2, // #1 = $SIMM
/*48793*/         OPC_MoveChild2,
/*48794*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48797*/         OPC_MoveParent,
/*48798*/         OPC_CheckType, MVT::v2i32,
/*48800*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48802*/         OPC_EmitConvertToTarget, 1,
/*48804*/         OPC_EmitInteger, MVT::i32, 14, 
/*48807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48810*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 577:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48820*/       /*Scope*/ 30, /*->48851*/
/*48821*/         OPC_CheckChild1Type, MVT::v4f16,
/*48823*/         OPC_RecordChild2, // #1 = $SIMM
/*48824*/         OPC_MoveChild2,
/*48825*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48828*/         OPC_MoveParent,
/*48829*/         OPC_CheckType, MVT::v4i16,
/*48831*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48833*/         OPC_EmitConvertToTarget, 1,
/*48835*/         OPC_EmitInteger, MVT::i32, 14, 
/*48838*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48841*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xsd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 577:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsd:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*48851*/       /*Scope*/ 30, /*->48882*/
/*48852*/         OPC_CheckChild1Type, MVT::v4f32,
/*48854*/         OPC_RecordChild2, // #1 = $SIMM
/*48855*/         OPC_MoveChild2,
/*48856*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48859*/         OPC_MoveParent,
/*48860*/         OPC_CheckType, MVT::v4i32,
/*48862*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48864*/         OPC_EmitConvertToTarget, 1,
/*48866*/         OPC_EmitInteger, MVT::i32, 14, 
/*48869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48872*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 577:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48882*/       /*Scope*/ 30, /*->48913*/
/*48883*/         OPC_CheckChild1Type, MVT::v8f16,
/*48885*/         OPC_RecordChild2, // #1 = $SIMM
/*48886*/         OPC_MoveChild2,
/*48887*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48890*/         OPC_MoveParent,
/*48891*/         OPC_CheckType, MVT::v8i16,
/*48893*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48895*/         OPC_EmitConvertToTarget, 1,
/*48897*/         OPC_EmitInteger, MVT::i32, 14, 
/*48900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48903*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xsq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 577:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*48913*/       0, /*End of Scope*/
/*48914*/     /*Scope*/ 2|128,1/*130*/, /*->49046*/
/*48916*/       OPC_CheckChild0Integer, 66|128,4/*578*/, 
/*48919*/       OPC_RecordChild1, // #0 = $Vm
/*48920*/       OPC_Scope, 30, /*->48952*/ // 4 children in Scope
/*48922*/         OPC_CheckChild1Type, MVT::v2f32,
/*48924*/         OPC_RecordChild2, // #1 = $SIMM
/*48925*/         OPC_MoveChild2,
/*48926*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48929*/         OPC_MoveParent,
/*48930*/         OPC_CheckType, MVT::v2i32,
/*48932*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48934*/         OPC_EmitConvertToTarget, 1,
/*48936*/         OPC_EmitInteger, MVT::i32, 14, 
/*48939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48942*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xud), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 578:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48952*/       /*Scope*/ 30, /*->48983*/
/*48953*/         OPC_CheckChild1Type, MVT::v4f16,
/*48955*/         OPC_RecordChild2, // #1 = $SIMM
/*48956*/         OPC_MoveChild2,
/*48957*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48960*/         OPC_MoveParent,
/*48961*/         OPC_CheckType, MVT::v4i16,
/*48963*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48965*/         OPC_EmitConvertToTarget, 1,
/*48967*/         OPC_EmitInteger, MVT::i32, 14, 
/*48970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48973*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xud), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 578:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xud:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*48983*/       /*Scope*/ 30, /*->49014*/
/*48984*/         OPC_CheckChild1Type, MVT::v4f32,
/*48986*/         OPC_RecordChild2, // #1 = $SIMM
/*48987*/         OPC_MoveChild2,
/*48988*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48991*/         OPC_MoveParent,
/*48992*/         OPC_CheckType, MVT::v4i32,
/*48994*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*48996*/         OPC_EmitConvertToTarget, 1,
/*48998*/         OPC_EmitInteger, MVT::i32, 14, 
/*49001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49004*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 578:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*49014*/       /*Scope*/ 30, /*->49045*/
/*49015*/         OPC_CheckChild1Type, MVT::v8f16,
/*49017*/         OPC_RecordChild2, // #1 = $SIMM
/*49018*/         OPC_MoveChild2,
/*49019*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*49022*/         OPC_MoveParent,
/*49023*/         OPC_CheckType, MVT::v8i16,
/*49025*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*49027*/         OPC_EmitConvertToTarget, 1,
/*49029*/         OPC_EmitInteger, MVT::i32, 14, 
/*49032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49035*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xuq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 578:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xuq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*49045*/       0, /*End of Scope*/
/*49046*/     /*Scope*/ 28|128,1/*156*/, /*->49204*/
/*49048*/       OPC_CheckChild0Integer, 77|128,4/*589*/, 
/*49051*/       OPC_RecordChild1, // #0 = $Vn
/*49052*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49078
/*49055*/         OPC_CheckChild1Type, MVT::v4i16,
/*49057*/         OPC_RecordChild2, // #1 = $Vm
/*49058*/         OPC_CheckChild2Type, MVT::v4i16,
/*49060*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49062*/         OPC_EmitInteger, MVT::i32, 14, 
/*49065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49068*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 589:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49078*/       /*SwitchType*/ 23, MVT::v2i32,// ->49103
/*49080*/         OPC_CheckChild1Type, MVT::v2i32,
/*49082*/         OPC_RecordChild2, // #1 = $Vm
/*49083*/         OPC_CheckChild2Type, MVT::v2i32,
/*49085*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49087*/         OPC_EmitInteger, MVT::i32, 14, 
/*49090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49093*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 589:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49103*/       /*SwitchType*/ 23, MVT::v8i16,// ->49128
/*49105*/         OPC_CheckChild1Type, MVT::v8i16,
/*49107*/         OPC_RecordChild2, // #1 = $Vm
/*49108*/         OPC_CheckChild2Type, MVT::v8i16,
/*49110*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49112*/         OPC_EmitInteger, MVT::i32, 14, 
/*49115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49118*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 589:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49128*/       /*SwitchType*/ 23, MVT::v4i32,// ->49153
/*49130*/         OPC_CheckChild1Type, MVT::v4i32,
/*49132*/         OPC_RecordChild2, // #1 = $Vm
/*49133*/         OPC_CheckChild2Type, MVT::v4i32,
/*49135*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49137*/         OPC_EmitInteger, MVT::i32, 14, 
/*49140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49143*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 589:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49153*/       /*SwitchType*/ 23, MVT::v8i8,// ->49178
/*49155*/         OPC_CheckChild1Type, MVT::v8i8,
/*49157*/         OPC_RecordChild2, // #1 = $Vm
/*49158*/         OPC_CheckChild2Type, MVT::v8i8,
/*49160*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49162*/         OPC_EmitInteger, MVT::i32, 14, 
/*49165*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49168*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 589:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49178*/       /*SwitchType*/ 23, MVT::v16i8,// ->49203
/*49180*/         OPC_CheckChild1Type, MVT::v16i8,
/*49182*/         OPC_RecordChild2, // #1 = $Vm
/*49183*/         OPC_CheckChild2Type, MVT::v16i8,
/*49185*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49187*/         OPC_EmitInteger, MVT::i32, 14, 
/*49190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49193*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 589:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49203*/       0, // EndSwitchType
/*49204*/     /*Scope*/ 28|128,1/*156*/, /*->49362*/
/*49206*/       OPC_CheckChild0Integer, 78|128,4/*590*/, 
/*49209*/       OPC_RecordChild1, // #0 = $Vn
/*49210*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49236
/*49213*/         OPC_CheckChild1Type, MVT::v4i16,
/*49215*/         OPC_RecordChild2, // #1 = $Vm
/*49216*/         OPC_CheckChild2Type, MVT::v4i16,
/*49218*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49220*/         OPC_EmitInteger, MVT::i32, 14, 
/*49223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49226*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 590:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49236*/       /*SwitchType*/ 23, MVT::v2i32,// ->49261
/*49238*/         OPC_CheckChild1Type, MVT::v2i32,
/*49240*/         OPC_RecordChild2, // #1 = $Vm
/*49241*/         OPC_CheckChild2Type, MVT::v2i32,
/*49243*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49245*/         OPC_EmitInteger, MVT::i32, 14, 
/*49248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49251*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 590:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49261*/       /*SwitchType*/ 23, MVT::v8i16,// ->49286
/*49263*/         OPC_CheckChild1Type, MVT::v8i16,
/*49265*/         OPC_RecordChild2, // #1 = $Vm
/*49266*/         OPC_CheckChild2Type, MVT::v8i16,
/*49268*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49270*/         OPC_EmitInteger, MVT::i32, 14, 
/*49273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49276*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 590:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49286*/       /*SwitchType*/ 23, MVT::v4i32,// ->49311
/*49288*/         OPC_CheckChild1Type, MVT::v4i32,
/*49290*/         OPC_RecordChild2, // #1 = $Vm
/*49291*/         OPC_CheckChild2Type, MVT::v4i32,
/*49293*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49295*/         OPC_EmitInteger, MVT::i32, 14, 
/*49298*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49301*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 590:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49311*/       /*SwitchType*/ 23, MVT::v8i8,// ->49336
/*49313*/         OPC_CheckChild1Type, MVT::v8i8,
/*49315*/         OPC_RecordChild2, // #1 = $Vm
/*49316*/         OPC_CheckChild2Type, MVT::v8i8,
/*49318*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49320*/         OPC_EmitInteger, MVT::i32, 14, 
/*49323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49326*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 590:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49336*/       /*SwitchType*/ 23, MVT::v16i8,// ->49361
/*49338*/         OPC_CheckChild1Type, MVT::v16i8,
/*49340*/         OPC_RecordChild2, // #1 = $Vm
/*49341*/         OPC_CheckChild2Type, MVT::v16i8,
/*49343*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49345*/         OPC_EmitInteger, MVT::i32, 14, 
/*49348*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49351*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 590:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49361*/       0, // EndSwitchType
/*49362*/     /*Scope*/ 28|128,1/*156*/, /*->49520*/
/*49364*/       OPC_CheckChild0Integer, 5|128,5/*645*/, 
/*49367*/       OPC_RecordChild1, // #0 = $Vn
/*49368*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49394
/*49371*/         OPC_CheckChild1Type, MVT::v4i16,
/*49373*/         OPC_RecordChild2, // #1 = $Vm
/*49374*/         OPC_CheckChild2Type, MVT::v4i16,
/*49376*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49378*/         OPC_EmitInteger, MVT::i32, 14, 
/*49381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49384*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 645:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49394*/       /*SwitchType*/ 23, MVT::v2i32,// ->49419
/*49396*/         OPC_CheckChild1Type, MVT::v2i32,
/*49398*/         OPC_RecordChild2, // #1 = $Vm
/*49399*/         OPC_CheckChild2Type, MVT::v2i32,
/*49401*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49403*/         OPC_EmitInteger, MVT::i32, 14, 
/*49406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49409*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 645:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49419*/       /*SwitchType*/ 23, MVT::v8i16,// ->49444
/*49421*/         OPC_CheckChild1Type, MVT::v8i16,
/*49423*/         OPC_RecordChild2, // #1 = $Vm
/*49424*/         OPC_CheckChild2Type, MVT::v8i16,
/*49426*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49428*/         OPC_EmitInteger, MVT::i32, 14, 
/*49431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49434*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 645:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49444*/       /*SwitchType*/ 23, MVT::v4i32,// ->49469
/*49446*/         OPC_CheckChild1Type, MVT::v4i32,
/*49448*/         OPC_RecordChild2, // #1 = $Vm
/*49449*/         OPC_CheckChild2Type, MVT::v4i32,
/*49451*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49453*/         OPC_EmitInteger, MVT::i32, 14, 
/*49456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49459*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 645:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49469*/       /*SwitchType*/ 23, MVT::v8i8,// ->49494
/*49471*/         OPC_CheckChild1Type, MVT::v8i8,
/*49473*/         OPC_RecordChild2, // #1 = $Vm
/*49474*/         OPC_CheckChild2Type, MVT::v8i8,
/*49476*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49478*/         OPC_EmitInteger, MVT::i32, 14, 
/*49481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49484*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 645:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49494*/       /*SwitchType*/ 23, MVT::v16i8,// ->49519
/*49496*/         OPC_CheckChild1Type, MVT::v16i8,
/*49498*/         OPC_RecordChild2, // #1 = $Vm
/*49499*/         OPC_CheckChild2Type, MVT::v16i8,
/*49501*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49503*/         OPC_EmitInteger, MVT::i32, 14, 
/*49506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49509*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 645:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49519*/       0, // EndSwitchType
/*49520*/     /*Scope*/ 28|128,1/*156*/, /*->49678*/
/*49522*/       OPC_CheckChild0Integer, 6|128,5/*646*/, 
/*49525*/       OPC_RecordChild1, // #0 = $Vn
/*49526*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49552
/*49529*/         OPC_CheckChild1Type, MVT::v4i16,
/*49531*/         OPC_RecordChild2, // #1 = $Vm
/*49532*/         OPC_CheckChild2Type, MVT::v4i16,
/*49534*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49536*/         OPC_EmitInteger, MVT::i32, 14, 
/*49539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49542*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 646:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49552*/       /*SwitchType*/ 23, MVT::v2i32,// ->49577
/*49554*/         OPC_CheckChild1Type, MVT::v2i32,
/*49556*/         OPC_RecordChild2, // #1 = $Vm
/*49557*/         OPC_CheckChild2Type, MVT::v2i32,
/*49559*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49561*/         OPC_EmitInteger, MVT::i32, 14, 
/*49564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49567*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 646:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49577*/       /*SwitchType*/ 23, MVT::v8i16,// ->49602
/*49579*/         OPC_CheckChild1Type, MVT::v8i16,
/*49581*/         OPC_RecordChild2, // #1 = $Vm
/*49582*/         OPC_CheckChild2Type, MVT::v8i16,
/*49584*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49586*/         OPC_EmitInteger, MVT::i32, 14, 
/*49589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49592*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 646:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49602*/       /*SwitchType*/ 23, MVT::v4i32,// ->49627
/*49604*/         OPC_CheckChild1Type, MVT::v4i32,
/*49606*/         OPC_RecordChild2, // #1 = $Vm
/*49607*/         OPC_CheckChild2Type, MVT::v4i32,
/*49609*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49611*/         OPC_EmitInteger, MVT::i32, 14, 
/*49614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49617*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 646:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49627*/       /*SwitchType*/ 23, MVT::v8i8,// ->49652
/*49629*/         OPC_CheckChild1Type, MVT::v8i8,
/*49631*/         OPC_RecordChild2, // #1 = $Vm
/*49632*/         OPC_CheckChild2Type, MVT::v8i8,
/*49634*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49636*/         OPC_EmitInteger, MVT::i32, 14, 
/*49639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49642*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 646:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49652*/       /*SwitchType*/ 23, MVT::v16i8,// ->49677
/*49654*/         OPC_CheckChild1Type, MVT::v16i8,
/*49656*/         OPC_RecordChild2, // #1 = $Vm
/*49657*/         OPC_CheckChild2Type, MVT::v16i8,
/*49659*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49661*/         OPC_EmitInteger, MVT::i32, 14, 
/*49664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49667*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 646:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49677*/       0, // EndSwitchType
/*49678*/     /*Scope*/ 78|128,1/*206*/, /*->49886*/
/*49680*/       OPC_CheckChild0Integer, 109|128,4/*621*/, 
/*49683*/       OPC_RecordChild1, // #0 = $Vn
/*49684*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->49710
/*49687*/         OPC_CheckChild1Type, MVT::v4i16,
/*49689*/         OPC_RecordChild2, // #1 = $Vm
/*49690*/         OPC_CheckChild2Type, MVT::v4i16,
/*49692*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49694*/         OPC_EmitInteger, MVT::i32, 14, 
/*49697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49700*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 621:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49710*/       /*SwitchType*/ 23, MVT::v2i32,// ->49735
/*49712*/         OPC_CheckChild1Type, MVT::v2i32,
/*49714*/         OPC_RecordChild2, // #1 = $Vm
/*49715*/         OPC_CheckChild2Type, MVT::v2i32,
/*49717*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49719*/         OPC_EmitInteger, MVT::i32, 14, 
/*49722*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49725*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 621:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49735*/       /*SwitchType*/ 23, MVT::v8i16,// ->49760
/*49737*/         OPC_CheckChild1Type, MVT::v8i16,
/*49739*/         OPC_RecordChild2, // #1 = $Vm
/*49740*/         OPC_CheckChild2Type, MVT::v8i16,
/*49742*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49744*/         OPC_EmitInteger, MVT::i32, 14, 
/*49747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49750*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 621:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49760*/       /*SwitchType*/ 23, MVT::v4i32,// ->49785
/*49762*/         OPC_CheckChild1Type, MVT::v4i32,
/*49764*/         OPC_RecordChild2, // #1 = $Vm
/*49765*/         OPC_CheckChild2Type, MVT::v4i32,
/*49767*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49769*/         OPC_EmitInteger, MVT::i32, 14, 
/*49772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49775*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 621:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49785*/       /*SwitchType*/ 23, MVT::v8i8,// ->49810
/*49787*/         OPC_CheckChild1Type, MVT::v8i8,
/*49789*/         OPC_RecordChild2, // #1 = $Vm
/*49790*/         OPC_CheckChild2Type, MVT::v8i8,
/*49792*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49794*/         OPC_EmitInteger, MVT::i32, 14, 
/*49797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49800*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 621:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49810*/       /*SwitchType*/ 23, MVT::v16i8,// ->49835
/*49812*/         OPC_CheckChild1Type, MVT::v16i8,
/*49814*/         OPC_RecordChild2, // #1 = $Vm
/*49815*/         OPC_CheckChild2Type, MVT::v16i8,
/*49817*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49819*/         OPC_EmitInteger, MVT::i32, 14, 
/*49822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49825*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 621:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49835*/       /*SwitchType*/ 23, MVT::v1i64,// ->49860
/*49837*/         OPC_CheckChild1Type, MVT::v1i64,
/*49839*/         OPC_RecordChild2, // #1 = $Vm
/*49840*/         OPC_CheckChild2Type, MVT::v1i64,
/*49842*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49844*/         OPC_EmitInteger, MVT::i32, 14, 
/*49847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49850*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 621:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49860*/       /*SwitchType*/ 23, MVT::v2i64,// ->49885
/*49862*/         OPC_CheckChild1Type, MVT::v2i64,
/*49864*/         OPC_RecordChild2, // #1 = $Vm
/*49865*/         OPC_CheckChild2Type, MVT::v2i64,
/*49867*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49869*/         OPC_EmitInteger, MVT::i32, 14, 
/*49872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49875*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 621:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49885*/       0, // EndSwitchType
/*49886*/     /*Scope*/ 81, /*->49968*/
/*49887*/       OPC_CheckChild0Integer, 2|128,5/*642*/, 
/*49890*/       OPC_RecordChild1, // #0 = $Vn
/*49891*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->49917
/*49894*/         OPC_CheckChild1Type, MVT::v8i16,
/*49896*/         OPC_RecordChild2, // #1 = $Vm
/*49897*/         OPC_CheckChild2Type, MVT::v8i16,
/*49899*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49901*/         OPC_EmitInteger, MVT::i32, 14, 
/*49904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49907*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 642:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49917*/       /*SwitchType*/ 23, MVT::v4i16,// ->49942
/*49919*/         OPC_CheckChild1Type, MVT::v4i32,
/*49921*/         OPC_RecordChild2, // #1 = $Vm
/*49922*/         OPC_CheckChild2Type, MVT::v4i32,
/*49924*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49926*/         OPC_EmitInteger, MVT::i32, 14, 
/*49929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49932*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 642:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49942*/       /*SwitchType*/ 23, MVT::v2i32,// ->49967
/*49944*/         OPC_CheckChild1Type, MVT::v2i64,
/*49946*/         OPC_RecordChild2, // #1 = $Vm
/*49947*/         OPC_CheckChild2Type, MVT::v2i64,
/*49949*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49951*/         OPC_EmitInteger, MVT::i32, 14, 
/*49954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49957*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 642:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49967*/       0, // EndSwitchType
/*49968*/     /*Scope*/ 56, /*->50025*/
/*49969*/       OPC_CheckChild0Integer, 97|128,4/*609*/, 
/*49972*/       OPC_RecordChild1, // #0 = $Vn
/*49973*/       OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->49999
/*49976*/         OPC_CheckChild1Type, MVT::v8i8,
/*49978*/         OPC_RecordChild2, // #1 = $Vm
/*49979*/         OPC_CheckChild2Type, MVT::v8i8,
/*49981*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*49983*/         OPC_EmitInteger, MVT::i32, 14, 
/*49986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49989*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULpd), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 609:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49999*/       /*SwitchType*/ 23, MVT::v16i8,// ->50024
/*50001*/         OPC_CheckChild1Type, MVT::v16i8,
/*50003*/         OPC_RecordChild2, // #1 = $Vm
/*50004*/         OPC_CheckChild2Type, MVT::v16i8,
/*50006*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50008*/         OPC_EmitInteger, MVT::i32, 14, 
/*50011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50014*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULpq), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 609:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50024*/       0, // EndSwitchType
/*50025*/     /*Scope*/ 48, /*->50074*/
/*50026*/       OPC_CheckChild0Integer, 94|128,4/*606*/, 
/*50029*/       OPC_RecordChild1, // #0 = $Vn
/*50030*/       OPC_SwitchType /*2 cases */, 23, MVT::v8i16,// ->50056
/*50033*/         OPC_CheckChild1Type, MVT::v8i8,
/*50035*/         OPC_RecordChild2, // #1 = $Vm
/*50036*/         OPC_CheckChild2Type, MVT::v8i8,
/*50038*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50040*/         OPC_EmitInteger, MVT::i32, 14, 
/*50043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50046*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLp8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 606:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50056*/       /*SwitchType*/ 15, MVT::v2i64,// ->50073
/*50058*/         OPC_CheckChild1Type, MVT::v1i64,
/*50060*/         OPC_RecordChild2, // #1 = $Vm
/*50061*/         OPC_CheckChild2Type, MVT::v1i64,
/*50063*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*50065*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLp64), 0,
                      MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 606:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50073*/       0, // EndSwitchType
/*50074*/     /*Scope*/ 28|128,1/*156*/, /*->50232*/
/*50076*/       OPC_CheckChild0Integer, 79|128,4/*591*/, 
/*50079*/       OPC_RecordChild1, // #0 = $Vn
/*50080*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->50106
/*50083*/         OPC_CheckChild1Type, MVT::v4i16,
/*50085*/         OPC_RecordChild2, // #1 = $Vm
/*50086*/         OPC_CheckChild2Type, MVT::v4i16,
/*50088*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50090*/         OPC_EmitInteger, MVT::i32, 14, 
/*50093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50096*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 591:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50106*/       /*SwitchType*/ 23, MVT::v2i32,// ->50131
/*50108*/         OPC_CheckChild1Type, MVT::v2i32,
/*50110*/         OPC_RecordChild2, // #1 = $Vm
/*50111*/         OPC_CheckChild2Type, MVT::v2i32,
/*50113*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50115*/         OPC_EmitInteger, MVT::i32, 14, 
/*50118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50121*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 591:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50131*/       /*SwitchType*/ 23, MVT::v8i16,// ->50156
/*50133*/         OPC_CheckChild1Type, MVT::v8i16,
/*50135*/         OPC_RecordChild2, // #1 = $Vm
/*50136*/         OPC_CheckChild2Type, MVT::v8i16,
/*50138*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50140*/         OPC_EmitInteger, MVT::i32, 14, 
/*50143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50146*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 591:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50156*/       /*SwitchType*/ 23, MVT::v4i32,// ->50181
/*50158*/         OPC_CheckChild1Type, MVT::v4i32,
/*50160*/         OPC_RecordChild2, // #1 = $Vm
/*50161*/         OPC_CheckChild2Type, MVT::v4i32,
/*50163*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50165*/         OPC_EmitInteger, MVT::i32, 14, 
/*50168*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50171*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 591:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50181*/       /*SwitchType*/ 23, MVT::v8i8,// ->50206
/*50183*/         OPC_CheckChild1Type, MVT::v8i8,
/*50185*/         OPC_RecordChild2, // #1 = $Vm
/*50186*/         OPC_CheckChild2Type, MVT::v8i8,
/*50188*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50190*/         OPC_EmitInteger, MVT::i32, 14, 
/*50193*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50196*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 591:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50206*/       /*SwitchType*/ 23, MVT::v16i8,// ->50231
/*50208*/         OPC_CheckChild1Type, MVT::v16i8,
/*50210*/         OPC_RecordChild2, // #1 = $Vm
/*50211*/         OPC_CheckChild2Type, MVT::v16i8,
/*50213*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50215*/         OPC_EmitInteger, MVT::i32, 14, 
/*50218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50221*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 591:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50231*/       0, // EndSwitchType
/*50232*/     /*Scope*/ 28|128,1/*156*/, /*->50390*/
/*50234*/       OPC_CheckChild0Integer, 80|128,4/*592*/, 
/*50237*/       OPC_RecordChild1, // #0 = $Vn
/*50238*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->50264
/*50241*/         OPC_CheckChild1Type, MVT::v4i16,
/*50243*/         OPC_RecordChild2, // #1 = $Vm
/*50244*/         OPC_CheckChild2Type, MVT::v4i16,
/*50246*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50248*/         OPC_EmitInteger, MVT::i32, 14, 
/*50251*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50254*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 592:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50264*/       /*SwitchType*/ 23, MVT::v2i32,// ->50289
/*50266*/         OPC_CheckChild1Type, MVT::v2i32,
/*50268*/         OPC_RecordChild2, // #1 = $Vm
/*50269*/         OPC_CheckChild2Type, MVT::v2i32,
/*50271*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50273*/         OPC_EmitInteger, MVT::i32, 14, 
/*50276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50279*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 592:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50289*/       /*SwitchType*/ 23, MVT::v8i16,// ->50314
/*50291*/         OPC_CheckChild1Type, MVT::v8i16,
/*50293*/         OPC_RecordChild2, // #1 = $Vm
/*50294*/         OPC_CheckChild2Type, MVT::v8i16,
/*50296*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50298*/         OPC_EmitInteger, MVT::i32, 14, 
/*50301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50304*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 592:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50314*/       /*SwitchType*/ 23, MVT::v4i32,// ->50339
/*50316*/         OPC_CheckChild1Type, MVT::v4i32,
/*50318*/         OPC_RecordChild2, // #1 = $Vm
/*50319*/         OPC_CheckChild2Type, MVT::v4i32,
/*50321*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50323*/         OPC_EmitInteger, MVT::i32, 14, 
/*50326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50329*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 592:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50339*/       /*SwitchType*/ 23, MVT::v8i8,// ->50364
/*50341*/         OPC_CheckChild1Type, MVT::v8i8,
/*50343*/         OPC_RecordChild2, // #1 = $Vm
/*50344*/         OPC_CheckChild2Type, MVT::v8i8,
/*50346*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50348*/         OPC_EmitInteger, MVT::i32, 14, 
/*50351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50354*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 592:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50364*/       /*SwitchType*/ 23, MVT::v16i8,// ->50389
/*50366*/         OPC_CheckChild1Type, MVT::v16i8,
/*50368*/         OPC_RecordChild2, // #1 = $Vm
/*50369*/         OPC_CheckChild2Type, MVT::v16i8,
/*50371*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50373*/         OPC_EmitInteger, MVT::i32, 14, 
/*50376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50379*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 592:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50389*/       0, // EndSwitchType
/*50390*/     /*Scope*/ 78|128,1/*206*/, /*->50598*/
/*50392*/       OPC_CheckChild0Integer, 1|128,5/*641*/, 
/*50395*/       OPC_RecordChild1, // #0 = $Vn
/*50396*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->50422
/*50399*/         OPC_CheckChild1Type, MVT::v4i16,
/*50401*/         OPC_RecordChild2, // #1 = $Vm
/*50402*/         OPC_CheckChild2Type, MVT::v4i16,
/*50404*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50406*/         OPC_EmitInteger, MVT::i32, 14, 
/*50409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50412*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 641:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50422*/       /*SwitchType*/ 23, MVT::v2i32,// ->50447
/*50424*/         OPC_CheckChild1Type, MVT::v2i32,
/*50426*/         OPC_RecordChild2, // #1 = $Vm
/*50427*/         OPC_CheckChild2Type, MVT::v2i32,
/*50429*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50431*/         OPC_EmitInteger, MVT::i32, 14, 
/*50434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50437*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 641:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50447*/       /*SwitchType*/ 23, MVT::v8i16,// ->50472
/*50449*/         OPC_CheckChild1Type, MVT::v8i16,
/*50451*/         OPC_RecordChild2, // #1 = $Vm
/*50452*/         OPC_CheckChild2Type, MVT::v8i16,
/*50454*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50456*/         OPC_EmitInteger, MVT::i32, 14, 
/*50459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50462*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 641:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50472*/       /*SwitchType*/ 23, MVT::v4i32,// ->50497
/*50474*/         OPC_CheckChild1Type, MVT::v4i32,
/*50476*/         OPC_RecordChild2, // #1 = $Vm
/*50477*/         OPC_CheckChild2Type, MVT::v4i32,
/*50479*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50481*/         OPC_EmitInteger, MVT::i32, 14, 
/*50484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50487*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 641:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50497*/       /*SwitchType*/ 23, MVT::v8i8,// ->50522
/*50499*/         OPC_CheckChild1Type, MVT::v8i8,
/*50501*/         OPC_RecordChild2, // #1 = $Vm
/*50502*/         OPC_CheckChild2Type, MVT::v8i8,
/*50504*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50506*/         OPC_EmitInteger, MVT::i32, 14, 
/*50509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50512*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 641:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50522*/       /*SwitchType*/ 23, MVT::v16i8,// ->50547
/*50524*/         OPC_CheckChild1Type, MVT::v16i8,
/*50526*/         OPC_RecordChild2, // #1 = $Vm
/*50527*/         OPC_CheckChild2Type, MVT::v16i8,
/*50529*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50531*/         OPC_EmitInteger, MVT::i32, 14, 
/*50534*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50537*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 641:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50547*/       /*SwitchType*/ 23, MVT::v1i64,// ->50572
/*50549*/         OPC_CheckChild1Type, MVT::v1i64,
/*50551*/         OPC_RecordChild2, // #1 = $Vm
/*50552*/         OPC_CheckChild2Type, MVT::v1i64,
/*50554*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50556*/         OPC_EmitInteger, MVT::i32, 14, 
/*50559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50562*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 641:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50572*/       /*SwitchType*/ 23, MVT::v2i64,// ->50597
/*50574*/         OPC_CheckChild1Type, MVT::v2i64,
/*50576*/         OPC_RecordChild2, // #1 = $Vm
/*50577*/         OPC_CheckChild2Type, MVT::v2i64,
/*50579*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50581*/         OPC_EmitInteger, MVT::i32, 14, 
/*50584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50587*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 641:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50597*/       0, // EndSwitchType
/*50598*/     /*Scope*/ 81, /*->50680*/
/*50599*/       OPC_CheckChild0Integer, 18|128,5/*658*/, 
/*50602*/       OPC_RecordChild1, // #0 = $Vn
/*50603*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->50629
/*50606*/         OPC_CheckChild1Type, MVT::v8i16,
/*50608*/         OPC_RecordChild2, // #1 = $Vm
/*50609*/         OPC_CheckChild2Type, MVT::v8i16,
/*50611*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50613*/         OPC_EmitInteger, MVT::i32, 14, 
/*50616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50619*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 658:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50629*/       /*SwitchType*/ 23, MVT::v4i16,// ->50654
/*50631*/         OPC_CheckChild1Type, MVT::v4i32,
/*50633*/         OPC_RecordChild2, // #1 = $Vm
/*50634*/         OPC_CheckChild2Type, MVT::v4i32,
/*50636*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50638*/         OPC_EmitInteger, MVT::i32, 14, 
/*50641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50644*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 658:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50654*/       /*SwitchType*/ 23, MVT::v2i32,// ->50679
/*50656*/         OPC_CheckChild1Type, MVT::v2i64,
/*50658*/         OPC_RecordChild2, // #1 = $Vm
/*50659*/         OPC_CheckChild2Type, MVT::v2i64,
/*50661*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50663*/         OPC_EmitInteger, MVT::i32, 14, 
/*50666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50669*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 658:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50679*/       0, // EndSwitchType
/*50680*/     /*Scope*/ 106, /*->50787*/
/*50681*/       OPC_CheckChild0Integer, 59|128,4/*571*/, 
/*50684*/       OPC_RecordChild1, // #0 = $Vn
/*50685*/       OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->50711
/*50688*/         OPC_CheckChild1Type, MVT::v2f32,
/*50690*/         OPC_RecordChild2, // #1 = $Vm
/*50691*/         OPC_CheckChild2Type, MVT::v2f32,
/*50693*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50695*/         OPC_EmitInteger, MVT::i32, 14, 
/*50698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50701*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 571:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50711*/       /*SwitchType*/ 23, MVT::v4i32,// ->50736
/*50713*/         OPC_CheckChild1Type, MVT::v4f32,
/*50715*/         OPC_RecordChild2, // #1 = $Vm
/*50716*/         OPC_CheckChild2Type, MVT::v4f32,
/*50718*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50720*/         OPC_EmitInteger, MVT::i32, 14, 
/*50723*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50726*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 571:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50736*/       /*SwitchType*/ 23, MVT::v4i16,// ->50761
/*50738*/         OPC_CheckChild1Type, MVT::v4f16,
/*50740*/         OPC_RecordChild2, // #1 = $Vm
/*50741*/         OPC_CheckChild2Type, MVT::v4f16,
/*50743*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50745*/         OPC_EmitInteger, MVT::i32, 14, 
/*50748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50751*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 571:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50761*/       /*SwitchType*/ 23, MVT::v8i16,// ->50786
/*50763*/         OPC_CheckChild1Type, MVT::v8f16,
/*50765*/         OPC_RecordChild2, // #1 = $Vm
/*50766*/         OPC_CheckChild2Type, MVT::v8f16,
/*50768*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50770*/         OPC_EmitInteger, MVT::i32, 14, 
/*50773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50776*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 571:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*50786*/       0, // EndSwitchType
/*50787*/     /*Scope*/ 106, /*->50894*/
/*50788*/       OPC_CheckChild0Integer, 60|128,4/*572*/, 
/*50791*/       OPC_RecordChild1, // #0 = $Vn
/*50792*/       OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->50818
/*50795*/         OPC_CheckChild1Type, MVT::v2f32,
/*50797*/         OPC_RecordChild2, // #1 = $Vm
/*50798*/         OPC_CheckChild2Type, MVT::v2f32,
/*50800*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50802*/         OPC_EmitInteger, MVT::i32, 14, 
/*50805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50808*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGTfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 572:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50818*/       /*SwitchType*/ 23, MVT::v4i32,// ->50843
/*50820*/         OPC_CheckChild1Type, MVT::v4f32,
/*50822*/         OPC_RecordChild2, // #1 = $Vm
/*50823*/         OPC_CheckChild2Type, MVT::v4f32,
/*50825*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50827*/         OPC_EmitInteger, MVT::i32, 14, 
/*50830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50833*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGTfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 572:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50843*/       /*SwitchType*/ 23, MVT::v4i16,// ->50868
/*50845*/         OPC_CheckChild1Type, MVT::v4f16,
/*50847*/         OPC_RecordChild2, // #1 = $Vm
/*50848*/         OPC_CheckChild2Type, MVT::v4f16,
/*50850*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50852*/         OPC_EmitInteger, MVT::i32, 14, 
/*50855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50858*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGThd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 572:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50868*/       /*SwitchType*/ 23, MVT::v8f16,// ->50893
/*50870*/         OPC_CheckChild1Type, MVT::v8f16,
/*50872*/         OPC_RecordChild2, // #1 = $Vm
/*50873*/         OPC_CheckChild2Type, MVT::v8f16,
/*50875*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50877*/         OPC_EmitInteger, MVT::i32, 14, 
/*50880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50883*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGThq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 572:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGThq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*50893*/       0, // EndSwitchType
/*50894*/     /*Scope*/ 40|128,2/*296*/, /*->51192*/
/*50896*/       OPC_CheckChild0Integer, 61|128,4/*573*/, 
/*50899*/       OPC_RecordChild1, // #0 = $src1
/*50900*/       OPC_SwitchType /*10 cases */, 27, MVT::v8i8,// ->50930
/*50903*/         OPC_CheckChild1Type, MVT::v8i8,
/*50905*/         OPC_RecordChild2, // #1 = $Vn
/*50906*/         OPC_CheckChild2Type, MVT::v8i8,
/*50908*/         OPC_RecordChild3, // #2 = $Vm
/*50909*/         OPC_CheckChild3Type, MVT::v8i8,
/*50911*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50913*/         OPC_EmitInteger, MVT::i32, 14, 
/*50916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50919*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 573:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50930*/       /*SwitchType*/ 27, MVT::v4i16,// ->50959
/*50932*/         OPC_CheckChild1Type, MVT::v4i16,
/*50934*/         OPC_RecordChild2, // #1 = $Vn
/*50935*/         OPC_CheckChild2Type, MVT::v4i16,
/*50937*/         OPC_RecordChild3, // #2 = $Vm
/*50938*/         OPC_CheckChild3Type, MVT::v4i16,
/*50940*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50942*/         OPC_EmitInteger, MVT::i32, 14, 
/*50945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50948*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 573:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50959*/       /*SwitchType*/ 27, MVT::v2i32,// ->50988
/*50961*/         OPC_CheckChild1Type, MVT::v2i32,
/*50963*/         OPC_RecordChild2, // #1 = $Vn
/*50964*/         OPC_CheckChild2Type, MVT::v2i32,
/*50966*/         OPC_RecordChild3, // #2 = $Vm
/*50967*/         OPC_CheckChild3Type, MVT::v2i32,
/*50969*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*50971*/         OPC_EmitInteger, MVT::i32, 14, 
/*50974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50977*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 573:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50988*/       /*SwitchType*/ 27, MVT::v1i64,// ->51017
/*50990*/         OPC_CheckChild1Type, MVT::v1i64,
/*50992*/         OPC_RecordChild2, // #1 = $Vn
/*50993*/         OPC_CheckChild2Type, MVT::v1i64,
/*50995*/         OPC_RecordChild3, // #2 = $Vm
/*50996*/         OPC_CheckChild3Type, MVT::v1i64,
/*50998*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51000*/         OPC_EmitInteger, MVT::i32, 14, 
/*51003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51006*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 573:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*51017*/       /*SwitchType*/ 27, MVT::v16i8,// ->51046
/*51019*/         OPC_CheckChild1Type, MVT::v16i8,
/*51021*/         OPC_RecordChild2, // #1 = $Vn
/*51022*/         OPC_CheckChild2Type, MVT::v16i8,
/*51024*/         OPC_RecordChild3, // #2 = $Vm
/*51025*/         OPC_CheckChild3Type, MVT::v16i8,
/*51027*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51029*/         OPC_EmitInteger, MVT::i32, 14, 
/*51032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51035*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 573:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51046*/       /*SwitchType*/ 27, MVT::v8i16,// ->51075
/*51048*/         OPC_CheckChild1Type, MVT::v8i16,
/*51050*/         OPC_RecordChild2, // #1 = $Vn
/*51051*/         OPC_CheckChild2Type, MVT::v8i16,
/*51053*/         OPC_RecordChild3, // #2 = $Vm
/*51054*/         OPC_CheckChild3Type, MVT::v8i16,
/*51056*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51058*/         OPC_EmitInteger, MVT::i32, 14, 
/*51061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51064*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 573:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51075*/       /*SwitchType*/ 27, MVT::v4i32,// ->51104
/*51077*/         OPC_CheckChild1Type, MVT::v4i32,
/*51079*/         OPC_RecordChild2, // #1 = $Vn
/*51080*/         OPC_CheckChild2Type, MVT::v4i32,
/*51082*/         OPC_RecordChild3, // #2 = $Vm
/*51083*/         OPC_CheckChild3Type, MVT::v4i32,
/*51085*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51087*/         OPC_EmitInteger, MVT::i32, 14, 
/*51090*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51093*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 573:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51104*/       /*SwitchType*/ 27, MVT::v2i64,// ->51133
/*51106*/         OPC_CheckChild1Type, MVT::v2i64,
/*51108*/         OPC_RecordChild2, // #1 = $Vn
/*51109*/         OPC_CheckChild2Type, MVT::v2i64,
/*51111*/         OPC_RecordChild3, // #2 = $Vm
/*51112*/         OPC_CheckChild3Type, MVT::v2i64,
/*51114*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51116*/         OPC_EmitInteger, MVT::i32, 14, 
/*51119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51122*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 573:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*51133*/       /*SwitchType*/ 27, MVT::v2f32,// ->51162
/*51135*/         OPC_CheckChild1Type, MVT::v2f32,
/*51137*/         OPC_RecordChild2, // #1 = $Vn
/*51138*/         OPC_CheckChild2Type, MVT::v2f32,
/*51140*/         OPC_RecordChild3, // #2 = $Vm
/*51141*/         OPC_CheckChild3Type, MVT::v2f32,
/*51143*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51145*/         OPC_EmitInteger, MVT::i32, 14, 
/*51148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51151*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 573:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51162*/       /*SwitchType*/ 27, MVT::v4f32,// ->51191
/*51164*/         OPC_CheckChild1Type, MVT::v4f32,
/*51166*/         OPC_RecordChild2, // #1 = $Vn
/*51167*/         OPC_CheckChild2Type, MVT::v4f32,
/*51169*/         OPC_RecordChild3, // #2 = $Vm
/*51170*/         OPC_CheckChild3Type, MVT::v4f32,
/*51172*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51174*/         OPC_EmitInteger, MVT::i32, 14, 
/*51177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51180*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 573:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51191*/       0, // EndSwitchType
/*51192*/     /*Scope*/ 0|128,2/*256*/, /*->51450*/
/*51194*/       OPC_CheckChild0Integer, 56|128,4/*568*/, 
/*51197*/       OPC_RecordChild1, // #0 = $Vn
/*51198*/       OPC_SwitchType /*10 cases */, 23, MVT::v4i16,// ->51224
/*51201*/         OPC_CheckChild1Type, MVT::v4i16,
/*51203*/         OPC_RecordChild2, // #1 = $Vm
/*51204*/         OPC_CheckChild2Type, MVT::v4i16,
/*51206*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51208*/         OPC_EmitInteger, MVT::i32, 14, 
/*51211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51214*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 568:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51224*/       /*SwitchType*/ 23, MVT::v2i32,// ->51249
/*51226*/         OPC_CheckChild1Type, MVT::v2i32,
/*51228*/         OPC_RecordChild2, // #1 = $Vm
/*51229*/         OPC_CheckChild2Type, MVT::v2i32,
/*51231*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51233*/         OPC_EmitInteger, MVT::i32, 14, 
/*51236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51239*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 568:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51249*/       /*SwitchType*/ 23, MVT::v8i16,// ->51274
/*51251*/         OPC_CheckChild1Type, MVT::v8i16,
/*51253*/         OPC_RecordChild2, // #1 = $Vm
/*51254*/         OPC_CheckChild2Type, MVT::v8i16,
/*51256*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51258*/         OPC_EmitInteger, MVT::i32, 14, 
/*51261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51264*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 568:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51274*/       /*SwitchType*/ 23, MVT::v4i32,// ->51299
/*51276*/         OPC_CheckChild1Type, MVT::v4i32,
/*51278*/         OPC_RecordChild2, // #1 = $Vm
/*51279*/         OPC_CheckChild2Type, MVT::v4i32,
/*51281*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51283*/         OPC_EmitInteger, MVT::i32, 14, 
/*51286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51289*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 568:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51299*/       /*SwitchType*/ 23, MVT::v8i8,// ->51324
/*51301*/         OPC_CheckChild1Type, MVT::v8i8,
/*51303*/         OPC_RecordChild2, // #1 = $Vm
/*51304*/         OPC_CheckChild2Type, MVT::v8i8,
/*51306*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51308*/         OPC_EmitInteger, MVT::i32, 14, 
/*51311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51314*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 568:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51324*/       /*SwitchType*/ 23, MVT::v16i8,// ->51349
/*51326*/         OPC_CheckChild1Type, MVT::v16i8,
/*51328*/         OPC_RecordChild2, // #1 = $Vm
/*51329*/         OPC_CheckChild2Type, MVT::v16i8,
/*51331*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51333*/         OPC_EmitInteger, MVT::i32, 14, 
/*51336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51339*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 568:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51349*/       /*SwitchType*/ 23, MVT::v2f32,// ->51374
/*51351*/         OPC_CheckChild1Type, MVT::v2f32,
/*51353*/         OPC_RecordChild2, // #1 = $Vm
/*51354*/         OPC_CheckChild2Type, MVT::v2f32,
/*51356*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51358*/         OPC_EmitInteger, MVT::i32, 14, 
/*51361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51364*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 568:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51374*/       /*SwitchType*/ 23, MVT::v4f32,// ->51399
/*51376*/         OPC_CheckChild1Type, MVT::v4f32,
/*51378*/         OPC_RecordChild2, // #1 = $Vm
/*51379*/         OPC_CheckChild2Type, MVT::v4f32,
/*51381*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51383*/         OPC_EmitInteger, MVT::i32, 14, 
/*51386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51389*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 568:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51399*/       /*SwitchType*/ 23, MVT::v4f16,// ->51424
/*51401*/         OPC_CheckChild1Type, MVT::v4f16,
/*51403*/         OPC_RecordChild2, // #1 = $Vm
/*51404*/         OPC_CheckChild2Type, MVT::v4f16,
/*51406*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51408*/         OPC_EmitInteger, MVT::i32, 14, 
/*51411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51414*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 568:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VABDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*51424*/       /*SwitchType*/ 23, MVT::v8f16,// ->51449
/*51426*/         OPC_CheckChild1Type, MVT::v8f16,
/*51428*/         OPC_RecordChild2, // #1 = $Vm
/*51429*/         OPC_CheckChild2Type, MVT::v8f16,
/*51431*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51433*/         OPC_EmitInteger, MVT::i32, 14, 
/*51436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51439*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 568:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VABDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*51449*/       0, // EndSwitchType
/*51450*/     /*Scope*/ 28|128,1/*156*/, /*->51608*/
/*51452*/       OPC_CheckChild0Integer, 57|128,4/*569*/, 
/*51455*/       OPC_RecordChild1, // #0 = $Vn
/*51456*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->51482
/*51459*/         OPC_CheckChild1Type, MVT::v4i16,
/*51461*/         OPC_RecordChild2, // #1 = $Vm
/*51462*/         OPC_CheckChild2Type, MVT::v4i16,
/*51464*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51466*/         OPC_EmitInteger, MVT::i32, 14, 
/*51469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51472*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 569:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51482*/       /*SwitchType*/ 23, MVT::v2i32,// ->51507
/*51484*/         OPC_CheckChild1Type, MVT::v2i32,
/*51486*/         OPC_RecordChild2, // #1 = $Vm
/*51487*/         OPC_CheckChild2Type, MVT::v2i32,
/*51489*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51491*/         OPC_EmitInteger, MVT::i32, 14, 
/*51494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51497*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 569:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51507*/       /*SwitchType*/ 23, MVT::v8i16,// ->51532
/*51509*/         OPC_CheckChild1Type, MVT::v8i16,
/*51511*/         OPC_RecordChild2, // #1 = $Vm
/*51512*/         OPC_CheckChild2Type, MVT::v8i16,
/*51514*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51516*/         OPC_EmitInteger, MVT::i32, 14, 
/*51519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51522*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 569:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51532*/       /*SwitchType*/ 23, MVT::v4i32,// ->51557
/*51534*/         OPC_CheckChild1Type, MVT::v4i32,
/*51536*/         OPC_RecordChild2, // #1 = $Vm
/*51537*/         OPC_CheckChild2Type, MVT::v4i32,
/*51539*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51541*/         OPC_EmitInteger, MVT::i32, 14, 
/*51544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51547*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 569:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51557*/       /*SwitchType*/ 23, MVT::v8i8,// ->51582
/*51559*/         OPC_CheckChild1Type, MVT::v8i8,
/*51561*/         OPC_RecordChild2, // #1 = $Vm
/*51562*/         OPC_CheckChild2Type, MVT::v8i8,
/*51564*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51566*/         OPC_EmitInteger, MVT::i32, 14, 
/*51569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51572*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 569:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51582*/       /*SwitchType*/ 23, MVT::v16i8,// ->51607
/*51584*/         OPC_CheckChild1Type, MVT::v16i8,
/*51586*/         OPC_RecordChild2, // #1 = $Vm
/*51587*/         OPC_CheckChild2Type, MVT::v16i8,
/*51589*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51591*/         OPC_EmitInteger, MVT::i32, 14, 
/*51594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51597*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 569:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51607*/       0, // EndSwitchType
/*51608*/     /*Scope*/ 3|128,1/*131*/, /*->51741*/
/*51610*/       OPC_CheckChild0Integer, 100|128,4/*612*/, 
/*51613*/       OPC_RecordChild1, // #0 = $Vn
/*51614*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->51640
/*51617*/         OPC_CheckChild1Type, MVT::v8i8,
/*51619*/         OPC_RecordChild2, // #1 = $Vm
/*51620*/         OPC_CheckChild2Type, MVT::v8i8,
/*51622*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51624*/         OPC_EmitInteger, MVT::i32, 14, 
/*51627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51630*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 612:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51640*/       /*SwitchType*/ 23, MVT::v4i16,// ->51665
/*51642*/         OPC_CheckChild1Type, MVT::v4i16,
/*51644*/         OPC_RecordChild2, // #1 = $Vm
/*51645*/         OPC_CheckChild2Type, MVT::v4i16,
/*51647*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51649*/         OPC_EmitInteger, MVT::i32, 14, 
/*51652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51655*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 612:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51665*/       /*SwitchType*/ 23, MVT::v2i32,// ->51690
/*51667*/         OPC_CheckChild1Type, MVT::v2i32,
/*51669*/         OPC_RecordChild2, // #1 = $Vm
/*51670*/         OPC_CheckChild2Type, MVT::v2i32,
/*51672*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51674*/         OPC_EmitInteger, MVT::i32, 14, 
/*51677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51680*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 612:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51690*/       /*SwitchType*/ 23, MVT::v2f32,// ->51715
/*51692*/         OPC_CheckChild1Type, MVT::v2f32,
/*51694*/         OPC_RecordChild2, // #1 = $Vm
/*51695*/         OPC_CheckChild2Type, MVT::v2f32,
/*51697*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51699*/         OPC_EmitInteger, MVT::i32, 14, 
/*51702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51705*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 612:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51715*/       /*SwitchType*/ 23, MVT::v4f16,// ->51740
/*51717*/         OPC_CheckChild1Type, MVT::v4f16,
/*51719*/         OPC_RecordChild2, // #1 = $Vm
/*51720*/         OPC_CheckChild2Type, MVT::v4f16,
/*51722*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51724*/         OPC_EmitInteger, MVT::i32, 14, 
/*51727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51730*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 612:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPADDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*51740*/       0, // EndSwitchType
/*51741*/     /*Scope*/ 4|128,1/*132*/, /*->51875*/
/*51743*/       OPC_CheckChild0Integer, 101|128,4/*613*/, 
/*51746*/       OPC_RecordChild1, // #0 = $Vm
/*51747*/       OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->51769
/*51750*/         OPC_CheckChild1Type, MVT::v8i8,
/*51752*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51754*/         OPC_EmitInteger, MVT::i32, 14, 
/*51757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51760*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 613:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*51769*/       /*SwitchType*/ 19, MVT::v2i32,// ->51790
/*51771*/         OPC_CheckChild1Type, MVT::v4i16,
/*51773*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51775*/         OPC_EmitInteger, MVT::i32, 14, 
/*51778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51781*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 613:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*51790*/       /*SwitchType*/ 19, MVT::v1i64,// ->51811
/*51792*/         OPC_CheckChild1Type, MVT::v2i32,
/*51794*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51796*/         OPC_EmitInteger, MVT::i32, 14, 
/*51799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51802*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 613:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*51811*/       /*SwitchType*/ 19, MVT::v8i16,// ->51832
/*51813*/         OPC_CheckChild1Type, MVT::v16i8,
/*51815*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51817*/         OPC_EmitInteger, MVT::i32, 14, 
/*51820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51823*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 613:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*51832*/       /*SwitchType*/ 19, MVT::v4i32,// ->51853
/*51834*/         OPC_CheckChild1Type, MVT::v8i16,
/*51836*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51838*/         OPC_EmitInteger, MVT::i32, 14, 
/*51841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51844*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 613:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*51853*/       /*SwitchType*/ 19, MVT::v2i64,// ->51874
/*51855*/         OPC_CheckChild1Type, MVT::v4i32,
/*51857*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51859*/         OPC_EmitInteger, MVT::i32, 14, 
/*51862*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51865*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 613:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*51874*/       0, // EndSwitchType
/*51875*/     /*Scope*/ 4|128,1/*132*/, /*->52009*/
/*51877*/       OPC_CheckChild0Integer, 102|128,4/*614*/, 
/*51880*/       OPC_RecordChild1, // #0 = $Vm
/*51881*/       OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->51903
/*51884*/         OPC_CheckChild1Type, MVT::v8i8,
/*51886*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51888*/         OPC_EmitInteger, MVT::i32, 14, 
/*51891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51894*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 614:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*51903*/       /*SwitchType*/ 19, MVT::v2i32,// ->51924
/*51905*/         OPC_CheckChild1Type, MVT::v4i16,
/*51907*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51909*/         OPC_EmitInteger, MVT::i32, 14, 
/*51912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51915*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 614:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*51924*/       /*SwitchType*/ 19, MVT::v1i64,// ->51945
/*51926*/         OPC_CheckChild1Type, MVT::v2i32,
/*51928*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51930*/         OPC_EmitInteger, MVT::i32, 14, 
/*51933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51936*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 614:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*51945*/       /*SwitchType*/ 19, MVT::v8i16,// ->51966
/*51947*/         OPC_CheckChild1Type, MVT::v16i8,
/*51949*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51951*/         OPC_EmitInteger, MVT::i32, 14, 
/*51954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51957*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 614:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*51966*/       /*SwitchType*/ 19, MVT::v4i32,// ->51987
/*51968*/         OPC_CheckChild1Type, MVT::v8i16,
/*51970*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51972*/         OPC_EmitInteger, MVT::i32, 14, 
/*51975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51978*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 614:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*51987*/       /*SwitchType*/ 19, MVT::v2i64,// ->52008
/*51989*/         OPC_CheckChild1Type, MVT::v4i32,
/*51991*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*51993*/         OPC_EmitInteger, MVT::i32, 14, 
/*51996*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51999*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 614:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*52008*/       0, // EndSwitchType
/*52009*/     /*Scope*/ 28|128,1/*156*/, /*->52167*/
/*52011*/       OPC_CheckChild0Integer, 98|128,4/*610*/, 
/*52014*/       OPC_RecordChild1, // #0 = $src1
/*52015*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->52041
/*52018*/         OPC_CheckChild1Type, MVT::v4i16,
/*52020*/         OPC_RecordChild2, // #1 = $Vm
/*52021*/         OPC_CheckChild2Type, MVT::v8i8,
/*52023*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52025*/         OPC_EmitInteger, MVT::i32, 14, 
/*52028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52031*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 610:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*52041*/       /*SwitchType*/ 23, MVT::v2i32,// ->52066
/*52043*/         OPC_CheckChild1Type, MVT::v2i32,
/*52045*/         OPC_RecordChild2, // #1 = $Vm
/*52046*/         OPC_CheckChild2Type, MVT::v4i16,
/*52048*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52050*/         OPC_EmitInteger, MVT::i32, 14, 
/*52053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52056*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 610:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*52066*/       /*SwitchType*/ 23, MVT::v1i64,// ->52091
/*52068*/         OPC_CheckChild1Type, MVT::v1i64,
/*52070*/         OPC_RecordChild2, // #1 = $Vm
/*52071*/         OPC_CheckChild2Type, MVT::v2i32,
/*52073*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52075*/         OPC_EmitInteger, MVT::i32, 14, 
/*52078*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52081*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 610:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*52091*/       /*SwitchType*/ 23, MVT::v8i16,// ->52116
/*52093*/         OPC_CheckChild1Type, MVT::v8i16,
/*52095*/         OPC_RecordChild2, // #1 = $Vm
/*52096*/         OPC_CheckChild2Type, MVT::v16i8,
/*52098*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52100*/         OPC_EmitInteger, MVT::i32, 14, 
/*52103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52106*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 610:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*52116*/       /*SwitchType*/ 23, MVT::v4i32,// ->52141
/*52118*/         OPC_CheckChild1Type, MVT::v4i32,
/*52120*/         OPC_RecordChild2, // #1 = $Vm
/*52121*/         OPC_CheckChild2Type, MVT::v8i16,
/*52123*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52125*/         OPC_EmitInteger, MVT::i32, 14, 
/*52128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52131*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 610:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52141*/       /*SwitchType*/ 23, MVT::v2i64,// ->52166
/*52143*/         OPC_CheckChild1Type, MVT::v2i64,
/*52145*/         OPC_RecordChild2, // #1 = $Vm
/*52146*/         OPC_CheckChild2Type, MVT::v4i32,
/*52148*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52150*/         OPC_EmitInteger, MVT::i32, 14, 
/*52153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52156*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 610:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52166*/       0, // EndSwitchType
/*52167*/     /*Scope*/ 28|128,1/*156*/, /*->52325*/
/*52169*/       OPC_CheckChild0Integer, 99|128,4/*611*/, 
/*52172*/       OPC_RecordChild1, // #0 = $src1
/*52173*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->52199
/*52176*/         OPC_CheckChild1Type, MVT::v4i16,
/*52178*/         OPC_RecordChild2, // #1 = $Vm
/*52179*/         OPC_CheckChild2Type, MVT::v8i8,
/*52181*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52183*/         OPC_EmitInteger, MVT::i32, 14, 
/*52186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52189*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 611:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*52199*/       /*SwitchType*/ 23, MVT::v2i32,// ->52224
/*52201*/         OPC_CheckChild1Type, MVT::v2i32,
/*52203*/         OPC_RecordChild2, // #1 = $Vm
/*52204*/         OPC_CheckChild2Type, MVT::v4i16,
/*52206*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52208*/         OPC_EmitInteger, MVT::i32, 14, 
/*52211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52214*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 611:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*52224*/       /*SwitchType*/ 23, MVT::v1i64,// ->52249
/*52226*/         OPC_CheckChild1Type, MVT::v1i64,
/*52228*/         OPC_RecordChild2, // #1 = $Vm
/*52229*/         OPC_CheckChild2Type, MVT::v2i32,
/*52231*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52233*/         OPC_EmitInteger, MVT::i32, 14, 
/*52236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52239*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 611:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*52249*/       /*SwitchType*/ 23, MVT::v8i16,// ->52274
/*52251*/         OPC_CheckChild1Type, MVT::v8i16,
/*52253*/         OPC_RecordChild2, // #1 = $Vm
/*52254*/         OPC_CheckChild2Type, MVT::v16i8,
/*52256*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52258*/         OPC_EmitInteger, MVT::i32, 14, 
/*52261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52264*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 611:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*52274*/       /*SwitchType*/ 23, MVT::v4i32,// ->52299
/*52276*/         OPC_CheckChild1Type, MVT::v4i32,
/*52278*/         OPC_RecordChild2, // #1 = $Vm
/*52279*/         OPC_CheckChild2Type, MVT::v8i16,
/*52281*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52283*/         OPC_EmitInteger, MVT::i32, 14, 
/*52286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52289*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 611:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52299*/       /*SwitchType*/ 23, MVT::v2i64,// ->52324
/*52301*/         OPC_CheckChild1Type, MVT::v2i64,
/*52303*/         OPC_RecordChild2, // #1 = $Vm
/*52304*/         OPC_CheckChild2Type, MVT::v4i32,
/*52306*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52308*/         OPC_EmitInteger, MVT::i32, 14, 
/*52311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52314*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 611:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52324*/       0, // EndSwitchType
/*52325*/     /*Scope*/ 3|128,1/*131*/, /*->52458*/
/*52327*/       OPC_CheckChild0Integer, 103|128,4/*615*/, 
/*52330*/       OPC_RecordChild1, // #0 = $Vn
/*52331*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->52357
/*52334*/         OPC_CheckChild1Type, MVT::v8i8,
/*52336*/         OPC_RecordChild2, // #1 = $Vm
/*52337*/         OPC_CheckChild2Type, MVT::v8i8,
/*52339*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52341*/         OPC_EmitInteger, MVT::i32, 14, 
/*52344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52347*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 615:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52357*/       /*SwitchType*/ 23, MVT::v4i16,// ->52382
/*52359*/         OPC_CheckChild1Type, MVT::v4i16,
/*52361*/         OPC_RecordChild2, // #1 = $Vm
/*52362*/         OPC_CheckChild2Type, MVT::v4i16,
/*52364*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52366*/         OPC_EmitInteger, MVT::i32, 14, 
/*52369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52372*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 615:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52382*/       /*SwitchType*/ 23, MVT::v2i32,// ->52407
/*52384*/         OPC_CheckChild1Type, MVT::v2i32,
/*52386*/         OPC_RecordChild2, // #1 = $Vm
/*52387*/         OPC_CheckChild2Type, MVT::v2i32,
/*52389*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52391*/         OPC_EmitInteger, MVT::i32, 14, 
/*52394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52397*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 615:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52407*/       /*SwitchType*/ 23, MVT::v2f32,// ->52432
/*52409*/         OPC_CheckChild1Type, MVT::v2f32,
/*52411*/         OPC_RecordChild2, // #1 = $Vm
/*52412*/         OPC_CheckChild2Type, MVT::v2f32,
/*52414*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52416*/         OPC_EmitInteger, MVT::i32, 14, 
/*52419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52422*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 615:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52432*/       /*SwitchType*/ 23, MVT::v4f16,// ->52457
/*52434*/         OPC_CheckChild1Type, MVT::v4f16,
/*52436*/         OPC_RecordChild2, // #1 = $Vm
/*52437*/         OPC_CheckChild2Type, MVT::v4f16,
/*52439*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52441*/         OPC_EmitInteger, MVT::i32, 14, 
/*52444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52447*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 615:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMAXh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*52457*/       0, // EndSwitchType
/*52458*/     /*Scope*/ 81, /*->52540*/
/*52459*/       OPC_CheckChild0Integer, 104|128,4/*616*/, 
/*52462*/       OPC_RecordChild1, // #0 = $Vn
/*52463*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->52489
/*52466*/         OPC_CheckChild1Type, MVT::v8i8,
/*52468*/         OPC_RecordChild2, // #1 = $Vm
/*52469*/         OPC_CheckChild2Type, MVT::v8i8,
/*52471*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52473*/         OPC_EmitInteger, MVT::i32, 14, 
/*52476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52479*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 616:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52489*/       /*SwitchType*/ 23, MVT::v4i16,// ->52514
/*52491*/         OPC_CheckChild1Type, MVT::v4i16,
/*52493*/         OPC_RecordChild2, // #1 = $Vm
/*52494*/         OPC_CheckChild2Type, MVT::v4i16,
/*52496*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52498*/         OPC_EmitInteger, MVT::i32, 14, 
/*52501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52504*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 616:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52514*/       /*SwitchType*/ 23, MVT::v2i32,// ->52539
/*52516*/         OPC_CheckChild1Type, MVT::v2i32,
/*52518*/         OPC_RecordChild2, // #1 = $Vm
/*52519*/         OPC_CheckChild2Type, MVT::v2i32,
/*52521*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52523*/         OPC_EmitInteger, MVT::i32, 14, 
/*52526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52529*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 616:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52539*/       0, // EndSwitchType
/*52540*/     /*Scope*/ 3|128,1/*131*/, /*->52673*/
/*52542*/       OPC_CheckChild0Integer, 105|128,4/*617*/, 
/*52545*/       OPC_RecordChild1, // #0 = $Vn
/*52546*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->52572
/*52549*/         OPC_CheckChild1Type, MVT::v8i8,
/*52551*/         OPC_RecordChild2, // #1 = $Vm
/*52552*/         OPC_CheckChild2Type, MVT::v8i8,
/*52554*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52556*/         OPC_EmitInteger, MVT::i32, 14, 
/*52559*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52562*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 617:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52572*/       /*SwitchType*/ 23, MVT::v4i16,// ->52597
/*52574*/         OPC_CheckChild1Type, MVT::v4i16,
/*52576*/         OPC_RecordChild2, // #1 = $Vm
/*52577*/         OPC_CheckChild2Type, MVT::v4i16,
/*52579*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52581*/         OPC_EmitInteger, MVT::i32, 14, 
/*52584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52587*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 617:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52597*/       /*SwitchType*/ 23, MVT::v2i32,// ->52622
/*52599*/         OPC_CheckChild1Type, MVT::v2i32,
/*52601*/         OPC_RecordChild2, // #1 = $Vm
/*52602*/         OPC_CheckChild2Type, MVT::v2i32,
/*52604*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52606*/         OPC_EmitInteger, MVT::i32, 14, 
/*52609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52612*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 617:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52622*/       /*SwitchType*/ 23, MVT::v2f32,// ->52647
/*52624*/         OPC_CheckChild1Type, MVT::v2f32,
/*52626*/         OPC_RecordChild2, // #1 = $Vm
/*52627*/         OPC_CheckChild2Type, MVT::v2f32,
/*52629*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52631*/         OPC_EmitInteger, MVT::i32, 14, 
/*52634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52637*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 617:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52647*/       /*SwitchType*/ 23, MVT::v4f16,// ->52672
/*52649*/         OPC_CheckChild1Type, MVT::v4f16,
/*52651*/         OPC_RecordChild2, // #1 = $Vm
/*52652*/         OPC_CheckChild2Type, MVT::v4f16,
/*52654*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52656*/         OPC_EmitInteger, MVT::i32, 14, 
/*52659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52662*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 617:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMINh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*52672*/       0, // EndSwitchType
/*52673*/     /*Scope*/ 81, /*->52755*/
/*52674*/       OPC_CheckChild0Integer, 106|128,4/*618*/, 
/*52677*/       OPC_RecordChild1, // #0 = $Vn
/*52678*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->52704
/*52681*/         OPC_CheckChild1Type, MVT::v8i8,
/*52683*/         OPC_RecordChild2, // #1 = $Vm
/*52684*/         OPC_CheckChild2Type, MVT::v8i8,
/*52686*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52688*/         OPC_EmitInteger, MVT::i32, 14, 
/*52691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52694*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 618:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52704*/       /*SwitchType*/ 23, MVT::v4i16,// ->52729
/*52706*/         OPC_CheckChild1Type, MVT::v4i16,
/*52708*/         OPC_RecordChild2, // #1 = $Vm
/*52709*/         OPC_CheckChild2Type, MVT::v4i16,
/*52711*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52713*/         OPC_EmitInteger, MVT::i32, 14, 
/*52716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52719*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 618:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52729*/       /*SwitchType*/ 23, MVT::v2i32,// ->52754
/*52731*/         OPC_CheckChild1Type, MVT::v2i32,
/*52733*/         OPC_RecordChild2, // #1 = $Vm
/*52734*/         OPC_CheckChild2Type, MVT::v2i32,
/*52736*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52738*/         OPC_EmitInteger, MVT::i32, 14, 
/*52741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52744*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 618:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52754*/       0, // EndSwitchType
/*52755*/     /*Scope*/ 4|128,1/*132*/, /*->52889*/
/*52757*/       OPC_CheckChild0Integer, 3|128,5/*643*/, 
/*52760*/       OPC_RecordChild1, // #0 = $Vm
/*52761*/       OPC_SwitchType /*6 cases */, 19, MVT::v2i32,// ->52783
/*52764*/         OPC_CheckChild1Type, MVT::v2i32,
/*52766*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52768*/         OPC_EmitInteger, MVT::i32, 14, 
/*52771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52774*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 643:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*52783*/       /*SwitchType*/ 19, MVT::v4i32,// ->52804
/*52785*/         OPC_CheckChild1Type, MVT::v4i32,
/*52787*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52789*/         OPC_EmitInteger, MVT::i32, 14, 
/*52792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52795*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 643:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*52804*/       /*SwitchType*/ 19, MVT::v2f32,// ->52825
/*52806*/         OPC_CheckChild1Type, MVT::v2f32,
/*52808*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52810*/         OPC_EmitInteger, MVT::i32, 14, 
/*52813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52816*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 643:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*52825*/       /*SwitchType*/ 19, MVT::v4f32,// ->52846
/*52827*/         OPC_CheckChild1Type, MVT::v4f32,
/*52829*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52831*/         OPC_EmitInteger, MVT::i32, 14, 
/*52834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52837*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 643:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*52846*/       /*SwitchType*/ 19, MVT::v4f16,// ->52867
/*52848*/         OPC_CheckChild1Type, MVT::v4f16,
/*52850*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52852*/         OPC_EmitInteger, MVT::i32, 14, 
/*52855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52858*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 643:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhd:v4f16 DPR:v4f16:$Vm)
/*52867*/       /*SwitchType*/ 19, MVT::v8f16,// ->52888
/*52869*/         OPC_CheckChild1Type, MVT::v8f16,
/*52871*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52873*/         OPC_EmitInteger, MVT::i32, 14, 
/*52876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52879*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 643:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhq:v8f16 QPR:v8f16:$Vm)
/*52888*/       0, // EndSwitchType
/*52889*/     /*Scope*/ 4|128,1/*132*/, /*->53023*/
/*52891*/       OPC_CheckChild0Integer, 16|128,5/*656*/, 
/*52894*/       OPC_RecordChild1, // #0 = $Vm
/*52895*/       OPC_SwitchType /*6 cases */, 19, MVT::v2i32,// ->52917
/*52898*/         OPC_CheckChild1Type, MVT::v2i32,
/*52900*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52902*/         OPC_EmitInteger, MVT::i32, 14, 
/*52905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52908*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 656:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*52917*/       /*SwitchType*/ 19, MVT::v4i32,// ->52938
/*52919*/         OPC_CheckChild1Type, MVT::v4i32,
/*52921*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52923*/         OPC_EmitInteger, MVT::i32, 14, 
/*52926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52929*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 656:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*52938*/       /*SwitchType*/ 19, MVT::v2f32,// ->52959
/*52940*/         OPC_CheckChild1Type, MVT::v2f32,
/*52942*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52944*/         OPC_EmitInteger, MVT::i32, 14, 
/*52947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52950*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 656:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*52959*/       /*SwitchType*/ 19, MVT::v4f32,// ->52980
/*52961*/         OPC_CheckChild1Type, MVT::v4f32,
/*52963*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*52965*/         OPC_EmitInteger, MVT::i32, 14, 
/*52968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52971*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 656:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*52980*/       /*SwitchType*/ 19, MVT::v4f16,// ->53001
/*52982*/         OPC_CheckChild1Type, MVT::v4f16,
/*52984*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52986*/         OPC_EmitInteger, MVT::i32, 14, 
/*52989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52992*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 656:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhd:v4f16 DPR:v4f16:$Vm)
/*53001*/       /*SwitchType*/ 19, MVT::v8f16,// ->53022
/*53003*/         OPC_CheckChild1Type, MVT::v8f16,
/*53005*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*53007*/         OPC_EmitInteger, MVT::i32, 14, 
/*53010*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53013*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 656:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhq:v8f16 QPR:v8f16:$Vm)
/*53022*/       0, // EndSwitchType
/*53023*/     /*Scope*/ 78|128,1/*206*/, /*->53231*/
/*53025*/       OPC_CheckChild0Integer, 20|128,5/*660*/, 
/*53028*/       OPC_RecordChild1, // #0 = $Vm
/*53029*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53055
/*53032*/         OPC_CheckChild1Type, MVT::v4i16,
/*53034*/         OPC_RecordChild2, // #1 = $Vn
/*53035*/         OPC_CheckChild2Type, MVT::v4i16,
/*53037*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53039*/         OPC_EmitInteger, MVT::i32, 14, 
/*53042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53045*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 660:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53055*/       /*SwitchType*/ 23, MVT::v2i32,// ->53080
/*53057*/         OPC_CheckChild1Type, MVT::v2i32,
/*53059*/         OPC_RecordChild2, // #1 = $Vn
/*53060*/         OPC_CheckChild2Type, MVT::v2i32,
/*53062*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53064*/         OPC_EmitInteger, MVT::i32, 14, 
/*53067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53070*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 660:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53080*/       /*SwitchType*/ 23, MVT::v8i16,// ->53105
/*53082*/         OPC_CheckChild1Type, MVT::v8i16,
/*53084*/         OPC_RecordChild2, // #1 = $Vn
/*53085*/         OPC_CheckChild2Type, MVT::v8i16,
/*53087*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53089*/         OPC_EmitInteger, MVT::i32, 14, 
/*53092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53095*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 660:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53105*/       /*SwitchType*/ 23, MVT::v4i32,// ->53130
/*53107*/         OPC_CheckChild1Type, MVT::v4i32,
/*53109*/         OPC_RecordChild2, // #1 = $Vn
/*53110*/         OPC_CheckChild2Type, MVT::v4i32,
/*53112*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53114*/         OPC_EmitInteger, MVT::i32, 14, 
/*53117*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53120*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 660:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53130*/       /*SwitchType*/ 23, MVT::v8i8,// ->53155
/*53132*/         OPC_CheckChild1Type, MVT::v8i8,
/*53134*/         OPC_RecordChild2, // #1 = $Vn
/*53135*/         OPC_CheckChild2Type, MVT::v8i8,
/*53137*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53139*/         OPC_EmitInteger, MVT::i32, 14, 
/*53142*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53145*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 660:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53155*/       /*SwitchType*/ 23, MVT::v16i8,// ->53180
/*53157*/         OPC_CheckChild1Type, MVT::v16i8,
/*53159*/         OPC_RecordChild2, // #1 = $Vn
/*53160*/         OPC_CheckChild2Type, MVT::v16i8,
/*53162*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53164*/         OPC_EmitInteger, MVT::i32, 14, 
/*53167*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53170*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 660:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53180*/       /*SwitchType*/ 23, MVT::v1i64,// ->53205
/*53182*/         OPC_CheckChild1Type, MVT::v1i64,
/*53184*/         OPC_RecordChild2, // #1 = $Vn
/*53185*/         OPC_CheckChild2Type, MVT::v1i64,
/*53187*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53189*/         OPC_EmitInteger, MVT::i32, 14, 
/*53192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53195*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 660:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53205*/       /*SwitchType*/ 23, MVT::v2i64,// ->53230
/*53207*/         OPC_CheckChild1Type, MVT::v2i64,
/*53209*/         OPC_RecordChild2, // #1 = $Vn
/*53210*/         OPC_CheckChild2Type, MVT::v2i64,
/*53212*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53214*/         OPC_EmitInteger, MVT::i32, 14, 
/*53217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53220*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 660:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53230*/       0, // EndSwitchType
/*53231*/     /*Scope*/ 78|128,1/*206*/, /*->53439*/
/*53233*/       OPC_CheckChild0Integer, 21|128,5/*661*/, 
/*53236*/       OPC_RecordChild1, // #0 = $Vm
/*53237*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53263
/*53240*/         OPC_CheckChild1Type, MVT::v4i16,
/*53242*/         OPC_RecordChild2, // #1 = $Vn
/*53243*/         OPC_CheckChild2Type, MVT::v4i16,
/*53245*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53247*/         OPC_EmitInteger, MVT::i32, 14, 
/*53250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53253*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 661:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53263*/       /*SwitchType*/ 23, MVT::v2i32,// ->53288
/*53265*/         OPC_CheckChild1Type, MVT::v2i32,
/*53267*/         OPC_RecordChild2, // #1 = $Vn
/*53268*/         OPC_CheckChild2Type, MVT::v2i32,
/*53270*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53272*/         OPC_EmitInteger, MVT::i32, 14, 
/*53275*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53278*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 661:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53288*/       /*SwitchType*/ 23, MVT::v8i16,// ->53313
/*53290*/         OPC_CheckChild1Type, MVT::v8i16,
/*53292*/         OPC_RecordChild2, // #1 = $Vn
/*53293*/         OPC_CheckChild2Type, MVT::v8i16,
/*53295*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53297*/         OPC_EmitInteger, MVT::i32, 14, 
/*53300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53303*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 661:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53313*/       /*SwitchType*/ 23, MVT::v4i32,// ->53338
/*53315*/         OPC_CheckChild1Type, MVT::v4i32,
/*53317*/         OPC_RecordChild2, // #1 = $Vn
/*53318*/         OPC_CheckChild2Type, MVT::v4i32,
/*53320*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53322*/         OPC_EmitInteger, MVT::i32, 14, 
/*53325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53328*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 661:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53338*/       /*SwitchType*/ 23, MVT::v8i8,// ->53363
/*53340*/         OPC_CheckChild1Type, MVT::v8i8,
/*53342*/         OPC_RecordChild2, // #1 = $Vn
/*53343*/         OPC_CheckChild2Type, MVT::v8i8,
/*53345*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53347*/         OPC_EmitInteger, MVT::i32, 14, 
/*53350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53353*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 661:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53363*/       /*SwitchType*/ 23, MVT::v16i8,// ->53388
/*53365*/         OPC_CheckChild1Type, MVT::v16i8,
/*53367*/         OPC_RecordChild2, // #1 = $Vn
/*53368*/         OPC_CheckChild2Type, MVT::v16i8,
/*53370*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53372*/         OPC_EmitInteger, MVT::i32, 14, 
/*53375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53378*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 661:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53388*/       /*SwitchType*/ 23, MVT::v1i64,// ->53413
/*53390*/         OPC_CheckChild1Type, MVT::v1i64,
/*53392*/         OPC_RecordChild2, // #1 = $Vn
/*53393*/         OPC_CheckChild2Type, MVT::v1i64,
/*53395*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53397*/         OPC_EmitInteger, MVT::i32, 14, 
/*53400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53403*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 661:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53413*/       /*SwitchType*/ 23, MVT::v2i64,// ->53438
/*53415*/         OPC_CheckChild1Type, MVT::v2i64,
/*53417*/         OPC_RecordChild2, // #1 = $Vn
/*53418*/         OPC_CheckChild2Type, MVT::v2i64,
/*53420*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53422*/         OPC_EmitInteger, MVT::i32, 14, 
/*53425*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53428*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 661:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53438*/       0, // EndSwitchType
/*53439*/     /*Scope*/ 78|128,1/*206*/, /*->53647*/
/*53441*/       OPC_CheckChild0Integer, 14|128,5/*654*/, 
/*53444*/       OPC_RecordChild1, // #0 = $Vm
/*53445*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53471
/*53448*/         OPC_CheckChild1Type, MVT::v4i16,
/*53450*/         OPC_RecordChild2, // #1 = $Vn
/*53451*/         OPC_CheckChild2Type, MVT::v4i16,
/*53453*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53455*/         OPC_EmitInteger, MVT::i32, 14, 
/*53458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53461*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 654:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53471*/       /*SwitchType*/ 23, MVT::v2i32,// ->53496
/*53473*/         OPC_CheckChild1Type, MVT::v2i32,
/*53475*/         OPC_RecordChild2, // #1 = $Vn
/*53476*/         OPC_CheckChild2Type, MVT::v2i32,
/*53478*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53480*/         OPC_EmitInteger, MVT::i32, 14, 
/*53483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53486*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 654:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53496*/       /*SwitchType*/ 23, MVT::v8i16,// ->53521
/*53498*/         OPC_CheckChild1Type, MVT::v8i16,
/*53500*/         OPC_RecordChild2, // #1 = $Vn
/*53501*/         OPC_CheckChild2Type, MVT::v8i16,
/*53503*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53505*/         OPC_EmitInteger, MVT::i32, 14, 
/*53508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53511*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 654:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53521*/       /*SwitchType*/ 23, MVT::v4i32,// ->53546
/*53523*/         OPC_CheckChild1Type, MVT::v4i32,
/*53525*/         OPC_RecordChild2, // #1 = $Vn
/*53526*/         OPC_CheckChild2Type, MVT::v4i32,
/*53528*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53530*/         OPC_EmitInteger, MVT::i32, 14, 
/*53533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53536*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 654:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53546*/       /*SwitchType*/ 23, MVT::v8i8,// ->53571
/*53548*/         OPC_CheckChild1Type, MVT::v8i8,
/*53550*/         OPC_RecordChild2, // #1 = $Vn
/*53551*/         OPC_CheckChild2Type, MVT::v8i8,
/*53553*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53555*/         OPC_EmitInteger, MVT::i32, 14, 
/*53558*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53561*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 654:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53571*/       /*SwitchType*/ 23, MVT::v16i8,// ->53596
/*53573*/         OPC_CheckChild1Type, MVT::v16i8,
/*53575*/         OPC_RecordChild2, // #1 = $Vn
/*53576*/         OPC_CheckChild2Type, MVT::v16i8,
/*53578*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53580*/         OPC_EmitInteger, MVT::i32, 14, 
/*53583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53586*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 654:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53596*/       /*SwitchType*/ 23, MVT::v1i64,// ->53621
/*53598*/         OPC_CheckChild1Type, MVT::v1i64,
/*53600*/         OPC_RecordChild2, // #1 = $Vn
/*53601*/         OPC_CheckChild2Type, MVT::v1i64,
/*53603*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53605*/         OPC_EmitInteger, MVT::i32, 14, 
/*53608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53611*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 654:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53621*/       /*SwitchType*/ 23, MVT::v2i64,// ->53646
/*53623*/         OPC_CheckChild1Type, MVT::v2i64,
/*53625*/         OPC_RecordChild2, // #1 = $Vn
/*53626*/         OPC_CheckChild2Type, MVT::v2i64,
/*53628*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53630*/         OPC_EmitInteger, MVT::i32, 14, 
/*53633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53636*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 654:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53646*/       0, // EndSwitchType
/*53647*/     /*Scope*/ 78|128,1/*206*/, /*->53855*/
/*53649*/       OPC_CheckChild0Integer, 15|128,5/*655*/, 
/*53652*/       OPC_RecordChild1, // #0 = $Vm
/*53653*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53679
/*53656*/         OPC_CheckChild1Type, MVT::v4i16,
/*53658*/         OPC_RecordChild2, // #1 = $Vn
/*53659*/         OPC_CheckChild2Type, MVT::v4i16,
/*53661*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53663*/         OPC_EmitInteger, MVT::i32, 14, 
/*53666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53669*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 655:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53679*/       /*SwitchType*/ 23, MVT::v2i32,// ->53704
/*53681*/         OPC_CheckChild1Type, MVT::v2i32,
/*53683*/         OPC_RecordChild2, // #1 = $Vn
/*53684*/         OPC_CheckChild2Type, MVT::v2i32,
/*53686*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53688*/         OPC_EmitInteger, MVT::i32, 14, 
/*53691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53694*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 655:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53704*/       /*SwitchType*/ 23, MVT::v8i16,// ->53729
/*53706*/         OPC_CheckChild1Type, MVT::v8i16,
/*53708*/         OPC_RecordChild2, // #1 = $Vn
/*53709*/         OPC_CheckChild2Type, MVT::v8i16,
/*53711*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53713*/         OPC_EmitInteger, MVT::i32, 14, 
/*53716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53719*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 655:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53729*/       /*SwitchType*/ 23, MVT::v4i32,// ->53754
/*53731*/         OPC_CheckChild1Type, MVT::v4i32,
/*53733*/         OPC_RecordChild2, // #1 = $Vn
/*53734*/         OPC_CheckChild2Type, MVT::v4i32,
/*53736*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53738*/         OPC_EmitInteger, MVT::i32, 14, 
/*53741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53744*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 655:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53754*/       /*SwitchType*/ 23, MVT::v8i8,// ->53779
/*53756*/         OPC_CheckChild1Type, MVT::v8i8,
/*53758*/         OPC_RecordChild2, // #1 = $Vn
/*53759*/         OPC_CheckChild2Type, MVT::v8i8,
/*53761*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53763*/         OPC_EmitInteger, MVT::i32, 14, 
/*53766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53769*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 655:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53779*/       /*SwitchType*/ 23, MVT::v16i8,// ->53804
/*53781*/         OPC_CheckChild1Type, MVT::v16i8,
/*53783*/         OPC_RecordChild2, // #1 = $Vn
/*53784*/         OPC_CheckChild2Type, MVT::v16i8,
/*53786*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53788*/         OPC_EmitInteger, MVT::i32, 14, 
/*53791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53794*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 655:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53804*/       /*SwitchType*/ 23, MVT::v1i64,// ->53829
/*53806*/         OPC_CheckChild1Type, MVT::v1i64,
/*53808*/         OPC_RecordChild2, // #1 = $Vn
/*53809*/         OPC_CheckChild2Type, MVT::v1i64,
/*53811*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53813*/         OPC_EmitInteger, MVT::i32, 14, 
/*53816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53819*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 655:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53829*/       /*SwitchType*/ 23, MVT::v2i64,// ->53854
/*53831*/         OPC_CheckChild1Type, MVT::v2i64,
/*53833*/         OPC_RecordChild2, // #1 = $Vn
/*53834*/         OPC_CheckChild2Type, MVT::v2i64,
/*53836*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53838*/         OPC_EmitInteger, MVT::i32, 14, 
/*53841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53844*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 655:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53854*/       0, // EndSwitchType
/*53855*/     /*Scope*/ 78|128,1/*206*/, /*->54063*/
/*53857*/       OPC_CheckChild0Integer, 125|128,4/*637*/, 
/*53860*/       OPC_RecordChild1, // #0 = $Vm
/*53861*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53887
/*53864*/         OPC_CheckChild1Type, MVT::v4i16,
/*53866*/         OPC_RecordChild2, // #1 = $Vn
/*53867*/         OPC_CheckChild2Type, MVT::v4i16,
/*53869*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53871*/         OPC_EmitInteger, MVT::i32, 14, 
/*53874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53877*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 637:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53887*/       /*SwitchType*/ 23, MVT::v2i32,// ->53912
/*53889*/         OPC_CheckChild1Type, MVT::v2i32,
/*53891*/         OPC_RecordChild2, // #1 = $Vn
/*53892*/         OPC_CheckChild2Type, MVT::v2i32,
/*53894*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53896*/         OPC_EmitInteger, MVT::i32, 14, 
/*53899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53902*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 637:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53912*/       /*SwitchType*/ 23, MVT::v8i16,// ->53937
/*53914*/         OPC_CheckChild1Type, MVT::v8i16,
/*53916*/         OPC_RecordChild2, // #1 = $Vn
/*53917*/         OPC_CheckChild2Type, MVT::v8i16,
/*53919*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53921*/         OPC_EmitInteger, MVT::i32, 14, 
/*53924*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53927*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 637:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53937*/       /*SwitchType*/ 23, MVT::v4i32,// ->53962
/*53939*/         OPC_CheckChild1Type, MVT::v4i32,
/*53941*/         OPC_RecordChild2, // #1 = $Vn
/*53942*/         OPC_CheckChild2Type, MVT::v4i32,
/*53944*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53946*/         OPC_EmitInteger, MVT::i32, 14, 
/*53949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53952*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 637:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53962*/       /*SwitchType*/ 23, MVT::v8i8,// ->53987
/*53964*/         OPC_CheckChild1Type, MVT::v8i8,
/*53966*/         OPC_RecordChild2, // #1 = $Vn
/*53967*/         OPC_CheckChild2Type, MVT::v8i8,
/*53969*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53971*/         OPC_EmitInteger, MVT::i32, 14, 
/*53974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53977*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 637:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53987*/       /*SwitchType*/ 23, MVT::v16i8,// ->54012
/*53989*/         OPC_CheckChild1Type, MVT::v16i8,
/*53991*/         OPC_RecordChild2, // #1 = $Vn
/*53992*/         OPC_CheckChild2Type, MVT::v16i8,
/*53994*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*53996*/         OPC_EmitInteger, MVT::i32, 14, 
/*53999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54002*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 637:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54012*/       /*SwitchType*/ 23, MVT::v1i64,// ->54037
/*54014*/         OPC_CheckChild1Type, MVT::v1i64,
/*54016*/         OPC_RecordChild2, // #1 = $Vn
/*54017*/         OPC_CheckChild2Type, MVT::v1i64,
/*54019*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54021*/         OPC_EmitInteger, MVT::i32, 14, 
/*54024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54027*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 637:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54037*/       /*SwitchType*/ 23, MVT::v2i64,// ->54062
/*54039*/         OPC_CheckChild1Type, MVT::v2i64,
/*54041*/         OPC_RecordChild2, // #1 = $Vn
/*54042*/         OPC_CheckChild2Type, MVT::v2i64,
/*54044*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54046*/         OPC_EmitInteger, MVT::i32, 14, 
/*54049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54052*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 637:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54062*/       0, // EndSwitchType
/*54063*/     /*Scope*/ 78|128,1/*206*/, /*->54271*/
/*54065*/       OPC_CheckChild0Integer, 127|128,4/*639*/, 
/*54068*/       OPC_RecordChild1, // #0 = $Vm
/*54069*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->54095
/*54072*/         OPC_CheckChild1Type, MVT::v4i16,
/*54074*/         OPC_RecordChild2, // #1 = $Vn
/*54075*/         OPC_CheckChild2Type, MVT::v4i16,
/*54077*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54079*/         OPC_EmitInteger, MVT::i32, 14, 
/*54082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54085*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 639:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54095*/       /*SwitchType*/ 23, MVT::v2i32,// ->54120
/*54097*/         OPC_CheckChild1Type, MVT::v2i32,
/*54099*/         OPC_RecordChild2, // #1 = $Vn
/*54100*/         OPC_CheckChild2Type, MVT::v2i32,
/*54102*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54104*/         OPC_EmitInteger, MVT::i32, 14, 
/*54107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54110*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 639:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54120*/       /*SwitchType*/ 23, MVT::v8i16,// ->54145
/*54122*/         OPC_CheckChild1Type, MVT::v8i16,
/*54124*/         OPC_RecordChild2, // #1 = $Vn
/*54125*/         OPC_CheckChild2Type, MVT::v8i16,
/*54127*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54129*/         OPC_EmitInteger, MVT::i32, 14, 
/*54132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54135*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 639:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54145*/       /*SwitchType*/ 23, MVT::v4i32,// ->54170
/*54147*/         OPC_CheckChild1Type, MVT::v4i32,
/*54149*/         OPC_RecordChild2, // #1 = $Vn
/*54150*/         OPC_CheckChild2Type, MVT::v4i32,
/*54152*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54154*/         OPC_EmitInteger, MVT::i32, 14, 
/*54157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54160*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 639:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54170*/       /*SwitchType*/ 23, MVT::v8i8,// ->54195
/*54172*/         OPC_CheckChild1Type, MVT::v8i8,
/*54174*/         OPC_RecordChild2, // #1 = $Vn
/*54175*/         OPC_CheckChild2Type, MVT::v8i8,
/*54177*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54179*/         OPC_EmitInteger, MVT::i32, 14, 
/*54182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54185*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 639:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54195*/       /*SwitchType*/ 23, MVT::v16i8,// ->54220
/*54197*/         OPC_CheckChild1Type, MVT::v16i8,
/*54199*/         OPC_RecordChild2, // #1 = $Vn
/*54200*/         OPC_CheckChild2Type, MVT::v16i8,
/*54202*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54204*/         OPC_EmitInteger, MVT::i32, 14, 
/*54207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54210*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 639:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54220*/       /*SwitchType*/ 23, MVT::v1i64,// ->54245
/*54222*/         OPC_CheckChild1Type, MVT::v1i64,
/*54224*/         OPC_RecordChild2, // #1 = $Vn
/*54225*/         OPC_CheckChild2Type, MVT::v1i64,
/*54227*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54229*/         OPC_EmitInteger, MVT::i32, 14, 
/*54232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54235*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 639:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54245*/       /*SwitchType*/ 23, MVT::v2i64,// ->54270
/*54247*/         OPC_CheckChild1Type, MVT::v2i64,
/*54249*/         OPC_RecordChild2, // #1 = $Vn
/*54250*/         OPC_CheckChild2Type, MVT::v2i64,
/*54252*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54254*/         OPC_EmitInteger, MVT::i32, 14, 
/*54257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54260*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 639:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54270*/       0, // EndSwitchType
/*54271*/     /*Scope*/ 78|128,1/*206*/, /*->54479*/
/*54273*/       OPC_CheckChild0Integer, 120|128,4/*632*/, 
/*54276*/       OPC_RecordChild1, // #0 = $Vm
/*54277*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->54303
/*54280*/         OPC_CheckChild1Type, MVT::v4i16,
/*54282*/         OPC_RecordChild2, // #1 = $Vn
/*54283*/         OPC_CheckChild2Type, MVT::v4i16,
/*54285*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54287*/         OPC_EmitInteger, MVT::i32, 14, 
/*54290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54293*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 632:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54303*/       /*SwitchType*/ 23, MVT::v2i32,// ->54328
/*54305*/         OPC_CheckChild1Type, MVT::v2i32,
/*54307*/         OPC_RecordChild2, // #1 = $Vn
/*54308*/         OPC_CheckChild2Type, MVT::v2i32,
/*54310*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54312*/         OPC_EmitInteger, MVT::i32, 14, 
/*54315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54318*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 632:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54328*/       /*SwitchType*/ 23, MVT::v8i16,// ->54353
/*54330*/         OPC_CheckChild1Type, MVT::v8i16,
/*54332*/         OPC_RecordChild2, // #1 = $Vn
/*54333*/         OPC_CheckChild2Type, MVT::v8i16,
/*54335*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54337*/         OPC_EmitInteger, MVT::i32, 14, 
/*54340*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54343*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 632:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54353*/       /*SwitchType*/ 23, MVT::v4i32,// ->54378
/*54355*/         OPC_CheckChild1Type, MVT::v4i32,
/*54357*/         OPC_RecordChild2, // #1 = $Vn
/*54358*/         OPC_CheckChild2Type, MVT::v4i32,
/*54360*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54362*/         OPC_EmitInteger, MVT::i32, 14, 
/*54365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54368*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 632:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54378*/       /*SwitchType*/ 23, MVT::v8i8,// ->54403
/*54380*/         OPC_CheckChild1Type, MVT::v8i8,
/*54382*/         OPC_RecordChild2, // #1 = $Vn
/*54383*/         OPC_CheckChild2Type, MVT::v8i8,
/*54385*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54387*/         OPC_EmitInteger, MVT::i32, 14, 
/*54390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54393*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 632:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54403*/       /*SwitchType*/ 23, MVT::v16i8,// ->54428
/*54405*/         OPC_CheckChild1Type, MVT::v16i8,
/*54407*/         OPC_RecordChild2, // #1 = $Vn
/*54408*/         OPC_CheckChild2Type, MVT::v16i8,
/*54410*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54412*/         OPC_EmitInteger, MVT::i32, 14, 
/*54415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54418*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 632:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54428*/       /*SwitchType*/ 23, MVT::v1i64,// ->54453
/*54430*/         OPC_CheckChild1Type, MVT::v1i64,
/*54432*/         OPC_RecordChild2, // #1 = $Vn
/*54433*/         OPC_CheckChild2Type, MVT::v1i64,
/*54435*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54437*/         OPC_EmitInteger, MVT::i32, 14, 
/*54440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54443*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 632:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54453*/       /*SwitchType*/ 23, MVT::v2i64,// ->54478
/*54455*/         OPC_CheckChild1Type, MVT::v2i64,
/*54457*/         OPC_RecordChild2, // #1 = $Vn
/*54458*/         OPC_CheckChild2Type, MVT::v2i64,
/*54460*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54462*/         OPC_EmitInteger, MVT::i32, 14, 
/*54465*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54468*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 632:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54478*/       0, // EndSwitchType
/*54479*/     /*Scope*/ 78|128,1/*206*/, /*->54687*/
/*54481*/       OPC_CheckChild0Integer, 121|128,4/*633*/, 
/*54484*/       OPC_RecordChild1, // #0 = $Vm
/*54485*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->54511
/*54488*/         OPC_CheckChild1Type, MVT::v4i16,
/*54490*/         OPC_RecordChild2, // #1 = $Vn
/*54491*/         OPC_CheckChild2Type, MVT::v4i16,
/*54493*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54495*/         OPC_EmitInteger, MVT::i32, 14, 
/*54498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54501*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 633:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54511*/       /*SwitchType*/ 23, MVT::v2i32,// ->54536
/*54513*/         OPC_CheckChild1Type, MVT::v2i32,
/*54515*/         OPC_RecordChild2, // #1 = $Vn
/*54516*/         OPC_CheckChild2Type, MVT::v2i32,
/*54518*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54520*/         OPC_EmitInteger, MVT::i32, 14, 
/*54523*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54526*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 633:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54536*/       /*SwitchType*/ 23, MVT::v8i16,// ->54561
/*54538*/         OPC_CheckChild1Type, MVT::v8i16,
/*54540*/         OPC_RecordChild2, // #1 = $Vn
/*54541*/         OPC_CheckChild2Type, MVT::v8i16,
/*54543*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54545*/         OPC_EmitInteger, MVT::i32, 14, 
/*54548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54551*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 633:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54561*/       /*SwitchType*/ 23, MVT::v4i32,// ->54586
/*54563*/         OPC_CheckChild1Type, MVT::v4i32,
/*54565*/         OPC_RecordChild2, // #1 = $Vn
/*54566*/         OPC_CheckChild2Type, MVT::v4i32,
/*54568*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54570*/         OPC_EmitInteger, MVT::i32, 14, 
/*54573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54576*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 633:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54586*/       /*SwitchType*/ 23, MVT::v8i8,// ->54611
/*54588*/         OPC_CheckChild1Type, MVT::v8i8,
/*54590*/         OPC_RecordChild2, // #1 = $Vn
/*54591*/         OPC_CheckChild2Type, MVT::v8i8,
/*54593*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54595*/         OPC_EmitInteger, MVT::i32, 14, 
/*54598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54601*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 633:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54611*/       /*SwitchType*/ 23, MVT::v16i8,// ->54636
/*54613*/         OPC_CheckChild1Type, MVT::v16i8,
/*54615*/         OPC_RecordChild2, // #1 = $Vn
/*54616*/         OPC_CheckChild2Type, MVT::v16i8,
/*54618*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54620*/         OPC_EmitInteger, MVT::i32, 14, 
/*54623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54626*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 633:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54636*/       /*SwitchType*/ 23, MVT::v1i64,// ->54661
/*54638*/         OPC_CheckChild1Type, MVT::v1i64,
/*54640*/         OPC_RecordChild2, // #1 = $Vn
/*54641*/         OPC_CheckChild2Type, MVT::v1i64,
/*54643*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54645*/         OPC_EmitInteger, MVT::i32, 14, 
/*54648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54651*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 633:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54661*/       /*SwitchType*/ 23, MVT::v2i64,// ->54686
/*54663*/         OPC_CheckChild1Type, MVT::v2i64,
/*54665*/         OPC_RecordChild2, // #1 = $Vn
/*54666*/         OPC_CheckChild2Type, MVT::v2i64,
/*54668*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54670*/         OPC_EmitInteger, MVT::i32, 14, 
/*54673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54676*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 633:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54686*/       0, // EndSwitchType
/*54687*/     /*Scope*/ 4|128,1/*132*/, /*->54821*/
/*54689*/       OPC_CheckChild0Integer, 58|128,4/*570*/, 
/*54692*/       OPC_RecordChild1, // #0 = $Vm
/*54693*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54715
/*54696*/         OPC_CheckChild1Type, MVT::v8i8,
/*54698*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54700*/         OPC_EmitInteger, MVT::i32, 14, 
/*54703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54706*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 570:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54715*/       /*SwitchType*/ 19, MVT::v4i16,// ->54736
/*54717*/         OPC_CheckChild1Type, MVT::v4i16,
/*54719*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54721*/         OPC_EmitInteger, MVT::i32, 14, 
/*54724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54727*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 570:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54736*/       /*SwitchType*/ 19, MVT::v2i32,// ->54757
/*54738*/         OPC_CheckChild1Type, MVT::v2i32,
/*54740*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54742*/         OPC_EmitInteger, MVT::i32, 14, 
/*54745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54748*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 570:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54757*/       /*SwitchType*/ 19, MVT::v16i8,// ->54778
/*54759*/         OPC_CheckChild1Type, MVT::v16i8,
/*54761*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54763*/         OPC_EmitInteger, MVT::i32, 14, 
/*54766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54769*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 570:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54778*/       /*SwitchType*/ 19, MVT::v8i16,// ->54799
/*54780*/         OPC_CheckChild1Type, MVT::v8i16,
/*54782*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54784*/         OPC_EmitInteger, MVT::i32, 14, 
/*54787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54790*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 570:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54799*/       /*SwitchType*/ 19, MVT::v4i32,// ->54820
/*54801*/         OPC_CheckChild1Type, MVT::v4i32,
/*54803*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54805*/         OPC_EmitInteger, MVT::i32, 14, 
/*54808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54811*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 570:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54820*/       0, // EndSwitchType
/*54821*/     /*Scope*/ 4|128,1/*132*/, /*->54955*/
/*54823*/       OPC_CheckChild0Integer, 107|128,4/*619*/, 
/*54826*/       OPC_RecordChild1, // #0 = $Vm
/*54827*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54849
/*54830*/         OPC_CheckChild1Type, MVT::v8i8,
/*54832*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54834*/         OPC_EmitInteger, MVT::i32, 14, 
/*54837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54840*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 619:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54849*/       /*SwitchType*/ 19, MVT::v4i16,// ->54870
/*54851*/         OPC_CheckChild1Type, MVT::v4i16,
/*54853*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54855*/         OPC_EmitInteger, MVT::i32, 14, 
/*54858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54861*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 619:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54870*/       /*SwitchType*/ 19, MVT::v2i32,// ->54891
/*54872*/         OPC_CheckChild1Type, MVT::v2i32,
/*54874*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54876*/         OPC_EmitInteger, MVT::i32, 14, 
/*54879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54882*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 619:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54891*/       /*SwitchType*/ 19, MVT::v16i8,// ->54912
/*54893*/         OPC_CheckChild1Type, MVT::v16i8,
/*54895*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54897*/         OPC_EmitInteger, MVT::i32, 14, 
/*54900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54903*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 619:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54912*/       /*SwitchType*/ 19, MVT::v8i16,// ->54933
/*54914*/         OPC_CheckChild1Type, MVT::v8i16,
/*54916*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54918*/         OPC_EmitInteger, MVT::i32, 14, 
/*54921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54924*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 619:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54933*/       /*SwitchType*/ 19, MVT::v4i32,// ->54954
/*54935*/         OPC_CheckChild1Type, MVT::v4i32,
/*54937*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54939*/         OPC_EmitInteger, MVT::i32, 14, 
/*54942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54945*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 619:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54954*/       0, // EndSwitchType
/*54955*/     /*Scope*/ 4|128,1/*132*/, /*->55089*/
/*54957*/       OPC_CheckChild0Integer, 115|128,4/*627*/, 
/*54960*/       OPC_RecordChild1, // #0 = $Vm
/*54961*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54983
/*54964*/         OPC_CheckChild1Type, MVT::v8i8,
/*54966*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54968*/         OPC_EmitInteger, MVT::i32, 14, 
/*54971*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54974*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 627:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*54983*/       /*SwitchType*/ 19, MVT::v4i16,// ->55004
/*54985*/         OPC_CheckChild1Type, MVT::v4i16,
/*54987*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*54989*/         OPC_EmitInteger, MVT::i32, 14, 
/*54992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54995*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 627:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*55004*/       /*SwitchType*/ 19, MVT::v2i32,// ->55025
/*55006*/         OPC_CheckChild1Type, MVT::v2i32,
/*55008*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55010*/         OPC_EmitInteger, MVT::i32, 14, 
/*55013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55016*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 627:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*55025*/       /*SwitchType*/ 19, MVT::v16i8,// ->55046
/*55027*/         OPC_CheckChild1Type, MVT::v16i8,
/*55029*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55031*/         OPC_EmitInteger, MVT::i32, 14, 
/*55034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55037*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 627:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*55046*/       /*SwitchType*/ 19, MVT::v8i16,// ->55067
/*55048*/         OPC_CheckChild1Type, MVT::v8i16,
/*55050*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55052*/         OPC_EmitInteger, MVT::i32, 14, 
/*55055*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55058*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 627:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*55067*/       /*SwitchType*/ 19, MVT::v4i32,// ->55088
/*55069*/         OPC_CheckChild1Type, MVT::v4i32,
/*55071*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55073*/         OPC_EmitInteger, MVT::i32, 14, 
/*55076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55079*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 627:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*55088*/       0, // EndSwitchType
/*55089*/     /*Scope*/ 4|128,1/*132*/, /*->55223*/
/*55091*/       OPC_CheckChild0Integer, 62|128,4/*574*/, 
/*55094*/       OPC_RecordChild1, // #0 = $Vm
/*55095*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->55117
/*55098*/         OPC_CheckChild1Type, MVT::v8i8,
/*55100*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55102*/         OPC_EmitInteger, MVT::i32, 14, 
/*55105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55108*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 574:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*55117*/       /*SwitchType*/ 19, MVT::v4i16,// ->55138
/*55119*/         OPC_CheckChild1Type, MVT::v4i16,
/*55121*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55123*/         OPC_EmitInteger, MVT::i32, 14, 
/*55126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55129*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 574:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*55138*/       /*SwitchType*/ 19, MVT::v2i32,// ->55159
/*55140*/         OPC_CheckChild1Type, MVT::v2i32,
/*55142*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55144*/         OPC_EmitInteger, MVT::i32, 14, 
/*55147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55150*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 574:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*55159*/       /*SwitchType*/ 19, MVT::v16i8,// ->55180
/*55161*/         OPC_CheckChild1Type, MVT::v16i8,
/*55163*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55165*/         OPC_EmitInteger, MVT::i32, 14, 
/*55168*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55171*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 574:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*55180*/       /*SwitchType*/ 19, MVT::v8i16,// ->55201
/*55182*/         OPC_CheckChild1Type, MVT::v8i16,
/*55184*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55186*/         OPC_EmitInteger, MVT::i32, 14, 
/*55189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55192*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 574:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*55201*/       /*SwitchType*/ 19, MVT::v4i32,// ->55222
/*55203*/         OPC_CheckChild1Type, MVT::v4i32,
/*55205*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55207*/         OPC_EmitInteger, MVT::i32, 14, 
/*55210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55213*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 574:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*55222*/       0, // EndSwitchType
/*55223*/     /*Scope*/ 69, /*->55293*/
/*55224*/       OPC_CheckChild0Integer, 112|128,4/*624*/, 
/*55227*/       OPC_RecordChild1, // #0 = $Vm
/*55228*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->55250
/*55231*/         OPC_CheckChild1Type, MVT::v8i16,
/*55233*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55235*/         OPC_EmitInteger, MVT::i32, 14, 
/*55238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55241*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 624:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*55250*/       /*SwitchType*/ 19, MVT::v4i16,// ->55271
/*55252*/         OPC_CheckChild1Type, MVT::v4i32,
/*55254*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55256*/         OPC_EmitInteger, MVT::i32, 14, 
/*55259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55262*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 624:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*55271*/       /*SwitchType*/ 19, MVT::v2i32,// ->55292
/*55273*/         OPC_CheckChild1Type, MVT::v2i64,
/*55275*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55277*/         OPC_EmitInteger, MVT::i32, 14, 
/*55280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55283*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 624:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*55292*/       0, // EndSwitchType
/*55293*/     /*Scope*/ 69, /*->55363*/
/*55294*/       OPC_CheckChild0Integer, 114|128,4/*626*/, 
/*55297*/       OPC_RecordChild1, // #0 = $Vm
/*55298*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->55320
/*55301*/         OPC_CheckChild1Type, MVT::v8i16,
/*55303*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55305*/         OPC_EmitInteger, MVT::i32, 14, 
/*55308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55311*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 626:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*55320*/       /*SwitchType*/ 19, MVT::v4i16,// ->55341
/*55322*/         OPC_CheckChild1Type, MVT::v4i32,
/*55324*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55326*/         OPC_EmitInteger, MVT::i32, 14, 
/*55329*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55332*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 626:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*55341*/       /*SwitchType*/ 19, MVT::v2i32,// ->55362
/*55343*/         OPC_CheckChild1Type, MVT::v2i64,
/*55345*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55347*/         OPC_EmitInteger, MVT::i32, 14, 
/*55350*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55353*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 626:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*55362*/       0, // EndSwitchType
/*55363*/     /*Scope*/ 69, /*->55433*/
/*55364*/       OPC_CheckChild0Integer, 113|128,4/*625*/, 
/*55367*/       OPC_RecordChild1, // #0 = $Vm
/*55368*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->55390
/*55371*/         OPC_CheckChild1Type, MVT::v8i16,
/*55373*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55375*/         OPC_EmitInteger, MVT::i32, 14, 
/*55378*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55381*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 625:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*55390*/       /*SwitchType*/ 19, MVT::v4i16,// ->55411
/*55392*/         OPC_CheckChild1Type, MVT::v4i32,
/*55394*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55396*/         OPC_EmitInteger, MVT::i32, 14, 
/*55399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55402*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 625:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*55411*/       /*SwitchType*/ 19, MVT::v2i32,// ->55432
/*55413*/         OPC_CheckChild1Type, MVT::v2i64,
/*55415*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55417*/         OPC_EmitInteger, MVT::i32, 14, 
/*55420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55423*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 625:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*55432*/       0, // EndSwitchType
/*55433*/     /*Scope*/ 58, /*->55492*/
/*55434*/       OPC_CheckChild0Integer, 63|128,4/*575*/, 
/*55437*/       OPC_RecordChild1, // #0 = $Vm
/*55438*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55452
/*55441*/         OPC_CheckChild1Type, MVT::v2f32,
/*55443*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55445*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 575:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDf:v2i32 DPR:v2f32:$Vm)
/*55452*/       /*SwitchType*/ 11, MVT::v4i32,// ->55465
/*55454*/         OPC_CheckChild1Type, MVT::v4f32,
/*55456*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55458*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 575:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQf:v4i32 QPR:v4f32:$Vm)
/*55465*/       /*SwitchType*/ 11, MVT::v4i16,// ->55478
/*55467*/         OPC_CheckChild1Type, MVT::v4f16,
/*55469*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55471*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 575:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDh:v4i16 DPR:v4f16:$Vm)
/*55478*/       /*SwitchType*/ 11, MVT::v8i16,// ->55491
/*55480*/         OPC_CheckChild1Type, MVT::v8f16,
/*55482*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55484*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 575:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQh:v8i16 QPR:v8f16:$Vm)
/*55491*/       0, // EndSwitchType
/*55492*/     /*Scope*/ 58, /*->55551*/
/*55493*/       OPC_CheckChild0Integer, 64|128,4/*576*/, 
/*55496*/       OPC_RecordChild1, // #0 = $Vm
/*55497*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55511
/*55500*/         OPC_CheckChild1Type, MVT::v2f32,
/*55502*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55504*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 576:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDf:v2i32 DPR:v2f32:$Vm)
/*55511*/       /*SwitchType*/ 11, MVT::v4i32,// ->55524
/*55513*/         OPC_CheckChild1Type, MVT::v4f32,
/*55515*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55517*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 576:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQf:v4i32 QPR:v4f32:$Vm)
/*55524*/       /*SwitchType*/ 11, MVT::v4i16,// ->55537
/*55526*/         OPC_CheckChild1Type, MVT::v4f16,
/*55528*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55530*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 576:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDh:v4i16 DPR:v4f16:$Vm)
/*55537*/       /*SwitchType*/ 11, MVT::v8i16,// ->55550
/*55539*/         OPC_CheckChild1Type, MVT::v8f16,
/*55541*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55543*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 576:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQh:v8i16 QPR:v8f16:$Vm)
/*55550*/       0, // EndSwitchType
/*55551*/     /*Scope*/ 58, /*->55610*/
/*55552*/       OPC_CheckChild0Integer, 73|128,4/*585*/, 
/*55555*/       OPC_RecordChild1, // #0 = $Vm
/*55556*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55570
/*55559*/         OPC_CheckChild1Type, MVT::v2f32,
/*55561*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55563*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 585:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDf:v2i32 DPR:v2f32:$Vm)
/*55570*/       /*SwitchType*/ 11, MVT::v4i32,// ->55583
/*55572*/         OPC_CheckChild1Type, MVT::v4f32,
/*55574*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55576*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 585:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQf:v4i32 QPR:v4f32:$Vm)
/*55583*/       /*SwitchType*/ 11, MVT::v4i16,// ->55596
/*55585*/         OPC_CheckChild1Type, MVT::v4f16,
/*55587*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55589*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 585:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDh:v4i16 DPR:v4f16:$Vm)
/*55596*/       /*SwitchType*/ 11, MVT::v8i16,// ->55609
/*55598*/         OPC_CheckChild1Type, MVT::v8f16,
/*55600*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55602*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 585:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQh:v8i16 QPR:v8f16:$Vm)
/*55609*/       0, // EndSwitchType
/*55610*/     /*Scope*/ 58, /*->55669*/
/*55611*/       OPC_CheckChild0Integer, 74|128,4/*586*/, 
/*55614*/       OPC_RecordChild1, // #0 = $Vm
/*55615*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55629
/*55618*/         OPC_CheckChild1Type, MVT::v2f32,
/*55620*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55622*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 586:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDf:v2i32 DPR:v2f32:$Vm)
/*55629*/       /*SwitchType*/ 11, MVT::v4i32,// ->55642
/*55631*/         OPC_CheckChild1Type, MVT::v4f32,
/*55633*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55635*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 586:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQf:v4i32 QPR:v4f32:$Vm)
/*55642*/       /*SwitchType*/ 11, MVT::v4i16,// ->55655
/*55644*/         OPC_CheckChild1Type, MVT::v4f16,
/*55646*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55648*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 586:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDh:v4i16 DPR:v4f16:$Vm)
/*55655*/       /*SwitchType*/ 11, MVT::v8i16,// ->55668
/*55657*/         OPC_CheckChild1Type, MVT::v8f16,
/*55659*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55661*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 586:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQh:v8i16 QPR:v8f16:$Vm)
/*55668*/       0, // EndSwitchType
/*55669*/     /*Scope*/ 58, /*->55728*/
/*55670*/       OPC_CheckChild0Integer, 75|128,4/*587*/, 
/*55673*/       OPC_RecordChild1, // #0 = $Vm
/*55674*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55688
/*55677*/         OPC_CheckChild1Type, MVT::v2f32,
/*55679*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55681*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 587:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDf:v2i32 DPR:v2f32:$Vm)
/*55688*/       /*SwitchType*/ 11, MVT::v4i32,// ->55701
/*55690*/         OPC_CheckChild1Type, MVT::v4f32,
/*55692*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55694*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 587:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQf:v4i32 QPR:v4f32:$Vm)
/*55701*/       /*SwitchType*/ 11, MVT::v4i16,// ->55714
/*55703*/         OPC_CheckChild1Type, MVT::v4f16,
/*55705*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55707*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 587:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDh:v4i16 DPR:v4f16:$Vm)
/*55714*/       /*SwitchType*/ 11, MVT::v8i16,// ->55727
/*55716*/         OPC_CheckChild1Type, MVT::v8f16,
/*55718*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55720*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 587:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQh:v8i16 QPR:v8f16:$Vm)
/*55727*/       0, // EndSwitchType
/*55728*/     /*Scope*/ 58, /*->55787*/
/*55729*/       OPC_CheckChild0Integer, 76|128,4/*588*/, 
/*55732*/       OPC_RecordChild1, // #0 = $Vm
/*55733*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55747
/*55736*/         OPC_CheckChild1Type, MVT::v2f32,
/*55738*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55740*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 588:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDf:v2i32 DPR:v2f32:$Vm)
/*55747*/       /*SwitchType*/ 11, MVT::v4i32,// ->55760
/*55749*/         OPC_CheckChild1Type, MVT::v4f32,
/*55751*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55753*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 588:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQf:v4i32 QPR:v4f32:$Vm)
/*55760*/       /*SwitchType*/ 11, MVT::v4i16,// ->55773
/*55762*/         OPC_CheckChild1Type, MVT::v4f16,
/*55764*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55766*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 588:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDh:v4i16 DPR:v4f16:$Vm)
/*55773*/       /*SwitchType*/ 11, MVT::v8i16,// ->55786
/*55775*/         OPC_CheckChild1Type, MVT::v8f16,
/*55777*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55779*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 588:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQh:v8i16 QPR:v8f16:$Vm)
/*55786*/       0, // EndSwitchType
/*55787*/     /*Scope*/ 58, /*->55846*/
/*55788*/       OPC_CheckChild0Integer, 71|128,4/*583*/, 
/*55791*/       OPC_RecordChild1, // #0 = $Vm
/*55792*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55806
/*55795*/         OPC_CheckChild1Type, MVT::v2f32,
/*55797*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55799*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 583:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDf:v2i32 DPR:v2f32:$Vm)
/*55806*/       /*SwitchType*/ 11, MVT::v4i32,// ->55819
/*55808*/         OPC_CheckChild1Type, MVT::v4f32,
/*55810*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55812*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 583:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQf:v4i32 QPR:v4f32:$Vm)
/*55819*/       /*SwitchType*/ 11, MVT::v4i16,// ->55832
/*55821*/         OPC_CheckChild1Type, MVT::v4f16,
/*55823*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55825*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 583:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDh:v4i16 DPR:v4f16:$Vm)
/*55832*/       /*SwitchType*/ 11, MVT::v8i16,// ->55845
/*55834*/         OPC_CheckChild1Type, MVT::v8f16,
/*55836*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55838*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 583:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQh:v8i16 QPR:v8f16:$Vm)
/*55845*/       0, // EndSwitchType
/*55846*/     /*Scope*/ 58, /*->55905*/
/*55847*/       OPC_CheckChild0Integer, 72|128,4/*584*/, 
/*55850*/       OPC_RecordChild1, // #0 = $Vm
/*55851*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55865
/*55854*/         OPC_CheckChild1Type, MVT::v2f32,
/*55856*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55858*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 584:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDf:v2i32 DPR:v2f32:$Vm)
/*55865*/       /*SwitchType*/ 11, MVT::v4i32,// ->55878
/*55867*/         OPC_CheckChild1Type, MVT::v4f32,
/*55869*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55871*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 584:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQf:v4i32 QPR:v4f32:$Vm)
/*55878*/       /*SwitchType*/ 11, MVT::v4i16,// ->55891
/*55880*/         OPC_CheckChild1Type, MVT::v4f16,
/*55882*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55884*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 584:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDh:v4i16 DPR:v4f16:$Vm)
/*55891*/       /*SwitchType*/ 11, MVT::v8i16,// ->55904
/*55893*/         OPC_CheckChild1Type, MVT::v8f16,
/*55895*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55897*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 584:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQh:v8i16 QPR:v8f16:$Vm)
/*55904*/       0, // EndSwitchType
/*55905*/     /*Scope*/ 21, /*->55927*/
/*55906*/       OPC_CheckChild0Integer, 67|128,4/*579*/, 
/*55909*/       OPC_RecordChild1, // #0 = $Vm
/*55910*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*55912*/       OPC_EmitInteger, MVT::i32, 14, 
/*55915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55918*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2h), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 579:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*55927*/     /*Scope*/ 23, /*->55951*/
/*55928*/       OPC_CheckChild0Integer, 29|128,5/*669*/, 
/*55931*/       OPC_RecordChild1, // #0 = $Vn
/*55932*/       OPC_RecordChild2, // #1 = $Vm
/*55933*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55935*/       OPC_EmitInteger, MVT::i32, 14, 
/*55938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55941*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBL1), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 669:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55951*/     /*Scope*/ 25, /*->55977*/
/*55952*/       OPC_CheckChild0Integer, 33|128,5/*673*/, 
/*55955*/       OPC_RecordChild1, // #0 = $orig
/*55956*/       OPC_RecordChild2, // #1 = $Vn
/*55957*/       OPC_RecordChild3, // #2 = $Vm
/*55958*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*55960*/       OPC_EmitInteger, MVT::i32, 14, 
/*55963*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55966*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBX1), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 673:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55977*/     /*Scope*/ 15, /*->55993*/
/*55978*/       OPC_CheckChild0Integer, 42|128,4/*554*/, 
/*55981*/       OPC_RecordChild1, // #0 = $src
/*55982*/       OPC_RecordChild2, // #1 = $Vm
/*55983*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55985*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESD), 0,
                    MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 554:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55993*/     /*Scope*/ 15, /*->56009*/
/*55994*/       OPC_CheckChild0Integer, 43|128,4/*555*/, 
/*55997*/       OPC_RecordChild1, // #0 = $src
/*55998*/       OPC_RecordChild2, // #1 = $Vm
/*55999*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56001*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESE), 0,
                    MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 555:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*56009*/     /*Scope*/ 13, /*->56023*/
/*56010*/       OPC_CheckChild0Integer, 44|128,4/*556*/, 
/*56013*/       OPC_RecordChild1, // #0 = $Vm
/*56014*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56016*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESIMC), 0,
                    MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 556:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*56023*/     /*Scope*/ 13, /*->56037*/
/*56024*/       OPC_CheckChild0Integer, 45|128,4/*557*/, 
/*56027*/       OPC_RecordChild1, // #0 = $Vm
/*56028*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56030*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESMC), 0,
                    MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 557:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*56037*/     /*Scope*/ 15, /*->56053*/
/*56038*/       OPC_CheckChild0Integer, 51|128,4/*563*/, 
/*56041*/       OPC_RecordChild1, // #0 = $src
/*56042*/       OPC_RecordChild2, // #1 = $Vm
/*56043*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56045*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1SU1), 0,
                    MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 563:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*56053*/     /*Scope*/ 15, /*->56069*/
/*56054*/       OPC_CheckChild0Integer, 54|128,4/*566*/, 
/*56057*/       OPC_RecordChild1, // #0 = $src
/*56058*/       OPC_RecordChild2, // #1 = $Vm
/*56059*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56061*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256SU0), 0,
                    MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 566:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*56069*/     /*Scope*/ 17, /*->56087*/
/*56070*/       OPC_CheckChild0Integer, 50|128,4/*562*/, 
/*56073*/       OPC_RecordChild1, // #0 = $src
/*56074*/       OPC_RecordChild2, // #1 = $Vn
/*56075*/       OPC_RecordChild3, // #2 = $Vm
/*56076*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56078*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1SU0), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 562:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56087*/     /*Scope*/ 17, /*->56105*/
/*56088*/       OPC_CheckChild0Integer, 52|128,4/*564*/, 
/*56091*/       OPC_RecordChild1, // #0 = $src
/*56092*/       OPC_RecordChild2, // #1 = $Vn
/*56093*/       OPC_RecordChild3, // #2 = $Vm
/*56094*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56096*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256H), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 564:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56105*/     /*Scope*/ 17, /*->56123*/
/*56106*/       OPC_CheckChild0Integer, 53|128,4/*565*/, 
/*56109*/       OPC_RecordChild1, // #0 = $src
/*56110*/       OPC_RecordChild2, // #1 = $Vn
/*56111*/       OPC_RecordChild3, // #2 = $Vm
/*56112*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56114*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256H2), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 565:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56123*/     /*Scope*/ 17, /*->56141*/
/*56124*/       OPC_CheckChild0Integer, 55|128,4/*567*/, 
/*56127*/       OPC_RecordChild1, // #0 = $src
/*56128*/       OPC_RecordChild2, // #1 = $Vn
/*56129*/       OPC_RecordChild3, // #2 = $Vm
/*56130*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*56132*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256SU1), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 567:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*56141*/     /*Scope*/ 41, /*->56183*/
/*56142*/       OPC_CheckChild0Integer, 46|128,4/*558*/, 
/*56145*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56146*/       OPC_RecordChild2, // #1 = $hash_e
/*56147*/       OPC_RecordChild3, // #2 = $wk
/*56148*/       OPC_EmitInteger, MVT::i64, 0, 
/*56151*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56154*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56162*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56165*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56174*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1C), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 558:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56183*/     /*Scope*/ 41, /*->56225*/
/*56184*/       OPC_CheckChild0Integer, 48|128,4/*560*/, 
/*56187*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56188*/       OPC_RecordChild2, // #1 = $hash_e
/*56189*/       OPC_RecordChild3, // #2 = $wk
/*56190*/       OPC_EmitInteger, MVT::i64, 0, 
/*56193*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56196*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56204*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56207*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56216*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1M), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 560:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56225*/     /*Scope*/ 41, /*->56267*/
/*56226*/       OPC_CheckChild0Integer, 49|128,4/*561*/, 
/*56229*/       OPC_RecordChild1, // #0 = $hash_abcd
/*56230*/       OPC_RecordChild2, // #1 = $hash_e
/*56231*/       OPC_RecordChild3, // #2 = $wk
/*56232*/       OPC_EmitInteger, MVT::i64, 0, 
/*56235*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*56238*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*56246*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*56249*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*56258*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1P), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 561:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*56267*/     /*Scope*/ 2|128,1/*130*/, /*->56399*/
/*56269*/       OPC_CheckChild0Integer, 68|128,4/*580*/, 
/*56272*/       OPC_RecordChild1, // #0 = $Vm
/*56273*/       OPC_Scope, 30, /*->56305*/ // 4 children in Scope
/*56275*/         OPC_CheckChild1Type, MVT::v2i32,
/*56277*/         OPC_RecordChild2, // #1 = $SIMM
/*56278*/         OPC_MoveChild2,
/*56279*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56282*/         OPC_MoveParent,
/*56283*/         OPC_CheckType, MVT::v2f32,
/*56285*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56287*/         OPC_EmitConvertToTarget, 1,
/*56289*/         OPC_EmitInteger, MVT::i32, 14, 
/*56292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56295*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 580:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56305*/       /*Scope*/ 30, /*->56336*/
/*56306*/         OPC_CheckChild1Type, MVT::v4i16,
/*56308*/         OPC_RecordChild2, // #1 = $SIMM
/*56309*/         OPC_MoveChild2,
/*56310*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56313*/         OPC_MoveParent,
/*56314*/         OPC_CheckType, MVT::v4f16,
/*56316*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56318*/         OPC_EmitConvertToTarget, 1,
/*56320*/         OPC_EmitInteger, MVT::i32, 14, 
/*56323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56326*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2hd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 580:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*56336*/       /*Scope*/ 30, /*->56367*/
/*56337*/         OPC_CheckChild1Type, MVT::v4i32,
/*56339*/         OPC_RecordChild2, // #1 = $SIMM
/*56340*/         OPC_MoveChild2,
/*56341*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56344*/         OPC_MoveParent,
/*56345*/         OPC_CheckType, MVT::v4f32,
/*56347*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56349*/         OPC_EmitConvertToTarget, 1,
/*56351*/         OPC_EmitInteger, MVT::i32, 14, 
/*56354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56357*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 580:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56367*/       /*Scope*/ 30, /*->56398*/
/*56368*/         OPC_CheckChild1Type, MVT::v8i16,
/*56370*/         OPC_RecordChild2, // #1 = $SIMM
/*56371*/         OPC_MoveChild2,
/*56372*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56375*/         OPC_MoveParent,
/*56376*/         OPC_CheckType, MVT::v8f16,
/*56378*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56380*/         OPC_EmitConvertToTarget, 1,
/*56382*/         OPC_EmitInteger, MVT::i32, 14, 
/*56385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56388*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2hq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 580:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*56398*/       0, /*End of Scope*/
/*56399*/     /*Scope*/ 2|128,1/*130*/, /*->56531*/
/*56401*/       OPC_CheckChild0Integer, 69|128,4/*581*/, 
/*56404*/       OPC_RecordChild1, // #0 = $Vm
/*56405*/       OPC_Scope, 30, /*->56437*/ // 4 children in Scope
/*56407*/         OPC_CheckChild1Type, MVT::v2i32,
/*56409*/         OPC_RecordChild2, // #1 = $SIMM
/*56410*/         OPC_MoveChild2,
/*56411*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56414*/         OPC_MoveParent,
/*56415*/         OPC_CheckType, MVT::v2f32,
/*56417*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56419*/         OPC_EmitConvertToTarget, 1,
/*56421*/         OPC_EmitInteger, MVT::i32, 14, 
/*56424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56427*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 581:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56437*/       /*Scope*/ 30, /*->56468*/
/*56438*/         OPC_CheckChild1Type, MVT::v4i16,
/*56440*/         OPC_RecordChild2, // #1 = $SIMM
/*56441*/         OPC_MoveChild2,
/*56442*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56445*/         OPC_MoveParent,
/*56446*/         OPC_CheckType, MVT::v4f16,
/*56448*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56450*/         OPC_EmitConvertToTarget, 1,
/*56452*/         OPC_EmitInteger, MVT::i32, 14, 
/*56455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56458*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2hd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 581:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*56468*/       /*Scope*/ 30, /*->56499*/
/*56469*/         OPC_CheckChild1Type, MVT::v4i32,
/*56471*/         OPC_RecordChild2, // #1 = $SIMM
/*56472*/         OPC_MoveChild2,
/*56473*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56476*/         OPC_MoveParent,
/*56477*/         OPC_CheckType, MVT::v4f32,
/*56479*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56481*/         OPC_EmitConvertToTarget, 1,
/*56483*/         OPC_EmitInteger, MVT::i32, 14, 
/*56486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56489*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 581:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56499*/       /*Scope*/ 30, /*->56530*/
/*56500*/         OPC_CheckChild1Type, MVT::v8i16,
/*56502*/         OPC_RecordChild2, // #1 = $SIMM
/*56503*/         OPC_MoveChild2,
/*56504*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56507*/         OPC_MoveParent,
/*56508*/         OPC_CheckType, MVT::v8f16,
/*56510*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56512*/         OPC_EmitConvertToTarget, 1,
/*56514*/         OPC_EmitInteger, MVT::i32, 14, 
/*56517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56520*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2hq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 581:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*56530*/       0, /*End of Scope*/
/*56531*/     /*Scope*/ 106, /*->56638*/
/*56532*/       OPC_CheckChild0Integer, 4|128,5/*644*/, 
/*56535*/       OPC_RecordChild1, // #0 = $Vn
/*56536*/       OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->56562
/*56539*/         OPC_CheckChild1Type, MVT::v2f32,
/*56541*/         OPC_RecordChild2, // #1 = $Vm
/*56542*/         OPC_CheckChild2Type, MVT::v2f32,
/*56544*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56546*/         OPC_EmitInteger, MVT::i32, 14, 
/*56549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56552*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPSfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 644:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56562*/       /*SwitchType*/ 23, MVT::v4f32,// ->56587
/*56564*/         OPC_CheckChild1Type, MVT::v4f32,
/*56566*/         OPC_RecordChild2, // #1 = $Vm
/*56567*/         OPC_CheckChild2Type, MVT::v4f32,
/*56569*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56571*/         OPC_EmitInteger, MVT::i32, 14, 
/*56574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56577*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPSfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 644:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56587*/       /*SwitchType*/ 23, MVT::v4f16,// ->56612
/*56589*/         OPC_CheckChild1Type, MVT::v4f16,
/*56591*/         OPC_RecordChild2, // #1 = $Vm
/*56592*/         OPC_CheckChild2Type, MVT::v4f16,
/*56594*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56596*/         OPC_EmitInteger, MVT::i32, 14, 
/*56599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56602*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPShd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 644:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*56612*/       /*SwitchType*/ 23, MVT::v8f16,// ->56637
/*56614*/         OPC_CheckChild1Type, MVT::v8f16,
/*56616*/         OPC_RecordChild2, // #1 = $Vm
/*56617*/         OPC_CheckChild2Type, MVT::v8f16,
/*56619*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56621*/         OPC_EmitInteger, MVT::i32, 14, 
/*56624*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56627*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPShq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 644:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*56637*/       0, // EndSwitchType
/*56638*/     /*Scope*/ 106, /*->56745*/
/*56639*/       OPC_CheckChild0Integer, 17|128,5/*657*/, 
/*56642*/       OPC_RecordChild1, // #0 = $Vn
/*56643*/       OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->56669
/*56646*/         OPC_CheckChild1Type, MVT::v2f32,
/*56648*/         OPC_RecordChild2, // #1 = $Vm
/*56649*/         OPC_CheckChild2Type, MVT::v2f32,
/*56651*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56653*/         OPC_EmitInteger, MVT::i32, 14, 
/*56656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56659*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 657:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56669*/       /*SwitchType*/ 23, MVT::v4f32,// ->56694
/*56671*/         OPC_CheckChild1Type, MVT::v4f32,
/*56673*/         OPC_RecordChild2, // #1 = $Vm
/*56674*/         OPC_CheckChild2Type, MVT::v4f32,
/*56676*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*56678*/         OPC_EmitInteger, MVT::i32, 14, 
/*56681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56684*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 657:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56694*/       /*SwitchType*/ 23, MVT::v4f16,// ->56719
/*56696*/         OPC_CheckChild1Type, MVT::v4f16,
/*56698*/         OPC_RecordChild2, // #1 = $Vm
/*56699*/         OPC_CheckChild2Type, MVT::v4f16,
/*56701*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56703*/         OPC_EmitInteger, MVT::i32, 14, 
/*56706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56709*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTShd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 657:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*56719*/       /*SwitchType*/ 23, MVT::v8f16,// ->56744
/*56721*/         OPC_CheckChild1Type, MVT::v8f16,
/*56723*/         OPC_RecordChild2, // #1 = $Vm
/*56724*/         OPC_CheckChild2Type, MVT::v8f16,
/*56726*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*56728*/         OPC_EmitInteger, MVT::i32, 14, 
/*56731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56734*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTShq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 657:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*56744*/       0, // EndSwitchType
/*56745*/     /*Scope*/ 21, /*->56767*/
/*56746*/       OPC_CheckChild0Integer, 70|128,4/*582*/, 
/*56749*/       OPC_RecordChild1, // #0 = $Vm
/*56750*/       OPC_CheckPatternPredicate, 52, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*56752*/       OPC_EmitInteger, MVT::i32, 14, 
/*56755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56758*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2f), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 582:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*56767*/     /*Scope*/ 58, /*->56826*/
/*56768*/       OPC_CheckChild0Integer, 9|128,5/*649*/, 
/*56771*/       OPC_RecordChild1, // #0 = $Vm
/*56772*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56786
/*56775*/         OPC_CheckChild1Type, MVT::v2f32,
/*56777*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56779*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 649:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDf:v2f32 DPR:v2f32:$Vm)
/*56786*/       /*SwitchType*/ 11, MVT::v4f32,// ->56799
/*56788*/         OPC_CheckChild1Type, MVT::v4f32,
/*56790*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56792*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 649:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQf:v4f32 QPR:v4f32:$Vm)
/*56799*/       /*SwitchType*/ 11, MVT::v4f16,// ->56812
/*56801*/         OPC_CheckChild1Type, MVT::v4f16,
/*56803*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56805*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 649:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDh:v4f16 DPR:v4f16:$Vm)
/*56812*/       /*SwitchType*/ 11, MVT::v8f16,// ->56825
/*56814*/         OPC_CheckChild1Type, MVT::v8f16,
/*56816*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56818*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 649:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQh:v8f16 QPR:v8f16:$Vm)
/*56825*/       0, // EndSwitchType
/*56826*/     /*Scope*/ 58, /*->56885*/
/*56827*/       OPC_CheckChild0Integer, 11|128,5/*651*/, 
/*56830*/       OPC_RecordChild1, // #0 = $Vm
/*56831*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56845
/*56834*/         OPC_CheckChild1Type, MVT::v2f32,
/*56836*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56838*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 651:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDf:v2f32 DPR:v2f32:$Vm)
/*56845*/       /*SwitchType*/ 11, MVT::v4f32,// ->56858
/*56847*/         OPC_CheckChild1Type, MVT::v4f32,
/*56849*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56851*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 651:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQf:v4f32 QPR:v4f32:$Vm)
/*56858*/       /*SwitchType*/ 11, MVT::v4f16,// ->56871
/*56860*/         OPC_CheckChild1Type, MVT::v4f16,
/*56862*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56864*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 651:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDh:v4f16 DPR:v4f16:$Vm)
/*56871*/       /*SwitchType*/ 11, MVT::v8f16,// ->56884
/*56873*/         OPC_CheckChild1Type, MVT::v8f16,
/*56875*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56877*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 651:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQh:v8f16 QPR:v8f16:$Vm)
/*56884*/       0, // EndSwitchType
/*56885*/     /*Scope*/ 58, /*->56944*/
/*56886*/       OPC_CheckChild0Integer, 7|128,5/*647*/, 
/*56889*/       OPC_RecordChild1, // #0 = $Vm
/*56890*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56904
/*56893*/         OPC_CheckChild1Type, MVT::v2f32,
/*56895*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56897*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 647:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANDf:v2f32 DPR:v2f32:$Vm)
/*56904*/       /*SwitchType*/ 11, MVT::v4f32,// ->56917
/*56906*/         OPC_CheckChild1Type, MVT::v4f32,
/*56908*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56910*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 647:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQf:v4f32 QPR:v4f32:$Vm)
/*56917*/       /*SwitchType*/ 11, MVT::v4f16,// ->56930
/*56919*/         OPC_CheckChild1Type, MVT::v4f16,
/*56921*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56923*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 647:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANDh:v4f16 DPR:v4f16:$Vm)
/*56930*/       /*SwitchType*/ 11, MVT::v8f16,// ->56943
/*56932*/         OPC_CheckChild1Type, MVT::v8f16,
/*56934*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56936*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 647:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANQh:v8f16 QPR:v8f16:$Vm)
/*56943*/       0, // EndSwitchType
/*56944*/     /*Scope*/ 58, /*->57003*/
/*56945*/       OPC_CheckChild0Integer, 12|128,5/*652*/, 
/*56948*/       OPC_RecordChild1, // #0 = $Vm
/*56949*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56963
/*56952*/         OPC_CheckChild1Type, MVT::v2f32,
/*56954*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56956*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 652:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDf:v2f32 DPR:v2f32:$Vm)
/*56963*/       /*SwitchType*/ 11, MVT::v4f32,// ->56976
/*56965*/         OPC_CheckChild1Type, MVT::v4f32,
/*56967*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56969*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 652:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQf:v4f32 QPR:v4f32:$Vm)
/*56976*/       /*SwitchType*/ 11, MVT::v4f16,// ->56989
/*56978*/         OPC_CheckChild1Type, MVT::v4f16,
/*56980*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56982*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 652:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDh:v4f16 DPR:v4f16:$Vm)
/*56989*/       /*SwitchType*/ 11, MVT::v8f16,// ->57002
/*56991*/         OPC_CheckChild1Type, MVT::v8f16,
/*56993*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56995*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 652:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQh:v8f16 QPR:v8f16:$Vm)
/*57002*/       0, // EndSwitchType
/*57003*/     /*Scope*/ 58, /*->57062*/
/*57004*/       OPC_CheckChild0Integer, 8|128,5/*648*/, 
/*57007*/       OPC_RecordChild1, // #0 = $Vm
/*57008*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->57022
/*57011*/         OPC_CheckChild1Type, MVT::v2f32,
/*57013*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57015*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 648:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDf:v2f32 DPR:v2f32:$Vm)
/*57022*/       /*SwitchType*/ 11, MVT::v4f32,// ->57035
/*57024*/         OPC_CheckChild1Type, MVT::v4f32,
/*57026*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57028*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 648:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQf:v4f32 QPR:v4f32:$Vm)
/*57035*/       /*SwitchType*/ 11, MVT::v4f16,// ->57048
/*57037*/         OPC_CheckChild1Type, MVT::v4f16,
/*57039*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57041*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 648:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDh:v4f16 DPR:v4f16:$Vm)
/*57048*/       /*SwitchType*/ 11, MVT::v8f16,// ->57061
/*57050*/         OPC_CheckChild1Type, MVT::v8f16,
/*57052*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57054*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 648:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQh:v8f16 QPR:v8f16:$Vm)
/*57061*/       0, // EndSwitchType
/*57062*/     /*Scope*/ 58, /*->57121*/
/*57063*/       OPC_CheckChild0Integer, 10|128,5/*650*/, 
/*57066*/       OPC_RecordChild1, // #0 = $Vm
/*57067*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->57081
/*57070*/         OPC_CheckChild1Type, MVT::v2f32,
/*57072*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57074*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 650:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDf:v2f32 DPR:v2f32:$Vm)
/*57081*/       /*SwitchType*/ 11, MVT::v4f32,// ->57094
/*57083*/         OPC_CheckChild1Type, MVT::v4f32,
/*57085*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57087*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 650:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQf:v4f32 QPR:v4f32:$Vm)
/*57094*/       /*SwitchType*/ 11, MVT::v4f16,// ->57107
/*57096*/         OPC_CheckChild1Type, MVT::v4f16,
/*57098*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57100*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 650:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDh:v4f16 DPR:v4f16:$Vm)
/*57107*/       /*SwitchType*/ 11, MVT::v8f16,// ->57120
/*57109*/         OPC_CheckChild1Type, MVT::v8f16,
/*57111*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*57113*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 650:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQh:v8f16 QPR:v8f16:$Vm)
/*57120*/       0, // EndSwitchType
/*57121*/     0, /*End of Scope*/
/*57122*/   /*SwitchOpcode*/ 16|128,2/*272*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->57398
/*57126*/     OPC_Scope, 127, /*->57255*/ // 2 children in Scope
/*57128*/       OPC_MoveChild0,
/*57129*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*57132*/       OPC_RecordChild0, // #0 = $Rm
/*57133*/       OPC_RecordChild1, // #1 = $rot
/*57134*/       OPC_MoveChild1,
/*57135*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57138*/       OPC_CheckPredicate, 10, // Predicate_rot_imm
/*57140*/       OPC_CheckType, MVT::i32,
/*57142*/       OPC_MoveParent,
/*57143*/       OPC_MoveParent,
/*57144*/       OPC_MoveChild1,
/*57145*/       OPC_Scope, 53, /*->57200*/ // 2 children in Scope
/*57147*/         OPC_CheckValueType, MVT::i8,
/*57149*/         OPC_MoveParent,
/*57150*/         OPC_Scope, 23, /*->57175*/ // 2 children in Scope
/*57152*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57154*/           OPC_EmitConvertToTarget, 1,
/*57156*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*57159*/           OPC_EmitInteger, MVT::i32, 14, 
/*57162*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57165*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57175*/         /*Scope*/ 23, /*->57199*/
/*57176*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57178*/           OPC_EmitConvertToTarget, 1,
/*57180*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*57183*/           OPC_EmitInteger, MVT::i32, 14, 
/*57186*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57189*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rn, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*57199*/         0, /*End of Scope*/
/*57200*/       /*Scope*/ 53, /*->57254*/
/*57201*/         OPC_CheckValueType, MVT::i16,
/*57203*/         OPC_MoveParent,
/*57204*/         OPC_Scope, 23, /*->57229*/ // 2 children in Scope
/*57206*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57208*/           OPC_EmitConvertToTarget, 1,
/*57210*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*57213*/           OPC_EmitInteger, MVT::i32, 14, 
/*57216*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57219*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*57229*/         /*Scope*/ 23, /*->57253*/
/*57230*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57232*/           OPC_EmitConvertToTarget, 1,
/*57234*/           OPC_EmitNodeXForm, 2, 2, // rot_imm_XFORM
/*57237*/           OPC_EmitInteger, MVT::i32, 14, 
/*57240*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57243*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rn, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*57253*/         0, /*End of Scope*/
/*57254*/       0, /*End of Scope*/
/*57255*/     /*Scope*/ 12|128,1/*140*/, /*->57397*/
/*57257*/       OPC_RecordChild0, // #0 = $Src
/*57258*/       OPC_MoveChild1,
/*57259*/       OPC_Scope, 67, /*->57328*/ // 2 children in Scope
/*57261*/         OPC_CheckValueType, MVT::i8,
/*57263*/         OPC_MoveParent,
/*57264*/         OPC_Scope, 21, /*->57287*/ // 3 children in Scope
/*57266*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57268*/           OPC_EmitInteger, MVT::i32, 0, 
/*57271*/           OPC_EmitInteger, MVT::i32, 14, 
/*57274*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57277*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*57287*/         /*Scope*/ 17, /*->57305*/
/*57288*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57290*/           OPC_EmitInteger, MVT::i32, 14, 
/*57293*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57296*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSXTB), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*57305*/         /*Scope*/ 21, /*->57327*/
/*57306*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57308*/           OPC_EmitInteger, MVT::i32, 0, 
/*57311*/           OPC_EmitInteger, MVT::i32, 14, 
/*57314*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57317*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*57327*/         0, /*End of Scope*/
/*57328*/       /*Scope*/ 67, /*->57396*/
/*57329*/         OPC_CheckValueType, MVT::i16,
/*57331*/         OPC_MoveParent,
/*57332*/         OPC_Scope, 21, /*->57355*/ // 3 children in Scope
/*57334*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*57336*/           OPC_EmitInteger, MVT::i32, 0, 
/*57339*/           OPC_EmitInteger, MVT::i32, 14, 
/*57342*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57345*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*57355*/         /*Scope*/ 17, /*->57373*/
/*57356*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57358*/           OPC_EmitInteger, MVT::i32, 14, 
/*57361*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57364*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSXTH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*57373*/         /*Scope*/ 21, /*->57395*/
/*57374*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57376*/           OPC_EmitInteger, MVT::i32, 0, 
/*57379*/           OPC_EmitInteger, MVT::i32, 14, 
/*57382*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57385*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*57395*/         0, /*End of Scope*/
/*57396*/       0, /*End of Scope*/
/*57397*/     0, /*End of Scope*/
/*57398*/   /*SwitchOpcode*/ 58, TARGET_VAL(ISD::CALLSEQ_END),// ->57459
/*57401*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*57402*/     OPC_CaptureGlueInput,
/*57403*/     OPC_RecordChild1, // #1 = $amt1
/*57404*/     OPC_MoveChild1,
/*57405*/     OPC_SwitchOpcode /*2 cases */, 24, TARGET_VAL(ISD::TargetConstant),// ->57433
/*57409*/       OPC_MoveParent,
/*57410*/       OPC_RecordChild2, // #2 = $amt2
/*57411*/       OPC_MoveChild2,
/*57412*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*57415*/       OPC_MoveParent,
/*57416*/       OPC_EmitMergeInputChains1_0,
/*57417*/       OPC_EmitInteger, MVT::i32, 14, 
/*57420*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57423*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*57433*/     /*SwitchOpcode*/ 22, TARGET_VAL(ISD::Constant),// ->57458
/*57436*/       OPC_MoveParent,
/*57437*/       OPC_RecordChild2, // #2 = $amt2
/*57438*/       OPC_MoveChild2,
/*57439*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57442*/       OPC_MoveParent,
/*57443*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57445*/       OPC_EmitMergeInputChains1_0,
/*57446*/       OPC_EmitConvertToTarget, 1,
/*57448*/       OPC_EmitConvertToTarget, 2,
/*57450*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*57458*/     0, // EndSwitchOpcode
/*57459*/   /*SwitchOpcode*/ 30, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->57492
/*57462*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*57463*/     OPC_CaptureGlueInput,
/*57464*/     OPC_RecordChild1, // #1 = $dst
/*57465*/     OPC_RecordChild2, // #2 = $src
/*57466*/     OPC_RecordChild3, // #3 = $size
/*57467*/     OPC_MoveChild3,
/*57468*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57471*/     OPC_MoveParent,
/*57472*/     OPC_RecordChild4, // #4 = $alignment
/*57473*/     OPC_MoveChild4,
/*57474*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57477*/     OPC_MoveParent,
/*57478*/     OPC_EmitMergeInputChains1_0,
/*57479*/     OPC_EmitConvertToTarget, 3,
/*57481*/     OPC_EmitConvertToTarget, 4,
/*57483*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*57492*/   /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::CMPFP),// ->57590
/*57495*/     OPC_RecordChild0, // #0 = $Dd
/*57496*/     OPC_Scope, 45, /*->57543*/ // 2 children in Scope
/*57498*/       OPC_CheckChild0Type, MVT::f64,
/*57500*/       OPC_RecordChild1, // #1 = $Dm
/*57501*/       OPC_Scope, 19, /*->57522*/ // 2 children in Scope
/*57503*/         OPC_CheckChild2Integer, 1, 
/*57505*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*57507*/         OPC_EmitInteger, MVT::i32, 14, 
/*57510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57513*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                      4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm, 1:i32) - Complexity = 8
                  // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*57522*/       /*Scope*/ 19, /*->57542*/
/*57523*/         OPC_CheckChild2Integer, 0, 
/*57525*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*57527*/         OPC_EmitInteger, MVT::i32, 14, 
/*57530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57533*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPD), 0|OPFL_GlueOutput,
                      4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm, 0:i32) - Complexity = 8
                  // Dst: (VCMPD DPR:f64:$Dd, DPR:f64:$Dm)
/*57542*/       0, /*End of Scope*/
/*57543*/     /*Scope*/ 45, /*->57589*/
/*57544*/       OPC_CheckChild0Type, MVT::f32,
/*57546*/       OPC_RecordChild1, // #1 = $Sm
/*57547*/       OPC_Scope, 19, /*->57568*/ // 2 children in Scope
/*57549*/         OPC_CheckChild2Integer, 1, 
/*57551*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*57553*/         OPC_EmitInteger, MVT::i32, 14, 
/*57556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57559*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                      4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm, 1:i32) - Complexity = 8
                  // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*57568*/       /*Scope*/ 19, /*->57588*/
/*57569*/         OPC_CheckChild2Integer, 0, 
/*57571*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*57573*/         OPC_EmitInteger, MVT::i32, 14, 
/*57576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57579*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPS), 0|OPFL_GlueOutput,
                      4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm, 0:i32) - Complexity = 8
                  // Dst: (VCMPS SPR:f32:$Sd, SPR:f32:$Sm)
/*57588*/       0, /*End of Scope*/
/*57589*/     0, /*End of Scope*/
/*57590*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::CMPFPw0),// ->57682
/*57593*/     OPC_RecordChild0, // #0 = $Dd
/*57594*/     OPC_Scope, 42, /*->57638*/ // 2 children in Scope
/*57596*/       OPC_CheckChild0Type, MVT::f64,
/*57598*/       OPC_Scope, 18, /*->57618*/ // 2 children in Scope
/*57600*/         OPC_CheckChild1Integer, 1, 
/*57602*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*57604*/         OPC_EmitInteger, MVT::i32, 14, 
/*57607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57610*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                      3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_cmpfp0 DPR:f64:$Dd, 1:i32) - Complexity = 8
                  // Dst: (VCMPEZD DPR:f64:$Dd)
/*57618*/       /*Scope*/ 18, /*->57637*/
/*57619*/         OPC_CheckChild1Integer, 0, 
/*57621*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*57623*/         OPC_EmitInteger, MVT::i32, 14, 
/*57626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57629*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPZD), 0|OPFL_GlueOutput,
                      3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_cmpfp0 DPR:f64:$Dd, 0:i32) - Complexity = 8
                  // Dst: (VCMPZD DPR:f64:$Dd)
/*57637*/       0, /*End of Scope*/
/*57638*/     /*Scope*/ 42, /*->57681*/
/*57639*/       OPC_CheckChild0Type, MVT::f32,
/*57641*/       OPC_Scope, 18, /*->57661*/ // 2 children in Scope
/*57643*/         OPC_CheckChild1Integer, 1, 
/*57645*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*57647*/         OPC_EmitInteger, MVT::i32, 14, 
/*57650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57653*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                      3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_cmpfp0 SPR:f32:$Sd, 1:i32) - Complexity = 8
                  // Dst: (VCMPEZS SPR:f32:$Sd)
/*57661*/       /*Scope*/ 18, /*->57680*/
/*57662*/         OPC_CheckChild1Integer, 0, 
/*57664*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*57666*/         OPC_EmitInteger, MVT::i32, 14, 
/*57669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57672*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPZS), 0|OPFL_GlueOutput,
                      3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_cmpfp0 SPR:f32:$Sd, 0:i32) - Complexity = 8
                  // Dst: (VCMPZS SPR:f32:$Sd)
/*57680*/       0, /*End of Scope*/
/*57681*/     0, /*End of Scope*/
/*57682*/   /*SwitchOpcode*/ 65, TARGET_VAL(ARMISD::SSAT),// ->57750
/*57685*/     OPC_RecordChild0, // #0 = $Rn
/*57686*/     OPC_RecordChild1, // #1 = $imm
/*57687*/     OPC_MoveChild1,
/*57688*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57691*/     OPC_CheckPredicate, 51, // Predicate_imm0_31
/*57693*/     OPC_CheckType, MVT::i32,
/*57695*/     OPC_MoveParent,
/*57696*/     OPC_CheckType, MVT::i32,
/*57698*/     OPC_Scope, 24, /*->57724*/ // 2 children in Scope
/*57700*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57702*/       OPC_EmitConvertToTarget, 1,
/*57704*/       OPC_EmitInteger, MVT::i32, 0, 
/*57707*/       OPC_EmitInteger, MVT::i32, 14, 
/*57710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57713*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT), 0,
                    MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (ARMssatnoshift:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (SSAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$imm, GPRnopc:i32:$Rn, 0:i32)
/*57724*/     /*Scope*/ 24, /*->57749*/
/*57725*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57727*/       OPC_EmitConvertToTarget, 1,
/*57729*/       OPC_EmitInteger, MVT::i32, 0, 
/*57732*/       OPC_EmitInteger, MVT::i32, 14, 
/*57735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57738*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT), 0,
                    MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (ARMssatnoshift:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2SSAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$imm, GPRnopc:i32:$Rn, 0:i32)
/*57749*/     0, /*End of Scope*/
/*57750*/   /*SwitchOpcode*/ 56, TARGET_VAL(ARMISD::BFI),// ->57809
/*57753*/     OPC_RecordChild0, // #0 = $src
/*57754*/     OPC_RecordChild1, // #1 = $Rn
/*57755*/     OPC_RecordChild2, // #2 = $imm
/*57756*/     OPC_MoveChild2,
/*57757*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57760*/     OPC_CheckPredicate, 28, // Predicate_bf_inv_mask_imm
/*57762*/     OPC_MoveParent,
/*57763*/     OPC_Scope, 21, /*->57786*/ // 2 children in Scope
/*57765*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*57767*/       OPC_EmitConvertToTarget, 2,
/*57769*/       OPC_EmitInteger, MVT::i32, 14, 
/*57772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57775*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BFI), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*57786*/     /*Scope*/ 21, /*->57808*/
/*57787*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*57789*/       OPC_EmitConvertToTarget, 2,
/*57791*/       OPC_EmitInteger, MVT::i32, 14, 
/*57794*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57797*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BFI), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*57808*/     0, /*End of Scope*/
/*57809*/   /*SwitchOpcode*/ 56, TARGET_VAL(ARMISD::INTRET_FLAG),// ->57868
/*57812*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*57813*/     OPC_CaptureGlueInput,
/*57814*/     OPC_RecordChild1, // #1 = $imm
/*57815*/     OPC_MoveChild1,
/*57816*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57819*/     OPC_Scope, 25, /*->57846*/ // 2 children in Scope
/*57821*/       OPC_CheckPredicate, 47, // Predicate_imm0_255
/*57823*/       OPC_CheckType, MVT::i32,
/*57825*/       OPC_MoveParent,
/*57826*/       OPC_CheckPatternPredicate, 53, // (!Subtarget->isMClass()) && (Subtarget->isThumb2())
/*57828*/       OPC_EmitMergeInputChains1_0,
/*57829*/       OPC_EmitConvertToTarget, 1,
/*57831*/       OPC_EmitInteger, MVT::i32, 14, 
/*57834*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57837*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*57846*/     /*Scope*/ 20, /*->57867*/
/*57847*/       OPC_MoveParent,
/*57848*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57850*/       OPC_EmitMergeInputChains1_0,
/*57851*/       OPC_EmitConvertToTarget, 1,
/*57853*/       OPC_EmitInteger, MVT::i32, 14, 
/*57856*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57859*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*57867*/     0, /*End of Scope*/
/*57868*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::CALLSEQ_START),// ->57912
/*57871*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*57872*/     OPC_RecordChild1, // #1 = $amt
/*57873*/     OPC_MoveChild1,
/*57874*/     OPC_SwitchOpcode /*2 cases */, 17, TARGET_VAL(ISD::TargetConstant),// ->57895
/*57878*/       OPC_MoveParent,
/*57879*/       OPC_EmitMergeInputChains1_0,
/*57880*/       OPC_EmitInteger, MVT::i32, 14, 
/*57883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57886*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*57895*/     /*SwitchOpcode*/ 13, TARGET_VAL(ISD::Constant),// ->57911
/*57898*/       OPC_MoveParent,
/*57899*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57901*/       OPC_EmitMergeInputChains1_0,
/*57902*/       OPC_EmitConvertToTarget, 1,
/*57904*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*57911*/     0, // EndSwitchOpcode
/*57912*/   /*SwitchOpcode*/ 116, TARGET_VAL(ARMISD::CALL),// ->58031
/*57915*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*57916*/     OPC_CaptureGlueInput,
/*57917*/     OPC_RecordChild1, // #1 = $func
/*57918*/     OPC_Scope, 75, /*->57995*/ // 2 children in Scope
/*57920*/       OPC_MoveChild1,
/*57921*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::TargetGlobalAddress),// ->57958
/*57925*/         OPC_MoveParent,
/*57926*/         OPC_Scope, 10, /*->57938*/ // 2 children in Scope
/*57928*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57930*/           OPC_EmitMergeInputChains1_0,
/*57931*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*57938*/         /*Scope*/ 18, /*->57957*/
/*57939*/           OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*57941*/           OPC_EmitMergeInputChains1_0,
/*57942*/           OPC_EmitInteger, MVT::i32, 14, 
/*57945*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57948*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*57957*/         0, /*End of Scope*/
/*57958*/       /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TargetExternalSymbol),// ->57994
/*57961*/         OPC_MoveParent,
/*57962*/         OPC_Scope, 10, /*->57974*/ // 2 children in Scope
/*57964*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57966*/           OPC_EmitMergeInputChains1_0,
/*57967*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*57974*/         /*Scope*/ 18, /*->57993*/
/*57975*/           OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*57977*/           OPC_EmitMergeInputChains1_0,
/*57978*/           OPC_EmitInteger, MVT::i32, 14, 
/*57981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57984*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBL:i32 (texternalsym:i32):$func)
/*57993*/         0, /*End of Scope*/
/*57994*/       0, // EndSwitchOpcode
/*57995*/     /*Scope*/ 34, /*->58030*/
/*57996*/       OPC_CheckChild1Type, MVT::i32,
/*57998*/       OPC_Scope, 10, /*->58010*/ // 2 children in Scope
/*58000*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*58002*/         OPC_EmitMergeInputChains1_0,
/*58003*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*58010*/       /*Scope*/ 18, /*->58029*/
/*58011*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasV5TOps()) && (Subtarget->isThumb())
/*58013*/         OPC_EmitMergeInputChains1_0,
/*58014*/         OPC_EmitInteger, MVT::i32, 14, 
/*58017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58020*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$func)
/*58029*/       0, /*End of Scope*/
/*58030*/     0, /*End of Scope*/
/*58031*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::CALL_PRED),// ->58084
/*58034*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*58035*/     OPC_CaptureGlueInput,
/*58036*/     OPC_RecordChild1, // #1 = $func
/*58037*/     OPC_Scope, 23, /*->58062*/ // 2 children in Scope
/*58039*/       OPC_MoveChild1,
/*58040*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*58043*/       OPC_MoveParent,
/*58044*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58046*/       OPC_EmitMergeInputChains1_0,
/*58047*/       OPC_EmitInteger, MVT::i32, 14, 
/*58050*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58053*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*58062*/     /*Scope*/ 20, /*->58083*/
/*58063*/       OPC_CheckChild1Type, MVT::i32,
/*58065*/       OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*58067*/       OPC_EmitMergeInputChains1_0,
/*58068*/       OPC_EmitInteger, MVT::i32, 14, 
/*58071*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58074*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*58083*/     0, /*End of Scope*/
/*58084*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CALL_NOLINK),// ->58162
/*58087*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*58088*/     OPC_CaptureGlueInput,
/*58089*/     OPC_RecordChild1, // #1 = $func
/*58090*/     OPC_Scope, 31, /*->58123*/ // 2 children in Scope
/*58092*/       OPC_MoveChild1,
/*58093*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->58108
/*58097*/         OPC_MoveParent,
/*58098*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58100*/         OPC_EmitMergeInputChains1_0,
/*58101*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*58108*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->58122
/*58111*/         OPC_MoveParent,
/*58112*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58114*/         OPC_EmitMergeInputChains1_0,
/*58115*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*58122*/       0, // EndSwitchOpcode
/*58123*/     /*Scope*/ 37, /*->58161*/
/*58124*/       OPC_CheckChild1Type, MVT::i32,
/*58126*/       OPC_Scope, 10, /*->58138*/ // 3 children in Scope
/*58128*/         OPC_CheckPatternPredicate, 55, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*58130*/         OPC_EmitMergeInputChains1_0,
/*58131*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*58138*/       /*Scope*/ 10, /*->58149*/
/*58139*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*58141*/         OPC_EmitMergeInputChains1_0,
/*58142*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*58149*/       /*Scope*/ 10, /*->58160*/
/*58150*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58152*/         OPC_EmitMergeInputChains1_0,
/*58153*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*58160*/       0, /*End of Scope*/
/*58161*/     0, /*End of Scope*/
/*58162*/   /*SwitchOpcode*/ 23, TARGET_VAL(ARMISD::MEMCPY),// ->58188
/*58165*/     OPC_RecordNode, // #0 = 'ARMmemcopy' chained node
/*58166*/     OPC_CaptureGlueInput,
/*58167*/     OPC_RecordChild1, // #1 = $dst
/*58168*/     OPC_RecordChild2, // #2 = $src
/*58169*/     OPC_RecordChild3, // #3 = $nreg
/*58170*/     OPC_MoveChild3,
/*58171*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58174*/     OPC_MoveParent,
/*58175*/     OPC_EmitMergeInputChains1_0,
/*58176*/     OPC_EmitConvertToTarget, 3,
/*58178*/     OPC_MorphNodeTo2, TARGET_VAL(ARM::MEMCPY), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 4, 
              // Src: (ARMmemcopy:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg) - Complexity = 6
              // Dst: (MEMCPY:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg)
/*58188*/   /*SwitchOpcode*/ 62|128,1/*190*/, TARGET_VAL(ARMISD::Wrapper),// ->58382
/*58192*/     OPC_RecordChild0, // #0 = $src
/*58193*/     OPC_MoveChild0,
/*58194*/     OPC_SwitchOpcode /*4 cases */, 45, TARGET_VAL(ISD::TargetGlobalAddress),// ->58243
/*58198*/       OPC_MoveParent,
/*58199*/       OPC_CheckType, MVT::i32,
/*58201*/       OPC_Scope, 9, /*->58212*/ // 4 children in Scope
/*58203*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58205*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*58212*/       /*Scope*/ 9, /*->58222*/
/*58213*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58215*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*58222*/       /*Scope*/ 9, /*->58232*/
/*58223*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58225*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*58232*/       /*Scope*/ 9, /*->58242*/
/*58233*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58235*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*58242*/       0, /*End of Scope*/
/*58243*/     /*SwitchOpcode*/ 45, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->58291
/*58246*/       OPC_MoveParent,
/*58247*/       OPC_CheckType, MVT::i32,
/*58249*/       OPC_Scope, 9, /*->58260*/ // 4 children in Scope
/*58251*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58253*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*58260*/       /*Scope*/ 9, /*->58270*/
/*58261*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58263*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$src)
/*58270*/       /*Scope*/ 9, /*->58280*/
/*58271*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58273*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$addr)
/*58280*/       /*Scope*/ 9, /*->58290*/
/*58281*/         OPC_CheckPatternPredicate, 59, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*58283*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*58290*/       0, /*End of Scope*/
/*58291*/     /*SwitchOpcode*/ 59, TARGET_VAL(ISD::TargetConstantPool),// ->58353
/*58294*/       OPC_MoveParent,
/*58295*/       OPC_CheckType, MVT::i32,
/*58297*/       OPC_Scope, 17, /*->58316*/ // 3 children in Scope
/*58299*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58301*/         OPC_EmitInteger, MVT::i32, 14, 
/*58304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58307*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*58316*/       /*Scope*/ 17, /*->58334*/
/*58317*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58319*/         OPC_EmitInteger, MVT::i32, 14, 
/*58322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58325*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*58334*/       /*Scope*/ 17, /*->58352*/
/*58335*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58337*/         OPC_EmitInteger, MVT::i32, 14, 
/*58340*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58343*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*58352*/       0, /*End of Scope*/
/*58353*/     /*SwitchOpcode*/ 25, TARGET_VAL(ISD::TargetExternalSymbol),// ->58381
/*58356*/       OPC_MoveParent,
/*58357*/       OPC_CheckType, MVT::i32,
/*58359*/       OPC_Scope, 9, /*->58370*/ // 2 children in Scope
/*58361*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58363*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (texternalsym:i32):$dst)
/*58370*/       /*Scope*/ 9, /*->58380*/
/*58371*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58373*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (texternalsym:i32):$dst)
/*58380*/       0, /*End of Scope*/
/*58381*/     0, // EndSwitchOpcode
/*58382*/   /*SwitchOpcode*/ 100, TARGET_VAL(ARMISD::WrapperPIC),// ->58485
/*58385*/     OPC_RecordChild0, // #0 = $addr
/*58386*/     OPC_MoveChild0,
/*58387*/     OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::TargetGlobalAddress),// ->58436
/*58391*/       OPC_MoveParent,
/*58392*/       OPC_CheckType, MVT::i32,
/*58394*/       OPC_Scope, 9, /*->58405*/ // 4 children in Scope
/*58396*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58398*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58405*/       /*Scope*/ 9, /*->58415*/
/*58406*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58408*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58415*/       /*Scope*/ 9, /*->58425*/
/*58416*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58418*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58425*/       /*Scope*/ 9, /*->58435*/
/*58426*/         OPC_CheckPatternPredicate, 58, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58428*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*58435*/       0, /*End of Scope*/
/*58436*/     /*SwitchOpcode*/ 45, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->58484
/*58439*/       OPC_MoveParent,
/*58440*/       OPC_CheckType, MVT::i32,
/*58442*/       OPC_Scope, 9, /*->58453*/ // 4 children in Scope
/*58444*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58446*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*58453*/       /*Scope*/ 9, /*->58463*/
/*58454*/         OPC_CheckPatternPredicate, 35, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*58456*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*58463*/       /*Scope*/ 9, /*->58473*/
/*58464*/         OPC_CheckPatternPredicate, 57, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*58466*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*58473*/       /*Scope*/ 9, /*->58483*/
/*58474*/         OPC_CheckPatternPredicate, 59, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*58476*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$dst)
/*58483*/       0, /*End of Scope*/
/*58484*/     0, // EndSwitchOpcode
/*58485*/   /*SwitchOpcode*/ 64, TARGET_VAL(ARMISD::WrapperJT),// ->58552
/*58488*/     OPC_RecordChild0, // #0 = $dst
/*58489*/     OPC_MoveChild0,
/*58490*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*58493*/     OPC_MoveParent,
/*58494*/     OPC_CheckType, MVT::i32,
/*58496*/     OPC_Scope, 17, /*->58515*/ // 3 children in Scope
/*58498*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58500*/       OPC_EmitInteger, MVT::i32, 14, 
/*58503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58506*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst)
/*58515*/     /*Scope*/ 17, /*->58533*/
/*58516*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58518*/       OPC_EmitInteger, MVT::i32, 14, 
/*58521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58524*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst)
/*58533*/     /*Scope*/ 17, /*->58551*/
/*58534*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*58536*/       OPC_EmitInteger, MVT::i32, 14, 
/*58539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58542*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst)
/*58551*/     0, /*End of Scope*/
/*58552*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::TC_RETURN),// ->58600
/*58555*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*58556*/     OPC_CaptureGlueInput,
/*58557*/     OPC_RecordChild1, // #1 = $dst
/*58558*/     OPC_Scope, 29, /*->58589*/ // 2 children in Scope
/*58560*/       OPC_MoveChild1,
/*58561*/       OPC_SwitchOpcode /*2 cases */, 10, TARGET_VAL(ISD::TargetGlobalAddress),// ->58575
/*58565*/         OPC_CheckType, MVT::i32,
/*58567*/         OPC_MoveParent,
/*58568*/         OPC_EmitMergeInputChains1_0,
/*58569*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*58575*/       /*SwitchOpcode*/ 10, TARGET_VAL(ISD::TargetExternalSymbol),// ->58588
/*58578*/         OPC_CheckType, MVT::i32,
/*58580*/         OPC_MoveParent,
/*58581*/         OPC_EmitMergeInputChains1_0,
/*58582*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*58588*/       0, // EndSwitchOpcode
/*58589*/     /*Scope*/ 9, /*->58599*/
/*58590*/       OPC_CheckChild1Type, MVT::i32,
/*58592*/       OPC_EmitMergeInputChains1_0,
/*58593*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*58599*/     0, /*End of Scope*/
/*58600*/   /*SwitchOpcode*/ 22, TARGET_VAL(ARMISD::BR2_JT),// ->58625
/*58603*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*58604*/     OPC_RecordChild1, // #1 = $target
/*58605*/     OPC_CheckChild1Type, MVT::i32,
/*58607*/     OPC_RecordChild2, // #2 = $index
/*58608*/     OPC_RecordChild3, // #3 = $jt
/*58609*/     OPC_MoveChild3,
/*58610*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*58613*/     OPC_MoveParent,
/*58614*/     OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*58616*/     OPC_EmitMergeInputChains1_0,
/*58617*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt) - Complexity = 6
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt)
/*58625*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VGETLANEs),// ->58776
/*58629*/     OPC_RecordChild0, // #0 = $V
/*58630*/     OPC_Scope, 28, /*->58660*/ // 4 children in Scope
/*58632*/       OPC_CheckChild0Type, MVT::v8i8,
/*58634*/       OPC_RecordChild1, // #1 = $lane
/*58635*/       OPC_MoveChild1,
/*58636*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58639*/       OPC_MoveParent,
/*58640*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58642*/       OPC_EmitConvertToTarget, 1,
/*58644*/       OPC_EmitInteger, MVT::i32, 14, 
/*58647*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58650*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58660*/     /*Scope*/ 28, /*->58689*/
/*58661*/       OPC_CheckChild0Type, MVT::v4i16,
/*58663*/       OPC_RecordChild1, // #1 = $lane
/*58664*/       OPC_MoveChild1,
/*58665*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58668*/       OPC_MoveParent,
/*58669*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58671*/       OPC_EmitConvertToTarget, 1,
/*58673*/       OPC_EmitInteger, MVT::i32, 14, 
/*58676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58679*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58689*/     /*Scope*/ 42, /*->58732*/
/*58690*/       OPC_CheckChild0Type, MVT::v16i8,
/*58692*/       OPC_RecordChild1, // #1 = $lane
/*58693*/       OPC_MoveChild1,
/*58694*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58697*/       OPC_MoveParent,
/*58698*/       OPC_EmitConvertToTarget, 1,
/*58700*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*58703*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58711*/       OPC_EmitConvertToTarget, 1,
/*58713*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*58716*/       OPC_EmitInteger, MVT::i32, 14, 
/*58719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58722*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs8), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58732*/     /*Scope*/ 42, /*->58775*/
/*58733*/       OPC_CheckChild0Type, MVT::v8i16,
/*58735*/       OPC_RecordChild1, // #1 = $lane
/*58736*/       OPC_MoveChild1,
/*58737*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58740*/       OPC_MoveParent,
/*58741*/       OPC_EmitConvertToTarget, 1,
/*58743*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*58746*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58754*/       OPC_EmitConvertToTarget, 1,
/*58756*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*58759*/       OPC_EmitInteger, MVT::i32, 14, 
/*58762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58765*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs16), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58775*/     0, /*End of Scope*/
/*58776*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VGETLANEu),// ->58927
/*58780*/     OPC_RecordChild0, // #0 = $V
/*58781*/     OPC_Scope, 28, /*->58811*/ // 4 children in Scope
/*58783*/       OPC_CheckChild0Type, MVT::v8i8,
/*58785*/       OPC_RecordChild1, // #1 = $lane
/*58786*/       OPC_MoveChild1,
/*58787*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58790*/       OPC_MoveParent,
/*58791*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58793*/       OPC_EmitConvertToTarget, 1,
/*58795*/       OPC_EmitInteger, MVT::i32, 14, 
/*58798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58801*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58811*/     /*Scope*/ 28, /*->58840*/
/*58812*/       OPC_CheckChild0Type, MVT::v4i16,
/*58814*/       OPC_RecordChild1, // #1 = $lane
/*58815*/       OPC_MoveChild1,
/*58816*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58819*/       OPC_MoveParent,
/*58820*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*58822*/       OPC_EmitConvertToTarget, 1,
/*58824*/       OPC_EmitInteger, MVT::i32, 14, 
/*58827*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58830*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58840*/     /*Scope*/ 42, /*->58883*/
/*58841*/       OPC_CheckChild0Type, MVT::v16i8,
/*58843*/       OPC_RecordChild1, // #1 = $lane
/*58844*/       OPC_MoveChild1,
/*58845*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58848*/       OPC_MoveParent,
/*58849*/       OPC_EmitConvertToTarget, 1,
/*58851*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*58854*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58862*/       OPC_EmitConvertToTarget, 1,
/*58864*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*58867*/       OPC_EmitInteger, MVT::i32, 14, 
/*58870*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58873*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu8), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58883*/     /*Scope*/ 42, /*->58926*/
/*58884*/       OPC_CheckChild0Type, MVT::v8i16,
/*58886*/       OPC_RecordChild1, // #1 = $lane
/*58887*/       OPC_MoveChild1,
/*58888*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58891*/       OPC_MoveParent,
/*58892*/       OPC_EmitConvertToTarget, 1,
/*58894*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*58897*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58905*/       OPC_EmitConvertToTarget, 1,
/*58907*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*58910*/       OPC_EmitInteger, MVT::i32, 14, 
/*58913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58916*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu16), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58926*/     0, /*End of Scope*/
/*58927*/   /*SwitchOpcode*/ 105|128,1/*233*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->59164
/*58931*/     OPC_RecordChild0, // #0 = $V
/*58932*/     OPC_Scope, 60, /*->58994*/ // 5 children in Scope
/*58934*/       OPC_CheckChild0Type, MVT::v2i32,
/*58936*/       OPC_RecordChild1, // #1 = $lane
/*58937*/       OPC_MoveChild1,
/*58938*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58941*/       OPC_MoveParent,
/*58942*/       OPC_CheckType, MVT::i32,
/*58944*/       OPC_Scope, 20, /*->58966*/ // 2 children in Scope
/*58946*/         OPC_CheckPatternPredicate, 60, // (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasVFP2())
/*58948*/         OPC_EmitConvertToTarget, 1,
/*58950*/         OPC_EmitInteger, MVT::i32, 14, 
/*58953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58956*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNi32), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*58966*/       /*Scope*/ 26, /*->58993*/
/*58967*/         OPC_CheckPatternPredicate, 61, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32())
/*58969*/         OPC_EmitConvertToTarget, 1,
/*58971*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*58974*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58982*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58985*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58993*/       0, /*End of Scope*/
/*58994*/     /*Scope*/ 76, /*->59071*/
/*58995*/       OPC_CheckChild0Type, MVT::v4i32,
/*58997*/       OPC_RecordChild1, // #1 = $lane
/*58998*/       OPC_MoveChild1,
/*58999*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59002*/       OPC_MoveParent,
/*59003*/       OPC_CheckType, MVT::i32,
/*59005*/       OPC_Scope, 36, /*->59043*/ // 2 children in Scope
/*59007*/         OPC_CheckPatternPredicate, 62, // (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasNEON())
/*59009*/         OPC_EmitConvertToTarget, 1,
/*59011*/         OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*59014*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*59022*/         OPC_EmitConvertToTarget, 1,
/*59024*/         OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*59027*/         OPC_EmitInteger, MVT::i32, 14, 
/*59030*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59033*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNi32), 0,
                      MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*59043*/       /*Scope*/ 26, /*->59070*/
/*59044*/         OPC_CheckPatternPredicate, 61, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32())
/*59046*/         OPC_EmitConvertToTarget, 1,
/*59048*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*59051*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*59059*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59062*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*59070*/       0, /*End of Scope*/
/*59071*/     /*Scope*/ 21, /*->59093*/
/*59072*/       OPC_RecordChild1, // #1 = $src2
/*59073*/       OPC_MoveChild1,
/*59074*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59077*/       OPC_MoveParent,
/*59078*/       OPC_CheckType, MVT::f64,
/*59080*/       OPC_EmitConvertToTarget, 1,
/*59082*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*59085*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*59093*/     /*Scope*/ 34, /*->59128*/
/*59094*/       OPC_CheckChild0Type, MVT::v2f32,
/*59096*/       OPC_RecordChild1, // #1 = $src2
/*59097*/       OPC_MoveChild1,
/*59098*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59101*/       OPC_MoveParent,
/*59102*/       OPC_CheckType, MVT::f32,
/*59104*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59107*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*59115*/       OPC_EmitConvertToTarget, 1,
/*59117*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*59120*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*59128*/     /*Scope*/ 34, /*->59163*/
/*59129*/       OPC_CheckChild0Type, MVT::v4f32,
/*59131*/       OPC_RecordChild1, // #1 = $src2
/*59132*/       OPC_MoveChild1,
/*59133*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*59136*/       OPC_MoveParent,
/*59137*/       OPC_CheckType, MVT::f32,
/*59139*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*59142*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*59150*/       OPC_EmitConvertToTarget, 1,
/*59152*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*59155*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*59163*/     0, /*End of Scope*/
/*59164*/   /*SwitchOpcode*/ 122|128,2/*378*/, TARGET_VAL(ISD::FP_TO_SINT),// ->59546
/*59168*/     OPC_Scope, 43|128,1/*171*/, /*->59342*/ // 2 children in Scope
/*59171*/       OPC_MoveChild0,
/*59172*/       OPC_SwitchOpcode /*3 cases */, 53, TARGET_VAL(ISD::FROUND),// ->59229
/*59176*/         OPC_RecordChild0, // #0 = $a
/*59177*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59203
/*59180*/           OPC_MoveParent,
/*59181*/           OPC_CheckType, MVT::i32,
/*59183*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59185*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTASS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59192*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59195*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fround:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASS:f32 SPR:f32:$a), GPR:i32)
/*59203*/         /*SwitchType*/ 23, MVT::f64,// ->59228
/*59205*/           OPC_MoveParent,
/*59206*/           OPC_CheckType, MVT::i32,
/*59208*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59210*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTASD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59217*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59220*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fround:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASD:f32 DPR:f64:$a), GPR:i32)
/*59228*/         0, // EndSwitchType
/*59229*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FCEIL),// ->59285
/*59232*/         OPC_RecordChild0, // #0 = $a
/*59233*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59259
/*59236*/           OPC_MoveParent,
/*59237*/           OPC_CheckType, MVT::i32,
/*59239*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59241*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPSS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59248*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59251*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSS:f32 SPR:f32:$a), GPR:i32)
/*59259*/         /*SwitchType*/ 23, MVT::f64,// ->59284
/*59261*/           OPC_MoveParent,
/*59262*/           OPC_CheckType, MVT::i32,
/*59264*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59266*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPSD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59273*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59276*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSD:f32 DPR:f64:$a), GPR:i32)
/*59284*/         0, // EndSwitchType
/*59285*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FFLOOR),// ->59341
/*59288*/         OPC_RecordChild0, // #0 = $a
/*59289*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59315
/*59292*/           OPC_MoveParent,
/*59293*/           OPC_CheckType, MVT::i32,
/*59295*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59297*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMSS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59304*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59307*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSS:f32 SPR:f32:$a), GPR:i32)
/*59315*/         /*SwitchType*/ 23, MVT::f64,// ->59340
/*59317*/           OPC_MoveParent,
/*59318*/           OPC_CheckType, MVT::i32,
/*59320*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59322*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMSD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59329*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59332*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSD:f32 DPR:f64:$a), GPR:i32)
/*59340*/         0, // EndSwitchType
/*59341*/       0, // EndSwitchOpcode
/*59342*/     /*Scope*/ 73|128,1/*201*/, /*->59545*/
/*59344*/       OPC_RecordChild0, // #0 = $a
/*59345*/       OPC_SwitchType /*5 cases */, 114, MVT::i32,// ->59462
/*59348*/         OPC_Scope, 30, /*->59380*/ // 2 children in Scope
/*59350*/           OPC_CheckChild0Type, MVT::f64,
/*59352*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*59354*/           OPC_EmitInteger, MVT::i32, 14, 
/*59357*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59360*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZD), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59369*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59372*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_sint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZD:f32 DPR:f64:$a), GPR:i32)
/*59380*/         /*Scope*/ 80, /*->59461*/
/*59381*/           OPC_CheckChild0Type, MVT::f32,
/*59383*/           OPC_Scope, 28, /*->59413*/ // 2 children in Scope
/*59385*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*59387*/             OPC_EmitInteger, MVT::i32, 14, 
/*59390*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59393*/             OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZS), 0,
                          MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59402*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59405*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZS:f32 SPR:f32:$a), GPR:i32)
/*59413*/           /*Scope*/ 46, /*->59460*/
/*59414*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59416*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59422*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59425*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59434*/             OPC_EmitInteger, MVT::i32, 14, 
/*59437*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59440*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTf2sd), 0,
                          MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59449*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59452*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2sd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59460*/           0, /*End of Scope*/
/*59461*/         0, /*End of Scope*/
/*59462*/       /*SwitchType*/ 19, MVT::v2i32,// ->59483
/*59464*/         OPC_CheckChild0Type, MVT::v2f32,
/*59466*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59468*/         OPC_EmitInteger, MVT::i32, 14, 
/*59471*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59474*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2sd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*59483*/       /*SwitchType*/ 19, MVT::v4i32,// ->59504
/*59485*/         OPC_CheckChild0Type, MVT::v4f32,
/*59487*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59489*/         OPC_EmitInteger, MVT::i32, 14, 
/*59492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59495*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2sq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*59504*/       /*SwitchType*/ 19, MVT::v4i16,// ->59525
/*59506*/         OPC_CheckChild0Type, MVT::v4f16,
/*59508*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59510*/         OPC_EmitInteger, MVT::i32, 14, 
/*59513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59516*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2sd), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sd:v4i16 DPR:v4f16:$Vm)
/*59525*/       /*SwitchType*/ 17, MVT::v8i16,// ->59544
/*59527*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59529*/         OPC_EmitInteger, MVT::i32, 14, 
/*59532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59535*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2sq), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sq:v8i16 QPR:v8f16:$Vm)
/*59544*/       0, // EndSwitchType
/*59545*/     0, /*End of Scope*/
/*59546*/   /*SwitchOpcode*/ 122|128,2/*378*/, TARGET_VAL(ISD::FP_TO_UINT),// ->59928
/*59550*/     OPC_Scope, 43|128,1/*171*/, /*->59724*/ // 2 children in Scope
/*59553*/       OPC_MoveChild0,
/*59554*/       OPC_SwitchOpcode /*3 cases */, 53, TARGET_VAL(ISD::FROUND),// ->59611
/*59558*/         OPC_RecordChild0, // #0 = $a
/*59559*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59585
/*59562*/           OPC_MoveParent,
/*59563*/           OPC_CheckType, MVT::i32,
/*59565*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59567*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTAUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59574*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59577*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fround:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUS:f32 SPR:f32:$a), GPR:i32)
/*59585*/         /*SwitchType*/ 23, MVT::f64,// ->59610
/*59587*/           OPC_MoveParent,
/*59588*/           OPC_CheckType, MVT::i32,
/*59590*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59592*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTAUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59599*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59602*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fround:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUD:f32 DPR:f64:$a), GPR:i32)
/*59610*/         0, // EndSwitchType
/*59611*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FCEIL),// ->59667
/*59614*/         OPC_RecordChild0, // #0 = $a
/*59615*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59641
/*59618*/           OPC_MoveParent,
/*59619*/           OPC_CheckType, MVT::i32,
/*59621*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59623*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59630*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59633*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUS:f32 SPR:f32:$a), GPR:i32)
/*59641*/         /*SwitchType*/ 23, MVT::f64,// ->59666
/*59643*/           OPC_MoveParent,
/*59644*/           OPC_CheckType, MVT::i32,
/*59646*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59648*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59655*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59658*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUD:f32 DPR:f64:$a), GPR:i32)
/*59666*/         0, // EndSwitchType
/*59667*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FFLOOR),// ->59723
/*59670*/         OPC_RecordChild0, // #0 = $a
/*59671*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->59697
/*59674*/           OPC_MoveParent,
/*59675*/           OPC_CheckType, MVT::i32,
/*59677*/           OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*59679*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59686*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59689*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUS:f32 SPR:f32:$a), GPR:i32)
/*59697*/         /*SwitchType*/ 23, MVT::f64,// ->59722
/*59699*/           OPC_MoveParent,
/*59700*/           OPC_CheckType, MVT::i32,
/*59702*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*59704*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*59711*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59714*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUD:f32 DPR:f64:$a), GPR:i32)
/*59722*/         0, // EndSwitchType
/*59723*/       0, // EndSwitchOpcode
/*59724*/     /*Scope*/ 73|128,1/*201*/, /*->59927*/
/*59726*/       OPC_RecordChild0, // #0 = $a
/*59727*/       OPC_SwitchType /*5 cases */, 114, MVT::i32,// ->59844
/*59730*/         OPC_Scope, 30, /*->59762*/ // 2 children in Scope
/*59732*/           OPC_CheckChild0Type, MVT::f64,
/*59734*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*59736*/           OPC_EmitInteger, MVT::i32, 14, 
/*59739*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59742*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZD), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59751*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59754*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_uint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZD:f32 DPR:f64:$a), GPR:i32)
/*59762*/         /*Scope*/ 80, /*->59843*/
/*59763*/           OPC_CheckChild0Type, MVT::f32,
/*59765*/           OPC_Scope, 28, /*->59795*/ // 2 children in Scope
/*59767*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*59769*/             OPC_EmitInteger, MVT::i32, 14, 
/*59772*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59775*/             OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZS), 0,
                          MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59784*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59787*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZS:f32 SPR:f32:$a), GPR:i32)
/*59795*/           /*Scope*/ 46, /*->59842*/
/*59796*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59798*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59804*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59807*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59816*/             OPC_EmitInteger, MVT::i32, 14, 
/*59819*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59822*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTf2ud), 0,
                          MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59831*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59834*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2ud:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59842*/           0, /*End of Scope*/
/*59843*/         0, /*End of Scope*/
/*59844*/       /*SwitchType*/ 19, MVT::v2i32,// ->59865
/*59846*/         OPC_CheckChild0Type, MVT::v2f32,
/*59848*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59850*/         OPC_EmitInteger, MVT::i32, 14, 
/*59853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59856*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2ud), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*59865*/       /*SwitchType*/ 19, MVT::v4i32,// ->59886
/*59867*/         OPC_CheckChild0Type, MVT::v4f32,
/*59869*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*59871*/         OPC_EmitInteger, MVT::i32, 14, 
/*59874*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59877*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2uq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*59886*/       /*SwitchType*/ 19, MVT::v4i16,// ->59907
/*59888*/         OPC_CheckChild0Type, MVT::v4f16,
/*59890*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59892*/         OPC_EmitInteger, MVT::i32, 14, 
/*59895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59898*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2ud), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2ud:v4i16 DPR:v4f16:$Vm)
/*59907*/       /*SwitchType*/ 17, MVT::v8i16,// ->59926
/*59909*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59911*/         OPC_EmitInteger, MVT::i32, 14, 
/*59914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59917*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2uq), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2uq:v8i16 QPR:v8f16:$Vm)
/*59926*/       0, // EndSwitchType
/*59927*/     0, /*End of Scope*/
/*59928*/   /*SwitchOpcode*/ 110|128,2/*366*/, TARGET_VAL(ISD::Constant),// ->60298
/*59932*/     OPC_RecordNode, // #0 = $imm
/*59933*/     OPC_CheckType, MVT::i32,
/*59935*/     OPC_Scope, 25, /*->59962*/ // 12 children in Scope
/*59937*/       OPC_CheckPredicate, 6, // Predicate_t2_so_imm
/*59939*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*59941*/       OPC_EmitConvertToTarget, 0,
/*59943*/       OPC_EmitInteger, MVT::i32, 14, 
/*59946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59952*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*59962*/     /*Scope*/ 25, /*->59988*/
/*59963*/       OPC_CheckPredicate, 7, // Predicate_mod_imm
/*59965*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59967*/       OPC_EmitConvertToTarget, 0,
/*59969*/       OPC_EmitInteger, MVT::i32, 14, 
/*59972*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59975*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59978*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_mod_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*59988*/     /*Scope*/ 21, /*->60010*/
/*59989*/       OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*59991*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*59993*/       OPC_EmitConvertToTarget, 0,
/*59995*/       OPC_EmitInteger, MVT::i32, 14, 
/*59998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60001*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi16), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*60010*/     /*Scope*/ 28, /*->60039*/
/*60011*/       OPC_CheckPredicate, 25, // Predicate_mod_imm_not
/*60013*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60015*/       OPC_EmitConvertToTarget, 0,
/*60017*/       OPC_EmitNodeXForm, 9, 1, // imm_not_XFORM
/*60020*/       OPC_EmitInteger, MVT::i32, 14, 
/*60023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60029*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*60039*/     /*Scope*/ 13, /*->60053*/
/*60040*/       OPC_CheckPredicate, 80, // Predicate_arm_i32imm
/*60042*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60044*/       OPC_EmitConvertToTarget, 0,
/*60046*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*60053*/     /*Scope*/ 25, /*->60079*/
/*60054*/       OPC_CheckPredicate, 47, // Predicate_imm0_255
/*60056*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60058*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60061*/       OPC_EmitConvertToTarget, 0,
/*60063*/       OPC_EmitInteger, MVT::i32, 14, 
/*60066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60069*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*60079*/     /*Scope*/ 21, /*->60101*/
/*60080*/       OPC_CheckPredicate, 46, // Predicate_imm0_65535
/*60082*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*60084*/       OPC_EmitConvertToTarget, 0,
/*60086*/       OPC_EmitInteger, MVT::i32, 14, 
/*60089*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60092*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi16), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*60101*/     /*Scope*/ 28, /*->60130*/
/*60102*/       OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*60104*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60106*/       OPC_EmitConvertToTarget, 0,
/*60108*/       OPC_EmitNodeXForm, 1, 1, // t2_so_imm_not_XFORM
/*60111*/       OPC_EmitInteger, MVT::i32, 14, 
/*60114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60120*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*60130*/     /*Scope*/ 53, /*->60184*/
/*60131*/       OPC_CheckPredicate, 81, // Predicate_thumb_immshifted
/*60133*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60135*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60138*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60141*/       OPC_EmitConvertToTarget, 0,
/*60143*/       OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*60146*/       OPC_EmitInteger, MVT::i32, 14, 
/*60149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60152*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*60162*/       OPC_EmitConvertToTarget, 0,
/*60164*/       OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*60167*/       OPC_EmitInteger, MVT::i32, 14, 
/*60170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60173*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLri), 0,
                    MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*60184*/     /*Scope*/ 47, /*->60232*/
/*60185*/       OPC_CheckPredicate, 82, // Predicate_imm0_255_comp
/*60187*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60189*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60192*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60195*/       OPC_EmitConvertToTarget, 0,
/*60197*/       OPC_EmitNodeXForm, 9, 3, // imm_not_XFORM
/*60200*/       OPC_EmitInteger, MVT::i32, 14, 
/*60203*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60206*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*60216*/       OPC_EmitInteger, MVT::i32, 14, 
/*60219*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60222*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tMVN), 0,
                    MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_not_XFORM:i32 (imm:i32):$src)))
/*60232*/     /*Scope*/ 52, /*->60285*/
/*60233*/       OPC_CheckPredicate, 83, // Predicate_imm256_510
/*60235*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60237*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60240*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60243*/       OPC_EmitInteger, MVT::i32, 127|128,1/*255*/, 
/*60247*/       OPC_EmitInteger, MVT::i32, 14, 
/*60250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60253*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*60263*/       OPC_EmitConvertToTarget, 0,
/*60265*/       OPC_EmitNodeXForm, 19, 7, // thumb_imm256_510_addend
/*60268*/       OPC_EmitInteger, MVT::i32, 14, 
/*60271*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60274*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0,
                    MVT::i32, 5/*#Ops*/, 1, 6, 8, 9, 10, 
                // Src: (imm:i32)<<P:Predicate_imm256_510>>:$src - Complexity = 4
                // Dst: (tADDi8:i32 (tMOVi8:i32 255:i32), (thumb_imm256_510_addend:i32 (imm:i32):$src))
/*60285*/     /*Scope*/ 11, /*->60297*/
/*60286*/       OPC_CheckPatternPredicate, 64, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*60288*/       OPC_EmitConvertToTarget, 0,
/*60290*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*60297*/     0, /*End of Scope*/
/*60298*/   /*SwitchOpcode*/ 30, TARGET_VAL(ISD::TRAP),// ->60331
/*60301*/     OPC_RecordNode, // #0 = 'trap' chained node
/*60302*/     OPC_Scope, 8, /*->60312*/ // 3 children in Scope
/*60304*/       OPC_CheckPatternPredicate, 65, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*60306*/       OPC_EmitMergeInputChains1_0,
/*60307*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*60312*/     /*Scope*/ 8, /*->60321*/
/*60313*/       OPC_CheckPatternPredicate, 66, // (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb())
/*60315*/       OPC_EmitMergeInputChains1_0,
/*60316*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*60321*/     /*Scope*/ 8, /*->60330*/
/*60322*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*60324*/       OPC_EmitMergeInputChains1_0,
/*60325*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*60330*/     0, /*End of Scope*/
/*60331*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::RET_FLAG),// ->60389
/*60334*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*60335*/     OPC_CaptureGlueInput,
/*60336*/     OPC_Scope, 16, /*->60354*/ // 3 children in Scope
/*60338*/       OPC_CheckPatternPredicate, 55, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*60340*/       OPC_EmitMergeInputChains1_0,
/*60341*/       OPC_EmitInteger, MVT::i32, 14, 
/*60344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60347*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*60354*/     /*Scope*/ 16, /*->60371*/
/*60355*/       OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60357*/       OPC_EmitMergeInputChains1_0,
/*60358*/       OPC_EmitInteger, MVT::i32, 14, 
/*60361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60364*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*60371*/     /*Scope*/ 16, /*->60388*/
/*60372*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*60374*/       OPC_EmitMergeInputChains1_0,
/*60375*/       OPC_EmitInteger, MVT::i32, 14, 
/*60378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60381*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*60388*/     0, /*End of Scope*/
/*60389*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::BRIND),// ->60436
/*60392*/     OPC_RecordNode, // #0 = 'brind' chained node
/*60393*/     OPC_RecordChild1, // #1 = $dst
/*60394*/     OPC_CheckChild1Type, MVT::i32,
/*60396*/     OPC_Scope, 9, /*->60407*/ // 3 children in Scope
/*60398*/       OPC_CheckPatternPredicate, 55, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*60400*/       OPC_EmitMergeInputChains1_0,
/*60401*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*60407*/     /*Scope*/ 9, /*->60417*/
/*60408*/       OPC_CheckPatternPredicate, 56, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*60410*/       OPC_EmitMergeInputChains1_0,
/*60411*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*60417*/     /*Scope*/ 17, /*->60435*/
/*60418*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*60420*/       OPC_EmitMergeInputChains1_0,
/*60421*/       OPC_EmitInteger, MVT::i32, 14, 
/*60424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60427*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*60435*/     0, /*End of Scope*/
/*60436*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BR),// ->60494
/*60439*/     OPC_RecordNode, // #0 = 'br' chained node
/*60440*/     OPC_RecordChild1, // #1 = $target
/*60441*/     OPC_MoveChild1,
/*60442*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*60445*/     OPC_MoveParent,
/*60446*/     OPC_Scope, 9, /*->60457*/ // 3 children in Scope
/*60448*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60450*/       OPC_EmitMergeInputChains1_0,
/*60451*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*60457*/     /*Scope*/ 17, /*->60475*/
/*60458*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60460*/       OPC_EmitMergeInputChains1_0,
/*60461*/       OPC_EmitInteger, MVT::i32, 14, 
/*60464*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60467*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*60475*/     /*Scope*/ 17, /*->60493*/
/*60476*/       OPC_CheckPatternPredicate, 5, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*60478*/       OPC_EmitMergeInputChains1_0,
/*60479*/       OPC_EmitInteger, MVT::i32, 14, 
/*60482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60485*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*60493*/     0, /*End of Scope*/
/*60494*/   /*SwitchOpcode*/ 38, TARGET_VAL(ARMISD::RRX),// ->60535
/*60497*/     OPC_CaptureGlueInput,
/*60498*/     OPC_RecordChild0, // #0 = $Rm
/*60499*/     OPC_CheckType, MVT::i32,
/*60501*/     OPC_Scope, 9, /*->60512*/ // 2 children in Scope
/*60503*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60505*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*60512*/     /*Scope*/ 21, /*->60534*/
/*60513*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60515*/       OPC_EmitInteger, MVT::i32, 14, 
/*60518*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60524*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*60534*/     0, /*End of Scope*/
/*60535*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::SRL_FLAG),// ->60573
/*60538*/     OPC_RecordChild0, // #0 = $src
/*60539*/     OPC_CheckType, MVT::i32,
/*60541*/     OPC_Scope, 10, /*->60553*/ // 2 children in Scope
/*60543*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60545*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*60553*/     /*Scope*/ 18, /*->60572*/
/*60554*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60556*/       OPC_EmitInteger, MVT::i32, 14, 
/*60559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60562*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*60572*/     0, /*End of Scope*/
/*60573*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::SRA_FLAG),// ->60611
/*60576*/     OPC_RecordChild0, // #0 = $src
/*60577*/     OPC_CheckType, MVT::i32,
/*60579*/     OPC_Scope, 10, /*->60591*/ // 2 children in Scope
/*60581*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60583*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*60591*/     /*Scope*/ 18, /*->60610*/
/*60592*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60594*/       OPC_EmitInteger, MVT::i32, 14, 
/*60597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60600*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*60610*/     0, /*End of Scope*/
/*60611*/   /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SMUL_LOHI),// ->60688
/*60614*/     OPC_RecordChild0, // #0 = $Rn
/*60615*/     OPC_RecordChild1, // #1 = $Rm
/*60616*/     OPC_CheckType, MVT::i32,
/*60618*/     OPC_Scope, 23, /*->60643*/ // 3 children in Scope
/*60620*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60622*/       OPC_EmitInteger, MVT::i32, 14, 
/*60625*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60631*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMULL), 0,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (smullohi:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMULL:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60643*/     /*Scope*/ 23, /*->60667*/
/*60644*/       OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*60646*/       OPC_EmitInteger, MVT::i32, 14, 
/*60649*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60655*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMULLv5), 0,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (smullohi:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMULLv5:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60667*/     /*Scope*/ 19, /*->60687*/
/*60668*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60670*/       OPC_EmitInteger, MVT::i32, 14, 
/*60673*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60676*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMULL), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smullohi:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMULL:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60687*/     0, /*End of Scope*/
/*60688*/   /*SwitchOpcode*/ 74, TARGET_VAL(ISD::UMUL_LOHI),// ->60765
/*60691*/     OPC_RecordChild0, // #0 = $Rn
/*60692*/     OPC_RecordChild1, // #1 = $Rm
/*60693*/     OPC_CheckType, MVT::i32,
/*60695*/     OPC_Scope, 23, /*->60720*/ // 3 children in Scope
/*60697*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60699*/       OPC_EmitInteger, MVT::i32, 14, 
/*60702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60708*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::UMULL), 0,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (umullohi:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UMULL:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60720*/     /*Scope*/ 23, /*->60744*/
/*60721*/       OPC_CheckPatternPredicate, 11, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*60723*/       OPC_EmitInteger, MVT::i32, 14, 
/*60726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60732*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::UMULLv5), 0,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (umullohi:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UMULLv5:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60744*/     /*Scope*/ 19, /*->60764*/
/*60745*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*60747*/       OPC_EmitInteger, MVT::i32, 14, 
/*60750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60753*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2UMULL), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umullohi:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UMULL:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60764*/     0, /*End of Scope*/
/*60765*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::MULHS),// ->60812
/*60768*/     OPC_RecordChild0, // #0 = $Rn
/*60769*/     OPC_RecordChild1, // #1 = $Rm
/*60770*/     OPC_CheckType, MVT::i32,
/*60772*/     OPC_Scope, 18, /*->60792*/ // 2 children in Scope
/*60774*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60776*/       OPC_EmitInteger, MVT::i32, 14, 
/*60779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60782*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMUL), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60792*/     /*Scope*/ 18, /*->60811*/
/*60793*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*60795*/       OPC_EmitInteger, MVT::i32, 14, 
/*60798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60801*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMUL), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60811*/     0, /*End of Scope*/
/*60812*/   /*SwitchOpcode*/ 44, TARGET_VAL(ARMISD::SMULWB),// ->60859
/*60815*/     OPC_RecordChild0, // #0 = $Rn
/*60816*/     OPC_RecordChild1, // #1 = $Rm
/*60817*/     OPC_CheckType, MVT::i32,
/*60819*/     OPC_Scope, 18, /*->60839*/ // 2 children in Scope
/*60821*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*60823*/       OPC_EmitInteger, MVT::i32, 14, 
/*60826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60829*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULWB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsmulwb:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60839*/     /*Scope*/ 18, /*->60858*/
/*60840*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*60842*/       OPC_EmitInteger, MVT::i32, 14, 
/*60845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60848*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULWB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsmulwb:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60858*/     0, /*End of Scope*/
/*60859*/   /*SwitchOpcode*/ 44, TARGET_VAL(ARMISD::SMULWT),// ->60906
/*60862*/     OPC_RecordChild0, // #0 = $Rn
/*60863*/     OPC_RecordChild1, // #1 = $Rm
/*60864*/     OPC_CheckType, MVT::i32,
/*60866*/     OPC_Scope, 18, /*->60886*/ // 2 children in Scope
/*60868*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*60870*/       OPC_EmitInteger, MVT::i32, 14, 
/*60873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60876*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULWT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsmulwt:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*60886*/     /*Scope*/ 18, /*->60905*/
/*60887*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*60889*/       OPC_EmitInteger, MVT::i32, 14, 
/*60892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60895*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULWT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMsmulwt:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60905*/     0, /*End of Scope*/
/*60906*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLALBB),// ->60959
/*60909*/     OPC_RecordChild0, // #0 = $Rn
/*60910*/     OPC_RecordChild1, // #1 = $Rm
/*60911*/     OPC_RecordChild2, // #2 = $RLo
/*60912*/     OPC_RecordChild3, // #3 = $RHi
/*60913*/     OPC_Scope, 21, /*->60936*/ // 2 children in Scope
/*60915*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*60917*/       OPC_EmitInteger, MVT::i32, 14, 
/*60920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60923*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLALBB), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlalbb:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (SMLALBB:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*60936*/     /*Scope*/ 21, /*->60958*/
/*60937*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*60939*/       OPC_EmitInteger, MVT::i32, 14, 
/*60942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60945*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLALBB), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlalbb:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLALBB:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*60958*/     0, /*End of Scope*/
/*60959*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLALBT),// ->61012
/*60962*/     OPC_RecordChild0, // #0 = $Rn
/*60963*/     OPC_RecordChild1, // #1 = $Rm
/*60964*/     OPC_RecordChild2, // #2 = $RLo
/*60965*/     OPC_RecordChild3, // #3 = $RHi
/*60966*/     OPC_Scope, 21, /*->60989*/ // 2 children in Scope
/*60968*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*60970*/       OPC_EmitInteger, MVT::i32, 14, 
/*60973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60976*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLALBT), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlalbt:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (SMLALBT:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*60989*/     /*Scope*/ 21, /*->61011*/
/*60990*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*60992*/       OPC_EmitInteger, MVT::i32, 14, 
/*60995*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60998*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLALBT), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlalbt:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLALBT:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*61011*/     0, /*End of Scope*/
/*61012*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLALTB),// ->61065
/*61015*/     OPC_RecordChild0, // #0 = $Rn
/*61016*/     OPC_RecordChild1, // #1 = $Rm
/*61017*/     OPC_RecordChild2, // #2 = $RLo
/*61018*/     OPC_RecordChild3, // #3 = $RHi
/*61019*/     OPC_Scope, 21, /*->61042*/ // 2 children in Scope
/*61021*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*61023*/       OPC_EmitInteger, MVT::i32, 14, 
/*61026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61029*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLALTB), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlaltb:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (SMLALTB:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*61042*/     /*Scope*/ 21, /*->61064*/
/*61043*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*61045*/       OPC_EmitInteger, MVT::i32, 14, 
/*61048*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61051*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLALTB), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlaltb:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLALTB:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*61064*/     0, /*End of Scope*/
/*61065*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::SMLALTT),// ->61118
/*61068*/     OPC_RecordChild0, // #0 = $Rn
/*61069*/     OPC_RecordChild1, // #1 = $Rm
/*61070*/     OPC_RecordChild2, // #2 = $RLo
/*61071*/     OPC_RecordChild3, // #3 = $RHi
/*61072*/     OPC_Scope, 21, /*->61095*/ // 2 children in Scope
/*61074*/       OPC_CheckPatternPredicate, 41, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*61076*/       OPC_EmitInteger, MVT::i32, 14, 
/*61079*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61082*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::SMLALTT), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlaltt:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (SMLALTT:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*61095*/     /*Scope*/ 21, /*->61117*/
/*61096*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*61098*/       OPC_EmitInteger, MVT::i32, 14, 
/*61101*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61104*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SMLALTT), 0,
                    MVT::i32, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                // Src: (ARMsmlaltt:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$RLo, GPR:i32:$RHi) - Complexity = 3
                // Dst: (t2SMLALTT:i32:i32 ?:i32:$Rn, ?:i32:$Rm, ?:i32:$RLo, ?:i32:$RHi)
/*61117*/     0, /*End of Scope*/
/*61118*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::SDIV),// ->61165
/*61121*/     OPC_RecordChild0, // #0 = $Rn
/*61122*/     OPC_RecordChild1, // #1 = $Rm
/*61123*/     OPC_CheckType, MVT::i32,
/*61125*/     OPC_Scope, 18, /*->61145*/ // 2 children in Scope
/*61127*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*61129*/       OPC_EmitInteger, MVT::i32, 14, 
/*61132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61135*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*61145*/     /*Scope*/ 18, /*->61164*/
/*61146*/       OPC_CheckPatternPredicate, 68, // (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*61148*/       OPC_EmitInteger, MVT::i32, 14, 
/*61151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61154*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*61164*/     0, /*End of Scope*/
/*61165*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::UDIV),// ->61212
/*61168*/     OPC_RecordChild0, // #0 = $Rn
/*61169*/     OPC_RecordChild1, // #1 = $Rm
/*61170*/     OPC_CheckType, MVT::i32,
/*61172*/     OPC_Scope, 18, /*->61192*/ // 2 children in Scope
/*61174*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*61176*/       OPC_EmitInteger, MVT::i32, 14, 
/*61179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61182*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*61192*/     /*Scope*/ 18, /*->61211*/
/*61193*/       OPC_CheckPatternPredicate, 68, // (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*61195*/       OPC_EmitInteger, MVT::i32, 14, 
/*61198*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61201*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*61211*/     0, /*End of Scope*/
/*61212*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ISD::CTLZ),// ->61373
/*61216*/     OPC_RecordChild0, // #0 = $Rm
/*61217*/     OPC_SwitchType /*7 cases */, 38, MVT::i32,// ->61258
/*61220*/       OPC_Scope, 17, /*->61239*/ // 2 children in Scope
/*61222*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*61224*/         OPC_EmitInteger, MVT::i32, 14, 
/*61227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61230*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CLZ), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*61239*/       /*Scope*/ 17, /*->61257*/
/*61240*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*61242*/         OPC_EmitInteger, MVT::i32, 14, 
/*61245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CLZ), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*61257*/       0, /*End of Scope*/
/*61258*/     /*SwitchType*/ 17, MVT::v8i8,// ->61277
/*61260*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61262*/       OPC_EmitInteger, MVT::i32, 14, 
/*61265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61268*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*61277*/     /*SwitchType*/ 17, MVT::v4i16,// ->61296
/*61279*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61281*/       OPC_EmitInteger, MVT::i32, 14, 
/*61284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61287*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*61296*/     /*SwitchType*/ 17, MVT::v2i32,// ->61315
/*61298*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61300*/       OPC_EmitInteger, MVT::i32, 14, 
/*61303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61306*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*61315*/     /*SwitchType*/ 17, MVT::v16i8,// ->61334
/*61317*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61319*/       OPC_EmitInteger, MVT::i32, 14, 
/*61322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61325*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*61334*/     /*SwitchType*/ 17, MVT::v8i16,// ->61353
/*61336*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61338*/       OPC_EmitInteger, MVT::i32, 14, 
/*61341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61344*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*61353*/     /*SwitchType*/ 17, MVT::v4i32,// ->61372
/*61355*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*61357*/       OPC_EmitInteger, MVT::i32, 14, 
/*61360*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61363*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*61372*/     0, // EndSwitchType
/*61373*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::BITREVERSE),// ->61417
/*61376*/     OPC_RecordChild0, // #0 = $Rm
/*61377*/     OPC_CheckType, MVT::i32,
/*61379*/     OPC_Scope, 17, /*->61398*/ // 2 children in Scope
/*61381*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*61383*/       OPC_EmitInteger, MVT::i32, 14, 
/*61386*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61389*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::RBIT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*61398*/     /*Scope*/ 17, /*->61416*/
/*61399*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*61401*/       OPC_EmitInteger, MVT::i32, 14, 
/*61404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61407*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RBIT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*61416*/     0, /*End of Scope*/
/*61417*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BSWAP),// ->61479
/*61420*/     OPC_RecordChild0, // #0 = $Rm
/*61421*/     OPC_CheckType, MVT::i32,
/*61423*/     OPC_Scope, 17, /*->61442*/ // 3 children in Scope
/*61425*/       OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*61427*/       OPC_EmitInteger, MVT::i32, 14, 
/*61430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61433*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*61442*/     /*Scope*/ 17, /*->61460*/
/*61443*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61445*/       OPC_EmitInteger, MVT::i32, 14, 
/*61448*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61451*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*61460*/     /*Scope*/ 17, /*->61478*/
/*61461*/       OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*61463*/       OPC_EmitInteger, MVT::i32, 14, 
/*61466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61469*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*61478*/     0, /*End of Scope*/
/*61479*/   /*SwitchOpcode*/ 22, TARGET_VAL(ARMISD::THREAD_POINTER),// ->61504
/*61482*/     OPC_CheckType, MVT::i32,
/*61484*/     OPC_Scope, 8, /*->61494*/ // 2 children in Scope
/*61486*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61488*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::TPsoft), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*61494*/     /*Scope*/ 8, /*->61503*/
/*61495*/       OPC_CheckPatternPredicate, 23, // (Subtarget->isThumb())
/*61497*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tTPsoft), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*61503*/     0, /*End of Scope*/
/*61504*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->61552
/*61507*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*61508*/     OPC_RecordChild1, // #1 = $src
/*61509*/     OPC_CheckChild1Type, MVT::i32,
/*61511*/     OPC_RecordChild2, // #2 = $scratch
/*61512*/     OPC_CheckChild2Type, MVT::i32,
/*61514*/     OPC_Scope, 11, /*->61527*/ // 3 children in Scope
/*61516*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*61518*/       OPC_EmitMergeInputChains1_0,
/*61519*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*61527*/     /*Scope*/ 11, /*->61539*/
/*61528*/       OPC_CheckPatternPredicate, 69, // (!Subtarget->isTargetWindows()) && (Subtarget->isThumb())
/*61530*/       OPC_EmitMergeInputChains1_0,
/*61531*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*61539*/     /*Scope*/ 11, /*->61551*/
/*61540*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb()) && (Subtarget->isTargetWindows())
/*61542*/       OPC_EmitMergeInputChains1_0,
/*61543*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_WIN_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_WIN_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*61551*/     0, /*End of Scope*/
/*61552*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->61596
/*61555*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*61556*/     OPC_RecordChild1, // #1 = $zero
/*61557*/     OPC_CheckChild1Type, MVT::i32,
/*61559*/     OPC_CheckPatternPredicate, 0, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*61561*/     OPC_EmitMergeInputChains1_0,
/*61562*/     OPC_EmitInteger, MVT::i32, 15, 
/*61565*/     OPC_EmitInteger, MVT::i32, 0, 
/*61568*/     OPC_EmitInteger, MVT::i32, 7, 
/*61571*/     OPC_EmitInteger, MVT::i32, 10, 
/*61574*/     OPC_EmitInteger, MVT::i32, 5, 
/*61577*/     OPC_EmitInteger, MVT::i32, 14, 
/*61580*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61583*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*61596*/   /*SwitchOpcode*/ 13|128,13/*1677*/, TARGET_VAL(ISD::BITCAST),// ->63277
/*61600*/     OPC_Scope, 22, /*->61624*/ // 3 children in Scope
/*61602*/       OPC_RecordChild0, // #0 = $Sn
/*61603*/       OPC_CheckChild0Type, MVT::f32,
/*61605*/       OPC_CheckType, MVT::i32,
/*61607*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*61609*/       OPC_EmitInteger, MVT::i32, 14, 
/*61612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61615*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVRS), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*61624*/     /*Scope*/ 31, /*->61656*/
/*61625*/       OPC_MoveChild0,
/*61626*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*61629*/       OPC_RecordChild0, // #0 = $src
/*61630*/       OPC_CheckChild0Type, MVT::v2i32,
/*61632*/       OPC_RecordChild1, // #1 = $lane
/*61633*/       OPC_MoveChild1,
/*61634*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61637*/       OPC_MoveParent,
/*61638*/       OPC_CheckType, MVT::i32,
/*61640*/       OPC_MoveParent,
/*61641*/       OPC_CheckType, MVT::f32,
/*61643*/       OPC_EmitConvertToTarget, 1,
/*61645*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*61648*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*61656*/     /*Scope*/ 82|128,12/*1618*/, /*->63276*/
/*61658*/       OPC_RecordChild0, // #0 = $src
/*61659*/       OPC_Scope, 121, /*->61782*/ // 13 children in Scope
/*61661*/         OPC_CheckChild0Type, MVT::v1i64,
/*61663*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->61669
/*61666*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*61669*/         /*SwitchType*/ 26, MVT::v2i32,// ->61697
/*61671*/           OPC_Scope, 5, /*->61678*/ // 2 children in Scope
/*61673*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61675*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61678*/           /*Scope*/ 17, /*->61696*/
/*61679*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61681*/             OPC_EmitInteger, MVT::i32, 14, 
/*61684*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61687*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*61696*/           0, /*End of Scope*/
/*61697*/         /*SwitchType*/ 26, MVT::v4i16,// ->61725
/*61699*/           OPC_Scope, 5, /*->61706*/ // 2 children in Scope
/*61701*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61703*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61706*/           /*Scope*/ 17, /*->61724*/
/*61707*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61709*/             OPC_EmitInteger, MVT::i32, 14, 
/*61712*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61715*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*61724*/           0, /*End of Scope*/
/*61725*/         /*SwitchType*/ 26, MVT::v8i8,// ->61753
/*61727*/           OPC_Scope, 5, /*->61734*/ // 2 children in Scope
/*61729*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61731*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61734*/           /*Scope*/ 17, /*->61752*/
/*61735*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61737*/             OPC_EmitInteger, MVT::i32, 14, 
/*61740*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61743*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*61752*/           0, /*End of Scope*/
/*61753*/         /*SwitchType*/ 26, MVT::v2f32,// ->61781
/*61755*/           OPC_Scope, 5, /*->61762*/ // 2 children in Scope
/*61757*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61759*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61762*/           /*Scope*/ 17, /*->61780*/
/*61763*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61765*/             OPC_EmitInteger, MVT::i32, 14, 
/*61768*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61771*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*61780*/           0, /*End of Scope*/
/*61781*/         0, // EndSwitchType
/*61782*/       /*Scope*/ 121, /*->61904*/
/*61783*/         OPC_CheckChild0Type, MVT::v2i32,
/*61785*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61814
/*61788*/           OPC_Scope, 5, /*->61795*/ // 2 children in Scope
/*61790*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61792*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61795*/           /*Scope*/ 17, /*->61813*/
/*61796*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61798*/             OPC_EmitInteger, MVT::i32, 14, 
/*61801*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61804*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*61813*/           0, /*End of Scope*/
/*61814*/         /*SwitchType*/ 26, MVT::v1i64,// ->61842
/*61816*/           OPC_Scope, 5, /*->61823*/ // 2 children in Scope
/*61818*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61820*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61823*/           /*Scope*/ 17, /*->61841*/
/*61824*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61826*/             OPC_EmitInteger, MVT::i32, 14, 
/*61829*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61832*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*61841*/           0, /*End of Scope*/
/*61842*/         /*SwitchType*/ 26, MVT::v4i16,// ->61870
/*61844*/           OPC_Scope, 5, /*->61851*/ // 2 children in Scope
/*61846*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61848*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61851*/           /*Scope*/ 17, /*->61869*/
/*61852*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61854*/             OPC_EmitInteger, MVT::i32, 14, 
/*61857*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61860*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*61869*/           0, /*End of Scope*/
/*61870*/         /*SwitchType*/ 26, MVT::v8i8,// ->61898
/*61872*/           OPC_Scope, 5, /*->61879*/ // 2 children in Scope
/*61874*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61876*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61879*/           /*Scope*/ 17, /*->61897*/
/*61880*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61882*/             OPC_EmitInteger, MVT::i32, 14, 
/*61885*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61888*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*61897*/           0, /*End of Scope*/
/*61898*/         /*SwitchType*/ 3, MVT::v2f32,// ->61903
/*61900*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*61903*/         0, // EndSwitchType
/*61904*/       /*Scope*/ 16|128,1/*144*/, /*->62050*/
/*61906*/         OPC_CheckChild0Type, MVT::v4i16,
/*61908*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61937
/*61911*/           OPC_Scope, 5, /*->61918*/ // 2 children in Scope
/*61913*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61915*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61918*/           /*Scope*/ 17, /*->61936*/
/*61919*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61921*/             OPC_EmitInteger, MVT::i32, 14, 
/*61924*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61927*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*61936*/           0, /*End of Scope*/
/*61937*/         /*SwitchType*/ 26, MVT::v1i64,// ->61965
/*61939*/           OPC_Scope, 5, /*->61946*/ // 2 children in Scope
/*61941*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61943*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61946*/           /*Scope*/ 17, /*->61964*/
/*61947*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61949*/             OPC_EmitInteger, MVT::i32, 14, 
/*61952*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61955*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*61964*/           0, /*End of Scope*/
/*61965*/         /*SwitchType*/ 26, MVT::v2i32,// ->61993
/*61967*/           OPC_Scope, 5, /*->61974*/ // 2 children in Scope
/*61969*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61971*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61974*/           /*Scope*/ 17, /*->61992*/
/*61975*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*61977*/             OPC_EmitInteger, MVT::i32, 14, 
/*61980*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61983*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*61992*/           0, /*End of Scope*/
/*61993*/         /*SwitchType*/ 26, MVT::v8i8,// ->62021
/*61995*/           OPC_Scope, 5, /*->62002*/ // 2 children in Scope
/*61997*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*61999*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*62002*/           /*Scope*/ 17, /*->62020*/
/*62003*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62005*/             OPC_EmitInteger, MVT::i32, 14, 
/*62008*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62011*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*62020*/           0, /*End of Scope*/
/*62021*/         /*SwitchType*/ 26, MVT::v2f32,// ->62049
/*62023*/           OPC_Scope, 5, /*->62030*/ // 2 children in Scope
/*62025*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62027*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*62030*/           /*Scope*/ 17, /*->62048*/
/*62031*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62033*/             OPC_EmitInteger, MVT::i32, 14, 
/*62036*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62039*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*62048*/           0, /*End of Scope*/
/*62049*/         0, // EndSwitchType
/*62050*/       /*Scope*/ 16|128,1/*144*/, /*->62196*/
/*62052*/         OPC_CheckChild0Type, MVT::v8i8,
/*62054*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->62083
/*62057*/           OPC_Scope, 5, /*->62064*/ // 2 children in Scope
/*62059*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62061*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*62064*/           /*Scope*/ 17, /*->62082*/
/*62065*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62067*/             OPC_EmitInteger, MVT::i32, 14, 
/*62070*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62073*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*62082*/           0, /*End of Scope*/
/*62083*/         /*SwitchType*/ 26, MVT::v1i64,// ->62111
/*62085*/           OPC_Scope, 5, /*->62092*/ // 2 children in Scope
/*62087*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62089*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*62092*/           /*Scope*/ 17, /*->62110*/
/*62093*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62095*/             OPC_EmitInteger, MVT::i32, 14, 
/*62098*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62101*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*62110*/           0, /*End of Scope*/
/*62111*/         /*SwitchType*/ 26, MVT::v2i32,// ->62139
/*62113*/           OPC_Scope, 5, /*->62120*/ // 2 children in Scope
/*62115*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62117*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*62120*/           /*Scope*/ 17, /*->62138*/
/*62121*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62123*/             OPC_EmitInteger, MVT::i32, 14, 
/*62126*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62129*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*62138*/           0, /*End of Scope*/
/*62139*/         /*SwitchType*/ 26, MVT::v4i16,// ->62167
/*62141*/           OPC_Scope, 5, /*->62148*/ // 2 children in Scope
/*62143*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62145*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*62148*/           /*Scope*/ 17, /*->62166*/
/*62149*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62151*/             OPC_EmitInteger, MVT::i32, 14, 
/*62154*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62157*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*62166*/           0, /*End of Scope*/
/*62167*/         /*SwitchType*/ 26, MVT::v2f32,// ->62195
/*62169*/           OPC_Scope, 5, /*->62176*/ // 2 children in Scope
/*62171*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62173*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*62176*/           /*Scope*/ 17, /*->62194*/
/*62177*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62179*/             OPC_EmitInteger, MVT::i32, 14, 
/*62182*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62185*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*62194*/           0, /*End of Scope*/
/*62195*/         0, // EndSwitchType
/*62196*/       /*Scope*/ 121, /*->62318*/
/*62197*/         OPC_CheckChild0Type, MVT::v2f32,
/*62199*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->62228
/*62202*/           OPC_Scope, 5, /*->62209*/ // 2 children in Scope
/*62204*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62206*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*62209*/           /*Scope*/ 17, /*->62227*/
/*62210*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62212*/             OPC_EmitInteger, MVT::i32, 14, 
/*62215*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62218*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*62227*/           0, /*End of Scope*/
/*62228*/         /*SwitchType*/ 26, MVT::v1i64,// ->62256
/*62230*/           OPC_Scope, 5, /*->62237*/ // 2 children in Scope
/*62232*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62234*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*62237*/           /*Scope*/ 17, /*->62255*/
/*62238*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62240*/             OPC_EmitInteger, MVT::i32, 14, 
/*62243*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62246*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*62255*/           0, /*End of Scope*/
/*62256*/         /*SwitchType*/ 3, MVT::v2i32,// ->62261
/*62258*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*62261*/         /*SwitchType*/ 26, MVT::v4i16,// ->62289
/*62263*/           OPC_Scope, 5, /*->62270*/ // 2 children in Scope
/*62265*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62267*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*62270*/           /*Scope*/ 17, /*->62288*/
/*62271*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62273*/             OPC_EmitInteger, MVT::i32, 14, 
/*62276*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62279*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*62288*/           0, /*End of Scope*/
/*62289*/         /*SwitchType*/ 26, MVT::v8i8,// ->62317
/*62291*/           OPC_Scope, 5, /*->62298*/ // 2 children in Scope
/*62293*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62295*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*62298*/           /*Scope*/ 17, /*->62316*/
/*62299*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62301*/             OPC_EmitInteger, MVT::i32, 14, 
/*62304*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62307*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*62316*/           0, /*End of Scope*/
/*62317*/         0, // EndSwitchType
/*62318*/       /*Scope*/ 54, /*->62373*/
/*62319*/         OPC_CheckChild0Type, MVT::i32,
/*62321*/         OPC_CheckType, MVT::f32,
/*62323*/         OPC_Scope, 17, /*->62342*/ // 2 children in Scope
/*62325*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP())
/*62327*/           OPC_EmitInteger, MVT::i32, 14, 
/*62330*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62333*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVSR), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*62342*/         /*Scope*/ 29, /*->62372*/
/*62343*/           OPC_CheckPatternPredicate, 71, // (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON())
/*62345*/           OPC_EmitInteger, MVT::i32, 14, 
/*62348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62351*/           OPC_EmitNode1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*62361*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62364*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*62372*/         0, /*End of Scope*/
/*62373*/       /*Scope*/ 121, /*->62495*/
/*62374*/         OPC_CheckChild0Type, MVT::f64,
/*62376*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->62382
/*62379*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*62382*/         /*SwitchType*/ 26, MVT::v2i32,// ->62410
/*62384*/           OPC_Scope, 5, /*->62391*/ // 2 children in Scope
/*62386*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62388*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*62391*/           /*Scope*/ 17, /*->62409*/
/*62392*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62394*/             OPC_EmitInteger, MVT::i32, 14, 
/*62397*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62400*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*62409*/           0, /*End of Scope*/
/*62410*/         /*SwitchType*/ 26, MVT::v4i16,// ->62438
/*62412*/           OPC_Scope, 5, /*->62419*/ // 2 children in Scope
/*62414*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62416*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*62419*/           /*Scope*/ 17, /*->62437*/
/*62420*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62422*/             OPC_EmitInteger, MVT::i32, 14, 
/*62425*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62428*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*62437*/           0, /*End of Scope*/
/*62438*/         /*SwitchType*/ 26, MVT::v8i8,// ->62466
/*62440*/           OPC_Scope, 5, /*->62447*/ // 2 children in Scope
/*62442*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62444*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*62447*/           /*Scope*/ 17, /*->62465*/
/*62448*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62450*/             OPC_EmitInteger, MVT::i32, 14, 
/*62453*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62456*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*62465*/           0, /*End of Scope*/
/*62466*/         /*SwitchType*/ 26, MVT::v2f32,// ->62494
/*62468*/           OPC_Scope, 5, /*->62475*/ // 2 children in Scope
/*62470*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62472*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*62475*/           /*Scope*/ 17, /*->62493*/
/*62476*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62478*/             OPC_EmitInteger, MVT::i32, 14, 
/*62481*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62484*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*62493*/           0, /*End of Scope*/
/*62494*/         0, // EndSwitchType
/*62495*/       /*Scope*/ 121, /*->62617*/
/*62496*/         OPC_CheckChild0Type, MVT::v4i32,
/*62498*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62527
/*62501*/           OPC_Scope, 5, /*->62508*/ // 2 children in Scope
/*62503*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62505*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62508*/           /*Scope*/ 17, /*->62526*/
/*62509*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62511*/             OPC_EmitInteger, MVT::i32, 14, 
/*62514*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62517*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*62526*/           0, /*End of Scope*/
/*62527*/         /*SwitchType*/ 26, MVT::v8i16,// ->62555
/*62529*/           OPC_Scope, 5, /*->62536*/ // 2 children in Scope
/*62531*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62533*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62536*/           /*Scope*/ 17, /*->62554*/
/*62537*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62539*/             OPC_EmitInteger, MVT::i32, 14, 
/*62542*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62545*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*62554*/           0, /*End of Scope*/
/*62555*/         /*SwitchType*/ 26, MVT::v16i8,// ->62583
/*62557*/           OPC_Scope, 5, /*->62564*/ // 2 children in Scope
/*62559*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62561*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62564*/           /*Scope*/ 17, /*->62582*/
/*62565*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62567*/             OPC_EmitInteger, MVT::i32, 14, 
/*62570*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62573*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*62582*/           0, /*End of Scope*/
/*62583*/         /*SwitchType*/ 3, MVT::v4f32,// ->62588
/*62585*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*62588*/         /*SwitchType*/ 26, MVT::v2f64,// ->62616
/*62590*/           OPC_Scope, 5, /*->62597*/ // 2 children in Scope
/*62592*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62594*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62597*/           /*Scope*/ 17, /*->62615*/
/*62598*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62600*/             OPC_EmitInteger, MVT::i32, 14, 
/*62603*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62606*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*62615*/           0, /*End of Scope*/
/*62616*/         0, // EndSwitchType
/*62617*/       /*Scope*/ 16|128,1/*144*/, /*->62763*/
/*62619*/         OPC_CheckChild0Type, MVT::v8i16,
/*62621*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62650
/*62624*/           OPC_Scope, 5, /*->62631*/ // 2 children in Scope
/*62626*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62628*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62631*/           /*Scope*/ 17, /*->62649*/
/*62632*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62634*/             OPC_EmitInteger, MVT::i32, 14, 
/*62637*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62640*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*62649*/           0, /*End of Scope*/
/*62650*/         /*SwitchType*/ 26, MVT::v4i32,// ->62678
/*62652*/           OPC_Scope, 5, /*->62659*/ // 2 children in Scope
/*62654*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62656*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62659*/           /*Scope*/ 17, /*->62677*/
/*62660*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62662*/             OPC_EmitInteger, MVT::i32, 14, 
/*62665*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62668*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*62677*/           0, /*End of Scope*/
/*62678*/         /*SwitchType*/ 26, MVT::v16i8,// ->62706
/*62680*/           OPC_Scope, 5, /*->62687*/ // 2 children in Scope
/*62682*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62684*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62687*/           /*Scope*/ 17, /*->62705*/
/*62688*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62690*/             OPC_EmitInteger, MVT::i32, 14, 
/*62693*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62696*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*62705*/           0, /*End of Scope*/
/*62706*/         /*SwitchType*/ 26, MVT::v4f32,// ->62734
/*62708*/           OPC_Scope, 5, /*->62715*/ // 2 children in Scope
/*62710*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62712*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62715*/           /*Scope*/ 17, /*->62733*/
/*62716*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62718*/             OPC_EmitInteger, MVT::i32, 14, 
/*62721*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62724*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*62733*/           0, /*End of Scope*/
/*62734*/         /*SwitchType*/ 26, MVT::v2f64,// ->62762
/*62736*/           OPC_Scope, 5, /*->62743*/ // 2 children in Scope
/*62738*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62740*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62743*/           /*Scope*/ 17, /*->62761*/
/*62744*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62746*/             OPC_EmitInteger, MVT::i32, 14, 
/*62749*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62752*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*62761*/           0, /*End of Scope*/
/*62762*/         0, // EndSwitchType
/*62763*/       /*Scope*/ 16|128,1/*144*/, /*->62909*/
/*62765*/         OPC_CheckChild0Type, MVT::v16i8,
/*62767*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62796
/*62770*/           OPC_Scope, 5, /*->62777*/ // 2 children in Scope
/*62772*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62774*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62777*/           /*Scope*/ 17, /*->62795*/
/*62778*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62780*/             OPC_EmitInteger, MVT::i32, 14, 
/*62783*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62786*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*62795*/           0, /*End of Scope*/
/*62796*/         /*SwitchType*/ 26, MVT::v4i32,// ->62824
/*62798*/           OPC_Scope, 5, /*->62805*/ // 2 children in Scope
/*62800*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62802*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62805*/           /*Scope*/ 17, /*->62823*/
/*62806*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62808*/             OPC_EmitInteger, MVT::i32, 14, 
/*62811*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62814*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*62823*/           0, /*End of Scope*/
/*62824*/         /*SwitchType*/ 26, MVT::v8i16,// ->62852
/*62826*/           OPC_Scope, 5, /*->62833*/ // 2 children in Scope
/*62828*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62830*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62833*/           /*Scope*/ 17, /*->62851*/
/*62834*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62836*/             OPC_EmitInteger, MVT::i32, 14, 
/*62839*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62842*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*62851*/           0, /*End of Scope*/
/*62852*/         /*SwitchType*/ 26, MVT::v4f32,// ->62880
/*62854*/           OPC_Scope, 5, /*->62861*/ // 2 children in Scope
/*62856*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62858*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62861*/           /*Scope*/ 17, /*->62879*/
/*62862*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62864*/             OPC_EmitInteger, MVT::i32, 14, 
/*62867*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62870*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*62879*/           0, /*End of Scope*/
/*62880*/         /*SwitchType*/ 26, MVT::v2f64,// ->62908
/*62882*/           OPC_Scope, 5, /*->62889*/ // 2 children in Scope
/*62884*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62886*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62889*/           /*Scope*/ 17, /*->62907*/
/*62890*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62892*/             OPC_EmitInteger, MVT::i32, 14, 
/*62895*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62898*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*62907*/           0, /*End of Scope*/
/*62908*/         0, // EndSwitchType
/*62909*/       /*Scope*/ 121, /*->63031*/
/*62910*/         OPC_CheckChild0Type, MVT::v2f64,
/*62912*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->62918
/*62915*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*62918*/         /*SwitchType*/ 26, MVT::v4i32,// ->62946
/*62920*/           OPC_Scope, 5, /*->62927*/ // 2 children in Scope
/*62922*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62924*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62927*/           /*Scope*/ 17, /*->62945*/
/*62928*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62930*/             OPC_EmitInteger, MVT::i32, 14, 
/*62933*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62936*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*62945*/           0, /*End of Scope*/
/*62946*/         /*SwitchType*/ 26, MVT::v8i16,// ->62974
/*62948*/           OPC_Scope, 5, /*->62955*/ // 2 children in Scope
/*62950*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62952*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62955*/           /*Scope*/ 17, /*->62973*/
/*62956*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62958*/             OPC_EmitInteger, MVT::i32, 14, 
/*62961*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62964*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*62973*/           0, /*End of Scope*/
/*62974*/         /*SwitchType*/ 26, MVT::v16i8,// ->63002
/*62976*/           OPC_Scope, 5, /*->62983*/ // 2 children in Scope
/*62978*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*62980*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62983*/           /*Scope*/ 17, /*->63001*/
/*62984*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*62986*/             OPC_EmitInteger, MVT::i32, 14, 
/*62989*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62992*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*63001*/           0, /*End of Scope*/
/*63002*/         /*SwitchType*/ 26, MVT::v4f32,// ->63030
/*63004*/           OPC_Scope, 5, /*->63011*/ // 2 children in Scope
/*63006*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63008*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*63011*/           /*Scope*/ 17, /*->63029*/
/*63012*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63014*/             OPC_EmitInteger, MVT::i32, 14, 
/*63017*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63020*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*63029*/           0, /*End of Scope*/
/*63030*/         0, // EndSwitchType
/*63031*/       /*Scope*/ 121, /*->63153*/
/*63032*/         OPC_CheckChild0Type, MVT::v4f32,
/*63034*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->63063
/*63037*/           OPC_Scope, 5, /*->63044*/ // 2 children in Scope
/*63039*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63041*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*63044*/           /*Scope*/ 17, /*->63062*/
/*63045*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63047*/             OPC_EmitInteger, MVT::i32, 14, 
/*63050*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63053*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*63062*/           0, /*End of Scope*/
/*63063*/         /*SwitchType*/ 3, MVT::v4i32,// ->63068
/*63065*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*63068*/         /*SwitchType*/ 26, MVT::v8i16,// ->63096
/*63070*/           OPC_Scope, 5, /*->63077*/ // 2 children in Scope
/*63072*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63074*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*63077*/           /*Scope*/ 17, /*->63095*/
/*63078*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63080*/             OPC_EmitInteger, MVT::i32, 14, 
/*63083*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63086*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*63095*/           0, /*End of Scope*/
/*63096*/         /*SwitchType*/ 26, MVT::v16i8,// ->63124
/*63098*/           OPC_Scope, 5, /*->63105*/ // 2 children in Scope
/*63100*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63102*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*63105*/           /*Scope*/ 17, /*->63123*/
/*63106*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63108*/             OPC_EmitInteger, MVT::i32, 14, 
/*63111*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63114*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*63123*/           0, /*End of Scope*/
/*63124*/         /*SwitchType*/ 26, MVT::v2f64,// ->63152
/*63126*/           OPC_Scope, 5, /*->63133*/ // 2 children in Scope
/*63128*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63130*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*63133*/           /*Scope*/ 17, /*->63151*/
/*63134*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63136*/             OPC_EmitInteger, MVT::i32, 14, 
/*63139*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63142*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*63151*/           0, /*End of Scope*/
/*63152*/         0, // EndSwitchType
/*63153*/       /*Scope*/ 121, /*->63275*/
/*63154*/         OPC_CheckChild0Type, MVT::v2i64,
/*63156*/         OPC_SwitchType /*5 cases */, 26, MVT::v4i32,// ->63185
/*63159*/           OPC_Scope, 5, /*->63166*/ // 2 children in Scope
/*63161*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63163*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*63166*/           /*Scope*/ 17, /*->63184*/
/*63167*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63169*/             OPC_EmitInteger, MVT::i32, 14, 
/*63172*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63175*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*63184*/           0, /*End of Scope*/
/*63185*/         /*SwitchType*/ 26, MVT::v8i16,// ->63213
/*63187*/           OPC_Scope, 5, /*->63194*/ // 2 children in Scope
/*63189*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63191*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*63194*/           /*Scope*/ 17, /*->63212*/
/*63195*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63197*/             OPC_EmitInteger, MVT::i32, 14, 
/*63200*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63203*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*63212*/           0, /*End of Scope*/
/*63213*/         /*SwitchType*/ 26, MVT::v16i8,// ->63241
/*63215*/           OPC_Scope, 5, /*->63222*/ // 2 children in Scope
/*63217*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63219*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*63222*/           /*Scope*/ 17, /*->63240*/
/*63223*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63225*/             OPC_EmitInteger, MVT::i32, 14, 
/*63228*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63231*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*63240*/           0, /*End of Scope*/
/*63241*/         /*SwitchType*/ 26, MVT::v4f32,// ->63269
/*63243*/           OPC_Scope, 5, /*->63250*/ // 2 children in Scope
/*63245*/             OPC_CheckPatternPredicate, 18, // (MF->getDataLayout().isLittleEndian())
/*63247*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*63250*/           /*Scope*/ 17, /*->63268*/
/*63251*/             OPC_CheckPatternPredicate, 19, // (MF->getDataLayout().isBigEndian())
/*63253*/             OPC_EmitInteger, MVT::i32, 14, 
/*63256*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63259*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*63268*/           0, /*End of Scope*/
/*63269*/         /*SwitchType*/ 3, MVT::v2f64,// ->63274
/*63271*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*63274*/         0, // EndSwitchType
/*63275*/       0, /*End of Scope*/
/*63276*/     0, /*End of Scope*/
/*63277*/   /*SwitchOpcode*/ 19, TARGET_VAL(ARMISD::VMOVRRD),// ->63299
/*63280*/     OPC_RecordChild0, // #0 = $Dm
/*63281*/     OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63283*/     OPC_EmitInteger, MVT::i32, 14, 
/*63286*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63289*/     OPC_MorphNodeTo2, TARGET_VAL(ARM::VMOVRRD), 0,
                  MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_fmrrd:i32:i32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VMOVRRD:i32:i32 DPR:f64:$Dm)
/*63299*/   /*SwitchOpcode*/ 17, TARGET_VAL(ARMISD::FMSTAT),// ->63319
/*63302*/     OPC_CaptureGlueInput,
/*63303*/     OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63305*/     OPC_EmitInteger, MVT::i32, 14, 
/*63308*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63311*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*63319*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::FP_TO_FP16),// ->63385
/*63322*/     OPC_RecordChild0, // #0 = $a
/*63323*/     OPC_CheckType, MVT::i32,
/*63325*/     OPC_Scope, 28, /*->63355*/ // 2 children in Scope
/*63327*/       OPC_CheckChild0Type, MVT::f32,
/*63329*/       OPC_EmitInteger, MVT::i32, 14, 
/*63332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63335*/       OPC_EmitNode1, TARGET_VAL(ARM::VCVTBSH), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*63344*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*63347*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*63355*/     /*Scope*/ 28, /*->63384*/
/*63356*/       OPC_CheckChild0Type, MVT::f64,
/*63358*/       OPC_EmitInteger, MVT::i32, 14, 
/*63361*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63364*/       OPC_EmitNode1, TARGET_VAL(ARM::VCVTBDH), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*63373*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*63376*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*63384*/     0, /*End of Scope*/
/*63385*/   /*SwitchOpcode*/ 8, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->63396
/*63388*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*63389*/     OPC_EmitMergeInputChains1_0,
/*63390*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*63396*/   /*SwitchOpcode*/ 10, TARGET_VAL(ARMISD::WIN__DBZCHK),// ->63409
/*63399*/     OPC_RecordNode, // #0 = 'win__dbzchk' chained node
/*63400*/     OPC_RecordChild1, // #1 = $divisor
/*63401*/     OPC_EmitMergeInputChains1_0,
/*63402*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::WIN__DBZCHK), 0|OPFL_Chain|OPFL_GlueOutput,
                  MVT::i32, 1/*#Ops*/, 1, 
              // Src: (win__dbzchk tGPR:i32:$divisor) - Complexity = 3
              // Dst: (WIN__DBZCHK:i32 tGPR:i32:$divisor)
/*63409*/   /*SwitchOpcode*/ 71, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->63483
/*63412*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*63413*/     OPC_RecordChild1, // #1 = $src
/*63414*/     OPC_CheckChild1Type, MVT::i32,
/*63416*/     OPC_RecordChild2, // #2 = $val
/*63417*/     OPC_CheckChild2Type, MVT::i32,
/*63419*/     OPC_CheckType, MVT::i32,
/*63421*/     OPC_Scope, 11, /*->63434*/ // 5 children in Scope
/*63423*/       OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP2()) && (!Subtarget->isThumb())
/*63425*/       OPC_EmitMergeInputChains1_0,
/*63426*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*63434*/     /*Scope*/ 11, /*->63446*/
/*63435*/       OPC_CheckPatternPredicate, 73, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*63437*/       OPC_EmitMergeInputChains1_0,
/*63438*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*63446*/     /*Scope*/ 11, /*->63458*/
/*63447*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*63449*/       OPC_EmitMergeInputChains1_0,
/*63450*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63458*/     /*Scope*/ 11, /*->63470*/
/*63459*/       OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP2()) && (Subtarget->isThumb2())
/*63461*/       OPC_EmitMergeInputChains1_0,
/*63462*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63470*/     /*Scope*/ 11, /*->63482*/
/*63471*/       OPC_CheckPatternPredicate, 75, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*63473*/       OPC_EmitMergeInputChains1_0,
/*63474*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*63482*/     0, /*End of Scope*/
/*63483*/   /*SwitchOpcode*/ 7, TARGET_VAL(ARMISD::EH_SJLJ_SETUP_DISPATCH),// ->63493
/*63486*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setup_dispatch' chained node
/*63487*/     OPC_EmitMergeInputChains1_0,
/*63488*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::Int_eh_sjlj_setup_dispatch), 0|OPFL_Chain,
                  0/*#Ops*/, 
              // Src: (ARMeh_sjlj_setup_dispatch) - Complexity = 3
              // Dst: (Int_eh_sjlj_setup_dispatch)
/*63493*/   /*SwitchOpcode*/ 18|128,3/*402*/, TARGET_VAL(ISD::SINT_TO_FP),// ->63899
/*63497*/     OPC_Scope, 60|128,1/*188*/, /*->63688*/ // 2 children in Scope
/*63500*/       OPC_MoveChild0,
/*63501*/       OPC_SwitchOpcode /*2 cases */, 92, TARGET_VAL(ISD::LOAD),// ->63597
/*63505*/         OPC_RecordMemRef,
/*63506*/         OPC_RecordNode, // #0 = 'ld' chained node
/*63507*/         OPC_RecordChild1, // #1 = $a
/*63508*/         OPC_CheckChild1Type, MVT::i32,
/*63510*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*63512*/         OPC_CheckPredicate, 52, // Predicate_load
/*63514*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*63516*/         OPC_MoveParent,
/*63517*/         OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->63557
/*63520*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63522*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63525*/           OPC_EmitMergeInputChains1_0,
/*63526*/           OPC_EmitInteger, MVT::i32, 14, 
/*63529*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63532*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63542*/           OPC_EmitInteger, MVT::i32, 14, 
/*63545*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63548*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0|OPFL_Chain,
                        MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*63557*/         /*SwitchType*/ 37, MVT::f32,// ->63596
/*63559*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63561*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63564*/           OPC_EmitMergeInputChains1_0,
/*63565*/           OPC_EmitInteger, MVT::i32, 14, 
/*63568*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63571*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63581*/           OPC_EmitInteger, MVT::i32, 14, 
/*63584*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63587*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*63596*/         0, // EndSwitchType
/*63597*/       /*SwitchOpcode*/ 87, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63687
/*63600*/         OPC_RecordChild0, // #0 = $src
/*63601*/         OPC_Scope, 41, /*->63644*/ // 2 children in Scope
/*63603*/           OPC_CheckChild0Type, MVT::v2i32,
/*63605*/           OPC_RecordChild1, // #1 = $lane
/*63606*/           OPC_MoveChild1,
/*63607*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63610*/           OPC_MoveParent,
/*63611*/           OPC_MoveParent,
/*63612*/           OPC_CheckType, MVT::f64,
/*63614*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63616*/           OPC_EmitConvertToTarget, 1,
/*63618*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*63621*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63629*/           OPC_EmitInteger, MVT::i32, 14, 
/*63632*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63635*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63644*/         /*Scope*/ 41, /*->63686*/
/*63645*/           OPC_CheckChild0Type, MVT::v4i32,
/*63647*/           OPC_RecordChild1, // #1 = $lane
/*63648*/           OPC_MoveChild1,
/*63649*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63652*/           OPC_MoveParent,
/*63653*/           OPC_MoveParent,
/*63654*/           OPC_CheckType, MVT::f64,
/*63656*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*63658*/           OPC_EmitConvertToTarget, 1,
/*63660*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*63663*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63671*/           OPC_EmitInteger, MVT::i32, 14, 
/*63674*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63677*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63686*/         0, /*End of Scope*/
/*63687*/       0, // EndSwitchOpcode
/*63688*/     /*Scope*/ 80|128,1/*208*/, /*->63898*/
/*63690*/       OPC_RecordChild0, // #0 = $a
/*63691*/       OPC_SwitchType /*6 cases */, 28, MVT::f64,// ->63722
/*63694*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63696*/         OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63699*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63707*/         OPC_EmitInteger, MVT::i32, 14, 
/*63710*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63713*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                      MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (sint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                  // Dst: (VSITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63722*/       /*SwitchType*/ 89, MVT::f32,// ->63813
/*63724*/         OPC_Scope, 28, /*->63754*/ // 2 children in Scope
/*63726*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63728*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63731*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63739*/           OPC_EmitInteger, MVT::i32, 14, 
/*63742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63745*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOS), 0,
                        MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (VSITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63754*/         /*Scope*/ 57, /*->63812*/
/*63755*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63757*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63763*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63766*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*63774*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63777*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*63786*/           OPC_EmitInteger, MVT::i32, 14, 
/*63789*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63792*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTs2fd), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63801*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63804*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 8, 9, 
                    // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VCVTs2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*63812*/         0, /*End of Scope*/
/*63813*/       /*SwitchType*/ 19, MVT::v2f32,// ->63834
/*63815*/         OPC_CheckChild0Type, MVT::v2i32,
/*63817*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63819*/         OPC_EmitInteger, MVT::i32, 14, 
/*63822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63825*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2fd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*63834*/       /*SwitchType*/ 19, MVT::v4f32,// ->63855
/*63836*/         OPC_CheckChild0Type, MVT::v4i32,
/*63838*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*63840*/         OPC_EmitInteger, MVT::i32, 14, 
/*63843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63846*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2fq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*63855*/       /*SwitchType*/ 19, MVT::v4f16,// ->63876
/*63857*/         OPC_CheckChild0Type, MVT::v4i16,
/*63859*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63861*/         OPC_EmitInteger, MVT::i32, 14, 
/*63864*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63867*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2hd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hd:v4f16 DPR:v4i16:$Vm)
/*63876*/       /*SwitchType*/ 19, MVT::v8f16,// ->63897
/*63878*/         OPC_CheckChild0Type, MVT::v8i16,
/*63880*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63882*/         OPC_EmitInteger, MVT::i32, 14, 
/*63885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63888*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2hq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hq:v8f16 QPR:v8i16:$Vm)
/*63897*/       0, // EndSwitchType
/*63898*/     0, /*End of Scope*/
/*63899*/   /*SwitchOpcode*/ 18|128,3/*402*/, TARGET_VAL(ISD::UINT_TO_FP),// ->64305
/*63903*/     OPC_Scope, 60|128,1/*188*/, /*->64094*/ // 2 children in Scope
/*63906*/       OPC_MoveChild0,
/*63907*/       OPC_SwitchOpcode /*2 cases */, 92, TARGET_VAL(ISD::LOAD),// ->64003
/*63911*/         OPC_RecordMemRef,
/*63912*/         OPC_RecordNode, // #0 = 'ld' chained node
/*63913*/         OPC_RecordChild1, // #1 = $a
/*63914*/         OPC_CheckChild1Type, MVT::i32,
/*63916*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*63918*/         OPC_CheckPredicate, 52, // Predicate_load
/*63920*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*63922*/         OPC_MoveParent,
/*63923*/         OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->63963
/*63926*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63928*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63931*/           OPC_EmitMergeInputChains1_0,
/*63932*/           OPC_EmitInteger, MVT::i32, 14, 
/*63935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63938*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63948*/           OPC_EmitInteger, MVT::i32, 14, 
/*63951*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63954*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0|OPFL_Chain,
                        MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*63963*/         /*SwitchType*/ 37, MVT::f32,// ->64002
/*63965*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63967*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*63970*/           OPC_EmitMergeInputChains1_0,
/*63971*/           OPC_EmitInteger, MVT::i32, 14, 
/*63974*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63977*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*63987*/           OPC_EmitInteger, MVT::i32, 14, 
/*63990*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63993*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*64002*/         0, // EndSwitchType
/*64003*/       /*SwitchOpcode*/ 87, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->64093
/*64006*/         OPC_RecordChild0, // #0 = $src
/*64007*/         OPC_Scope, 41, /*->64050*/ // 2 children in Scope
/*64009*/           OPC_CheckChild0Type, MVT::v2i32,
/*64011*/           OPC_RecordChild1, // #1 = $lane
/*64012*/           OPC_MoveChild1,
/*64013*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64016*/           OPC_MoveParent,
/*64017*/           OPC_MoveParent,
/*64018*/           OPC_CheckType, MVT::f64,
/*64020*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*64022*/           OPC_EmitConvertToTarget, 1,
/*64024*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*64027*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*64035*/           OPC_EmitInteger, MVT::i32, 14, 
/*64038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64041*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*64050*/         /*Scope*/ 41, /*->64092*/
/*64051*/           OPC_CheckChild0Type, MVT::v4i32,
/*64053*/           OPC_RecordChild1, // #1 = $lane
/*64054*/           OPC_MoveChild1,
/*64055*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64058*/           OPC_MoveParent,
/*64059*/           OPC_MoveParent,
/*64060*/           OPC_CheckType, MVT::f64,
/*64062*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*64064*/           OPC_EmitConvertToTarget, 1,
/*64066*/           OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*64069*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*64077*/           OPC_EmitInteger, MVT::i32, 14, 
/*64080*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64083*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*64092*/         0, /*End of Scope*/
/*64093*/       0, // EndSwitchOpcode
/*64094*/     /*Scope*/ 80|128,1/*208*/, /*->64304*/
/*64096*/       OPC_RecordChild0, // #0 = $a
/*64097*/       OPC_SwitchType /*6 cases */, 28, MVT::f64,// ->64128
/*64100*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*64102*/         OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*64105*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*64113*/         OPC_EmitInteger, MVT::i32, 14, 
/*64116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64119*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                      MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (uint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                  // Dst: (VUITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*64128*/       /*SwitchType*/ 89, MVT::f32,// ->64219
/*64130*/         OPC_Scope, 28, /*->64160*/ // 2 children in Scope
/*64132*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*64134*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*64137*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*64145*/           OPC_EmitInteger, MVT::i32, 14, 
/*64148*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64151*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOS), 0,
                        MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (VUITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*64160*/         /*Scope*/ 57, /*->64218*/
/*64161*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64163*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*64169*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*64172*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*64180*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64183*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*64192*/           OPC_EmitInteger, MVT::i32, 14, 
/*64195*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64198*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTu2fd), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*64207*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64210*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 8, 9, 
                    // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VCVTu2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*64218*/         0, /*End of Scope*/
/*64219*/       /*SwitchType*/ 19, MVT::v2f32,// ->64240
/*64221*/         OPC_CheckChild0Type, MVT::v2i32,
/*64223*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64225*/         OPC_EmitInteger, MVT::i32, 14, 
/*64228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64231*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2fd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*64240*/       /*SwitchType*/ 19, MVT::v4f32,// ->64261
/*64242*/         OPC_CheckChild0Type, MVT::v4i32,
/*64244*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*64246*/         OPC_EmitInteger, MVT::i32, 14, 
/*64249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64252*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2fq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*64261*/       /*SwitchType*/ 19, MVT::v4f16,// ->64282
/*64263*/         OPC_CheckChild0Type, MVT::v4i16,
/*64265*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*64267*/         OPC_EmitInteger, MVT::i32, 14, 
/*64270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64273*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2hd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hd:v4f16 DPR:v4i16:$Vm)
/*64282*/       /*SwitchType*/ 19, MVT::v8f16,// ->64303
/*64284*/         OPC_CheckChild0Type, MVT::v8i16,
/*64286*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*64288*/         OPC_EmitInteger, MVT::i32, 14, 
/*64291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64294*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2hq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hq:v8f16 QPR:v8i16:$Vm)
/*64303*/       0, // EndSwitchType
/*64304*/     0, /*End of Scope*/
/*64305*/   /*SwitchOpcode*/ 44|128,20/*2604*/, TARGET_VAL(ISD::FADD),// ->66913
/*64309*/     OPC_Scope, 107, /*->64418*/ // 22 children in Scope
/*64311*/       OPC_MoveChild0,
/*64312*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64315*/       OPC_MoveChild0,
/*64316*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64319*/       OPC_RecordChild0, // #0 = $Dn
/*64320*/       OPC_RecordChild1, // #1 = $Dm
/*64321*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64323*/       OPC_MoveParent,
/*64324*/       OPC_MoveParent,
/*64325*/       OPC_RecordChild1, // #2 = $Ddin
/*64326*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*64328*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->64373
/*64331*/         OPC_Scope, 19, /*->64352*/ // 2 children in Scope
/*64333*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64335*/           OPC_EmitInteger, MVT::i32, 14, 
/*64338*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64341*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64352*/         /*Scope*/ 19, /*->64372*/
/*64353*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64355*/           OPC_EmitInteger, MVT::i32, 14, 
/*64358*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64361*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64372*/         0, /*End of Scope*/
/*64373*/       /*SwitchType*/ 42, MVT::f32,// ->64417
/*64375*/         OPC_Scope, 19, /*->64396*/ // 2 children in Scope
/*64377*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64379*/           OPC_EmitInteger, MVT::i32, 14, 
/*64382*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64385*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64396*/         /*Scope*/ 19, /*->64416*/
/*64397*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64399*/           OPC_EmitInteger, MVT::i32, 14, 
/*64402*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64405*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64416*/         0, /*End of Scope*/
/*64417*/       0, // EndSwitchType
/*64418*/     /*Scope*/ 107, /*->64526*/
/*64419*/       OPC_RecordChild0, // #0 = $Ddin
/*64420*/       OPC_MoveChild1,
/*64421*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64424*/       OPC_MoveChild0,
/*64425*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64428*/       OPC_RecordChild0, // #1 = $Dn
/*64429*/       OPC_RecordChild1, // #2 = $Dm
/*64430*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64432*/       OPC_MoveParent,
/*64433*/       OPC_MoveParent,
/*64434*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*64436*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->64481
/*64439*/         OPC_Scope, 19, /*->64460*/ // 2 children in Scope
/*64441*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64443*/           OPC_EmitInteger, MVT::i32, 14, 
/*64446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64449*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64460*/         /*Scope*/ 19, /*->64480*/
/*64461*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64463*/           OPC_EmitInteger, MVT::i32, 14, 
/*64466*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64469*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64480*/         0, /*End of Scope*/
/*64481*/       /*SwitchType*/ 42, MVT::f32,// ->64525
/*64483*/         OPC_Scope, 19, /*->64504*/ // 2 children in Scope
/*64485*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64487*/           OPC_EmitInteger, MVT::i32, 14, 
/*64490*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64493*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64504*/         /*Scope*/ 19, /*->64524*/
/*64505*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64507*/           OPC_EmitInteger, MVT::i32, 14, 
/*64510*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64513*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64524*/         0, /*End of Scope*/
/*64525*/       0, // EndSwitchType
/*64526*/     /*Scope*/ 56, /*->64583*/
/*64527*/       OPC_MoveChild0,
/*64528*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64531*/       OPC_RecordChild0, // #0 = $Dn
/*64532*/       OPC_RecordChild1, // #1 = $Dm
/*64533*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64535*/       OPC_MoveParent,
/*64536*/       OPC_RecordChild1, // #2 = $Ddin
/*64537*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*64539*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64561
/*64542*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64544*/         OPC_EmitInteger, MVT::i32, 14, 
/*64547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64550*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64561*/       /*SwitchType*/ 19, MVT::f32,// ->64582
/*64563*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64565*/         OPC_EmitInteger, MVT::i32, 14, 
/*64568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64571*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64582*/       0, // EndSwitchType
/*64583*/     /*Scope*/ 56, /*->64640*/
/*64584*/       OPC_RecordChild0, // #0 = $dstin
/*64585*/       OPC_MoveChild1,
/*64586*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64589*/       OPC_RecordChild0, // #1 = $a
/*64590*/       OPC_RecordChild1, // #2 = $b
/*64591*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64593*/       OPC_MoveParent,
/*64594*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*64596*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64618
/*64599*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64601*/         OPC_EmitInteger, MVT::i32, 14, 
/*64604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64607*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64618*/       /*SwitchType*/ 19, MVT::f32,// ->64639
/*64620*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*64622*/         OPC_EmitInteger, MVT::i32, 14, 
/*64625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64628*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64639*/       0, // EndSwitchType
/*64640*/     /*Scope*/ 56, /*->64697*/
/*64641*/       OPC_MoveChild0,
/*64642*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64645*/       OPC_RecordChild0, // #0 = $Dn
/*64646*/       OPC_RecordChild1, // #1 = $Dm
/*64647*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64649*/       OPC_MoveParent,
/*64650*/       OPC_RecordChild1, // #2 = $Ddin
/*64651*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*64653*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64675
/*64656*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64658*/         OPC_EmitInteger, MVT::i32, 14, 
/*64661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64664*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64675*/       /*SwitchType*/ 19, MVT::f32,// ->64696
/*64677*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64679*/         OPC_EmitInteger, MVT::i32, 14, 
/*64682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64685*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64696*/       0, // EndSwitchType
/*64697*/     /*Scope*/ 70|128,2/*326*/, /*->65025*/
/*64699*/       OPC_RecordChild0, // #0 = $dstin
/*64700*/       OPC_MoveChild1,
/*64701*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64704*/       OPC_RecordChild0, // #1 = $a
/*64705*/       OPC_RecordChild1, // #2 = $b
/*64706*/       OPC_Scope, 49, /*->64757*/ // 2 children in Scope
/*64708*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64710*/         OPC_MoveParent,
/*64711*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*64713*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64735
/*64716*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64718*/           OPC_EmitInteger, MVT::i32, 14, 
/*64721*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64724*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64735*/         /*SwitchType*/ 19, MVT::f32,// ->64756
/*64737*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64739*/           OPC_EmitInteger, MVT::i32, 14, 
/*64742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64745*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64756*/         0, // EndSwitchType
/*64757*/       /*Scope*/ 9|128,2/*265*/, /*->65024*/
/*64759*/         OPC_MoveParent,
/*64760*/         OPC_CheckType, MVT::f32,
/*64762*/         OPC_Scope, 0|128,1/*128*/, /*->64893*/ // 2 children in Scope
/*64765*/           OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64767*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64773*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64776*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64784*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64787*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64796*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64802*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64805*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64813*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64816*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64825*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64831*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64834*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64842*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64845*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64854*/           OPC_EmitInteger, MVT::i32, 14, 
/*64857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64860*/           OPC_EmitNode1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64871*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64874*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64882*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64885*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64893*/         /*Scope*/ 0|128,1/*128*/, /*->65023*/
/*64895*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64897*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64903*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64906*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64914*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64917*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64926*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64932*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64935*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64943*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64946*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64955*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64961*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64964*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64972*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64975*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64984*/           OPC_EmitInteger, MVT::i32, 14, 
/*64987*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64990*/           OPC_EmitNode1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*65001*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65004*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*65012*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65015*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65023*/         0, /*End of Scope*/
/*65024*/       0, /*End of Scope*/
/*65025*/     /*Scope*/ 16|128,2/*272*/, /*->65299*/
/*65027*/       OPC_MoveChild0,
/*65028*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65031*/       OPC_RecordChild0, // #0 = $a
/*65032*/       OPC_RecordChild1, // #1 = $b
/*65033*/       OPC_MoveParent,
/*65034*/       OPC_RecordChild1, // #2 = $acc
/*65035*/       OPC_CheckType, MVT::f32,
/*65037*/       OPC_Scope, 0|128,1/*128*/, /*->65168*/ // 2 children in Scope
/*65040*/         OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65042*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*65048*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65051*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*65059*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65062*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*65071*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*65077*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65080*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65088*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65091*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*65100*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*65106*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65109*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*65117*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65120*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*65129*/         OPC_EmitInteger, MVT::i32, 14, 
/*65132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65135*/         OPC_EmitNode1, TARGET_VAL(ARM::VMLAfd), 0,
                      MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*65146*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65149*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*65157*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65160*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65168*/       /*Scope*/ 0|128,1/*128*/, /*->65298*/
/*65170*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65172*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*65178*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65181*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*65189*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65192*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*65201*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*65207*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65210*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*65218*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65221*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*65230*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*65236*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65239*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*65247*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65250*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*65259*/         OPC_EmitInteger, MVT::i32, 14, 
/*65262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65265*/         OPC_EmitNode1, TARGET_VAL(ARM::VFMAfd), 0,
                      MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*65276*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65279*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*65287*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65290*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65298*/       0, /*End of Scope*/
/*65299*/     /*Scope*/ 17|128,2/*273*/, /*->65574*/
/*65301*/       OPC_RecordChild0, // #0 = $Dn
/*65302*/       OPC_Scope, 17|128,1/*145*/, /*->65450*/ // 2 children in Scope
/*65305*/         OPC_RecordChild1, // #1 = $Dm
/*65306*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->65327
/*65309*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*65311*/           OPC_EmitInteger, MVT::i32, 14, 
/*65314*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65317*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65327*/         /*SwitchType*/ 120, MVT::f32,// ->65449
/*65329*/           OPC_Scope, 18, /*->65349*/ // 2 children in Scope
/*65331*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*65333*/             OPC_EmitInteger, MVT::i32, 14, 
/*65336*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65339*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65349*/           /*Scope*/ 98, /*->65448*/
/*65350*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65352*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*65358*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65361*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*65369*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65372*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*65381*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*65387*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65390*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*65398*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65401*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*65410*/             OPC_EmitInteger, MVT::i32, 14, 
/*65413*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65416*/             OPC_EmitNode1, TARGET_VAL(ARM::VADDfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*65426*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*65429*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*65437*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*65440*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*65448*/           0, /*End of Scope*/
/*65449*/         0, // EndSwitchType
/*65450*/       /*Scope*/ 122, /*->65573*/
/*65451*/         OPC_MoveChild1,
/*65452*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65455*/         OPC_Scope, 70, /*->65527*/ // 2 children in Scope
/*65457*/           OPC_RecordChild0, // #1 = $Vn
/*65458*/           OPC_MoveChild1,
/*65459*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65462*/           OPC_RecordChild0, // #2 = $Vm
/*65463*/           OPC_CheckChild0Type, MVT::v2f32,
/*65465*/           OPC_RecordChild1, // #3 = $lane
/*65466*/           OPC_MoveChild1,
/*65467*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65470*/           OPC_MoveParent,
/*65471*/           OPC_MoveParent,
/*65472*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65474*/           OPC_MoveParent,
/*65475*/           OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65477*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->65502
/*65480*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65482*/             OPC_EmitConvertToTarget, 3,
/*65484*/             OPC_EmitInteger, MVT::i32, 14, 
/*65487*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65490*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65502*/           /*SwitchType*/ 22, MVT::v4f32,// ->65526
/*65504*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65506*/             OPC_EmitConvertToTarget, 3,
/*65508*/             OPC_EmitInteger, MVT::i32, 14, 
/*65511*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65514*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65526*/           0, // EndSwitchType
/*65527*/         /*Scope*/ 44, /*->65572*/
/*65528*/           OPC_MoveChild0,
/*65529*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65532*/           OPC_RecordChild0, // #1 = $Vm
/*65533*/           OPC_CheckChild0Type, MVT::v2f32,
/*65535*/           OPC_RecordChild1, // #2 = $lane
/*65536*/           OPC_MoveChild1,
/*65537*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65540*/           OPC_MoveParent,
/*65541*/           OPC_MoveParent,
/*65542*/           OPC_RecordChild1, // #3 = $Vn
/*65543*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65545*/           OPC_MoveParent,
/*65546*/           OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65548*/           OPC_CheckType, MVT::v2f32,
/*65550*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65552*/           OPC_EmitConvertToTarget, 2,
/*65554*/           OPC_EmitInteger, MVT::i32, 14, 
/*65557*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65560*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                        MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65572*/         0, /*End of Scope*/
/*65573*/       0, /*End of Scope*/
/*65574*/     /*Scope*/ 98, /*->65673*/
/*65575*/       OPC_MoveChild0,
/*65576*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65579*/       OPC_Scope, 45, /*->65626*/ // 2 children in Scope
/*65581*/         OPC_RecordChild0, // #0 = $Vn
/*65582*/         OPC_MoveChild1,
/*65583*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65586*/         OPC_RecordChild0, // #1 = $Vm
/*65587*/         OPC_CheckChild0Type, MVT::v2f32,
/*65589*/         OPC_RecordChild1, // #2 = $lane
/*65590*/         OPC_MoveChild1,
/*65591*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65594*/         OPC_MoveParent,
/*65595*/         OPC_MoveParent,
/*65596*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65598*/         OPC_MoveParent,
/*65599*/         OPC_RecordChild1, // #3 = $src1
/*65600*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65602*/         OPC_CheckType, MVT::v2f32,
/*65604*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65606*/         OPC_EmitConvertToTarget, 2,
/*65608*/         OPC_EmitInteger, MVT::i32, 14, 
/*65611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65614*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                      MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65626*/       /*Scope*/ 45, /*->65672*/
/*65627*/         OPC_MoveChild0,
/*65628*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65631*/         OPC_RecordChild0, // #0 = $Vm
/*65632*/         OPC_CheckChild0Type, MVT::v2f32,
/*65634*/         OPC_RecordChild1, // #1 = $lane
/*65635*/         OPC_MoveChild1,
/*65636*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65639*/         OPC_MoveParent,
/*65640*/         OPC_MoveParent,
/*65641*/         OPC_RecordChild1, // #2 = $Vn
/*65642*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65644*/         OPC_MoveParent,
/*65645*/         OPC_RecordChild1, // #3 = $src1
/*65646*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65648*/         OPC_CheckType, MVT::v2f32,
/*65650*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65652*/         OPC_EmitConvertToTarget, 1,
/*65654*/         OPC_EmitInteger, MVT::i32, 14, 
/*65657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65660*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                      MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65672*/       0, /*End of Scope*/
/*65673*/     /*Scope*/ 49, /*->65723*/
/*65674*/       OPC_RecordChild0, // #0 = $src1
/*65675*/       OPC_MoveChild1,
/*65676*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65679*/       OPC_MoveChild0,
/*65680*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65683*/       OPC_RecordChild0, // #1 = $Vm
/*65684*/       OPC_CheckChild0Type, MVT::v2f32,
/*65686*/       OPC_RecordChild1, // #2 = $lane
/*65687*/       OPC_MoveChild1,
/*65688*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65691*/       OPC_MoveParent,
/*65692*/       OPC_MoveParent,
/*65693*/       OPC_RecordChild1, // #3 = $Vn
/*65694*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65696*/       OPC_MoveParent,
/*65697*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65699*/       OPC_CheckType, MVT::v4f32,
/*65701*/       OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65703*/       OPC_EmitConvertToTarget, 2,
/*65705*/       OPC_EmitInteger, MVT::i32, 14, 
/*65708*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65711*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                    MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65723*/     /*Scope*/ 98, /*->65822*/
/*65724*/       OPC_MoveChild0,
/*65725*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65728*/       OPC_Scope, 45, /*->65775*/ // 2 children in Scope
/*65730*/         OPC_RecordChild0, // #0 = $Vn
/*65731*/         OPC_MoveChild1,
/*65732*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65735*/         OPC_RecordChild0, // #1 = $Vm
/*65736*/         OPC_CheckChild0Type, MVT::v2f32,
/*65738*/         OPC_RecordChild1, // #2 = $lane
/*65739*/         OPC_MoveChild1,
/*65740*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65743*/         OPC_MoveParent,
/*65744*/         OPC_MoveParent,
/*65745*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65747*/         OPC_MoveParent,
/*65748*/         OPC_RecordChild1, // #3 = $src1
/*65749*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65751*/         OPC_CheckType, MVT::v4f32,
/*65753*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65755*/         OPC_EmitConvertToTarget, 2,
/*65757*/         OPC_EmitInteger, MVT::i32, 14, 
/*65760*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65763*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65775*/       /*Scope*/ 45, /*->65821*/
/*65776*/         OPC_MoveChild0,
/*65777*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65780*/         OPC_RecordChild0, // #0 = $Vm
/*65781*/         OPC_CheckChild0Type, MVT::v2f32,
/*65783*/         OPC_RecordChild1, // #1 = $lane
/*65784*/         OPC_MoveChild1,
/*65785*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65788*/         OPC_MoveParent,
/*65789*/         OPC_MoveParent,
/*65790*/         OPC_RecordChild1, // #2 = $Vn
/*65791*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65793*/         OPC_MoveParent,
/*65794*/         OPC_RecordChild1, // #3 = $src1
/*65795*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65797*/         OPC_CheckType, MVT::v4f32,
/*65799*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65801*/         OPC_EmitConvertToTarget, 1,
/*65803*/         OPC_EmitInteger, MVT::i32, 14, 
/*65806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65809*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65821*/       0, /*End of Scope*/
/*65822*/     /*Scope*/ 1|128,1/*129*/, /*->65953*/
/*65824*/       OPC_RecordChild0, // #0 = $src1
/*65825*/       OPC_MoveChild1,
/*65826*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65829*/       OPC_Scope, 60, /*->65891*/ // 2 children in Scope
/*65831*/         OPC_RecordChild0, // #1 = $src2
/*65832*/         OPC_MoveChild1,
/*65833*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65836*/         OPC_RecordChild0, // #2 = $src3
/*65837*/         OPC_CheckChild0Type, MVT::v4f32,
/*65839*/         OPC_RecordChild1, // #3 = $lane
/*65840*/         OPC_MoveChild1,
/*65841*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65844*/         OPC_MoveParent,
/*65845*/         OPC_MoveParent,
/*65846*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65848*/         OPC_MoveParent,
/*65849*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65851*/         OPC_CheckType, MVT::v4f32,
/*65853*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65855*/         OPC_EmitConvertToTarget, 3,
/*65857*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*65860*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*65868*/         OPC_EmitConvertToTarget, 3,
/*65870*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*65873*/         OPC_EmitInteger, MVT::i32, 14, 
/*65876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65879*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65891*/       /*Scope*/ 60, /*->65952*/
/*65892*/         OPC_MoveChild0,
/*65893*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65896*/         OPC_RecordChild0, // #1 = $src3
/*65897*/         OPC_CheckChild0Type, MVT::v4f32,
/*65899*/         OPC_RecordChild1, // #2 = $lane
/*65900*/         OPC_MoveChild1,
/*65901*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65904*/         OPC_MoveParent,
/*65905*/         OPC_MoveParent,
/*65906*/         OPC_RecordChild1, // #3 = $src2
/*65907*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65909*/         OPC_MoveParent,
/*65910*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65912*/         OPC_CheckType, MVT::v4f32,
/*65914*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65916*/         OPC_EmitConvertToTarget, 2,
/*65918*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*65921*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65929*/         OPC_EmitConvertToTarget, 2,
/*65931*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*65934*/         OPC_EmitInteger, MVT::i32, 14, 
/*65937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65940*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65952*/       0, /*End of Scope*/
/*65953*/     /*Scope*/ 2|128,1/*130*/, /*->66085*/
/*65955*/       OPC_MoveChild0,
/*65956*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65959*/       OPC_Scope, 61, /*->66022*/ // 2 children in Scope
/*65961*/         OPC_RecordChild0, // #0 = $src2
/*65962*/         OPC_MoveChild1,
/*65963*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65966*/         OPC_RecordChild0, // #1 = $src3
/*65967*/         OPC_CheckChild0Type, MVT::v4f32,
/*65969*/         OPC_RecordChild1, // #2 = $lane
/*65970*/         OPC_MoveChild1,
/*65971*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65974*/         OPC_MoveParent,
/*65975*/         OPC_MoveParent,
/*65976*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65978*/         OPC_MoveParent,
/*65979*/         OPC_RecordChild1, // #3 = $src1
/*65980*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*65982*/         OPC_CheckType, MVT::v4f32,
/*65984*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65986*/         OPC_EmitConvertToTarget, 2,
/*65988*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*65991*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65999*/         OPC_EmitConvertToTarget, 2,
/*66001*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*66004*/         OPC_EmitInteger, MVT::i32, 14, 
/*66007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66010*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66022*/       /*Scope*/ 61, /*->66084*/
/*66023*/         OPC_MoveChild0,
/*66024*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66027*/         OPC_RecordChild0, // #0 = $src3
/*66028*/         OPC_CheckChild0Type, MVT::v4f32,
/*66030*/         OPC_RecordChild1, // #1 = $lane
/*66031*/         OPC_MoveChild1,
/*66032*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66035*/         OPC_MoveParent,
/*66036*/         OPC_MoveParent,
/*66037*/         OPC_RecordChild1, // #2 = $src2
/*66038*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66040*/         OPC_MoveParent,
/*66041*/         OPC_RecordChild1, // #3 = $src1
/*66042*/         OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*66044*/         OPC_CheckType, MVT::v4f32,
/*66046*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66048*/         OPC_EmitConvertToTarget, 1,
/*66050*/         OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*66053*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*66061*/         OPC_EmitConvertToTarget, 1,
/*66063*/         OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*66066*/         OPC_EmitInteger, MVT::i32, 14, 
/*66069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66072*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66084*/       0, /*End of Scope*/
/*66085*/     /*Scope*/ 115, /*->66201*/
/*66086*/       OPC_RecordChild0, // #0 = $src1
/*66087*/       OPC_MoveChild1,
/*66088*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66091*/       OPC_Scope, 66, /*->66159*/ // 2 children in Scope
/*66093*/         OPC_RecordChild0, // #1 = $Vn
/*66094*/         OPC_MoveChild1,
/*66095*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66098*/         OPC_RecordChild0, // #2 = $Vm
/*66099*/         OPC_CheckChild0Type, MVT::v4f16,
/*66101*/         OPC_RecordChild1, // #3 = $lane
/*66102*/         OPC_MoveChild1,
/*66103*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66106*/         OPC_MoveParent,
/*66107*/         OPC_MoveParent,
/*66108*/         OPC_MoveParent,
/*66109*/         OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->66134
/*66112*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66114*/           OPC_EmitConvertToTarget, 3,
/*66116*/           OPC_EmitInteger, MVT::i32, 14, 
/*66119*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66122*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                        MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66134*/         /*SwitchType*/ 22, MVT::v8f16,// ->66158
/*66136*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66138*/           OPC_EmitConvertToTarget, 3,
/*66140*/           OPC_EmitInteger, MVT::i32, 14, 
/*66143*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66146*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                        MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66158*/         0, // EndSwitchType
/*66159*/       /*Scope*/ 40, /*->66200*/
/*66160*/         OPC_MoveChild0,
/*66161*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66164*/         OPC_RecordChild0, // #1 = $Vm
/*66165*/         OPC_CheckChild0Type, MVT::v4f16,
/*66167*/         OPC_RecordChild1, // #2 = $lane
/*66168*/         OPC_MoveChild1,
/*66169*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66172*/         OPC_MoveParent,
/*66173*/         OPC_MoveParent,
/*66174*/         OPC_RecordChild1, // #3 = $Vn
/*66175*/         OPC_MoveParent,
/*66176*/         OPC_CheckType, MVT::v4f16,
/*66178*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66180*/         OPC_EmitConvertToTarget, 2,
/*66182*/         OPC_EmitInteger, MVT::i32, 14, 
/*66185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66188*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66200*/       0, /*End of Scope*/
/*66201*/     /*Scope*/ 90, /*->66292*/
/*66202*/       OPC_MoveChild0,
/*66203*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66206*/       OPC_Scope, 41, /*->66249*/ // 2 children in Scope
/*66208*/         OPC_RecordChild0, // #0 = $Vn
/*66209*/         OPC_MoveChild1,
/*66210*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66213*/         OPC_RecordChild0, // #1 = $Vm
/*66214*/         OPC_CheckChild0Type, MVT::v4f16,
/*66216*/         OPC_RecordChild1, // #2 = $lane
/*66217*/         OPC_MoveChild1,
/*66218*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66221*/         OPC_MoveParent,
/*66222*/         OPC_MoveParent,
/*66223*/         OPC_MoveParent,
/*66224*/         OPC_RecordChild1, // #3 = $src1
/*66225*/         OPC_CheckType, MVT::v4f16,
/*66227*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66229*/         OPC_EmitConvertToTarget, 2,
/*66231*/         OPC_EmitInteger, MVT::i32, 14, 
/*66234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66237*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66249*/       /*Scope*/ 41, /*->66291*/
/*66250*/         OPC_MoveChild0,
/*66251*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66254*/         OPC_RecordChild0, // #0 = $Vm
/*66255*/         OPC_CheckChild0Type, MVT::v4f16,
/*66257*/         OPC_RecordChild1, // #1 = $lane
/*66258*/         OPC_MoveChild1,
/*66259*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66262*/         OPC_MoveParent,
/*66263*/         OPC_MoveParent,
/*66264*/         OPC_RecordChild1, // #2 = $Vn
/*66265*/         OPC_MoveParent,
/*66266*/         OPC_RecordChild1, // #3 = $src1
/*66267*/         OPC_CheckType, MVT::v4f16,
/*66269*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66271*/         OPC_EmitConvertToTarget, 1,
/*66273*/         OPC_EmitInteger, MVT::i32, 14, 
/*66276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66279*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66291*/       0, /*End of Scope*/
/*66292*/     /*Scope*/ 45, /*->66338*/
/*66293*/       OPC_RecordChild0, // #0 = $src1
/*66294*/       OPC_MoveChild1,
/*66295*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66298*/       OPC_MoveChild0,
/*66299*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66302*/       OPC_RecordChild0, // #1 = $Vm
/*66303*/       OPC_CheckChild0Type, MVT::v4f16,
/*66305*/       OPC_RecordChild1, // #2 = $lane
/*66306*/       OPC_MoveChild1,
/*66307*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66310*/       OPC_MoveParent,
/*66311*/       OPC_MoveParent,
/*66312*/       OPC_RecordChild1, // #3 = $Vn
/*66313*/       OPC_MoveParent,
/*66314*/       OPC_CheckType, MVT::v8f16,
/*66316*/       OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66318*/       OPC_EmitConvertToTarget, 2,
/*66320*/       OPC_EmitInteger, MVT::i32, 14, 
/*66323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66326*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                    MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66338*/     /*Scope*/ 90, /*->66429*/
/*66339*/       OPC_MoveChild0,
/*66340*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66343*/       OPC_Scope, 41, /*->66386*/ // 2 children in Scope
/*66345*/         OPC_RecordChild0, // #0 = $Vn
/*66346*/         OPC_MoveChild1,
/*66347*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66350*/         OPC_RecordChild0, // #1 = $Vm
/*66351*/         OPC_CheckChild0Type, MVT::v4f16,
/*66353*/         OPC_RecordChild1, // #2 = $lane
/*66354*/         OPC_MoveChild1,
/*66355*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66358*/         OPC_MoveParent,
/*66359*/         OPC_MoveParent,
/*66360*/         OPC_MoveParent,
/*66361*/         OPC_RecordChild1, // #3 = $src1
/*66362*/         OPC_CheckType, MVT::v8f16,
/*66364*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66366*/         OPC_EmitConvertToTarget, 2,
/*66368*/         OPC_EmitInteger, MVT::i32, 14, 
/*66371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66374*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                      MVT::v8f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66386*/       /*Scope*/ 41, /*->66428*/
/*66387*/         OPC_MoveChild0,
/*66388*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66391*/         OPC_RecordChild0, // #0 = $Vm
/*66392*/         OPC_CheckChild0Type, MVT::v4f16,
/*66394*/         OPC_RecordChild1, // #1 = $lane
/*66395*/         OPC_MoveChild1,
/*66396*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66399*/         OPC_MoveParent,
/*66400*/         OPC_MoveParent,
/*66401*/         OPC_RecordChild1, // #2 = $Vn
/*66402*/         OPC_MoveParent,
/*66403*/         OPC_RecordChild1, // #3 = $src1
/*66404*/         OPC_CheckType, MVT::v8f16,
/*66406*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66408*/         OPC_EmitConvertToTarget, 1,
/*66410*/         OPC_EmitInteger, MVT::i32, 14, 
/*66413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66416*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                      MVT::v8f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66428*/       0, /*End of Scope*/
/*66429*/     /*Scope*/ 16|128,1/*144*/, /*->66575*/
/*66431*/       OPC_RecordChild0, // #0 = $src1
/*66432*/       OPC_MoveChild1,
/*66433*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66436*/       OPC_RecordChild0, // #1 = $Vn
/*66437*/       OPC_RecordChild1, // #2 = $Vm
/*66438*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66440*/       OPC_MoveParent,
/*66441*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*66443*/       OPC_SwitchType /*4 cases */, 42, MVT::v2f32,// ->66488
/*66446*/         OPC_Scope, 19, /*->66467*/ // 2 children in Scope
/*66448*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66450*/           OPC_EmitInteger, MVT::i32, 14, 
/*66453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66456*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66467*/         /*Scope*/ 19, /*->66487*/
/*66468*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66470*/           OPC_EmitInteger, MVT::i32, 14, 
/*66473*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66476*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66487*/         0, /*End of Scope*/
/*66488*/       /*SwitchType*/ 42, MVT::v4f32,// ->66532
/*66490*/         OPC_Scope, 19, /*->66511*/ // 2 children in Scope
/*66492*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66494*/           OPC_EmitInteger, MVT::i32, 14, 
/*66497*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66500*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66511*/         /*Scope*/ 19, /*->66531*/
/*66512*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66514*/           OPC_EmitInteger, MVT::i32, 14, 
/*66517*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66520*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66531*/         0, /*End of Scope*/
/*66532*/       /*SwitchType*/ 19, MVT::v4f16,// ->66553
/*66534*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66536*/         OPC_EmitInteger, MVT::i32, 14, 
/*66539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66542*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66553*/       /*SwitchType*/ 19, MVT::v8f16,// ->66574
/*66555*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66557*/         OPC_EmitInteger, MVT::i32, 14, 
/*66560*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66563*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66574*/       0, // EndSwitchType
/*66575*/     /*Scope*/ 16|128,1/*144*/, /*->66721*/
/*66577*/       OPC_MoveChild0,
/*66578*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66581*/       OPC_RecordChild0, // #0 = $Vn
/*66582*/       OPC_RecordChild1, // #1 = $Vm
/*66583*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66585*/       OPC_MoveParent,
/*66586*/       OPC_RecordChild1, // #2 = $src1
/*66587*/       OPC_CheckPredicate, 84, // Predicate_fadd_mlx
/*66589*/       OPC_SwitchType /*4 cases */, 42, MVT::v2f32,// ->66634
/*66592*/         OPC_Scope, 19, /*->66613*/ // 2 children in Scope
/*66594*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66596*/           OPC_EmitInteger, MVT::i32, 14, 
/*66599*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66602*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66613*/         /*Scope*/ 19, /*->66633*/
/*66614*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66616*/           OPC_EmitInteger, MVT::i32, 14, 
/*66619*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66622*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66633*/         0, /*End of Scope*/
/*66634*/       /*SwitchType*/ 42, MVT::v4f32,// ->66678
/*66636*/         OPC_Scope, 19, /*->66657*/ // 2 children in Scope
/*66638*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66640*/           OPC_EmitInteger, MVT::i32, 14, 
/*66643*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66646*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66657*/         /*Scope*/ 19, /*->66677*/
/*66658*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66660*/           OPC_EmitInteger, MVT::i32, 14, 
/*66663*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66666*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66677*/         0, /*End of Scope*/
/*66678*/       /*SwitchType*/ 19, MVT::v4f16,// ->66699
/*66680*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66682*/         OPC_EmitInteger, MVT::i32, 14, 
/*66685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66688*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>, DPR:v4f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66699*/       /*SwitchType*/ 19, MVT::v8f16,// ->66720
/*66701*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66703*/         OPC_EmitInteger, MVT::i32, 14, 
/*66706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66709*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>, QPR:v8f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66720*/       0, // EndSwitchType
/*66721*/     /*Scope*/ 52, /*->66774*/
/*66722*/       OPC_RecordChild0, // #0 = $src1
/*66723*/       OPC_MoveChild1,
/*66724*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66727*/       OPC_RecordChild0, // #1 = $Vn
/*66728*/       OPC_RecordChild1, // #2 = $Vm
/*66729*/       OPC_MoveParent,
/*66730*/       OPC_SwitchType /*2 cases */, 19, MVT::v4f16,// ->66752
/*66733*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66735*/         OPC_EmitInteger, MVT::i32, 14, 
/*66738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66741*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66752*/       /*SwitchType*/ 19, MVT::v8f16,// ->66773
/*66754*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66756*/         OPC_EmitInteger, MVT::i32, 14, 
/*66759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66762*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66773*/       0, // EndSwitchType
/*66774*/     /*Scope*/ 52, /*->66827*/
/*66775*/       OPC_MoveChild0,
/*66776*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66779*/       OPC_RecordChild0, // #0 = $Vn
/*66780*/       OPC_RecordChild1, // #1 = $Vm
/*66781*/       OPC_MoveParent,
/*66782*/       OPC_RecordChild1, // #2 = $src1
/*66783*/       OPC_SwitchType /*2 cases */, 19, MVT::v4f16,// ->66805
/*66786*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66788*/         OPC_EmitInteger, MVT::i32, 14, 
/*66791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66794*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm), DPR:v4f16:$src1) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66805*/       /*SwitchType*/ 19, MVT::v8f16,// ->66826
/*66807*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66809*/         OPC_EmitInteger, MVT::i32, 14, 
/*66812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66815*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm), QPR:v8f16:$src1) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66826*/       0, // EndSwitchType
/*66827*/     /*Scope*/ 84, /*->66912*/
/*66828*/       OPC_RecordChild0, // #0 = $Vn
/*66829*/       OPC_RecordChild1, // #1 = $Vm
/*66830*/       OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->66851
/*66833*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66835*/         OPC_EmitInteger, MVT::i32, 14, 
/*66838*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66841*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66851*/       /*SwitchType*/ 18, MVT::v4f32,// ->66871
/*66853*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*66855*/         OPC_EmitInteger, MVT::i32, 14, 
/*66858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66861*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66871*/       /*SwitchType*/ 18, MVT::v4f16,// ->66891
/*66873*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*66875*/         OPC_EmitInteger, MVT::i32, 14, 
/*66878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66881*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VADDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*66891*/       /*SwitchType*/ 18, MVT::v8f16,// ->66911
/*66893*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*66895*/         OPC_EmitInteger, MVT::i32, 14, 
/*66898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66901*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VADDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*66911*/       0, // EndSwitchType
/*66912*/     0, /*End of Scope*/
/*66913*/   /*SwitchOpcode*/ 39|128,11/*1447*/, TARGET_VAL(ISD::FSUB),// ->68364
/*66917*/     OPC_Scope, 107, /*->67026*/ // 6 children in Scope
/*66919*/       OPC_MoveChild0,
/*66920*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66923*/       OPC_MoveChild0,
/*66924*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66927*/       OPC_RecordChild0, // #0 = $Dn
/*66928*/       OPC_RecordChild1, // #1 = $Dm
/*66929*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66931*/       OPC_MoveParent,
/*66932*/       OPC_MoveParent,
/*66933*/       OPC_RecordChild1, // #2 = $Ddin
/*66934*/       OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*66936*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->66981
/*66939*/         OPC_Scope, 19, /*->66960*/ // 2 children in Scope
/*66941*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66943*/           OPC_EmitInteger, MVT::i32, 14, 
/*66946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66949*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66960*/         /*Scope*/ 19, /*->66980*/
/*66961*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66963*/           OPC_EmitInteger, MVT::i32, 14, 
/*66966*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66969*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66980*/         0, /*End of Scope*/
/*66981*/       /*SwitchType*/ 42, MVT::f32,// ->67025
/*66983*/         OPC_Scope, 19, /*->67004*/ // 2 children in Scope
/*66985*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66987*/           OPC_EmitInteger, MVT::i32, 14, 
/*66990*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66993*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67004*/         /*Scope*/ 19, /*->67024*/
/*67005*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67007*/           OPC_EmitInteger, MVT::i32, 14, 
/*67010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67013*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67024*/         0, /*End of Scope*/
/*67025*/       0, // EndSwitchType
/*67026*/     /*Scope*/ 56, /*->67083*/
/*67027*/       OPC_RecordChild0, // #0 = $dstin
/*67028*/       OPC_MoveChild1,
/*67029*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67032*/       OPC_RecordChild0, // #1 = $a
/*67033*/       OPC_RecordChild1, // #2 = $b
/*67034*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67036*/       OPC_MoveParent,
/*67037*/       OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67039*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67061
/*67042*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67044*/         OPC_EmitInteger, MVT::i32, 14, 
/*67047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67050*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*67061*/       /*SwitchType*/ 19, MVT::f32,// ->67082
/*67063*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67065*/         OPC_EmitInteger, MVT::i32, 14, 
/*67068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67071*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*67082*/       0, // EndSwitchType
/*67083*/     /*Scope*/ 56, /*->67140*/
/*67084*/       OPC_MoveChild0,
/*67085*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67088*/       OPC_RecordChild0, // #0 = $Dn
/*67089*/       OPC_RecordChild1, // #1 = $Dm
/*67090*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67092*/       OPC_MoveParent,
/*67093*/       OPC_RecordChild1, // #2 = $Ddin
/*67094*/       OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67096*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67118
/*67099*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67101*/         OPC_EmitInteger, MVT::i32, 14, 
/*67104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67107*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLSD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67118*/       /*SwitchType*/ 19, MVT::f32,// ->67139
/*67120*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*67122*/         OPC_EmitInteger, MVT::i32, 14, 
/*67125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67128*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLSS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67139*/       0, // EndSwitchType
/*67140*/     /*Scope*/ 56, /*->67197*/
/*67141*/       OPC_RecordChild0, // #0 = $dstin
/*67142*/       OPC_MoveChild1,
/*67143*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67146*/       OPC_RecordChild0, // #1 = $a
/*67147*/       OPC_RecordChild1, // #2 = $b
/*67148*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67150*/       OPC_MoveParent,
/*67151*/       OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67153*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67175
/*67156*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67158*/         OPC_EmitInteger, MVT::i32, 14, 
/*67161*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67164*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*67175*/       /*SwitchType*/ 19, MVT::f32,// ->67196
/*67177*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67179*/         OPC_EmitInteger, MVT::i32, 14, 
/*67182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67185*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*67196*/       0, // EndSwitchType
/*67197*/     /*Scope*/ 56, /*->67254*/
/*67198*/       OPC_MoveChild0,
/*67199*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67202*/       OPC_RecordChild0, // #0 = $Dn
/*67203*/       OPC_RecordChild1, // #1 = $Dm
/*67204*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67206*/       OPC_MoveParent,
/*67207*/       OPC_RecordChild1, // #2 = $Ddin
/*67208*/       OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67210*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67232
/*67213*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67215*/         OPC_EmitInteger, MVT::i32, 14, 
/*67218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67221*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67232*/       /*SwitchType*/ 19, MVT::f32,// ->67253
/*67234*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67236*/         OPC_EmitInteger, MVT::i32, 14, 
/*67239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67242*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67253*/       0, // EndSwitchType
/*67254*/     /*Scope*/ 83|128,8/*1107*/, /*->68363*/
/*67256*/       OPC_RecordChild0, // #0 = $acc
/*67257*/       OPC_Scope, 15|128,2/*271*/, /*->67531*/ // 4 children in Scope
/*67260*/         OPC_MoveChild1,
/*67261*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67264*/         OPC_RecordChild0, // #1 = $a
/*67265*/         OPC_RecordChild1, // #2 = $b
/*67266*/         OPC_MoveParent,
/*67267*/         OPC_CheckType, MVT::f32,
/*67269*/         OPC_Scope, 0|128,1/*128*/, /*->67400*/ // 2 children in Scope
/*67272*/           OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67274*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*67280*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67283*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*67291*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67294*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*67303*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*67309*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67312*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67320*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67323*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*67332*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*67338*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67341*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*67349*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67352*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*67361*/           OPC_EmitInteger, MVT::i32, 14, 
/*67364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67367*/           OPC_EmitNode1, TARGET_VAL(ARM::VMLSfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*67378*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67381*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*67389*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67392*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67400*/         /*Scope*/ 0|128,1/*128*/, /*->67530*/
/*67402*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67404*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*67410*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67413*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*67421*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67424*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*67433*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*67439*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67442*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67450*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67453*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*67462*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*67468*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67471*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*67479*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67482*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*67491*/           OPC_EmitInteger, MVT::i32, 14, 
/*67494*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67497*/           OPC_EmitNode1, TARGET_VAL(ARM::VFMSfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*67508*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67511*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*67519*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67522*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67530*/         0, /*End of Scope*/
/*67531*/       /*Scope*/ 17|128,1/*145*/, /*->67678*/
/*67533*/         OPC_RecordChild1, // #1 = $Dm
/*67534*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->67555
/*67537*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*67539*/           OPC_EmitInteger, MVT::i32, 14, 
/*67542*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67545*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*67555*/         /*SwitchType*/ 120, MVT::f32,// ->67677
/*67557*/           OPC_Scope, 18, /*->67577*/ // 2 children in Scope
/*67559*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*67561*/             OPC_EmitInteger, MVT::i32, 14, 
/*67564*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67567*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*67577*/           /*Scope*/ 98, /*->67676*/
/*67578*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67580*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*67586*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67589*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*67597*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67600*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*67609*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*67615*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67618*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*67626*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67629*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*67638*/             OPC_EmitInteger, MVT::i32, 14, 
/*67641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67644*/             OPC_EmitNode1, TARGET_VAL(ARM::VSUBfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*67654*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67657*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*67665*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67668*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67676*/           0, /*End of Scope*/
/*67677*/         0, // EndSwitchType
/*67678*/       /*Scope*/ 86|128,4/*598*/, /*->68278*/
/*67680*/         OPC_MoveChild1,
/*67681*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*67684*/         OPC_Scope, 70, /*->67756*/ // 7 children in Scope
/*67686*/           OPC_RecordChild0, // #1 = $Vn
/*67687*/           OPC_MoveChild1,
/*67688*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67691*/           OPC_RecordChild0, // #2 = $Vm
/*67692*/           OPC_CheckChild0Type, MVT::v2f32,
/*67694*/           OPC_RecordChild1, // #3 = $lane
/*67695*/           OPC_MoveChild1,
/*67696*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67699*/           OPC_MoveParent,
/*67700*/           OPC_MoveParent,
/*67701*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67703*/           OPC_MoveParent,
/*67704*/           OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67706*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->67731
/*67709*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67711*/             OPC_EmitConvertToTarget, 3,
/*67713*/             OPC_EmitInteger, MVT::i32, 14, 
/*67716*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67719*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67731*/           /*SwitchType*/ 22, MVT::v4f32,// ->67755
/*67733*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67735*/             OPC_EmitConvertToTarget, 3,
/*67737*/             OPC_EmitInteger, MVT::i32, 14, 
/*67740*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67743*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67755*/           0, // EndSwitchType
/*67756*/         /*Scope*/ 70, /*->67827*/
/*67757*/           OPC_MoveChild0,
/*67758*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67761*/           OPC_RecordChild0, // #1 = $Vm
/*67762*/           OPC_CheckChild0Type, MVT::v2f32,
/*67764*/           OPC_RecordChild1, // #2 = $lane
/*67765*/           OPC_MoveChild1,
/*67766*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67769*/           OPC_MoveParent,
/*67770*/           OPC_MoveParent,
/*67771*/           OPC_RecordChild1, // #3 = $Vn
/*67772*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67774*/           OPC_MoveParent,
/*67775*/           OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67777*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->67802
/*67780*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67782*/             OPC_EmitConvertToTarget, 2,
/*67784*/             OPC_EmitInteger, MVT::i32, 14, 
/*67787*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67790*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67802*/           /*SwitchType*/ 22, MVT::v4f32,// ->67826
/*67804*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67806*/             OPC_EmitConvertToTarget, 2,
/*67808*/             OPC_EmitInteger, MVT::i32, 14, 
/*67811*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67814*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*67826*/           0, // EndSwitchType
/*67827*/         /*Scope*/ 60, /*->67888*/
/*67828*/           OPC_RecordChild0, // #1 = $src2
/*67829*/           OPC_MoveChild1,
/*67830*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67833*/           OPC_RecordChild0, // #2 = $src3
/*67834*/           OPC_CheckChild0Type, MVT::v4f32,
/*67836*/           OPC_RecordChild1, // #3 = $lane
/*67837*/           OPC_MoveChild1,
/*67838*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67841*/           OPC_MoveParent,
/*67842*/           OPC_MoveParent,
/*67843*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67845*/           OPC_MoveParent,
/*67846*/           OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67848*/           OPC_CheckType, MVT::v4f32,
/*67850*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67852*/           OPC_EmitConvertToTarget, 3,
/*67854*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*67857*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*67865*/           OPC_EmitConvertToTarget, 3,
/*67867*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*67870*/           OPC_EmitInteger, MVT::i32, 14, 
/*67873*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67876*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                        MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67888*/         /*Scope*/ 60, /*->67949*/
/*67889*/           OPC_MoveChild0,
/*67890*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67893*/           OPC_RecordChild0, // #1 = $src3
/*67894*/           OPC_CheckChild0Type, MVT::v4f32,
/*67896*/           OPC_RecordChild1, // #2 = $lane
/*67897*/           OPC_MoveChild1,
/*67898*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67901*/           OPC_MoveParent,
/*67902*/           OPC_MoveParent,
/*67903*/           OPC_RecordChild1, // #3 = $src2
/*67904*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67906*/           OPC_MoveParent,
/*67907*/           OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*67909*/           OPC_CheckType, MVT::v4f32,
/*67911*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67913*/           OPC_EmitConvertToTarget, 2,
/*67915*/           OPC_EmitNodeXForm, 7, 4, // DSubReg_i32_reg
/*67918*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*67926*/           OPC_EmitConvertToTarget, 2,
/*67928*/           OPC_EmitNodeXForm, 8, 7, // SubReg_i32_lane
/*67931*/           OPC_EmitInteger, MVT::i32, 14, 
/*67934*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67937*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                        MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*67949*/         /*Scope*/ 66, /*->68016*/
/*67950*/           OPC_RecordChild0, // #1 = $Vn
/*67951*/           OPC_MoveChild1,
/*67952*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*67955*/           OPC_RecordChild0, // #2 = $Vm
/*67956*/           OPC_CheckChild0Type, MVT::v4f16,
/*67958*/           OPC_RecordChild1, // #3 = $lane
/*67959*/           OPC_MoveChild1,
/*67960*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67963*/           OPC_MoveParent,
/*67964*/           OPC_MoveParent,
/*67965*/           OPC_MoveParent,
/*67966*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->67991
/*67969*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67971*/             OPC_EmitConvertToTarget, 3,
/*67973*/             OPC_EmitInteger, MVT::i32, 14, 
/*67976*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67979*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhd), 0,
                          MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67991*/           /*SwitchType*/ 22, MVT::v8f16,// ->68015
/*67993*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67995*/             OPC_EmitConvertToTarget, 3,
/*67997*/             OPC_EmitInteger, MVT::i32, 14, 
/*68000*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68003*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhq), 0,
                          MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68015*/           0, // EndSwitchType
/*68016*/         /*Scope*/ 66, /*->68083*/
/*68017*/           OPC_MoveChild0,
/*68018*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68021*/           OPC_RecordChild0, // #1 = $Vm
/*68022*/           OPC_CheckChild0Type, MVT::v4f16,
/*68024*/           OPC_RecordChild1, // #2 = $lane
/*68025*/           OPC_MoveChild1,
/*68026*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68029*/           OPC_MoveParent,
/*68030*/           OPC_MoveParent,
/*68031*/           OPC_RecordChild1, // #3 = $Vn
/*68032*/           OPC_MoveParent,
/*68033*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->68058
/*68036*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68038*/             OPC_EmitConvertToTarget, 2,
/*68040*/             OPC_EmitInteger, MVT::i32, 14, 
/*68043*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68046*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhd), 0,
                          MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68058*/           /*SwitchType*/ 22, MVT::v8f16,// ->68082
/*68060*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68062*/             OPC_EmitConvertToTarget, 2,
/*68064*/             OPC_EmitInteger, MVT::i32, 14, 
/*68067*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68070*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhq), 0,
                          MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68082*/           0, // EndSwitchType
/*68083*/         /*Scope*/ 64|128,1/*192*/, /*->68277*/
/*68085*/           OPC_RecordChild0, // #1 = $Vn
/*68086*/           OPC_RecordChild1, // #2 = $Vm
/*68087*/           OPC_Scope, 95, /*->68184*/ // 2 children in Scope
/*68089*/             OPC_CheckPredicate, 50, // Predicate_fmul_su
/*68091*/             OPC_MoveParent,
/*68092*/             OPC_CheckPredicate, 84, // Predicate_fsub_mlx
/*68094*/             OPC_SwitchType /*2 cases */, 42, MVT::v2f32,// ->68139
/*68097*/               OPC_Scope, 19, /*->68118*/ // 2 children in Scope
/*68099*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68101*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68104*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68107*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSfd), 0,
                              MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68118*/               /*Scope*/ 19, /*->68138*/
/*68119*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68121*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68124*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68127*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfd), 0,
                              MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68138*/               0, /*End of Scope*/
/*68139*/             /*SwitchType*/ 42, MVT::v4f32,// ->68183
/*68141*/               OPC_Scope, 19, /*->68162*/ // 2 children in Scope
/*68143*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68145*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68148*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68151*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSfq), 0,
                              MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68162*/               /*Scope*/ 19, /*->68182*/
/*68163*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68165*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68168*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68171*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfq), 0,
                              MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68182*/               0, /*End of Scope*/
/*68183*/             0, // EndSwitchType
/*68184*/           /*Scope*/ 91, /*->68276*/
/*68185*/             OPC_MoveParent,
/*68186*/             OPC_SwitchType /*2 cases */, 42, MVT::v4f16,// ->68231
/*68189*/               OPC_Scope, 19, /*->68210*/ // 2 children in Scope
/*68191*/                 OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68193*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68196*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68199*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLShd), 0,
                              MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*68210*/               /*Scope*/ 19, /*->68230*/
/*68211*/                 OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68213*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68216*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68219*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMShd), 0,
                              MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*68230*/               0, /*End of Scope*/
/*68231*/             /*SwitchType*/ 42, MVT::v8f16,// ->68275
/*68233*/               OPC_Scope, 19, /*->68254*/ // 2 children in Scope
/*68235*/                 OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*68237*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68240*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68243*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLShq), 0,
                              MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*68254*/               /*Scope*/ 19, /*->68274*/
/*68255*/                 OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*68257*/                 OPC_EmitInteger, MVT::i32, 14, 
/*68260*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68263*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMShq), 0,
                              MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*68274*/               0, /*End of Scope*/
/*68275*/             0, // EndSwitchType
/*68276*/           0, /*End of Scope*/
/*68277*/         0, /*End of Scope*/
/*68278*/       /*Scope*/ 83, /*->68362*/
/*68279*/         OPC_RecordChild1, // #1 = $Vm
/*68280*/         OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->68301
/*68283*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68285*/           OPC_EmitInteger, MVT::i32, 14, 
/*68288*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68291*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBfd), 0,
                        MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68301*/         /*SwitchType*/ 18, MVT::v4f32,// ->68321
/*68303*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*68305*/           OPC_EmitInteger, MVT::i32, 14, 
/*68308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68311*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBfq), 0,
                        MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68321*/         /*SwitchType*/ 18, MVT::v4f16,// ->68341
/*68323*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68325*/           OPC_EmitInteger, MVT::i32, 14, 
/*68328*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68331*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBhd), 0,
                        MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*68341*/         /*SwitchType*/ 18, MVT::v8f16,// ->68361
/*68343*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68345*/           OPC_EmitInteger, MVT::i32, 14, 
/*68348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68351*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBhq), 0,
                        MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*68361*/         0, // EndSwitchType
/*68362*/       0, /*End of Scope*/
/*68363*/     0, /*End of Scope*/
/*68364*/   /*SwitchOpcode*/ 112|128,2/*368*/, TARGET_VAL(ISD::FMA),// ->68736
/*68368*/     OPC_Scope, 106, /*->68476*/ // 4 children in Scope
/*68370*/       OPC_MoveChild0,
/*68371*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68374*/       OPC_RecordChild0, // #0 = $Dn
/*68375*/       OPC_MoveParent,
/*68376*/       OPC_RecordChild1, // #1 = $Dm
/*68377*/       OPC_Scope, 50, /*->68429*/ // 2 children in Scope
/*68379*/         OPC_MoveChild2,
/*68380*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68383*/         OPC_RecordChild0, // #2 = $Ddin
/*68384*/         OPC_MoveParent,
/*68385*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68407
/*68388*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68390*/           OPC_EmitInteger, MVT::i32, 14, 
/*68393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68396*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68407*/         /*SwitchType*/ 19, MVT::f32,// ->68428
/*68409*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68411*/           OPC_EmitInteger, MVT::i32, 14, 
/*68414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68417*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68428*/         0, // EndSwitchType
/*68429*/       /*Scope*/ 45, /*->68475*/
/*68430*/         OPC_RecordChild2, // #2 = $Ddin
/*68431*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68453
/*68434*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68436*/           OPC_EmitInteger, MVT::i32, 14, 
/*68439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68442*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68453*/         /*SwitchType*/ 19, MVT::f32,// ->68474
/*68455*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68457*/           OPC_EmitInteger, MVT::i32, 14, 
/*68460*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68463*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68474*/         0, // EndSwitchType
/*68475*/       0, /*End of Scope*/
/*68476*/     /*Scope*/ 28|128,1/*156*/, /*->68634*/
/*68478*/       OPC_RecordChild0, // #0 = $Dn
/*68479*/       OPC_Scope, 51, /*->68532*/ // 2 children in Scope
/*68481*/         OPC_MoveChild1,
/*68482*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68485*/         OPC_RecordChild0, // #1 = $Dm
/*68486*/         OPC_MoveParent,
/*68487*/         OPC_RecordChild2, // #2 = $Ddin
/*68488*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68510
/*68491*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68493*/           OPC_EmitInteger, MVT::i32, 14, 
/*68496*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68499*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68510*/         /*SwitchType*/ 19, MVT::f32,// ->68531
/*68512*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68514*/           OPC_EmitInteger, MVT::i32, 14, 
/*68517*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68520*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68531*/         0, // EndSwitchType
/*68532*/       /*Scope*/ 100, /*->68633*/
/*68533*/         OPC_RecordChild1, // #1 = $Dm
/*68534*/         OPC_Scope, 50, /*->68586*/ // 2 children in Scope
/*68536*/           OPC_MoveChild2,
/*68537*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68540*/           OPC_RecordChild0, // #2 = $Ddin
/*68541*/           OPC_MoveParent,
/*68542*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68564
/*68545*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68547*/             OPC_EmitInteger, MVT::i32, 14, 
/*68550*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68553*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68564*/           /*SwitchType*/ 19, MVT::f32,// ->68585
/*68566*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68568*/             OPC_EmitInteger, MVT::i32, 14, 
/*68571*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68574*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68585*/           0, // EndSwitchType
/*68586*/         /*Scope*/ 45, /*->68632*/
/*68587*/           OPC_RecordChild2, // #2 = $Ddin
/*68588*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68610
/*68591*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68593*/             OPC_EmitInteger, MVT::i32, 14, 
/*68596*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68599*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68610*/           /*SwitchType*/ 19, MVT::f32,// ->68631
/*68612*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68614*/             OPC_EmitInteger, MVT::i32, 14, 
/*68617*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68620*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68631*/           0, // EndSwitchType
/*68632*/         0, /*End of Scope*/
/*68633*/       0, /*End of Scope*/
/*68634*/     /*Scope*/ 52, /*->68687*/
/*68635*/       OPC_MoveChild0,
/*68636*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68639*/       OPC_RecordChild0, // #0 = $Vn
/*68640*/       OPC_MoveParent,
/*68641*/       OPC_RecordChild1, // #1 = $Vm
/*68642*/       OPC_RecordChild2, // #2 = $src1
/*68643*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->68665
/*68646*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68648*/         OPC_EmitInteger, MVT::i32, 14, 
/*68651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68654*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68665*/       /*SwitchType*/ 19, MVT::v4f32,// ->68686
/*68667*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68669*/         OPC_EmitInteger, MVT::i32, 14, 
/*68672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68675*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68686*/       0, // EndSwitchType
/*68687*/     /*Scope*/ 47, /*->68735*/
/*68688*/       OPC_RecordChild0, // #0 = $Vn
/*68689*/       OPC_RecordChild1, // #1 = $Vm
/*68690*/       OPC_RecordChild2, // #2 = $src1
/*68691*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->68713
/*68694*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68696*/         OPC_EmitInteger, MVT::i32, 14, 
/*68699*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68702*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*68713*/       /*SwitchType*/ 19, MVT::v4f32,// ->68734
/*68715*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68717*/         OPC_EmitInteger, MVT::i32, 14, 
/*68720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68723*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*68734*/       0, // EndSwitchType
/*68735*/     0, /*End of Scope*/
/*68736*/   /*SwitchOpcode*/ 127|128,3/*511*/, TARGET_VAL(ISD::FNEG),// ->69251
/*68740*/     OPC_Scope, 60|128,2/*316*/, /*->69059*/ // 2 children in Scope
/*68743*/       OPC_MoveChild0,
/*68744*/       OPC_SwitchOpcode /*3 cases */, 33|128,1/*161*/, TARGET_VAL(ISD::FMA),// ->68910
/*68749*/         OPC_Scope, 53, /*->68804*/ // 2 children in Scope
/*68751*/           OPC_MoveChild0,
/*68752*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68755*/           OPC_RecordChild0, // #0 = $Dn
/*68756*/           OPC_MoveParent,
/*68757*/           OPC_RecordChild1, // #1 = $Dm
/*68758*/           OPC_RecordChild2, // #2 = $Ddin
/*68759*/           OPC_MoveParent,
/*68760*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68782
/*68763*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68765*/             OPC_EmitInteger, MVT::i32, 14, 
/*68768*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68771*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68782*/           /*SwitchType*/ 19, MVT::f32,// ->68803
/*68784*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68786*/             OPC_EmitInteger, MVT::i32, 14, 
/*68789*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68792*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68803*/           0, // EndSwitchType
/*68804*/         /*Scope*/ 104, /*->68909*/
/*68805*/           OPC_RecordChild0, // #0 = $Dn
/*68806*/           OPC_Scope, 52, /*->68860*/ // 2 children in Scope
/*68808*/             OPC_MoveChild1,
/*68809*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68812*/             OPC_RecordChild0, // #1 = $Dm
/*68813*/             OPC_MoveParent,
/*68814*/             OPC_RecordChild2, // #2 = $Ddin
/*68815*/             OPC_MoveParent,
/*68816*/             OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68838
/*68819*/               OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68821*/               OPC_EmitInteger, MVT::i32, 14, 
/*68824*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68827*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                            MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68838*/             /*SwitchType*/ 19, MVT::f32,// ->68859
/*68840*/               OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68842*/               OPC_EmitInteger, MVT::i32, 14, 
/*68845*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68848*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                            MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68859*/             0, // EndSwitchType
/*68860*/           /*Scope*/ 47, /*->68908*/
/*68861*/             OPC_RecordChild1, // #1 = $Dm
/*68862*/             OPC_RecordChild2, // #2 = $Ddin
/*68863*/             OPC_MoveParent,
/*68864*/             OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->68886
/*68867*/               OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*68869*/               OPC_EmitInteger, MVT::i32, 14, 
/*68872*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68875*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                            MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*68886*/             /*SwitchType*/ 19, MVT::f32,// ->68907
/*68888*/               OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*68890*/               OPC_EmitInteger, MVT::i32, 14, 
/*68893*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68896*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                            MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*68907*/             0, // EndSwitchType
/*68908*/           0, /*End of Scope*/
/*68909*/         0, /*End of Scope*/
/*68910*/       /*SwitchOpcode*/ 45, TARGET_VAL(ISD::FMUL),// ->68958
/*68913*/         OPC_RecordChild0, // #0 = $Dn
/*68914*/         OPC_RecordChild1, // #1 = $Dm
/*68915*/         OPC_MoveParent,
/*68916*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68937
/*68919*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68921*/           OPC_EmitInteger, MVT::i32, 14, 
/*68924*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68927*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*68937*/         /*SwitchType*/ 18, MVT::f32,// ->68957
/*68939*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*68941*/           OPC_EmitInteger, MVT::i32, 14, 
/*68944*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68947*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                        MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*68957*/         0, // EndSwitchType
/*68958*/       /*SwitchOpcode*/ 97, TARGET_VAL(ARMISD::VMOVDRR),// ->69058
/*68961*/         OPC_RecordChild0, // #0 = $Rl
/*68962*/         OPC_RecordChild1, // #1 = $Rh
/*68963*/         OPC_MoveParent,
/*68964*/         OPC_Scope, 45, /*->69011*/ // 2 children in Scope
/*68966*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*68968*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*68975*/           OPC_EmitInteger, MVT::i32, 14, 
/*68978*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68984*/           OPC_EmitNode1, TARGET_VAL(ARM::EORri), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*68995*/           OPC_EmitInteger, MVT::i32, 14, 
/*68998*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69001*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*69011*/         /*Scope*/ 45, /*->69057*/
/*69012*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb2())
/*69014*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*69021*/           OPC_EmitInteger, MVT::i32, 14, 
/*69024*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69030*/           OPC_EmitNode1, TARGET_VAL(ARM::t2EORri), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*69041*/           OPC_EmitInteger, MVT::i32, 14, 
/*69044*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69047*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*69057*/         0, /*End of Scope*/
/*69058*/       0, // EndSwitchOpcode
/*69059*/     /*Scope*/ 61|128,1/*189*/, /*->69250*/
/*69061*/       OPC_RecordChild0, // #0 = $Dm
/*69062*/       OPC_SwitchType /*6 cases */, 17, MVT::f64,// ->69082
/*69065*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69067*/         OPC_EmitInteger, MVT::i32, 14, 
/*69070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69073*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGD), 0,
                      MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*69082*/       /*SwitchType*/ 89, MVT::f32,// ->69173
/*69084*/         OPC_Scope, 17, /*->69103*/ // 2 children in Scope
/*69086*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*69088*/           OPC_EmitInteger, MVT::i32, 14, 
/*69091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69094*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGS), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*69103*/         /*Scope*/ 68, /*->69172*/
/*69104*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69106*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69112*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69115*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*69123*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69126*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*69135*/           OPC_EmitInteger, MVT::i32, 14, 
/*69138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69141*/           OPC_EmitNode1, TARGET_VAL(ARM::VNEGfd), 0,
                        MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*69150*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69153*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*69161*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69164*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69172*/         0, /*End of Scope*/
/*69173*/       /*SwitchType*/ 17, MVT::v2f32,// ->69192
/*69175*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69177*/         OPC_EmitInteger, MVT::i32, 14, 
/*69180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69183*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*69192*/       /*SwitchType*/ 17, MVT::v4f32,// ->69211
/*69194*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69196*/         OPC_EmitInteger, MVT::i32, 14, 
/*69199*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69202*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGf32q), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*69211*/       /*SwitchType*/ 17, MVT::v4f16,// ->69230
/*69213*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69215*/         OPC_EmitInteger, MVT::i32, 14, 
/*69218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69221*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhd:v4f16 DPR:v4f16:$Vm)
/*69230*/       /*SwitchType*/ 17, MVT::v8f16,// ->69249
/*69232*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69234*/         OPC_EmitInteger, MVT::i32, 14, 
/*69237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69240*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhq:v8f16 QPR:v8f16:$Vm)
/*69249*/       0, // EndSwitchType
/*69250*/     0, /*End of Scope*/
/*69251*/   /*SwitchOpcode*/ 110|128,6/*878*/, TARGET_VAL(ISD::FMUL),// ->70133
/*69255*/     OPC_Scope, 49, /*->69306*/ // 8 children in Scope
/*69257*/       OPC_MoveChild0,
/*69258*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*69261*/       OPC_RecordChild0, // #0 = $a
/*69262*/       OPC_MoveParent,
/*69263*/       OPC_RecordChild1, // #1 = $b
/*69264*/       OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->69285
/*69267*/         OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*69269*/         OPC_EmitInteger, MVT::i32, 14, 
/*69272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69275*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                      MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*69285*/       /*SwitchType*/ 18, MVT::f32,// ->69305
/*69287*/         OPC_CheckPatternPredicate, 91, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*69289*/         OPC_EmitInteger, MVT::i32, 14, 
/*69292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69295*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                      MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*69305*/       0, // EndSwitchType
/*69306*/     /*Scope*/ 67|128,2/*323*/, /*->69631*/
/*69308*/       OPC_RecordChild0, // #0 = $b
/*69309*/       OPC_Scope, 48, /*->69359*/ // 3 children in Scope
/*69311*/         OPC_MoveChild1,
/*69312*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*69315*/         OPC_RecordChild0, // #1 = $a
/*69316*/         OPC_MoveParent,
/*69317*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->69338
/*69320*/           OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*69322*/           OPC_EmitInteger, MVT::i32, 14, 
/*69325*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69328*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                        MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*69338*/         /*SwitchType*/ 18, MVT::f32,// ->69358
/*69340*/           OPC_CheckPatternPredicate, 91, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*69342*/           OPC_EmitInteger, MVT::i32, 14, 
/*69345*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69348*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                        MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*69358*/         0, // EndSwitchType
/*69359*/       /*Scope*/ 17|128,1/*145*/, /*->69506*/
/*69361*/         OPC_RecordChild1, // #1 = $Dm
/*69362*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->69383
/*69365*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69367*/           OPC_EmitInteger, MVT::i32, 14, 
/*69370*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69373*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69383*/         /*SwitchType*/ 120, MVT::f32,// ->69505
/*69385*/           OPC_Scope, 18, /*->69405*/ // 2 children in Scope
/*69387*/             OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*69389*/             OPC_EmitInteger, MVT::i32, 14, 
/*69392*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69395*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69405*/           /*Scope*/ 98, /*->69504*/
/*69406*/             OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69408*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69414*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69417*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*69425*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69428*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*69437*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*69443*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69446*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*69454*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69457*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*69466*/             OPC_EmitInteger, MVT::i32, 14, 
/*69469*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69472*/             OPC_EmitNode1, TARGET_VAL(ARM::VMULfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*69482*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69485*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*69493*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69496*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69504*/           0, /*End of Scope*/
/*69505*/         0, // EndSwitchType
/*69506*/       /*Scope*/ 123, /*->69630*/
/*69507*/         OPC_MoveChild1,
/*69508*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69511*/         OPC_RecordChild0, // #1 = $Vm
/*69512*/         OPC_Scope, 57, /*->69571*/ // 2 children in Scope
/*69514*/           OPC_CheckChild0Type, MVT::v2f32,
/*69516*/           OPC_RecordChild1, // #2 = $lane
/*69517*/           OPC_MoveChild1,
/*69518*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69521*/           OPC_MoveParent,
/*69522*/           OPC_MoveParent,
/*69523*/           OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->69547
/*69526*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69528*/             OPC_EmitConvertToTarget, 2,
/*69530*/             OPC_EmitInteger, MVT::i32, 14, 
/*69533*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69536*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                          MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69547*/           /*SwitchType*/ 21, MVT::v4f32,// ->69570
/*69549*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69551*/             OPC_EmitConvertToTarget, 2,
/*69553*/             OPC_EmitInteger, MVT::i32, 14, 
/*69556*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69559*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                          MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69570*/           0, // EndSwitchType
/*69571*/         /*Scope*/ 57, /*->69629*/
/*69572*/           OPC_CheckChild0Type, MVT::v4f16,
/*69574*/           OPC_RecordChild1, // #2 = $lane
/*69575*/           OPC_MoveChild1,
/*69576*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69579*/           OPC_MoveParent,
/*69580*/           OPC_MoveParent,
/*69581*/           OPC_SwitchType /*2 cases */, 21, MVT::v4f16,// ->69605
/*69584*/             OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69586*/             OPC_EmitConvertToTarget, 2,
/*69588*/             OPC_EmitInteger, MVT::i32, 14, 
/*69591*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69594*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhd), 0,
                          MVT::v4f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69605*/           /*SwitchType*/ 21, MVT::v8f16,// ->69628
/*69607*/             OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69609*/             OPC_EmitConvertToTarget, 2,
/*69611*/             OPC_EmitInteger, MVT::i32, 14, 
/*69614*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69617*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhq), 0,
                          MVT::v8f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69628*/           0, // EndSwitchType
/*69629*/         0, /*End of Scope*/
/*69630*/       0, /*End of Scope*/
/*69631*/     /*Scope*/ 125, /*->69757*/
/*69632*/       OPC_MoveChild0,
/*69633*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69636*/       OPC_RecordChild0, // #0 = $Vm
/*69637*/       OPC_Scope, 58, /*->69697*/ // 2 children in Scope
/*69639*/         OPC_CheckChild0Type, MVT::v2f32,
/*69641*/         OPC_RecordChild1, // #1 = $lane
/*69642*/         OPC_MoveChild1,
/*69643*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69646*/         OPC_MoveParent,
/*69647*/         OPC_MoveParent,
/*69648*/         OPC_RecordChild1, // #2 = $Vn
/*69649*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->69673
/*69652*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69654*/           OPC_EmitConvertToTarget, 1,
/*69656*/           OPC_EmitInteger, MVT::i32, 14, 
/*69659*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69662*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69673*/         /*SwitchType*/ 21, MVT::v4f32,// ->69696
/*69675*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*69677*/           OPC_EmitConvertToTarget, 1,
/*69679*/           OPC_EmitInteger, MVT::i32, 14, 
/*69682*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69685*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*69696*/         0, // EndSwitchType
/*69697*/       /*Scope*/ 58, /*->69756*/
/*69698*/         OPC_CheckChild0Type, MVT::v4f16,
/*69700*/         OPC_RecordChild1, // #1 = $lane
/*69701*/         OPC_MoveChild1,
/*69702*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69705*/         OPC_MoveParent,
/*69706*/         OPC_MoveParent,
/*69707*/         OPC_RecordChild1, // #2 = $Vn
/*69708*/         OPC_SwitchType /*2 cases */, 21, MVT::v4f16,// ->69732
/*69711*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69713*/           OPC_EmitConvertToTarget, 1,
/*69715*/           OPC_EmitInteger, MVT::i32, 14, 
/*69718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69721*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhd), 0,
                        MVT::v4f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69732*/         /*SwitchType*/ 21, MVT::v8f16,// ->69755
/*69734*/           OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69736*/           OPC_EmitConvertToTarget, 1,
/*69738*/           OPC_EmitInteger, MVT::i32, 14, 
/*69741*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69744*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhq), 0,
                        MVT::v8f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*69755*/         0, // EndSwitchType
/*69756*/       0, /*End of Scope*/
/*69757*/     /*Scope*/ 52, /*->69810*/
/*69758*/       OPC_RecordChild0, // #0 = $src1
/*69759*/       OPC_MoveChild1,
/*69760*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69763*/       OPC_RecordChild0, // #1 = $src2
/*69764*/       OPC_CheckChild0Type, MVT::v4f32,
/*69766*/       OPC_RecordChild1, // #2 = $lane
/*69767*/       OPC_MoveChild1,
/*69768*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69771*/       OPC_MoveParent,
/*69772*/       OPC_MoveParent,
/*69773*/       OPC_CheckType, MVT::v4f32,
/*69775*/       OPC_EmitConvertToTarget, 2,
/*69777*/       OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*69780*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*69788*/       OPC_EmitConvertToTarget, 2,
/*69790*/       OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*69793*/       OPC_EmitInteger, MVT::i32, 14, 
/*69796*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69799*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                    MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*69810*/     /*Scope*/ 52, /*->69863*/
/*69811*/       OPC_MoveChild0,
/*69812*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*69815*/       OPC_RecordChild0, // #0 = $src2
/*69816*/       OPC_CheckChild0Type, MVT::v4f32,
/*69818*/       OPC_RecordChild1, // #1 = $lane
/*69819*/       OPC_MoveChild1,
/*69820*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69823*/       OPC_MoveParent,
/*69824*/       OPC_MoveParent,
/*69825*/       OPC_RecordChild1, // #2 = $src1
/*69826*/       OPC_CheckType, MVT::v4f32,
/*69828*/       OPC_EmitConvertToTarget, 1,
/*69830*/       OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*69833*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*69841*/       OPC_EmitConvertToTarget, 1,
/*69843*/       OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*69846*/       OPC_EmitInteger, MVT::i32, 14, 
/*69849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69852*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                    MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*69863*/     /*Scope*/ 91, /*->69955*/
/*69864*/       OPC_RecordChild0, // #0 = $Rn
/*69865*/       OPC_MoveChild1,
/*69866*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*69869*/       OPC_RecordChild0, // #1 = $Rm
/*69870*/       OPC_CheckChild0Type, MVT::f32,
/*69872*/       OPC_MoveParent,
/*69873*/       OPC_SwitchType /*2 cases */, 38, MVT::v2f32,// ->69914
/*69876*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69882*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69885*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*69894*/         OPC_EmitInteger, MVT::i32, 0, 
/*69897*/         OPC_EmitInteger, MVT::i32, 14, 
/*69900*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69903*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69914*/       /*SwitchType*/ 38, MVT::v4f32,// ->69954
/*69916*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69922*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69925*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*69934*/         OPC_EmitInteger, MVT::i32, 0, 
/*69937*/         OPC_EmitInteger, MVT::i32, 14, 
/*69940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69943*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69954*/       0, // EndSwitchType
/*69955*/     /*Scope*/ 91, /*->70047*/
/*69956*/       OPC_MoveChild0,
/*69957*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*69960*/       OPC_RecordChild0, // #0 = $Rm
/*69961*/       OPC_CheckChild0Type, MVT::f32,
/*69963*/       OPC_MoveParent,
/*69964*/       OPC_RecordChild1, // #1 = $Rn
/*69965*/       OPC_SwitchType /*2 cases */, 38, MVT::v2f32,// ->70006
/*69968*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*69974*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69977*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*69986*/         OPC_EmitInteger, MVT::i32, 0, 
/*69989*/         OPC_EmitInteger, MVT::i32, 14, 
/*69992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69995*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*70006*/       /*SwitchType*/ 38, MVT::v4f32,// ->70046
/*70008*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70014*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70017*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*70026*/         OPC_EmitInteger, MVT::i32, 0, 
/*70029*/         OPC_EmitInteger, MVT::i32, 14, 
/*70032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70035*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*70046*/       0, // EndSwitchType
/*70047*/     /*Scope*/ 84, /*->70132*/
/*70048*/       OPC_RecordChild0, // #0 = $Vn
/*70049*/       OPC_RecordChild1, // #1 = $Vm
/*70050*/       OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->70071
/*70053*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70055*/         OPC_EmitInteger, MVT::i32, 14, 
/*70058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70061*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70071*/       /*SwitchType*/ 18, MVT::v4f32,// ->70091
/*70073*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70075*/         OPC_EmitInteger, MVT::i32, 14, 
/*70078*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70081*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70091*/       /*SwitchType*/ 18, MVT::v4f16,// ->70111
/*70093*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70095*/         OPC_EmitInteger, MVT::i32, 14, 
/*70098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70101*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VMULhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70111*/       /*SwitchType*/ 18, MVT::v8f16,// ->70131
/*70113*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70115*/         OPC_EmitInteger, MVT::i32, 14, 
/*70118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70121*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VMULhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70131*/       0, // EndSwitchType
/*70132*/     0, /*End of Scope*/
/*70133*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::FABS),// ->70424
/*70137*/     OPC_Scope, 93, /*->70232*/ // 2 children in Scope
/*70139*/       OPC_MoveChild0,
/*70140*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVDRR),
/*70143*/       OPC_RecordChild0, // #0 = $Rl
/*70144*/       OPC_RecordChild1, // #1 = $Rh
/*70145*/       OPC_MoveParent,
/*70146*/       OPC_Scope, 41, /*->70189*/ // 2 children in Scope
/*70148*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*70150*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*70157*/         OPC_EmitInteger, MVT::i32, 14, 
/*70160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70163*/         OPC_EmitNode1, TARGET_VAL(ARM::BFC), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*70173*/         OPC_EmitInteger, MVT::i32, 14, 
/*70176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70179*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                      MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*70189*/       /*Scope*/ 41, /*->70231*/
/*70190*/         OPC_CheckPatternPredicate, 39, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*70192*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*70199*/         OPC_EmitInteger, MVT::i32, 14, 
/*70202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70205*/         OPC_EmitNode1, TARGET_VAL(ARM::t2BFC), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*70215*/         OPC_EmitInteger, MVT::i32, 14, 
/*70218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70221*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                      MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*70231*/       0, /*End of Scope*/
/*70232*/     /*Scope*/ 61|128,1/*189*/, /*->70423*/
/*70234*/       OPC_RecordChild0, // #0 = $Dm
/*70235*/       OPC_SwitchType /*6 cases */, 17, MVT::f64,// ->70255
/*70238*/         OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70240*/         OPC_EmitInteger, MVT::i32, 14, 
/*70243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70246*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSD), 0,
                      MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VABSD:f64 DPR:f64:$Dm)
/*70255*/       /*SwitchType*/ 89, MVT::f32,// ->70346
/*70257*/         OPC_Scope, 17, /*->70276*/ // 2 children in Scope
/*70259*/           OPC_CheckPatternPredicate, 16, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*70261*/           OPC_EmitInteger, MVT::i32, 14, 
/*70264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70267*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSS), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VABSS:f32 SPR:f32:$Sm)
/*70276*/         /*Scope*/ 68, /*->70345*/
/*70277*/           OPC_CheckPatternPredicate, 63, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*70279*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*70285*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70288*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*70296*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70299*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*70308*/           OPC_EmitInteger, MVT::i32, 14, 
/*70311*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70314*/           OPC_EmitNode1, TARGET_VAL(ARM::VABSfd), 0,
                        MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*70323*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70326*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*70334*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70337*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70345*/         0, /*End of Scope*/
/*70346*/       /*SwitchType*/ 17, MVT::v2f32,// ->70365
/*70348*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70350*/         OPC_EmitInteger, MVT::i32, 14, 
/*70353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70356*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*70365*/       /*SwitchType*/ 17, MVT::v4f32,// ->70384
/*70367*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*70369*/         OPC_EmitInteger, MVT::i32, 14, 
/*70372*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70375*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*70384*/       /*SwitchType*/ 17, MVT::v4f16,// ->70403
/*70386*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70388*/         OPC_EmitInteger, MVT::i32, 14, 
/*70391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70394*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABShd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VABShd:v4f16 DPR:v4f16:$Vm)
/*70403*/       /*SwitchType*/ 17, MVT::v8f16,// ->70422
/*70405*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70407*/         OPC_EmitInteger, MVT::i32, 14, 
/*70410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70413*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABShq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VABShq:v8f16 QPR:v8f16:$Vm)
/*70422*/       0, // EndSwitchType
/*70423*/     0, /*End of Scope*/
/*70424*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::ConstantFP),// ->70482
/*70427*/     OPC_RecordNode, // #0 = $imm
/*70428*/     OPC_SwitchType /*2 cases */, 24, MVT::f64,// ->70455
/*70431*/       OPC_CheckPredicate, 85, // Predicate_vfp_f64imm
/*70433*/       OPC_CheckPatternPredicate, 92, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3())
/*70435*/       OPC_EmitConvertToTarget, 0,
/*70437*/       OPC_EmitNodeXForm, 20, 1, // anonymous_4676
/*70440*/       OPC_EmitInteger, MVT::i32, 14, 
/*70443*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70446*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::FCONSTD), 0,
                    MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4676>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4676:f64 (fpimm:f64):$imm))
/*70455*/     /*SwitchType*/ 24, MVT::f32,// ->70481
/*70457*/       OPC_CheckPredicate, 86, // Predicate_vfp_f32imm
/*70459*/       OPC_CheckPatternPredicate, 93, // (Subtarget->hasVFP3())
/*70461*/       OPC_EmitConvertToTarget, 0,
/*70463*/       OPC_EmitNodeXForm, 21, 1, // anonymous_4675
/*70466*/       OPC_EmitInteger, MVT::i32, 14, 
/*70469*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70472*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::FCONSTS), 0,
                    MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4675>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4675:f32 (fpimm:f32):$imm))
/*70481*/     0, // EndSwitchType
/*70482*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::FDIV),// ->70529
/*70485*/     OPC_RecordChild0, // #0 = $Dn
/*70486*/     OPC_RecordChild1, // #1 = $Dm
/*70487*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->70508
/*70490*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70492*/       OPC_EmitInteger, MVT::i32, 14, 
/*70495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70498*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDIVD), 0,
                    MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*70508*/     /*SwitchType*/ 18, MVT::f32,// ->70528
/*70510*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*70512*/       OPC_EmitInteger, MVT::i32, 14, 
/*70515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70518*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDIVS), 0,
                    MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*70528*/     0, // EndSwitchType
/*70529*/   /*SwitchOpcode*/ 76, TARGET_VAL(ISD::FMAXNUM),// ->70608
/*70532*/     OPC_RecordChild0, // #0 = $Sn
/*70533*/     OPC_RecordChild1, // #1 = $Sm
/*70534*/     OPC_SwitchType /*6 cases */, 10, MVT::f32,// ->70547
/*70537*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70539*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*70547*/     /*SwitchType*/ 10, MVT::f64,// ->70559
/*70549*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70551*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMD), 0,
                    MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*70559*/     /*SwitchType*/ 10, MVT::v2f32,// ->70571
/*70561*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70563*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNDf), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70571*/     /*SwitchType*/ 10, MVT::v4f32,// ->70583
/*70573*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70575*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNQf), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70583*/     /*SwitchType*/ 10, MVT::v4f16,// ->70595
/*70585*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70587*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNDh), 0,
                    MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70595*/     /*SwitchType*/ 10, MVT::v8f16,// ->70607
/*70597*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70599*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNQh), 0,
                    MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70607*/     0, // EndSwitchType
/*70608*/   /*SwitchOpcode*/ 76, TARGET_VAL(ISD::FMINNUM),// ->70687
/*70611*/     OPC_RecordChild0, // #0 = $Sn
/*70612*/     OPC_RecordChild1, // #1 = $Sm
/*70613*/     OPC_SwitchType /*6 cases */, 10, MVT::f32,// ->70626
/*70616*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70618*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*70626*/     /*SwitchType*/ 10, MVT::f64,// ->70638
/*70628*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70630*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMD), 0,
                    MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*70638*/     /*SwitchType*/ 10, MVT::v2f32,// ->70650
/*70640*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70642*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNDf), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70650*/     /*SwitchType*/ 10, MVT::v4f32,// ->70662
/*70652*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70654*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNQf), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70662*/     /*SwitchType*/ 10, MVT::v4f16,// ->70674
/*70664*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70666*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNDh), 0,
                    MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70674*/     /*SwitchType*/ 10, MVT::v8f16,// ->70686
/*70676*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*70678*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNQh), 0,
                    MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70686*/     0, // EndSwitchType
/*70687*/   /*SwitchOpcode*/ 20, TARGET_VAL(ISD::FP_EXTEND),// ->70710
/*70690*/     OPC_RecordChild0, // #0 = $Sm
/*70691*/     OPC_CheckType, MVT::f64,
/*70693*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70695*/     OPC_EmitInteger, MVT::i32, 14, 
/*70698*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70701*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTDS), 0,
                  MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fpextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*70710*/   /*SwitchOpcode*/ 20, TARGET_VAL(ISD::FP_ROUND),// ->70733
/*70713*/     OPC_RecordChild0, // #0 = $Dm
/*70714*/     OPC_CheckType, MVT::f32,
/*70716*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70718*/     OPC_EmitInteger, MVT::i32, 14, 
/*70721*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70724*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTSD), 0,
                  MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fpround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*70733*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FTRUNC),// ->70777
/*70736*/     OPC_RecordChild0, // #0 = $Sm
/*70737*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->70757
/*70740*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70742*/       OPC_EmitInteger, MVT::i32, 14, 
/*70745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70748*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTZS:f32 SPR:f32:$Sm)
/*70757*/     /*SwitchType*/ 17, MVT::f64,// ->70776
/*70759*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70761*/       OPC_EmitInteger, MVT::i32, 14, 
/*70764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70767*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTZD:f64 DPR:f64:$Dm)
/*70776*/     0, // EndSwitchType
/*70777*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FNEARBYINT),// ->70821
/*70780*/     OPC_RecordChild0, // #0 = $Sm
/*70781*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->70801
/*70784*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70786*/       OPC_EmitInteger, MVT::i32, 14, 
/*70789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70792*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTRS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTRS:f32 SPR:f32:$Sm)
/*70801*/     /*SwitchType*/ 17, MVT::f64,// ->70820
/*70803*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70805*/       OPC_EmitInteger, MVT::i32, 14, 
/*70808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70811*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTRD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTRD:f64 DPR:f64:$Dm)
/*70820*/     0, // EndSwitchType
/*70821*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FRINT),// ->70865
/*70824*/     OPC_RecordChild0, // #0 = $Sm
/*70825*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->70845
/*70828*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70830*/       OPC_EmitInteger, MVT::i32, 14, 
/*70833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70836*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTXS:f32 SPR:f32:$Sm)
/*70845*/     /*SwitchType*/ 17, MVT::f64,// ->70864
/*70847*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70849*/       OPC_EmitInteger, MVT::i32, 14, 
/*70852*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70855*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTXD:f64 DPR:f64:$Dm)
/*70864*/     0, // EndSwitchType
/*70865*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FROUND),// ->70893
/*70868*/     OPC_RecordChild0, // #0 = $Sm
/*70869*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->70881
/*70872*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70874*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTAS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fround:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTAS:f32 SPR:f32:$Sm)
/*70881*/     /*SwitchType*/ 9, MVT::f64,// ->70892
/*70883*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70885*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTAD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fround:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTAD:f64 DPR:f64:$Dm)
/*70892*/     0, // EndSwitchType
/*70893*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FCEIL),// ->70921
/*70896*/     OPC_RecordChild0, // #0 = $Sm
/*70897*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->70909
/*70900*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70902*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fceil:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTPS:f32 SPR:f32:$Sm)
/*70909*/     /*SwitchType*/ 9, MVT::f64,// ->70920
/*70911*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70913*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTPD:f64 DPR:f64:$Dm)
/*70920*/     0, // EndSwitchType
/*70921*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FFLOOR),// ->70949
/*70924*/     OPC_RecordChild0, // #0 = $Sm
/*70925*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->70937
/*70928*/       OPC_CheckPatternPredicate, 33, // (Subtarget->hasFPARMv8())
/*70930*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (ffloor:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTMS:f32 SPR:f32:$Sm)
/*70937*/     /*SwitchType*/ 9, MVT::f64,// ->70948
/*70939*/       OPC_CheckPatternPredicate, 34, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*70941*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTMD:f64 DPR:f64:$Dm)
/*70948*/     0, // EndSwitchType
/*70949*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FSQRT),// ->70993
/*70952*/     OPC_RecordChild0, // #0 = $Dm
/*70953*/     OPC_SwitchType /*2 cases */, 17, MVT::f64,// ->70973
/*70956*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*70958*/       OPC_EmitInteger, MVT::i32, 14, 
/*70961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70964*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSQRTD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*70973*/     /*SwitchType*/ 17, MVT::f32,// ->70992
/*70975*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*70977*/       OPC_EmitInteger, MVT::i32, 14, 
/*70980*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70983*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSQRTS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*70992*/     0, // EndSwitchType
/*70993*/   /*SwitchOpcode*/ 20, TARGET_VAL(ARMISD::VMOVDRR),// ->71016
/*70996*/     OPC_RecordChild0, // #0 = $Rt
/*70997*/     OPC_RecordChild1, // #1 = $Rt2
/*70998*/     OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*71000*/     OPC_EmitInteger, MVT::i32, 14, 
/*71003*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71006*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                  MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*71016*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::FP16_TO_FP),// ->71078
/*71019*/     OPC_RecordChild0, // #0 = $a
/*71020*/     OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->71049
/*71023*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*71026*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*71034*/       OPC_EmitInteger, MVT::i32, 14, 
/*71037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71040*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTBHS), 0,
                    MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*71049*/     /*SwitchType*/ 26, MVT::f64,// ->71077
/*71051*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*71054*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*71062*/       OPC_EmitInteger, MVT::i32, 14, 
/*71065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71068*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTBHD), 0,
                    MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*71077*/     0, // EndSwitchType
/*71078*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::FMAXNAN),// ->71266
/*71082*/     OPC_RecordChild0, // #0 = $a
/*71083*/     OPC_RecordChild1, // #1 = $b
/*71084*/     OPC_SwitchType /*5 cases */, 98, MVT::f32,// ->71185
/*71087*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71089*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*71095*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71098*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*71106*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71109*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*71118*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*71124*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71127*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*71135*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71138*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*71147*/       OPC_EmitInteger, MVT::i32, 14, 
/*71150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71153*/       OPC_EmitNode1, TARGET_VAL(ARM::VMAXfd), 0,
                    MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*71163*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71166*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*71174*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71177*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fmaxnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*71185*/     /*SwitchType*/ 18, MVT::v2f32,// ->71205
/*71187*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71189*/       OPC_EmitInteger, MVT::i32, 14, 
/*71192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71195*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXfd), 0,
                    MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*71205*/     /*SwitchType*/ 18, MVT::v4f32,// ->71225
/*71207*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71209*/       OPC_EmitInteger, MVT::i32, 14, 
/*71212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71215*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXfq), 0,
                    MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*71225*/     /*SwitchType*/ 18, MVT::v4f16,// ->71245
/*71227*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71229*/       OPC_EmitInteger, MVT::i32, 14, 
/*71232*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71235*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXhd), 0,
                    MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*71245*/     /*SwitchType*/ 18, MVT::v8f16,// ->71265
/*71247*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71249*/       OPC_EmitInteger, MVT::i32, 14, 
/*71252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71255*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXhq), 0,
                    MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*71265*/     0, // EndSwitchType
/*71266*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::FMINNAN),// ->71454
/*71270*/     OPC_RecordChild0, // #0 = $a
/*71271*/     OPC_RecordChild1, // #1 = $b
/*71272*/     OPC_SwitchType /*5 cases */, 98, MVT::f32,// ->71373
/*71275*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71277*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*71283*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71286*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*71294*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71297*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*71306*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*71312*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71315*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*71323*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71326*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*71335*/       OPC_EmitInteger, MVT::i32, 14, 
/*71338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71341*/       OPC_EmitNode1, TARGET_VAL(ARM::VMINfd), 0,
                    MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*71351*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71354*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*71362*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71365*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fminnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*71373*/     /*SwitchType*/ 18, MVT::v2f32,// ->71393
/*71375*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71377*/       OPC_EmitInteger, MVT::i32, 14, 
/*71380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71383*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINfd), 0,
                    MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*71393*/     /*SwitchType*/ 18, MVT::v4f32,// ->71413
/*71395*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71397*/       OPC_EmitInteger, MVT::i32, 14, 
/*71400*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71403*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINfq), 0,
                    MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*71413*/     /*SwitchType*/ 18, MVT::v4f16,// ->71433
/*71415*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71417*/       OPC_EmitInteger, MVT::i32, 14, 
/*71420*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71423*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINhd), 0,
                    MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*71433*/     /*SwitchType*/ 18, MVT::v8f16,// ->71453
/*71435*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*71437*/       OPC_EmitInteger, MVT::i32, 14, 
/*71440*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71443*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINhq), 0,
                    MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*71453*/     0, // EndSwitchType
/*71454*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VMOVIMM),// ->71652
/*71458*/     OPC_Scope, 29, /*->71489*/ // 2 children in Scope
/*71460*/       OPC_MoveChild0,
/*71461*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*71464*/       OPC_MoveParent,
/*71465*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*71467*/       OPC_SwitchType /*2 cases */, 8, MVT::v2i32,// ->71478
/*71470*/         OPC_CheckPatternPredicate, 94, // (Subtarget->hasZeroCycleZeroing())
/*71472*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVD0), 0,
                      MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*71478*/       /*SwitchType*/ 8, MVT::v4i32,// ->71488
/*71480*/         OPC_CheckPatternPredicate, 94, // (Subtarget->hasZeroCycleZeroing())
/*71482*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVQ0), 0,
                      MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*71488*/       0, // EndSwitchType
/*71489*/     /*Scope*/ 32|128,1/*160*/, /*->71651*/
/*71491*/       OPC_RecordChild0, // #0 = $SIMM
/*71492*/       OPC_MoveChild0,
/*71493*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*71496*/       OPC_MoveParent,
/*71497*/       OPC_SwitchType /*8 cases */, 17, MVT::v8i8,// ->71517
/*71500*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71502*/         OPC_EmitInteger, MVT::i32, 14, 
/*71505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71508*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*71517*/       /*SwitchType*/ 17, MVT::v16i8,// ->71536
/*71519*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71521*/         OPC_EmitInteger, MVT::i32, 14, 
/*71524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71527*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*71536*/       /*SwitchType*/ 17, MVT::v4i16,// ->71555
/*71538*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71540*/         OPC_EmitInteger, MVT::i32, 14, 
/*71543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71546*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*71555*/       /*SwitchType*/ 17, MVT::v8i16,// ->71574
/*71557*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71559*/         OPC_EmitInteger, MVT::i32, 14, 
/*71562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71565*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*71574*/       /*SwitchType*/ 17, MVT::v2i32,// ->71593
/*71576*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71578*/         OPC_EmitInteger, MVT::i32, 14, 
/*71581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71584*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*71593*/       /*SwitchType*/ 17, MVT::v4i32,// ->71612
/*71595*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71597*/         OPC_EmitInteger, MVT::i32, 14, 
/*71600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71603*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*71612*/       /*SwitchType*/ 17, MVT::v1i64,// ->71631
/*71614*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71616*/         OPC_EmitInteger, MVT::i32, 14, 
/*71619*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71622*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv1i64), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*71631*/       /*SwitchType*/ 17, MVT::v2i64,// ->71650
/*71633*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71635*/         OPC_EmitInteger, MVT::i32, 14, 
/*71638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71641*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*71650*/       0, // EndSwitchType
/*71651*/     0, /*End of Scope*/
/*71652*/   /*SwitchOpcode*/ 40|128,5/*680*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->72336
/*71656*/     OPC_RecordChild0, // #0 = $src
/*71657*/     OPC_Scope, 126|128,1/*254*/, /*->71914*/ // 4 children in Scope
/*71660*/       OPC_MoveChild1,
/*71661*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71664*/       OPC_RecordMemRef,
/*71665*/       OPC_RecordNode, // #1 = 'ld' chained node
/*71666*/       OPC_CheckFoldableChainNode,
/*71667*/       OPC_RecordChild1, // #2 = $Rn
/*71668*/       OPC_CheckChild1Type, MVT::i32,
/*71670*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71672*/       OPC_CheckType, MVT::i32,
/*71674*/       OPC_Scope, 80, /*->71756*/ // 4 children in Scope
/*71676*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71678*/         OPC_Scope, 37, /*->71717*/ // 2 children in Scope
/*71680*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71682*/           OPC_MoveParent,
/*71683*/           OPC_RecordChild2, // #3 = $lane
/*71684*/           OPC_MoveChild2,
/*71685*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71688*/           OPC_MoveParent,
/*71689*/           OPC_CheckType, MVT::v8i8,
/*71691*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71693*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*71696*/           OPC_EmitMergeInputChains1_1,
/*71697*/           OPC_EmitConvertToTarget, 3,
/*71699*/           OPC_EmitInteger, MVT::i32, 14, 
/*71702*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71705*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*71717*/         /*Scope*/ 37, /*->71755*/
/*71718*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71720*/           OPC_MoveParent,
/*71721*/           OPC_RecordChild2, // #3 = $lane
/*71722*/           OPC_MoveChild2,
/*71723*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71726*/           OPC_MoveParent,
/*71727*/           OPC_CheckType, MVT::v4i16,
/*71729*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71731*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*71734*/           OPC_EmitMergeInputChains1_1,
/*71735*/           OPC_EmitConvertToTarget, 3,
/*71737*/           OPC_EmitInteger, MVT::i32, 14, 
/*71740*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71743*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*71755*/         0, /*End of Scope*/
/*71756*/       /*Scope*/ 37, /*->71794*/
/*71757*/         OPC_CheckPredicate, 52, // Predicate_load
/*71759*/         OPC_MoveParent,
/*71760*/         OPC_RecordChild2, // #3 = $lane
/*71761*/         OPC_MoveChild2,
/*71762*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71765*/         OPC_MoveParent,
/*71766*/         OPC_CheckType, MVT::v2i32,
/*71768*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71770*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*71773*/         OPC_EmitMergeInputChains1_1,
/*71774*/         OPC_EmitConvertToTarget, 3,
/*71776*/         OPC_EmitInteger, MVT::i32, 14, 
/*71779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71782*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*71794*/       /*Scope*/ 80, /*->71875*/
/*71795*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71797*/         OPC_Scope, 37, /*->71836*/ // 2 children in Scope
/*71799*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71801*/           OPC_MoveParent,
/*71802*/           OPC_RecordChild2, // #3 = $lane
/*71803*/           OPC_MoveChild2,
/*71804*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71807*/           OPC_MoveParent,
/*71808*/           OPC_CheckType, MVT::v16i8,
/*71810*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71812*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71815*/           OPC_EmitMergeInputChains1_1,
/*71816*/           OPC_EmitConvertToTarget, 3,
/*71818*/           OPC_EmitInteger, MVT::i32, 14, 
/*71821*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71824*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*71836*/         /*Scope*/ 37, /*->71874*/
/*71837*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71839*/           OPC_MoveParent,
/*71840*/           OPC_RecordChild2, // #3 = $lane
/*71841*/           OPC_MoveChild2,
/*71842*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71845*/           OPC_MoveParent,
/*71846*/           OPC_CheckType, MVT::v8i16,
/*71848*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71850*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71853*/           OPC_EmitMergeInputChains1_1,
/*71854*/           OPC_EmitConvertToTarget, 3,
/*71856*/           OPC_EmitInteger, MVT::i32, 14, 
/*71859*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71862*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*71874*/         0, /*End of Scope*/
/*71875*/       /*Scope*/ 37, /*->71913*/
/*71876*/         OPC_CheckPredicate, 52, // Predicate_load
/*71878*/         OPC_MoveParent,
/*71879*/         OPC_RecordChild2, // #3 = $lane
/*71880*/         OPC_MoveChild2,
/*71881*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71884*/         OPC_MoveParent,
/*71885*/         OPC_CheckType, MVT::v4i32,
/*71887*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71889*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71892*/         OPC_EmitMergeInputChains1_1,
/*71893*/         OPC_EmitConvertToTarget, 3,
/*71895*/         OPC_EmitInteger, MVT::i32, 14, 
/*71898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71901*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*71913*/       0, /*End of Scope*/
/*71914*/     /*Scope*/ 5|128,2/*261*/, /*->72177*/
/*71916*/       OPC_RecordChild1, // #1 = $R
/*71917*/       OPC_Scope, 56, /*->71975*/ // 4 children in Scope
/*71919*/         OPC_CheckChild1Type, MVT::i32,
/*71921*/         OPC_RecordChild2, // #2 = $lane
/*71922*/         OPC_MoveChild2,
/*71923*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71926*/         OPC_MoveParent,
/*71927*/         OPC_SwitchType /*2 cases */, 21, MVT::v8i8,// ->71951
/*71930*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71932*/           OPC_EmitConvertToTarget, 2,
/*71934*/           OPC_EmitInteger, MVT::i32, 14, 
/*71937*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71940*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*71951*/         /*SwitchType*/ 21, MVT::v4i16,// ->71974
/*71953*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*71955*/           OPC_EmitConvertToTarget, 2,
/*71957*/           OPC_EmitInteger, MVT::i32, 14, 
/*71960*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71963*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*71974*/         0, // EndSwitchType
/*71975*/       /*Scope*/ 29, /*->72005*/
/*71976*/         OPC_RecordChild2, // #2 = $lane
/*71977*/         OPC_MoveChild2,
/*71978*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71981*/         OPC_MoveParent,
/*71982*/         OPC_CheckType, MVT::v2i32,
/*71984*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2())
/*71986*/         OPC_EmitConvertToTarget, 2,
/*71988*/         OPC_EmitInteger, MVT::i32, 14, 
/*71991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71994*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*72005*/       /*Scope*/ 112, /*->72118*/
/*72006*/         OPC_CheckChild1Type, MVT::i32,
/*72008*/         OPC_RecordChild2, // #2 = $lane
/*72009*/         OPC_MoveChild2,
/*72010*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72013*/         OPC_MoveParent,
/*72014*/         OPC_SwitchType /*2 cases */, 49, MVT::v16i8,// ->72066
/*72017*/           OPC_EmitConvertToTarget, 2,
/*72019*/           OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*72022*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*72030*/           OPC_EmitConvertToTarget, 2,
/*72032*/           OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*72035*/           OPC_EmitInteger, MVT::i32, 14, 
/*72038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72041*/           OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi8), 0,
                        MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*72052*/           OPC_EmitConvertToTarget, 2,
/*72054*/           OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*72057*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*72066*/         /*SwitchType*/ 49, MVT::v8i16,// ->72117
/*72068*/           OPC_EmitConvertToTarget, 2,
/*72070*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i16_reg
/*72073*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*72081*/           OPC_EmitConvertToTarget, 2,
/*72083*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i16_lane
/*72086*/           OPC_EmitInteger, MVT::i32, 14, 
/*72089*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72092*/           OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi16), 0,
                        MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*72103*/           OPC_EmitConvertToTarget, 2,
/*72105*/           OPC_EmitNodeXForm, 5, 11, // DSubReg_i16_reg
/*72108*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*72117*/         0, // EndSwitchType
/*72118*/       /*Scope*/ 57, /*->72176*/
/*72119*/         OPC_RecordChild2, // #2 = $lane
/*72120*/         OPC_MoveChild2,
/*72121*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72124*/         OPC_MoveParent,
/*72125*/         OPC_CheckType, MVT::v4i32,
/*72127*/         OPC_EmitConvertToTarget, 2,
/*72129*/         OPC_EmitNodeXForm, 7, 3, // DSubReg_i32_reg
/*72132*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*72140*/         OPC_EmitConvertToTarget, 2,
/*72142*/         OPC_EmitNodeXForm, 8, 6, // SubReg_i32_lane
/*72145*/         OPC_EmitInteger, MVT::i32, 14, 
/*72148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72151*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*72162*/         OPC_EmitConvertToTarget, 2,
/*72164*/         OPC_EmitNodeXForm, 7, 11, // DSubReg_i32_reg
/*72167*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*72176*/       0, /*End of Scope*/
/*72177*/     /*Scope*/ 77, /*->72255*/
/*72178*/       OPC_MoveChild1,
/*72179*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*72182*/       OPC_RecordMemRef,
/*72183*/       OPC_RecordNode, // #1 = 'ld' chained node
/*72184*/       OPC_CheckFoldableChainNode,
/*72185*/       OPC_RecordChild1, // #2 = $addr
/*72186*/       OPC_CheckChild1Type, MVT::i32,
/*72188*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*72190*/       OPC_CheckPredicate, 52, // Predicate_load
/*72192*/       OPC_CheckType, MVT::f32,
/*72194*/       OPC_MoveParent,
/*72195*/       OPC_RecordChild2, // #3 = $lane
/*72196*/       OPC_MoveChild2,
/*72197*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72200*/       OPC_MoveParent,
/*72201*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->72228
/*72204*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*72207*/         OPC_EmitMergeInputChains1_1,
/*72208*/         OPC_EmitConvertToTarget, 3,
/*72210*/         OPC_EmitInteger, MVT::i32, 14, 
/*72213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72216*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*72228*/       /*SwitchType*/ 24, MVT::v4f32,// ->72254
/*72230*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*72233*/         OPC_EmitMergeInputChains1_1,
/*72234*/         OPC_EmitConvertToTarget, 3,
/*72236*/         OPC_EmitInteger, MVT::i32, 14, 
/*72239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72242*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*72254*/       0, // EndSwitchType
/*72255*/     /*Scope*/ 79, /*->72335*/
/*72256*/       OPC_RecordChild1, // #1 = $src2
/*72257*/       OPC_RecordChild2, // #2 = $src3
/*72258*/       OPC_MoveChild2,
/*72259*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72262*/       OPC_MoveParent,
/*72263*/       OPC_SwitchType /*3 cases */, 14, MVT::v2f64,// ->72280
/*72266*/         OPC_EmitConvertToTarget, 2,
/*72268*/         OPC_EmitNodeXForm, 16, 3, // DSubReg_f64_reg
/*72271*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*72280*/       /*SwitchType*/ 25, MVT::v2f32,// ->72307
/*72282*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*72285*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*72293*/         OPC_EmitConvertToTarget, 2,
/*72295*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*72298*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*72307*/       /*SwitchType*/ 25, MVT::v4f32,// ->72334
/*72309*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*72312*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*72320*/         OPC_EmitConvertToTarget, 2,
/*72322*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*72325*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*72334*/       0, // EndSwitchType
/*72335*/     0, /*End of Scope*/
/*72336*/   /*SwitchOpcode*/ 47|128,4/*559*/, TARGET_VAL(ARMISD::VDUP),// ->72899
/*72340*/     OPC_Scope, 65|128,1/*193*/, /*->72536*/ // 4 children in Scope
/*72343*/       OPC_MoveChild0,
/*72344*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*72347*/       OPC_RecordMemRef,
/*72348*/       OPC_RecordNode, // #0 = 'ld' chained node
/*72349*/       OPC_RecordChild1, // #1 = $Rn
/*72350*/       OPC_CheckChild1Type, MVT::i32,
/*72352*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*72354*/       OPC_CheckType, MVT::i32,
/*72356*/       OPC_Scope, 60, /*->72418*/ // 4 children in Scope
/*72358*/         OPC_CheckPredicate, 30, // Predicate_extload
/*72360*/         OPC_Scope, 27, /*->72389*/ // 2 children in Scope
/*72362*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*72364*/           OPC_MoveParent,
/*72365*/           OPC_CheckType, MVT::v8i8,
/*72367*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72369*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72372*/           OPC_EmitMergeInputChains1_0,
/*72373*/           OPC_EmitInteger, MVT::i32, 14, 
/*72376*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72379*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*72389*/         /*Scope*/ 27, /*->72417*/
/*72390*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*72392*/           OPC_MoveParent,
/*72393*/           OPC_CheckType, MVT::v4i16,
/*72395*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72397*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72400*/           OPC_EmitMergeInputChains1_0,
/*72401*/           OPC_EmitInteger, MVT::i32, 14, 
/*72404*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72407*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*72417*/         0, /*End of Scope*/
/*72418*/       /*Scope*/ 27, /*->72446*/
/*72419*/         OPC_CheckPredicate, 52, // Predicate_load
/*72421*/         OPC_MoveParent,
/*72422*/         OPC_CheckType, MVT::v2i32,
/*72424*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72426*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72429*/         OPC_EmitMergeInputChains1_0,
/*72430*/         OPC_EmitInteger, MVT::i32, 14, 
/*72433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72436*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*72446*/       /*Scope*/ 60, /*->72507*/
/*72447*/         OPC_CheckPredicate, 30, // Predicate_extload
/*72449*/         OPC_Scope, 27, /*->72478*/ // 2 children in Scope
/*72451*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*72453*/           OPC_MoveParent,
/*72454*/           OPC_CheckType, MVT::v16i8,
/*72456*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72458*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72461*/           OPC_EmitMergeInputChains1_0,
/*72462*/           OPC_EmitInteger, MVT::i32, 14, 
/*72465*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72468*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*72478*/         /*Scope*/ 27, /*->72506*/
/*72479*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*72481*/           OPC_MoveParent,
/*72482*/           OPC_CheckType, MVT::v8i16,
/*72484*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72486*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72489*/           OPC_EmitMergeInputChains1_0,
/*72490*/           OPC_EmitInteger, MVT::i32, 14, 
/*72493*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72496*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*72506*/         0, /*End of Scope*/
/*72507*/       /*Scope*/ 27, /*->72535*/
/*72508*/         OPC_CheckPredicate, 52, // Predicate_load
/*72510*/         OPC_MoveParent,
/*72511*/         OPC_CheckType, MVT::v4i32,
/*72513*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72515*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*72518*/         OPC_EmitMergeInputChains1_0,
/*72519*/         OPC_EmitInteger, MVT::i32, 14, 
/*72522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72525*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*72535*/       0, /*End of Scope*/
/*72536*/     /*Scope*/ 13|128,1/*141*/, /*->72679*/
/*72538*/       OPC_RecordChild0, // #0 = $R
/*72539*/       OPC_CheckChild0Type, MVT::i32,
/*72541*/       OPC_SwitchType /*6 cases */, 17, MVT::v8i8,// ->72561
/*72544*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72546*/         OPC_EmitInteger, MVT::i32, 14, 
/*72549*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72552*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP8d), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*72561*/       /*SwitchType*/ 17, MVT::v4i16,// ->72580
/*72563*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72565*/         OPC_EmitInteger, MVT::i32, 14, 
/*72568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72571*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP16d), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*72580*/       /*SwitchType*/ 39, MVT::v2i32,// ->72621
/*72582*/         OPC_Scope, 17, /*->72601*/ // 2 children in Scope
/*72584*/           OPC_CheckPatternPredicate, 95, // (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON())
/*72586*/           OPC_EmitInteger, MVT::i32, 14, 
/*72589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72592*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32d), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*72601*/         /*Scope*/ 18, /*->72620*/
/*72602*/           OPC_CheckPatternPredicate, 96, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32())
/*72604*/           OPC_EmitInteger, MVT::i32, 14, 
/*72607*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72610*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*72620*/         0, /*End of Scope*/
/*72621*/       /*SwitchType*/ 17, MVT::v16i8,// ->72640
/*72623*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72625*/         OPC_EmitInteger, MVT::i32, 14, 
/*72628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72631*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP8q), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*72640*/       /*SwitchType*/ 17, MVT::v8i16,// ->72659
/*72642*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72644*/         OPC_EmitInteger, MVT::i32, 14, 
/*72647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72650*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP16q), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*72659*/       /*SwitchType*/ 17, MVT::v4i32,// ->72678
/*72661*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*72663*/         OPC_EmitInteger, MVT::i32, 14, 
/*72666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72669*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32q), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*72678*/       0, // EndSwitchType
/*72679*/     /*Scope*/ 5|128,1/*133*/, /*->72814*/
/*72681*/       OPC_MoveChild0,
/*72682*/       OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::LOAD),// ->72744
/*72686*/         OPC_RecordMemRef,
/*72687*/         OPC_RecordNode, // #0 = 'ld' chained node
/*72688*/         OPC_RecordChild1, // #1 = $addr
/*72689*/         OPC_CheckChild1Type, MVT::i32,
/*72691*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*72693*/         OPC_CheckPredicate, 52, // Predicate_load
/*72695*/         OPC_CheckType, MVT::f32,
/*72697*/         OPC_MoveParent,
/*72698*/         OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->72721
/*72701*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*72704*/           OPC_EmitMergeInputChains1_0,
/*72705*/           OPC_EmitInteger, MVT::i32, 14, 
/*72708*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72711*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*72721*/         /*SwitchType*/ 20, MVT::v4f32,// ->72743
/*72723*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*72726*/           OPC_EmitMergeInputChains1_0,
/*72727*/           OPC_EmitInteger, MVT::i32, 14, 
/*72730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72733*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*72743*/         0, // EndSwitchType
/*72744*/       /*SwitchOpcode*/ 66, TARGET_VAL(ISD::BITCAST),// ->72813
/*72747*/         OPC_RecordChild0, // #0 = $R
/*72748*/         OPC_CheckChild0Type, MVT::i32,
/*72750*/         OPC_CheckType, MVT::f32,
/*72752*/         OPC_MoveParent,
/*72753*/         OPC_SwitchType /*2 cases */, 39, MVT::v2f32,// ->72795
/*72756*/           OPC_Scope, 17, /*->72775*/ // 2 children in Scope
/*72758*/             OPC_CheckPatternPredicate, 95, // (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON())
/*72760*/             OPC_EmitInteger, MVT::i32, 14, 
/*72763*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72766*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32d), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*72775*/           /*Scope*/ 18, /*->72794*/
/*72776*/             OPC_CheckPatternPredicate, 96, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32())
/*72778*/             OPC_EmitInteger, MVT::i32, 14, 
/*72781*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72784*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                          MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*72794*/           0, /*End of Scope*/
/*72795*/         /*SwitchType*/ 15, MVT::v4f32,// ->72812
/*72797*/           OPC_EmitInteger, MVT::i32, 14, 
/*72800*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72803*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32q), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*72812*/         0, // EndSwitchType
/*72813*/       0, // EndSwitchOpcode
/*72814*/     /*Scope*/ 83, /*->72898*/
/*72815*/       OPC_RecordChild0, // #0 = $src
/*72816*/       OPC_CheckChild0Type, MVT::f32,
/*72818*/       OPC_SwitchType /*2 cases */, 37, MVT::v2f32,// ->72858
/*72821*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*72827*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72830*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*72839*/         OPC_EmitInteger, MVT::i32, 0, 
/*72842*/         OPC_EmitInteger, MVT::i32, 14, 
/*72845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72848*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*72858*/       /*SwitchType*/ 37, MVT::v4f32,// ->72897
/*72860*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*72866*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*72869*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*72878*/         OPC_EmitInteger, MVT::i32, 0, 
/*72881*/         OPC_EmitInteger, MVT::i32, 14, 
/*72884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72887*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*72897*/       0, // EndSwitchType
/*72898*/     0, /*End of Scope*/
/*72899*/   /*SwitchOpcode*/ 39|128,3/*423*/, TARGET_VAL(ISD::TRUNCATE),// ->73326
/*72903*/     OPC_Scope, 98|128,2/*354*/, /*->73260*/ // 2 children in Scope
/*72906*/       OPC_MoveChild0,
/*72907*/       OPC_SwitchOpcode /*2 cases */, 123|128,1/*251*/, TARGET_VAL(ARMISD::VSHRu),// ->73163
/*72912*/         OPC_Scope, 31|128,1/*159*/, /*->73074*/ // 2 children in Scope
/*72915*/           OPC_MoveChild0,
/*72916*/           OPC_SwitchOpcode /*2 cases */, 75, TARGET_VAL(ISD::ADD),// ->72995
/*72920*/             OPC_RecordChild0, // #0 = $Vn
/*72921*/             OPC_RecordChild1, // #1 = $Vm
/*72922*/             OPC_MoveParent,
/*72923*/             OPC_Scope, 23, /*->72948*/ // 3 children in Scope
/*72925*/               OPC_CheckChild1Integer, 8, 
/*72927*/               OPC_CheckType, MVT::v8i16,
/*72929*/               OPC_MoveParent,
/*72930*/               OPC_CheckType, MVT::v8i8,
/*72932*/               OPC_EmitInteger, MVT::i32, 14, 
/*72935*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72938*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*72948*/             /*Scope*/ 23, /*->72972*/
/*72949*/               OPC_CheckChild1Integer, 16, 
/*72951*/               OPC_CheckType, MVT::v4i32,
/*72953*/               OPC_MoveParent,
/*72954*/               OPC_CheckType, MVT::v4i16,
/*72956*/               OPC_EmitInteger, MVT::i32, 14, 
/*72959*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72962*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*72972*/             /*Scope*/ 21, /*->72994*/
/*72973*/               OPC_CheckChild1Integer, 32, 
/*72975*/               OPC_MoveParent,
/*72976*/               OPC_CheckType, MVT::v2i32,
/*72978*/               OPC_EmitInteger, MVT::i32, 14, 
/*72981*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72984*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*72994*/             0, /*End of Scope*/
/*72995*/           /*SwitchOpcode*/ 75, TARGET_VAL(ISD::SUB),// ->73073
/*72998*/             OPC_RecordChild0, // #0 = $Vn
/*72999*/             OPC_RecordChild1, // #1 = $Vm
/*73000*/             OPC_MoveParent,
/*73001*/             OPC_Scope, 23, /*->73026*/ // 3 children in Scope
/*73003*/               OPC_CheckChild1Integer, 8, 
/*73005*/               OPC_CheckType, MVT::v8i16,
/*73007*/               OPC_MoveParent,
/*73008*/               OPC_CheckType, MVT::v8i8,
/*73010*/               OPC_EmitInteger, MVT::i32, 14, 
/*73013*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73016*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*73026*/             /*Scope*/ 23, /*->73050*/
/*73027*/               OPC_CheckChild1Integer, 16, 
/*73029*/               OPC_CheckType, MVT::v4i32,
/*73031*/               OPC_MoveParent,
/*73032*/               OPC_CheckType, MVT::v4i16,
/*73034*/               OPC_EmitInteger, MVT::i32, 14, 
/*73037*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73040*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*73050*/             /*Scope*/ 21, /*->73072*/
/*73051*/               OPC_CheckChild1Integer, 32, 
/*73053*/               OPC_MoveParent,
/*73054*/               OPC_CheckType, MVT::v2i32,
/*73056*/               OPC_EmitInteger, MVT::i32, 14, 
/*73059*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73062*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*73072*/             0, /*End of Scope*/
/*73073*/           0, // EndSwitchOpcode
/*73074*/         /*Scope*/ 87, /*->73162*/
/*73075*/           OPC_RecordChild0, // #0 = $Vn
/*73076*/           OPC_RecordChild1, // #1 = $amt
/*73077*/           OPC_MoveChild1,
/*73078*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73081*/           OPC_Scope, 26, /*->73109*/ // 3 children in Scope
/*73083*/             OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*73085*/             OPC_MoveParent,
/*73086*/             OPC_CheckType, MVT::v8i16,
/*73088*/             OPC_MoveParent,
/*73089*/             OPC_CheckType, MVT::v8i8,
/*73091*/             OPC_EmitConvertToTarget, 1,
/*73093*/             OPC_EmitInteger, MVT::i32, 14, 
/*73096*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73099*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*73109*/           /*Scope*/ 26, /*->73136*/
/*73110*/             OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*73112*/             OPC_MoveParent,
/*73113*/             OPC_CheckType, MVT::v4i32,
/*73115*/             OPC_MoveParent,
/*73116*/             OPC_CheckType, MVT::v4i16,
/*73118*/             OPC_EmitConvertToTarget, 1,
/*73120*/             OPC_EmitInteger, MVT::i32, 14, 
/*73123*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73126*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*73136*/           /*Scope*/ 24, /*->73161*/
/*73137*/             OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*73139*/             OPC_MoveParent,
/*73140*/             OPC_MoveParent,
/*73141*/             OPC_CheckType, MVT::v2i32,
/*73143*/             OPC_EmitConvertToTarget, 1,
/*73145*/             OPC_EmitInteger, MVT::i32, 14, 
/*73148*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73151*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*73161*/           0, /*End of Scope*/
/*73162*/         0, /*End of Scope*/
/*73163*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VSHRs),// ->73259
/*73166*/         OPC_RecordChild0, // #0 = $Vm
/*73167*/         OPC_RecordChild1, // #1 = $SIMM
/*73168*/         OPC_MoveChild1,
/*73169*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73172*/         OPC_Scope, 28, /*->73202*/ // 3 children in Scope
/*73174*/           OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*73176*/           OPC_MoveParent,
/*73177*/           OPC_CheckType, MVT::v8i16,
/*73179*/           OPC_MoveParent,
/*73180*/           OPC_CheckType, MVT::v8i8,
/*73182*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73184*/           OPC_EmitConvertToTarget, 1,
/*73186*/           OPC_EmitInteger, MVT::i32, 14, 
/*73189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73192*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73202*/         /*Scope*/ 28, /*->73231*/
/*73203*/           OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*73205*/           OPC_MoveParent,
/*73206*/           OPC_CheckType, MVT::v4i32,
/*73208*/           OPC_MoveParent,
/*73209*/           OPC_CheckType, MVT::v4i16,
/*73211*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73213*/           OPC_EmitConvertToTarget, 1,
/*73215*/           OPC_EmitInteger, MVT::i32, 14, 
/*73218*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73221*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73231*/         /*Scope*/ 26, /*->73258*/
/*73232*/           OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*73234*/           OPC_MoveParent,
/*73235*/           OPC_MoveParent,
/*73236*/           OPC_CheckType, MVT::v2i32,
/*73238*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73240*/           OPC_EmitConvertToTarget, 1,
/*73242*/           OPC_EmitInteger, MVT::i32, 14, 
/*73245*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73248*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73258*/         0, /*End of Scope*/
/*73259*/       0, // EndSwitchOpcode
/*73260*/     /*Scope*/ 64, /*->73325*/
/*73261*/       OPC_RecordChild0, // #0 = $Vm
/*73262*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->73284
/*73265*/         OPC_CheckChild0Type, MVT::v8i16,
/*73267*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73269*/         OPC_EmitInteger, MVT::i32, 14, 
/*73272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73275*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*73284*/       /*SwitchType*/ 19, MVT::v4i16,// ->73305
/*73286*/         OPC_CheckChild0Type, MVT::v4i32,
/*73288*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73290*/         OPC_EmitInteger, MVT::i32, 14, 
/*73293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73296*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*73305*/       /*SwitchType*/ 17, MVT::v2i32,// ->73324
/*73307*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73309*/         OPC_EmitInteger, MVT::i32, 14, 
/*73312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73315*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*73324*/       0, // EndSwitchType
/*73325*/     0, /*End of Scope*/
/*73326*/   /*SwitchOpcode*/ 119|128,1/*247*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->73577
/*73330*/     OPC_Scope, 54|128,1/*182*/, /*->73515*/ // 2 children in Scope
/*73333*/       OPC_MoveChild0,
/*73334*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*73337*/       OPC_Scope, 87, /*->73426*/ // 2 children in Scope
/*73339*/         OPC_CheckChild0Integer, 56|128,4/*568*/, 
/*73342*/         OPC_RecordChild1, // #0 = $Vn
/*73343*/         OPC_Scope, 26, /*->73371*/ // 3 children in Scope
/*73345*/           OPC_CheckChild1Type, MVT::v8i8,
/*73347*/           OPC_RecordChild2, // #1 = $Vm
/*73348*/           OPC_CheckChild2Type, MVT::v8i8,
/*73350*/           OPC_MoveParent,
/*73351*/           OPC_CheckType, MVT::v8i16,
/*73353*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73355*/           OPC_EmitInteger, MVT::i32, 14, 
/*73358*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73361*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 568:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73371*/         /*Scope*/ 26, /*->73398*/
/*73372*/           OPC_CheckChild1Type, MVT::v4i16,
/*73374*/           OPC_RecordChild2, // #1 = $Vm
/*73375*/           OPC_CheckChild2Type, MVT::v4i16,
/*73377*/           OPC_MoveParent,
/*73378*/           OPC_CheckType, MVT::v4i32,
/*73380*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73382*/           OPC_EmitInteger, MVT::i32, 14, 
/*73385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73388*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 568:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73398*/         /*Scope*/ 26, /*->73425*/
/*73399*/           OPC_CheckChild1Type, MVT::v2i32,
/*73401*/           OPC_RecordChild2, // #1 = $Vm
/*73402*/           OPC_CheckChild2Type, MVT::v2i32,
/*73404*/           OPC_MoveParent,
/*73405*/           OPC_CheckType, MVT::v2i64,
/*73407*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73409*/           OPC_EmitInteger, MVT::i32, 14, 
/*73412*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73415*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 568:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73425*/         0, /*End of Scope*/
/*73426*/       /*Scope*/ 87, /*->73514*/
/*73427*/         OPC_CheckChild0Integer, 57|128,4/*569*/, 
/*73430*/         OPC_RecordChild1, // #0 = $Vn
/*73431*/         OPC_Scope, 26, /*->73459*/ // 3 children in Scope
/*73433*/           OPC_CheckChild1Type, MVT::v8i8,
/*73435*/           OPC_RecordChild2, // #1 = $Vm
/*73436*/           OPC_CheckChild2Type, MVT::v8i8,
/*73438*/           OPC_MoveParent,
/*73439*/           OPC_CheckType, MVT::v8i16,
/*73441*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73443*/           OPC_EmitInteger, MVT::i32, 14, 
/*73446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73449*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 569:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73459*/         /*Scope*/ 26, /*->73486*/
/*73460*/           OPC_CheckChild1Type, MVT::v4i16,
/*73462*/           OPC_RecordChild2, // #1 = $Vm
/*73463*/           OPC_CheckChild2Type, MVT::v4i16,
/*73465*/           OPC_MoveParent,
/*73466*/           OPC_CheckType, MVT::v4i32,
/*73468*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73470*/           OPC_EmitInteger, MVT::i32, 14, 
/*73473*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73476*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 569:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73486*/         /*Scope*/ 26, /*->73513*/
/*73487*/           OPC_CheckChild1Type, MVT::v2i32,
/*73489*/           OPC_RecordChild2, // #1 = $Vm
/*73490*/           OPC_CheckChild2Type, MVT::v2i32,
/*73492*/           OPC_MoveParent,
/*73493*/           OPC_CheckType, MVT::v2i64,
/*73495*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73497*/           OPC_EmitInteger, MVT::i32, 14, 
/*73500*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73503*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 569:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73513*/         0, /*End of Scope*/
/*73514*/       0, /*End of Scope*/
/*73515*/     /*Scope*/ 60, /*->73576*/
/*73516*/       OPC_RecordChild0, // #0 = $Vm
/*73517*/       OPC_SwitchType /*3 cases */, 17, MVT::v8i16,// ->73537
/*73520*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73522*/         OPC_EmitInteger, MVT::i32, 14, 
/*73525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73528*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*73537*/       /*SwitchType*/ 17, MVT::v4i32,// ->73556
/*73539*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73541*/         OPC_EmitInteger, MVT::i32, 14, 
/*73544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73547*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*73556*/       /*SwitchType*/ 17, MVT::v2i64,// ->73575
/*73558*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73560*/         OPC_EmitInteger, MVT::i32, 14, 
/*73563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73566*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*73575*/       0, // EndSwitchType
/*73576*/     0, /*End of Scope*/
/*73577*/   /*SwitchOpcode*/ 14|128,4/*526*/, TARGET_VAL(ARMISD::VSHL),// ->74107
/*73581*/     OPC_Scope, 79|128,2/*335*/, /*->73919*/ // 2 children in Scope
/*73584*/       OPC_MoveChild0,
/*73585*/       OPC_SwitchOpcode /*2 cases */, 34|128,1/*162*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->73752
/*73590*/         OPC_RecordChild0, // #0 = $Rn
/*73591*/         OPC_MoveParent,
/*73592*/         OPC_Scope, 23, /*->73617*/ // 4 children in Scope
/*73594*/           OPC_CheckChild1Integer, 8, 
/*73596*/           OPC_CheckType, MVT::v8i16,
/*73598*/           OPC_EmitInteger, MVT::i32, 8, 
/*73601*/           OPC_EmitInteger, MVT::i32, 14, 
/*73604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73607*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi8), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                    // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*73617*/         /*Scope*/ 23, /*->73641*/
/*73618*/           OPC_CheckChild1Integer, 16, 
/*73620*/           OPC_CheckType, MVT::v4i32,
/*73622*/           OPC_EmitInteger, MVT::i32, 16, 
/*73625*/           OPC_EmitInteger, MVT::i32, 14, 
/*73628*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73631*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi16), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                    // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*73641*/         /*Scope*/ 23, /*->73665*/
/*73642*/           OPC_CheckChild1Integer, 32, 
/*73644*/           OPC_CheckType, MVT::v2i64,
/*73646*/           OPC_EmitInteger, MVT::i32, 32, 
/*73649*/           OPC_EmitInteger, MVT::i32, 14, 
/*73652*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73655*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi32), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                    // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*73665*/         /*Scope*/ 85, /*->73751*/
/*73666*/           OPC_RecordChild1, // #1 = $SIMM
/*73667*/           OPC_MoveChild1,
/*73668*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73671*/           OPC_Scope, 25, /*->73698*/ // 3 children in Scope
/*73673*/             OPC_CheckPredicate, 89, // Predicate_imm1_7
/*73675*/             OPC_MoveParent,
/*73676*/             OPC_CheckType, MVT::v8i16,
/*73678*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73680*/             OPC_EmitConvertToTarget, 1,
/*73682*/             OPC_EmitInteger, MVT::i32, 14, 
/*73685*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73688*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73698*/           /*Scope*/ 25, /*->73724*/
/*73699*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*73701*/             OPC_MoveParent,
/*73702*/             OPC_CheckType, MVT::v4i32,
/*73704*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73706*/             OPC_EmitConvertToTarget, 1,
/*73708*/             OPC_EmitInteger, MVT::i32, 14, 
/*73711*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73714*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73724*/           /*Scope*/ 25, /*->73750*/
/*73725*/             OPC_CheckPredicate, 78, // Predicate_imm1_31
/*73727*/             OPC_MoveParent,
/*73728*/             OPC_CheckType, MVT::v2i64,
/*73730*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73732*/             OPC_EmitConvertToTarget, 1,
/*73734*/             OPC_EmitInteger, MVT::i32, 14, 
/*73737*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73740*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73750*/           0, /*End of Scope*/
/*73751*/         0, /*End of Scope*/
/*73752*/       /*SwitchOpcode*/ 34|128,1/*162*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->73918
/*73756*/         OPC_RecordChild0, // #0 = $Rn
/*73757*/         OPC_MoveParent,
/*73758*/         OPC_Scope, 23, /*->73783*/ // 4 children in Scope
/*73760*/           OPC_CheckChild1Integer, 8, 
/*73762*/           OPC_CheckType, MVT::v8i16,
/*73764*/           OPC_EmitInteger, MVT::i32, 8, 
/*73767*/           OPC_EmitInteger, MVT::i32, 14, 
/*73770*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73773*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi8), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                    // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*73783*/         /*Scope*/ 23, /*->73807*/
/*73784*/           OPC_CheckChild1Integer, 16, 
/*73786*/           OPC_CheckType, MVT::v4i32,
/*73788*/           OPC_EmitInteger, MVT::i32, 16, 
/*73791*/           OPC_EmitInteger, MVT::i32, 14, 
/*73794*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73797*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi16), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                    // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*73807*/         /*Scope*/ 23, /*->73831*/
/*73808*/           OPC_CheckChild1Integer, 32, 
/*73810*/           OPC_CheckType, MVT::v2i64,
/*73812*/           OPC_EmitInteger, MVT::i32, 32, 
/*73815*/           OPC_EmitInteger, MVT::i32, 14, 
/*73818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73821*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi32), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                    // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*73831*/         /*Scope*/ 85, /*->73917*/
/*73832*/           OPC_RecordChild1, // #1 = $SIMM
/*73833*/           OPC_MoveChild1,
/*73834*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73837*/           OPC_Scope, 25, /*->73864*/ // 3 children in Scope
/*73839*/             OPC_CheckPredicate, 89, // Predicate_imm1_7
/*73841*/             OPC_MoveParent,
/*73842*/             OPC_CheckType, MVT::v8i16,
/*73844*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73846*/             OPC_EmitConvertToTarget, 1,
/*73848*/             OPC_EmitInteger, MVT::i32, 14, 
/*73851*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73854*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73864*/           /*Scope*/ 25, /*->73890*/
/*73865*/             OPC_CheckPredicate, 2, // Predicate_imm1_15
/*73867*/             OPC_MoveParent,
/*73868*/             OPC_CheckType, MVT::v4i32,
/*73870*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73872*/             OPC_EmitConvertToTarget, 1,
/*73874*/             OPC_EmitInteger, MVT::i32, 14, 
/*73877*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73880*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73890*/           /*Scope*/ 25, /*->73916*/
/*73891*/             OPC_CheckPredicate, 78, // Predicate_imm1_31
/*73893*/             OPC_MoveParent,
/*73894*/             OPC_CheckType, MVT::v2i64,
/*73896*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73898*/             OPC_EmitConvertToTarget, 1,
/*73900*/             OPC_EmitInteger, MVT::i32, 14, 
/*73903*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73906*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73916*/           0, /*End of Scope*/
/*73917*/         0, /*End of Scope*/
/*73918*/       0, // EndSwitchOpcode
/*73919*/     /*Scope*/ 57|128,1/*185*/, /*->74106*/
/*73921*/       OPC_RecordChild0, // #0 = $Vm
/*73922*/       OPC_RecordChild1, // #1 = $SIMM
/*73923*/       OPC_MoveChild1,
/*73924*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73927*/       OPC_MoveParent,
/*73928*/       OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->73951
/*73931*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73933*/         OPC_EmitConvertToTarget, 1,
/*73935*/         OPC_EmitInteger, MVT::i32, 14, 
/*73938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73941*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73951*/       /*SwitchType*/ 20, MVT::v4i16,// ->73973
/*73953*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73955*/         OPC_EmitConvertToTarget, 1,
/*73957*/         OPC_EmitInteger, MVT::i32, 14, 
/*73960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73963*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73973*/       /*SwitchType*/ 20, MVT::v2i32,// ->73995
/*73975*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73977*/         OPC_EmitConvertToTarget, 1,
/*73979*/         OPC_EmitInteger, MVT::i32, 14, 
/*73982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73985*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73995*/       /*SwitchType*/ 20, MVT::v1i64,// ->74017
/*73997*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*73999*/         OPC_EmitConvertToTarget, 1,
/*74001*/         OPC_EmitInteger, MVT::i32, 14, 
/*74004*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74007*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74017*/       /*SwitchType*/ 20, MVT::v16i8,// ->74039
/*74019*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74021*/         OPC_EmitConvertToTarget, 1,
/*74023*/         OPC_EmitInteger, MVT::i32, 14, 
/*74026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74029*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74039*/       /*SwitchType*/ 20, MVT::v8i16,// ->74061
/*74041*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74043*/         OPC_EmitConvertToTarget, 1,
/*74045*/         OPC_EmitInteger, MVT::i32, 14, 
/*74048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74051*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74061*/       /*SwitchType*/ 20, MVT::v4i32,// ->74083
/*74063*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74065*/         OPC_EmitConvertToTarget, 1,
/*74067*/         OPC_EmitInteger, MVT::i32, 14, 
/*74070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74073*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74083*/       /*SwitchType*/ 20, MVT::v2i64,// ->74105
/*74085*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74087*/         OPC_EmitConvertToTarget, 1,
/*74089*/         OPC_EmitInteger, MVT::i32, 14, 
/*74092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74095*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74105*/       0, // EndSwitchType
/*74106*/     0, /*End of Scope*/
/*74107*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VMULLs),// ->74268
/*74111*/     OPC_RecordChild0, // #0 = $Vn
/*74112*/     OPC_Scope, 64, /*->74178*/ // 3 children in Scope
/*74114*/       OPC_CheckChild0Type, MVT::v4i16,
/*74116*/       OPC_Scope, 37, /*->74155*/ // 2 children in Scope
/*74118*/         OPC_MoveChild1,
/*74119*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*74122*/         OPC_RecordChild0, // #1 = $Vm
/*74123*/         OPC_CheckChild0Type, MVT::v4i16,
/*74125*/         OPC_RecordChild1, // #2 = $lane
/*74126*/         OPC_MoveChild1,
/*74127*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74130*/         OPC_MoveParent,
/*74131*/         OPC_MoveParent,
/*74132*/         OPC_CheckType, MVT::v4i32,
/*74134*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74136*/         OPC_EmitConvertToTarget, 2,
/*74138*/         OPC_EmitInteger, MVT::i32, 14, 
/*74141*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74144*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*74155*/       /*Scope*/ 21, /*->74177*/
/*74156*/         OPC_RecordChild1, // #1 = $Vm
/*74157*/         OPC_CheckType, MVT::v4i32,
/*74159*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74161*/         OPC_EmitInteger, MVT::i32, 14, 
/*74164*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74167*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*74177*/       0, /*End of Scope*/
/*74178*/     /*Scope*/ 64, /*->74243*/
/*74179*/       OPC_CheckChild0Type, MVT::v2i32,
/*74181*/       OPC_Scope, 37, /*->74220*/ // 2 children in Scope
/*74183*/         OPC_MoveChild1,
/*74184*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*74187*/         OPC_RecordChild0, // #1 = $Vm
/*74188*/         OPC_CheckChild0Type, MVT::v2i32,
/*74190*/         OPC_RecordChild1, // #2 = $lane
/*74191*/         OPC_MoveChild1,
/*74192*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74195*/         OPC_MoveParent,
/*74196*/         OPC_MoveParent,
/*74197*/         OPC_CheckType, MVT::v2i64,
/*74199*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74201*/         OPC_EmitConvertToTarget, 2,
/*74203*/         OPC_EmitInteger, MVT::i32, 14, 
/*74206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74209*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*74220*/       /*Scope*/ 21, /*->74242*/
/*74221*/         OPC_RecordChild1, // #1 = $Vm
/*74222*/         OPC_CheckType, MVT::v2i64,
/*74224*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74226*/         OPC_EmitInteger, MVT::i32, 14, 
/*74229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74232*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*74242*/       0, /*End of Scope*/
/*74243*/     /*Scope*/ 23, /*->74267*/
/*74244*/       OPC_CheckChild0Type, MVT::v8i8,
/*74246*/       OPC_RecordChild1, // #1 = $Vm
/*74247*/       OPC_CheckType, MVT::v8i16,
/*74249*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74251*/       OPC_EmitInteger, MVT::i32, 14, 
/*74254*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74257*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*74267*/     0, /*End of Scope*/
/*74268*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VMULLu),// ->74429
/*74272*/     OPC_RecordChild0, // #0 = $Vn
/*74273*/     OPC_Scope, 64, /*->74339*/ // 3 children in Scope
/*74275*/       OPC_CheckChild0Type, MVT::v4i16,
/*74277*/       OPC_Scope, 37, /*->74316*/ // 2 children in Scope
/*74279*/         OPC_MoveChild1,
/*74280*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*74283*/         OPC_RecordChild0, // #1 = $Vm
/*74284*/         OPC_CheckChild0Type, MVT::v4i16,
/*74286*/         OPC_RecordChild1, // #2 = $lane
/*74287*/         OPC_MoveChild1,
/*74288*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74291*/         OPC_MoveParent,
/*74292*/         OPC_MoveParent,
/*74293*/         OPC_CheckType, MVT::v4i32,
/*74295*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74297*/         OPC_EmitConvertToTarget, 2,
/*74299*/         OPC_EmitInteger, MVT::i32, 14, 
/*74302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74305*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*74316*/       /*Scope*/ 21, /*->74338*/
/*74317*/         OPC_RecordChild1, // #1 = $Vm
/*74318*/         OPC_CheckType, MVT::v4i32,
/*74320*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74322*/         OPC_EmitInteger, MVT::i32, 14, 
/*74325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74328*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*74338*/       0, /*End of Scope*/
/*74339*/     /*Scope*/ 64, /*->74404*/
/*74340*/       OPC_CheckChild0Type, MVT::v2i32,
/*74342*/       OPC_Scope, 37, /*->74381*/ // 2 children in Scope
/*74344*/         OPC_MoveChild1,
/*74345*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*74348*/         OPC_RecordChild0, // #1 = $Vm
/*74349*/         OPC_CheckChild0Type, MVT::v2i32,
/*74351*/         OPC_RecordChild1, // #2 = $lane
/*74352*/         OPC_MoveChild1,
/*74353*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74356*/         OPC_MoveParent,
/*74357*/         OPC_MoveParent,
/*74358*/         OPC_CheckType, MVT::v2i64,
/*74360*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74362*/         OPC_EmitConvertToTarget, 2,
/*74364*/         OPC_EmitInteger, MVT::i32, 14, 
/*74367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74370*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*74381*/       /*Scope*/ 21, /*->74403*/
/*74382*/         OPC_RecordChild1, // #1 = $Vm
/*74383*/         OPC_CheckType, MVT::v2i64,
/*74385*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74387*/         OPC_EmitInteger, MVT::i32, 14, 
/*74390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74393*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*74403*/       0, /*End of Scope*/
/*74404*/     /*Scope*/ 23, /*->74428*/
/*74405*/       OPC_CheckChild0Type, MVT::v8i8,
/*74407*/       OPC_RecordChild1, // #1 = $Vm
/*74408*/       OPC_CheckType, MVT::v8i16,
/*74410*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74412*/       OPC_EmitInteger, MVT::i32, 14, 
/*74415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74418*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*74428*/     0, /*End of Scope*/
/*74429*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VRSHRN),// ->74534
/*74432*/     OPC_RecordChild0, // #0 = $Vm
/*74433*/     OPC_Scope, 32, /*->74467*/ // 3 children in Scope
/*74435*/       OPC_CheckChild0Type, MVT::v8i16,
/*74437*/       OPC_RecordChild1, // #1 = $SIMM
/*74438*/       OPC_MoveChild1,
/*74439*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74442*/       OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*74444*/       OPC_MoveParent,
/*74445*/       OPC_CheckType, MVT::v8i8,
/*74447*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74449*/       OPC_EmitConvertToTarget, 1,
/*74451*/       OPC_EmitInteger, MVT::i32, 14, 
/*74454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74457*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74467*/     /*Scope*/ 32, /*->74500*/
/*74468*/       OPC_CheckChild0Type, MVT::v4i32,
/*74470*/       OPC_RecordChild1, // #1 = $SIMM
/*74471*/       OPC_MoveChild1,
/*74472*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74475*/       OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*74477*/       OPC_MoveParent,
/*74478*/       OPC_CheckType, MVT::v4i16,
/*74480*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74482*/       OPC_EmitConvertToTarget, 1,
/*74484*/       OPC_EmitInteger, MVT::i32, 14, 
/*74487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74490*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74500*/     /*Scope*/ 32, /*->74533*/
/*74501*/       OPC_CheckChild0Type, MVT::v2i64,
/*74503*/       OPC_RecordChild1, // #1 = $SIMM
/*74504*/       OPC_MoveChild1,
/*74505*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74508*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74510*/       OPC_MoveParent,
/*74511*/       OPC_CheckType, MVT::v2i32,
/*74513*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74515*/       OPC_EmitConvertToTarget, 1,
/*74517*/       OPC_EmitInteger, MVT::i32, 14, 
/*74520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74523*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74533*/     0, /*End of Scope*/
/*74534*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNs),// ->74639
/*74537*/     OPC_RecordChild0, // #0 = $Vm
/*74538*/     OPC_Scope, 32, /*->74572*/ // 3 children in Scope
/*74540*/       OPC_CheckChild0Type, MVT::v8i16,
/*74542*/       OPC_RecordChild1, // #1 = $SIMM
/*74543*/       OPC_MoveChild1,
/*74544*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74547*/       OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*74549*/       OPC_MoveParent,
/*74550*/       OPC_CheckType, MVT::v8i8,
/*74552*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74554*/       OPC_EmitConvertToTarget, 1,
/*74556*/       OPC_EmitInteger, MVT::i32, 14, 
/*74559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74562*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74572*/     /*Scope*/ 32, /*->74605*/
/*74573*/       OPC_CheckChild0Type, MVT::v4i32,
/*74575*/       OPC_RecordChild1, // #1 = $SIMM
/*74576*/       OPC_MoveChild1,
/*74577*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74580*/       OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*74582*/       OPC_MoveParent,
/*74583*/       OPC_CheckType, MVT::v4i16,
/*74585*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74587*/       OPC_EmitConvertToTarget, 1,
/*74589*/       OPC_EmitInteger, MVT::i32, 14, 
/*74592*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74595*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74605*/     /*Scope*/ 32, /*->74638*/
/*74606*/       OPC_CheckChild0Type, MVT::v2i64,
/*74608*/       OPC_RecordChild1, // #1 = $SIMM
/*74609*/       OPC_MoveChild1,
/*74610*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74613*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74615*/       OPC_MoveParent,
/*74616*/       OPC_CheckType, MVT::v2i32,
/*74618*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74620*/       OPC_EmitConvertToTarget, 1,
/*74622*/       OPC_EmitInteger, MVT::i32, 14, 
/*74625*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74628*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74638*/     0, /*End of Scope*/
/*74639*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNu),// ->74744
/*74642*/     OPC_RecordChild0, // #0 = $Vm
/*74643*/     OPC_Scope, 32, /*->74677*/ // 3 children in Scope
/*74645*/       OPC_CheckChild0Type, MVT::v8i16,
/*74647*/       OPC_RecordChild1, // #1 = $SIMM
/*74648*/       OPC_MoveChild1,
/*74649*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74652*/       OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*74654*/       OPC_MoveParent,
/*74655*/       OPC_CheckType, MVT::v8i8,
/*74657*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74659*/       OPC_EmitConvertToTarget, 1,
/*74661*/       OPC_EmitInteger, MVT::i32, 14, 
/*74664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74667*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74677*/     /*Scope*/ 32, /*->74710*/
/*74678*/       OPC_CheckChild0Type, MVT::v4i32,
/*74680*/       OPC_RecordChild1, // #1 = $SIMM
/*74681*/       OPC_MoveChild1,
/*74682*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74685*/       OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*74687*/       OPC_MoveParent,
/*74688*/       OPC_CheckType, MVT::v4i16,
/*74690*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74692*/       OPC_EmitConvertToTarget, 1,
/*74694*/       OPC_EmitInteger, MVT::i32, 14, 
/*74697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74700*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74710*/     /*Scope*/ 32, /*->74743*/
/*74711*/       OPC_CheckChild0Type, MVT::v2i64,
/*74713*/       OPC_RecordChild1, // #1 = $SIMM
/*74714*/       OPC_MoveChild1,
/*74715*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74718*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74720*/       OPC_MoveParent,
/*74721*/       OPC_CheckType, MVT::v2i32,
/*74723*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74725*/       OPC_EmitConvertToTarget, 1,
/*74727*/       OPC_EmitInteger, MVT::i32, 14, 
/*74730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74733*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74743*/     0, /*End of Scope*/
/*74744*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNsu),// ->74849
/*74747*/     OPC_RecordChild0, // #0 = $Vm
/*74748*/     OPC_Scope, 32, /*->74782*/ // 3 children in Scope
/*74750*/       OPC_CheckChild0Type, MVT::v8i16,
/*74752*/       OPC_RecordChild1, // #1 = $SIMM
/*74753*/       OPC_MoveChild1,
/*74754*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74757*/       OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*74759*/       OPC_MoveParent,
/*74760*/       OPC_CheckType, MVT::v8i8,
/*74762*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74764*/       OPC_EmitConvertToTarget, 1,
/*74766*/       OPC_EmitInteger, MVT::i32, 14, 
/*74769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74772*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74782*/     /*Scope*/ 32, /*->74815*/
/*74783*/       OPC_CheckChild0Type, MVT::v4i32,
/*74785*/       OPC_RecordChild1, // #1 = $SIMM
/*74786*/       OPC_MoveChild1,
/*74787*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74790*/       OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*74792*/       OPC_MoveParent,
/*74793*/       OPC_CheckType, MVT::v4i16,
/*74795*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74797*/       OPC_EmitConvertToTarget, 1,
/*74799*/       OPC_EmitInteger, MVT::i32, 14, 
/*74802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74805*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74815*/     /*Scope*/ 32, /*->74848*/
/*74816*/       OPC_CheckChild0Type, MVT::v2i64,
/*74818*/       OPC_RecordChild1, // #1 = $SIMM
/*74819*/       OPC_MoveChild1,
/*74820*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74823*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74825*/       OPC_MoveParent,
/*74826*/       OPC_CheckType, MVT::v2i32,
/*74828*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74830*/       OPC_EmitConvertToTarget, 1,
/*74832*/       OPC_EmitInteger, MVT::i32, 14, 
/*74835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74838*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74848*/     0, /*End of Scope*/
/*74849*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNs),// ->74954
/*74852*/     OPC_RecordChild0, // #0 = $Vm
/*74853*/     OPC_Scope, 32, /*->74887*/ // 3 children in Scope
/*74855*/       OPC_CheckChild0Type, MVT::v8i16,
/*74857*/       OPC_RecordChild1, // #1 = $SIMM
/*74858*/       OPC_MoveChild1,
/*74859*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74862*/       OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*74864*/       OPC_MoveParent,
/*74865*/       OPC_CheckType, MVT::v8i8,
/*74867*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74869*/       OPC_EmitConvertToTarget, 1,
/*74871*/       OPC_EmitInteger, MVT::i32, 14, 
/*74874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74877*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74887*/     /*Scope*/ 32, /*->74920*/
/*74888*/       OPC_CheckChild0Type, MVT::v4i32,
/*74890*/       OPC_RecordChild1, // #1 = $SIMM
/*74891*/       OPC_MoveChild1,
/*74892*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74895*/       OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*74897*/       OPC_MoveParent,
/*74898*/       OPC_CheckType, MVT::v4i16,
/*74900*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74902*/       OPC_EmitConvertToTarget, 1,
/*74904*/       OPC_EmitInteger, MVT::i32, 14, 
/*74907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74910*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74920*/     /*Scope*/ 32, /*->74953*/
/*74921*/       OPC_CheckChild0Type, MVT::v2i64,
/*74923*/       OPC_RecordChild1, // #1 = $SIMM
/*74924*/       OPC_MoveChild1,
/*74925*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74928*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*74930*/       OPC_MoveParent,
/*74931*/       OPC_CheckType, MVT::v2i32,
/*74933*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74935*/       OPC_EmitConvertToTarget, 1,
/*74937*/       OPC_EmitInteger, MVT::i32, 14, 
/*74940*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74943*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74953*/     0, /*End of Scope*/
/*74954*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNu),// ->75059
/*74957*/     OPC_RecordChild0, // #0 = $Vm
/*74958*/     OPC_Scope, 32, /*->74992*/ // 3 children in Scope
/*74960*/       OPC_CheckChild0Type, MVT::v8i16,
/*74962*/       OPC_RecordChild1, // #1 = $SIMM
/*74963*/       OPC_MoveChild1,
/*74964*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74967*/       OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*74969*/       OPC_MoveParent,
/*74970*/       OPC_CheckType, MVT::v8i8,
/*74972*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*74974*/       OPC_EmitConvertToTarget, 1,
/*74976*/       OPC_EmitInteger, MVT::i32, 14, 
/*74979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74982*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74992*/     /*Scope*/ 32, /*->75025*/
/*74993*/       OPC_CheckChild0Type, MVT::v4i32,
/*74995*/       OPC_RecordChild1, // #1 = $SIMM
/*74996*/       OPC_MoveChild1,
/*74997*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75000*/       OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*75002*/       OPC_MoveParent,
/*75003*/       OPC_CheckType, MVT::v4i16,
/*75005*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75007*/       OPC_EmitConvertToTarget, 1,
/*75009*/       OPC_EmitInteger, MVT::i32, 14, 
/*75012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75015*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75025*/     /*Scope*/ 32, /*->75058*/
/*75026*/       OPC_CheckChild0Type, MVT::v2i64,
/*75028*/       OPC_RecordChild1, // #1 = $SIMM
/*75029*/       OPC_MoveChild1,
/*75030*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75033*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*75035*/       OPC_MoveParent,
/*75036*/       OPC_CheckType, MVT::v2i32,
/*75038*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75040*/       OPC_EmitConvertToTarget, 1,
/*75042*/       OPC_EmitInteger, MVT::i32, 14, 
/*75045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75048*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75058*/     0, /*End of Scope*/
/*75059*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNsu),// ->75164
/*75062*/     OPC_RecordChild0, // #0 = $Vm
/*75063*/     OPC_Scope, 32, /*->75097*/ // 3 children in Scope
/*75065*/       OPC_CheckChild0Type, MVT::v8i16,
/*75067*/       OPC_RecordChild1, // #1 = $SIMM
/*75068*/       OPC_MoveChild1,
/*75069*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75072*/       OPC_CheckPredicate, 87, // Predicate_shr_imm8
/*75074*/       OPC_MoveParent,
/*75075*/       OPC_CheckType, MVT::v8i8,
/*75077*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75079*/       OPC_EmitConvertToTarget, 1,
/*75081*/       OPC_EmitInteger, MVT::i32, 14, 
/*75084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75087*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75097*/     /*Scope*/ 32, /*->75130*/
/*75098*/       OPC_CheckChild0Type, MVT::v4i32,
/*75100*/       OPC_RecordChild1, // #1 = $SIMM
/*75101*/       OPC_MoveChild1,
/*75102*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75105*/       OPC_CheckPredicate, 88, // Predicate_shr_imm16
/*75107*/       OPC_MoveParent,
/*75108*/       OPC_CheckType, MVT::v4i16,
/*75110*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75112*/       OPC_EmitConvertToTarget, 1,
/*75114*/       OPC_EmitInteger, MVT::i32, 14, 
/*75117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75120*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75130*/     /*Scope*/ 32, /*->75163*/
/*75131*/       OPC_CheckChild0Type, MVT::v2i64,
/*75133*/       OPC_RecordChild1, // #1 = $SIMM
/*75134*/       OPC_MoveChild1,
/*75135*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75138*/       OPC_CheckPredicate, 1, // Predicate_shr_imm32
/*75140*/       OPC_MoveParent,
/*75141*/       OPC_CheckType, MVT::v2i32,
/*75143*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75145*/       OPC_EmitConvertToTarget, 1,
/*75147*/       OPC_EmitInteger, MVT::i32, 14, 
/*75150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75153*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75163*/     0, /*End of Scope*/
/*75164*/   /*SwitchOpcode*/ 30|128,3/*414*/, TARGET_VAL(ARMISD::VDUPLANE),// ->75582
/*75168*/     OPC_RecordChild0, // #0 = $Vm
/*75169*/     OPC_Scope, 59, /*->75230*/ // 8 children in Scope
/*75171*/       OPC_CheckChild0Type, MVT::v8i8,
/*75173*/       OPC_RecordChild1, // #1 = $lane
/*75174*/       OPC_MoveChild1,
/*75175*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75178*/       OPC_Scope, 25, /*->75205*/ // 2 children in Scope
/*75180*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*75182*/         OPC_MoveParent,
/*75183*/         OPC_CheckType, MVT::v16i8,
/*75185*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75187*/         OPC_EmitConvertToTarget, 1,
/*75189*/         OPC_EmitInteger, MVT::i32, 14, 
/*75192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75195*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8q), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*75205*/       /*Scope*/ 23, /*->75229*/
/*75206*/         OPC_MoveParent,
/*75207*/         OPC_CheckType, MVT::v8i8,
/*75209*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75211*/         OPC_EmitConvertToTarget, 1,
/*75213*/         OPC_EmitInteger, MVT::i32, 14, 
/*75216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75219*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8d), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*75229*/       0, /*End of Scope*/
/*75230*/     /*Scope*/ 59, /*->75290*/
/*75231*/       OPC_CheckChild0Type, MVT::v4i16,
/*75233*/       OPC_RecordChild1, // #1 = $lane
/*75234*/       OPC_MoveChild1,
/*75235*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75238*/       OPC_Scope, 25, /*->75265*/ // 2 children in Scope
/*75240*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*75242*/         OPC_MoveParent,
/*75243*/         OPC_CheckType, MVT::v8i16,
/*75245*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75247*/         OPC_EmitConvertToTarget, 1,
/*75249*/         OPC_EmitInteger, MVT::i32, 14, 
/*75252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75255*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16q), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*75265*/       /*Scope*/ 23, /*->75289*/
/*75266*/         OPC_MoveParent,
/*75267*/         OPC_CheckType, MVT::v4i16,
/*75269*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75271*/         OPC_EmitConvertToTarget, 1,
/*75273*/         OPC_EmitInteger, MVT::i32, 14, 
/*75276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75279*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16d), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*75289*/       0, /*End of Scope*/
/*75290*/     /*Scope*/ 59, /*->75350*/
/*75291*/       OPC_CheckChild0Type, MVT::v2i32,
/*75293*/       OPC_RecordChild1, // #1 = $lane
/*75294*/       OPC_MoveChild1,
/*75295*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75298*/       OPC_Scope, 25, /*->75325*/ // 2 children in Scope
/*75300*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*75302*/         OPC_MoveParent,
/*75303*/         OPC_CheckType, MVT::v4i32,
/*75305*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75307*/         OPC_EmitConvertToTarget, 1,
/*75309*/         OPC_EmitInteger, MVT::i32, 14, 
/*75312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75315*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*75325*/       /*Scope*/ 23, /*->75349*/
/*75326*/         OPC_MoveParent,
/*75327*/         OPC_CheckType, MVT::v2i32,
/*75329*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75331*/         OPC_EmitConvertToTarget, 1,
/*75333*/         OPC_EmitInteger, MVT::i32, 14, 
/*75336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75339*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*75349*/       0, /*End of Scope*/
/*75350*/     /*Scope*/ 44, /*->75395*/
/*75351*/       OPC_CheckChild0Type, MVT::v16i8,
/*75353*/       OPC_RecordChild1, // #1 = $lane
/*75354*/       OPC_MoveChild1,
/*75355*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75358*/       OPC_MoveParent,
/*75359*/       OPC_CheckType, MVT::v16i8,
/*75361*/       OPC_EmitConvertToTarget, 1,
/*75363*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*75366*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*75374*/       OPC_EmitConvertToTarget, 1,
/*75376*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*75379*/       OPC_EmitInteger, MVT::i32, 14, 
/*75382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75385*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8q), 0,
                    MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*75395*/     /*Scope*/ 44, /*->75440*/
/*75396*/       OPC_CheckChild0Type, MVT::v8i16,
/*75398*/       OPC_RecordChild1, // #1 = $lane
/*75399*/       OPC_MoveChild1,
/*75400*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75403*/       OPC_MoveParent,
/*75404*/       OPC_CheckType, MVT::v8i16,
/*75406*/       OPC_EmitConvertToTarget, 1,
/*75408*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*75411*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*75419*/       OPC_EmitConvertToTarget, 1,
/*75421*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i16_lane
/*75424*/       OPC_EmitInteger, MVT::i32, 14, 
/*75427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75430*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16q), 0,
                    MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*75440*/     /*Scope*/ 44, /*->75485*/
/*75441*/       OPC_CheckChild0Type, MVT::v4i32,
/*75443*/       OPC_RecordChild1, // #1 = $lane
/*75444*/       OPC_MoveChild1,
/*75445*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75448*/       OPC_MoveParent,
/*75449*/       OPC_CheckType, MVT::v4i32,
/*75451*/       OPC_EmitConvertToTarget, 1,
/*75453*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*75456*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*75464*/       OPC_EmitConvertToTarget, 1,
/*75466*/       OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*75469*/       OPC_EmitInteger, MVT::i32, 14, 
/*75472*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75475*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                    MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*75485*/     /*Scope*/ 50, /*->75536*/
/*75486*/       OPC_CheckChild0Type, MVT::v2f32,
/*75488*/       OPC_RecordChild1, // #1 = $lane
/*75489*/       OPC_MoveChild1,
/*75490*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75493*/       OPC_MoveParent,
/*75494*/       OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->75515
/*75497*/         OPC_EmitConvertToTarget, 1,
/*75499*/         OPC_EmitInteger, MVT::i32, 14, 
/*75502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75505*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*75515*/       /*SwitchType*/ 18, MVT::v4f32,// ->75535
/*75517*/         OPC_EmitConvertToTarget, 1,
/*75519*/         OPC_EmitInteger, MVT::i32, 14, 
/*75522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75525*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*75535*/       0, // EndSwitchType
/*75536*/     /*Scope*/ 44, /*->75581*/
/*75537*/       OPC_CheckChild0Type, MVT::v4f32,
/*75539*/       OPC_RecordChild1, // #1 = $lane
/*75540*/       OPC_MoveChild1,
/*75541*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75544*/       OPC_MoveParent,
/*75545*/       OPC_CheckType, MVT::v4f32,
/*75547*/       OPC_EmitConvertToTarget, 1,
/*75549*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*75552*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*75560*/       OPC_EmitConvertToTarget, 1,
/*75562*/       OPC_EmitNodeXForm, 8, 5, // SubReg_i32_lane
/*75565*/       OPC_EmitInteger, MVT::i32, 14, 
/*75568*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75571*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                    MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*75581*/     0, /*End of Scope*/
/*75582*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VORRIMM),// ->75674
/*75585*/     OPC_RecordChild0, // #0 = $src
/*75586*/     OPC_RecordChild1, // #1 = $SIMM
/*75587*/     OPC_MoveChild1,
/*75588*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*75591*/     OPC_MoveParent,
/*75592*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->75613
/*75595*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75597*/       OPC_EmitInteger, MVT::i32, 14, 
/*75600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75603*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*75613*/     /*SwitchType*/ 18, MVT::v2i32,// ->75633
/*75615*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75617*/       OPC_EmitInteger, MVT::i32, 14, 
/*75620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75623*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*75633*/     /*SwitchType*/ 18, MVT::v8i16,// ->75653
/*75635*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75637*/       OPC_EmitInteger, MVT::i32, 14, 
/*75640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75643*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*75653*/     /*SwitchType*/ 18, MVT::v4i32,// ->75673
/*75655*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75657*/       OPC_EmitInteger, MVT::i32, 14, 
/*75660*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75663*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*75673*/     0, // EndSwitchType
/*75674*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VBICIMM),// ->75766
/*75677*/     OPC_RecordChild0, // #0 = $src
/*75678*/     OPC_RecordChild1, // #1 = $SIMM
/*75679*/     OPC_MoveChild1,
/*75680*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*75683*/     OPC_MoveParent,
/*75684*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->75705
/*75687*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75689*/       OPC_EmitInteger, MVT::i32, 14, 
/*75692*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75695*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*75705*/     /*SwitchType*/ 18, MVT::v2i32,// ->75725
/*75707*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75709*/       OPC_EmitInteger, MVT::i32, 14, 
/*75712*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75715*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*75725*/     /*SwitchType*/ 18, MVT::v8i16,// ->75745
/*75727*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75729*/       OPC_EmitInteger, MVT::i32, 14, 
/*75732*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75735*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*75745*/     /*SwitchType*/ 18, MVT::v4i32,// ->75765
/*75747*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75749*/       OPC_EmitInteger, MVT::i32, 14, 
/*75752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75755*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*75765*/     0, // EndSwitchType
/*75766*/   /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMVNIMM),// ->75853
/*75769*/     OPC_RecordChild0, // #0 = $SIMM
/*75770*/     OPC_MoveChild0,
/*75771*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*75774*/     OPC_MoveParent,
/*75775*/     OPC_SwitchType /*4 cases */, 17, MVT::v4i16,// ->75795
/*75778*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75780*/       OPC_EmitInteger, MVT::i32, 14, 
/*75783*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75786*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*75795*/     /*SwitchType*/ 17, MVT::v8i16,// ->75814
/*75797*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75799*/       OPC_EmitInteger, MVT::i32, 14, 
/*75802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75805*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*75814*/     /*SwitchType*/ 17, MVT::v2i32,// ->75833
/*75816*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75818*/       OPC_EmitInteger, MVT::i32, 14, 
/*75821*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75824*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*75833*/     /*SwitchType*/ 17, MVT::v4i32,// ->75852
/*75835*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75837*/       OPC_EmitInteger, MVT::i32, 14, 
/*75840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75843*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*75852*/     0, // EndSwitchType
/*75853*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VSHRs),// ->76042
/*75857*/     OPC_RecordChild0, // #0 = $Vm
/*75858*/     OPC_RecordChild1, // #1 = $SIMM
/*75859*/     OPC_MoveChild1,
/*75860*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75863*/     OPC_MoveParent,
/*75864*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75887
/*75867*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75869*/       OPC_EmitConvertToTarget, 1,
/*75871*/       OPC_EmitInteger, MVT::i32, 14, 
/*75874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75877*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75887*/     /*SwitchType*/ 20, MVT::v4i16,// ->75909
/*75889*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75891*/       OPC_EmitConvertToTarget, 1,
/*75893*/       OPC_EmitInteger, MVT::i32, 14, 
/*75896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75899*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75909*/     /*SwitchType*/ 20, MVT::v2i32,// ->75931
/*75911*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75913*/       OPC_EmitConvertToTarget, 1,
/*75915*/       OPC_EmitInteger, MVT::i32, 14, 
/*75918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75921*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75931*/     /*SwitchType*/ 20, MVT::v1i64,// ->75953
/*75933*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75935*/       OPC_EmitConvertToTarget, 1,
/*75937*/       OPC_EmitInteger, MVT::i32, 14, 
/*75940*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75943*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75953*/     /*SwitchType*/ 20, MVT::v16i8,// ->75975
/*75955*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75957*/       OPC_EmitConvertToTarget, 1,
/*75959*/       OPC_EmitInteger, MVT::i32, 14, 
/*75962*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75965*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75975*/     /*SwitchType*/ 20, MVT::v8i16,// ->75997
/*75977*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*75979*/       OPC_EmitConvertToTarget, 1,
/*75981*/       OPC_EmitInteger, MVT::i32, 14, 
/*75984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75987*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75997*/     /*SwitchType*/ 20, MVT::v4i32,// ->76019
/*75999*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76001*/       OPC_EmitConvertToTarget, 1,
/*76003*/       OPC_EmitInteger, MVT::i32, 14, 
/*76006*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76009*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76019*/     /*SwitchType*/ 20, MVT::v2i64,// ->76041
/*76021*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76023*/       OPC_EmitConvertToTarget, 1,
/*76025*/       OPC_EmitInteger, MVT::i32, 14, 
/*76028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76031*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76041*/     0, // EndSwitchType
/*76042*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VSHRu),// ->76231
/*76046*/     OPC_RecordChild0, // #0 = $Vm
/*76047*/     OPC_RecordChild1, // #1 = $SIMM
/*76048*/     OPC_MoveChild1,
/*76049*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76052*/     OPC_MoveParent,
/*76053*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76076
/*76056*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76058*/       OPC_EmitConvertToTarget, 1,
/*76060*/       OPC_EmitInteger, MVT::i32, 14, 
/*76063*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76066*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76076*/     /*SwitchType*/ 20, MVT::v4i16,// ->76098
/*76078*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76080*/       OPC_EmitConvertToTarget, 1,
/*76082*/       OPC_EmitInteger, MVT::i32, 14, 
/*76085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76088*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76098*/     /*SwitchType*/ 20, MVT::v2i32,// ->76120
/*76100*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76102*/       OPC_EmitConvertToTarget, 1,
/*76104*/       OPC_EmitInteger, MVT::i32, 14, 
/*76107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76110*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76120*/     /*SwitchType*/ 20, MVT::v1i64,// ->76142
/*76122*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76124*/       OPC_EmitConvertToTarget, 1,
/*76126*/       OPC_EmitInteger, MVT::i32, 14, 
/*76129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76132*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76142*/     /*SwitchType*/ 20, MVT::v16i8,// ->76164
/*76144*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76146*/       OPC_EmitConvertToTarget, 1,
/*76148*/       OPC_EmitInteger, MVT::i32, 14, 
/*76151*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76154*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76164*/     /*SwitchType*/ 20, MVT::v8i16,// ->76186
/*76166*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76168*/       OPC_EmitConvertToTarget, 1,
/*76170*/       OPC_EmitInteger, MVT::i32, 14, 
/*76173*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76176*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76186*/     /*SwitchType*/ 20, MVT::v4i32,// ->76208
/*76188*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76190*/       OPC_EmitConvertToTarget, 1,
/*76192*/       OPC_EmitInteger, MVT::i32, 14, 
/*76195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76198*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76208*/     /*SwitchType*/ 20, MVT::v2i64,// ->76230
/*76210*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76212*/       OPC_EmitConvertToTarget, 1,
/*76214*/       OPC_EmitInteger, MVT::i32, 14, 
/*76217*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76220*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76230*/     0, // EndSwitchType
/*76231*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VRSHRs),// ->76420
/*76235*/     OPC_RecordChild0, // #0 = $Vm
/*76236*/     OPC_RecordChild1, // #1 = $SIMM
/*76237*/     OPC_MoveChild1,
/*76238*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76241*/     OPC_MoveParent,
/*76242*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76265
/*76245*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76247*/       OPC_EmitConvertToTarget, 1,
/*76249*/       OPC_EmitInteger, MVT::i32, 14, 
/*76252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76255*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76265*/     /*SwitchType*/ 20, MVT::v4i16,// ->76287
/*76267*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76269*/       OPC_EmitConvertToTarget, 1,
/*76271*/       OPC_EmitInteger, MVT::i32, 14, 
/*76274*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76277*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76287*/     /*SwitchType*/ 20, MVT::v2i32,// ->76309
/*76289*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76291*/       OPC_EmitConvertToTarget, 1,
/*76293*/       OPC_EmitInteger, MVT::i32, 14, 
/*76296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76299*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76309*/     /*SwitchType*/ 20, MVT::v1i64,// ->76331
/*76311*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76313*/       OPC_EmitConvertToTarget, 1,
/*76315*/       OPC_EmitInteger, MVT::i32, 14, 
/*76318*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76321*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76331*/     /*SwitchType*/ 20, MVT::v16i8,// ->76353
/*76333*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76335*/       OPC_EmitConvertToTarget, 1,
/*76337*/       OPC_EmitInteger, MVT::i32, 14, 
/*76340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76343*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76353*/     /*SwitchType*/ 20, MVT::v8i16,// ->76375
/*76355*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76357*/       OPC_EmitConvertToTarget, 1,
/*76359*/       OPC_EmitInteger, MVT::i32, 14, 
/*76362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76365*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76375*/     /*SwitchType*/ 20, MVT::v4i32,// ->76397
/*76377*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76379*/       OPC_EmitConvertToTarget, 1,
/*76381*/       OPC_EmitInteger, MVT::i32, 14, 
/*76384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76387*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76397*/     /*SwitchType*/ 20, MVT::v2i64,// ->76419
/*76399*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76401*/       OPC_EmitConvertToTarget, 1,
/*76403*/       OPC_EmitInteger, MVT::i32, 14, 
/*76406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76409*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76419*/     0, // EndSwitchType
/*76420*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VRSHRu),// ->76609
/*76424*/     OPC_RecordChild0, // #0 = $Vm
/*76425*/     OPC_RecordChild1, // #1 = $SIMM
/*76426*/     OPC_MoveChild1,
/*76427*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76430*/     OPC_MoveParent,
/*76431*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76454
/*76434*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76436*/       OPC_EmitConvertToTarget, 1,
/*76438*/       OPC_EmitInteger, MVT::i32, 14, 
/*76441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76444*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76454*/     /*SwitchType*/ 20, MVT::v4i16,// ->76476
/*76456*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76458*/       OPC_EmitConvertToTarget, 1,
/*76460*/       OPC_EmitInteger, MVT::i32, 14, 
/*76463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76466*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76476*/     /*SwitchType*/ 20, MVT::v2i32,// ->76498
/*76478*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76480*/       OPC_EmitConvertToTarget, 1,
/*76482*/       OPC_EmitInteger, MVT::i32, 14, 
/*76485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76488*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76498*/     /*SwitchType*/ 20, MVT::v1i64,// ->76520
/*76500*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76502*/       OPC_EmitConvertToTarget, 1,
/*76504*/       OPC_EmitInteger, MVT::i32, 14, 
/*76507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76510*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76520*/     /*SwitchType*/ 20, MVT::v16i8,// ->76542
/*76522*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76524*/       OPC_EmitConvertToTarget, 1,
/*76526*/       OPC_EmitInteger, MVT::i32, 14, 
/*76529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76532*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76542*/     /*SwitchType*/ 20, MVT::v8i16,// ->76564
/*76544*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76546*/       OPC_EmitConvertToTarget, 1,
/*76548*/       OPC_EmitInteger, MVT::i32, 14, 
/*76551*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76554*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76564*/     /*SwitchType*/ 20, MVT::v4i32,// ->76586
/*76566*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76568*/       OPC_EmitConvertToTarget, 1,
/*76570*/       OPC_EmitInteger, MVT::i32, 14, 
/*76573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76576*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76586*/     /*SwitchType*/ 20, MVT::v2i64,// ->76608
/*76588*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76590*/       OPC_EmitConvertToTarget, 1,
/*76592*/       OPC_EmitInteger, MVT::i32, 14, 
/*76595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76598*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76608*/     0, // EndSwitchType
/*76609*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLs),// ->76798
/*76613*/     OPC_RecordChild0, // #0 = $Vm
/*76614*/     OPC_RecordChild1, // #1 = $SIMM
/*76615*/     OPC_MoveChild1,
/*76616*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76619*/     OPC_MoveParent,
/*76620*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76643
/*76623*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76625*/       OPC_EmitConvertToTarget, 1,
/*76627*/       OPC_EmitInteger, MVT::i32, 14, 
/*76630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76633*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76643*/     /*SwitchType*/ 20, MVT::v4i16,// ->76665
/*76645*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76647*/       OPC_EmitConvertToTarget, 1,
/*76649*/       OPC_EmitInteger, MVT::i32, 14, 
/*76652*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76655*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76665*/     /*SwitchType*/ 20, MVT::v2i32,// ->76687
/*76667*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76669*/       OPC_EmitConvertToTarget, 1,
/*76671*/       OPC_EmitInteger, MVT::i32, 14, 
/*76674*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76677*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76687*/     /*SwitchType*/ 20, MVT::v1i64,// ->76709
/*76689*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76691*/       OPC_EmitConvertToTarget, 1,
/*76693*/       OPC_EmitInteger, MVT::i32, 14, 
/*76696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76699*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76709*/     /*SwitchType*/ 20, MVT::v16i8,// ->76731
/*76711*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76713*/       OPC_EmitConvertToTarget, 1,
/*76715*/       OPC_EmitInteger, MVT::i32, 14, 
/*76718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76721*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76731*/     /*SwitchType*/ 20, MVT::v8i16,// ->76753
/*76733*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76735*/       OPC_EmitConvertToTarget, 1,
/*76737*/       OPC_EmitInteger, MVT::i32, 14, 
/*76740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76743*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76753*/     /*SwitchType*/ 20, MVT::v4i32,// ->76775
/*76755*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76757*/       OPC_EmitConvertToTarget, 1,
/*76759*/       OPC_EmitInteger, MVT::i32, 14, 
/*76762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76765*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76775*/     /*SwitchType*/ 20, MVT::v2i64,// ->76797
/*76777*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76779*/       OPC_EmitConvertToTarget, 1,
/*76781*/       OPC_EmitInteger, MVT::i32, 14, 
/*76784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76787*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76797*/     0, // EndSwitchType
/*76798*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLu),// ->76987
/*76802*/     OPC_RecordChild0, // #0 = $Vm
/*76803*/     OPC_RecordChild1, // #1 = $SIMM
/*76804*/     OPC_MoveChild1,
/*76805*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76808*/     OPC_MoveParent,
/*76809*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76832
/*76812*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76814*/       OPC_EmitConvertToTarget, 1,
/*76816*/       OPC_EmitInteger, MVT::i32, 14, 
/*76819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76822*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76832*/     /*SwitchType*/ 20, MVT::v4i16,// ->76854
/*76834*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76836*/       OPC_EmitConvertToTarget, 1,
/*76838*/       OPC_EmitInteger, MVT::i32, 14, 
/*76841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76844*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76854*/     /*SwitchType*/ 20, MVT::v2i32,// ->76876
/*76856*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76858*/       OPC_EmitConvertToTarget, 1,
/*76860*/       OPC_EmitInteger, MVT::i32, 14, 
/*76863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76866*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76876*/     /*SwitchType*/ 20, MVT::v1i64,// ->76898
/*76878*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76880*/       OPC_EmitConvertToTarget, 1,
/*76882*/       OPC_EmitInteger, MVT::i32, 14, 
/*76885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76888*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76898*/     /*SwitchType*/ 20, MVT::v16i8,// ->76920
/*76900*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76902*/       OPC_EmitConvertToTarget, 1,
/*76904*/       OPC_EmitInteger, MVT::i32, 14, 
/*76907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76910*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76920*/     /*SwitchType*/ 20, MVT::v8i16,// ->76942
/*76922*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76924*/       OPC_EmitConvertToTarget, 1,
/*76926*/       OPC_EmitInteger, MVT::i32, 14, 
/*76929*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76932*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76942*/     /*SwitchType*/ 20, MVT::v4i32,// ->76964
/*76944*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76946*/       OPC_EmitConvertToTarget, 1,
/*76948*/       OPC_EmitInteger, MVT::i32, 14, 
/*76951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76954*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76964*/     /*SwitchType*/ 20, MVT::v2i64,// ->76986
/*76966*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*76968*/       OPC_EmitConvertToTarget, 1,
/*76970*/       OPC_EmitInteger, MVT::i32, 14, 
/*76973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76976*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76986*/     0, // EndSwitchType
/*76987*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLsu),// ->77176
/*76991*/     OPC_RecordChild0, // #0 = $Vm
/*76992*/     OPC_RecordChild1, // #1 = $SIMM
/*76993*/     OPC_MoveChild1,
/*76994*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76997*/     OPC_MoveParent,
/*76998*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->77021
/*77001*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77003*/       OPC_EmitConvertToTarget, 1,
/*77005*/       OPC_EmitInteger, MVT::i32, 14, 
/*77008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77011*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*77021*/     /*SwitchType*/ 20, MVT::v4i16,// ->77043
/*77023*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77025*/       OPC_EmitConvertToTarget, 1,
/*77027*/       OPC_EmitInteger, MVT::i32, 14, 
/*77030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77033*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*77043*/     /*SwitchType*/ 20, MVT::v2i32,// ->77065
/*77045*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77047*/       OPC_EmitConvertToTarget, 1,
/*77049*/       OPC_EmitInteger, MVT::i32, 14, 
/*77052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77055*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*77065*/     /*SwitchType*/ 20, MVT::v1i64,// ->77087
/*77067*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77069*/       OPC_EmitConvertToTarget, 1,
/*77071*/       OPC_EmitInteger, MVT::i32, 14, 
/*77074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77077*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*77087*/     /*SwitchType*/ 20, MVT::v16i8,// ->77109
/*77089*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77091*/       OPC_EmitConvertToTarget, 1,
/*77093*/       OPC_EmitInteger, MVT::i32, 14, 
/*77096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77099*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*77109*/     /*SwitchType*/ 20, MVT::v8i16,// ->77131
/*77111*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77113*/       OPC_EmitConvertToTarget, 1,
/*77115*/       OPC_EmitInteger, MVT::i32, 14, 
/*77118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77121*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77131*/     /*SwitchType*/ 20, MVT::v4i32,// ->77153
/*77133*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77135*/       OPC_EmitConvertToTarget, 1,
/*77137*/       OPC_EmitInteger, MVT::i32, 14, 
/*77140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77143*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77153*/     /*SwitchType*/ 20, MVT::v2i64,// ->77175
/*77155*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77157*/       OPC_EmitConvertToTarget, 1,
/*77159*/       OPC_EmitInteger, MVT::i32, 14, 
/*77162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77165*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77175*/     0, // EndSwitchType
/*77176*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSLI),// ->77374
/*77180*/     OPC_RecordChild0, // #0 = $src1
/*77181*/     OPC_RecordChild1, // #1 = $Vm
/*77182*/     OPC_RecordChild2, // #2 = $SIMM
/*77183*/     OPC_MoveChild2,
/*77184*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77187*/     OPC_MoveParent,
/*77188*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->77212
/*77191*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77193*/       OPC_EmitConvertToTarget, 2,
/*77195*/       OPC_EmitInteger, MVT::i32, 14, 
/*77198*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77201*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv8i8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*77212*/     /*SwitchType*/ 21, MVT::v4i16,// ->77235
/*77214*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77216*/       OPC_EmitConvertToTarget, 2,
/*77218*/       OPC_EmitInteger, MVT::i32, 14, 
/*77221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77224*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv4i16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*77235*/     /*SwitchType*/ 21, MVT::v2i32,// ->77258
/*77237*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77239*/       OPC_EmitConvertToTarget, 2,
/*77241*/       OPC_EmitInteger, MVT::i32, 14, 
/*77244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77247*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv2i32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*77258*/     /*SwitchType*/ 21, MVT::v1i64,// ->77281
/*77260*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77262*/       OPC_EmitConvertToTarget, 2,
/*77264*/       OPC_EmitInteger, MVT::i32, 14, 
/*77267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77270*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv1i64), 0,
                    MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*77281*/     /*SwitchType*/ 21, MVT::v16i8,// ->77304
/*77283*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77285*/       OPC_EmitConvertToTarget, 2,
/*77287*/       OPC_EmitInteger, MVT::i32, 14, 
/*77290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77293*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv16i8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*77304*/     /*SwitchType*/ 21, MVT::v8i16,// ->77327
/*77306*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77308*/       OPC_EmitConvertToTarget, 2,
/*77310*/       OPC_EmitInteger, MVT::i32, 14, 
/*77313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77316*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv8i16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77327*/     /*SwitchType*/ 21, MVT::v4i32,// ->77350
/*77329*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77331*/       OPC_EmitConvertToTarget, 2,
/*77333*/       OPC_EmitInteger, MVT::i32, 14, 
/*77336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77339*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv4i32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77350*/     /*SwitchType*/ 21, MVT::v2i64,// ->77373
/*77352*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77354*/       OPC_EmitConvertToTarget, 2,
/*77356*/       OPC_EmitInteger, MVT::i32, 14, 
/*77359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77362*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv2i64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77373*/     0, // EndSwitchType
/*77374*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSRI),// ->77572
/*77378*/     OPC_RecordChild0, // #0 = $src1
/*77379*/     OPC_RecordChild1, // #1 = $Vm
/*77380*/     OPC_RecordChild2, // #2 = $SIMM
/*77381*/     OPC_MoveChild2,
/*77382*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77385*/     OPC_MoveParent,
/*77386*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->77410
/*77389*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77391*/       OPC_EmitConvertToTarget, 2,
/*77393*/       OPC_EmitInteger, MVT::i32, 14, 
/*77396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77399*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv8i8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*77410*/     /*SwitchType*/ 21, MVT::v4i16,// ->77433
/*77412*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77414*/       OPC_EmitConvertToTarget, 2,
/*77416*/       OPC_EmitInteger, MVT::i32, 14, 
/*77419*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77422*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv4i16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*77433*/     /*SwitchType*/ 21, MVT::v2i32,// ->77456
/*77435*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77437*/       OPC_EmitConvertToTarget, 2,
/*77439*/       OPC_EmitInteger, MVT::i32, 14, 
/*77442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77445*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv2i32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*77456*/     /*SwitchType*/ 21, MVT::v1i64,// ->77479
/*77458*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77460*/       OPC_EmitConvertToTarget, 2,
/*77462*/       OPC_EmitInteger, MVT::i32, 14, 
/*77465*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77468*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv1i64), 0,
                    MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*77479*/     /*SwitchType*/ 21, MVT::v16i8,// ->77502
/*77481*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77483*/       OPC_EmitConvertToTarget, 2,
/*77485*/       OPC_EmitInteger, MVT::i32, 14, 
/*77488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77491*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv16i8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*77502*/     /*SwitchType*/ 21, MVT::v8i16,// ->77525
/*77504*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77506*/       OPC_EmitConvertToTarget, 2,
/*77508*/       OPC_EmitInteger, MVT::i32, 14, 
/*77511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77514*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv8i16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*77525*/     /*SwitchType*/ 21, MVT::v4i32,// ->77548
/*77527*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77529*/       OPC_EmitConvertToTarget, 2,
/*77531*/       OPC_EmitInteger, MVT::i32, 14, 
/*77534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77537*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv4i32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*77548*/     /*SwitchType*/ 21, MVT::v2i64,// ->77571
/*77550*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77552*/       OPC_EmitConvertToTarget, 2,
/*77554*/       OPC_EmitInteger, MVT::i32, 14, 
/*77557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77560*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv2i64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*77571*/     0, // EndSwitchType
/*77572*/   /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->77709
/*77576*/     OPC_RecordChild0, // #0 = $src
/*77577*/     OPC_Scope, 25, /*->77604*/ // 5 children in Scope
/*77579*/       OPC_CheckChild0Type, MVT::v16i8,
/*77581*/       OPC_RecordChild1, // #1 = $start
/*77582*/       OPC_MoveChild1,
/*77583*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77586*/       OPC_CheckType, MVT::i32,
/*77588*/       OPC_MoveParent,
/*77589*/       OPC_CheckType, MVT::v8i8,
/*77591*/       OPC_EmitConvertToTarget, 1,
/*77593*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*77596*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*77604*/     /*Scope*/ 25, /*->77630*/
/*77605*/       OPC_CheckChild0Type, MVT::v8i16,
/*77607*/       OPC_RecordChild1, // #1 = $start
/*77608*/       OPC_MoveChild1,
/*77609*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77612*/       OPC_CheckType, MVT::i32,
/*77614*/       OPC_MoveParent,
/*77615*/       OPC_CheckType, MVT::v4i16,
/*77617*/       OPC_EmitConvertToTarget, 1,
/*77619*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i16_reg
/*77622*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*77630*/     /*Scope*/ 25, /*->77656*/
/*77631*/       OPC_CheckChild0Type, MVT::v4i32,
/*77633*/       OPC_RecordChild1, // #1 = $start
/*77634*/       OPC_MoveChild1,
/*77635*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77638*/       OPC_CheckType, MVT::i32,
/*77640*/       OPC_MoveParent,
/*77641*/       OPC_CheckType, MVT::v2i32,
/*77643*/       OPC_EmitConvertToTarget, 1,
/*77645*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*77648*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*77656*/     /*Scope*/ 25, /*->77682*/
/*77657*/       OPC_CheckChild0Type, MVT::v2i64,
/*77659*/       OPC_RecordChild1, // #1 = $start
/*77660*/       OPC_MoveChild1,
/*77661*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77664*/       OPC_CheckType, MVT::i32,
/*77666*/       OPC_MoveParent,
/*77667*/       OPC_CheckType, MVT::v1i64,
/*77669*/       OPC_EmitConvertToTarget, 1,
/*77671*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*77674*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*77682*/     /*Scope*/ 25, /*->77708*/
/*77683*/       OPC_CheckChild0Type, MVT::v4f32,
/*77685*/       OPC_RecordChild1, // #1 = $start
/*77686*/       OPC_MoveChild1,
/*77687*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77690*/       OPC_CheckType, MVT::i32,
/*77692*/       OPC_MoveParent,
/*77693*/       OPC_CheckType, MVT::v2f32,
/*77695*/       OPC_EmitConvertToTarget, 1,
/*77697*/       OPC_EmitNodeXForm, 7, 2, // DSubReg_i32_reg
/*77700*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*77708*/     0, /*End of Scope*/
/*77709*/   /*SwitchOpcode*/ 85|128,1/*213*/, TARGET_VAL(ARMISD::VEXT),// ->77926
/*77713*/     OPC_RecordChild0, // #0 = $Vn
/*77714*/     OPC_RecordChild1, // #1 = $Vm
/*77715*/     OPC_RecordChild2, // #2 = $index
/*77716*/     OPC_MoveChild2,
/*77717*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*77720*/     OPC_MoveParent,
/*77721*/     OPC_SwitchType /*9 cases */, 21, MVT::v8i8,// ->77745
/*77724*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77726*/       OPC_EmitConvertToTarget, 2,
/*77728*/       OPC_EmitInteger, MVT::i32, 14, 
/*77731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77734*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*77745*/     /*SwitchType*/ 21, MVT::v4i16,// ->77768
/*77747*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77749*/       OPC_EmitConvertToTarget, 2,
/*77751*/       OPC_EmitInteger, MVT::i32, 14, 
/*77754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77757*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*77768*/     /*SwitchType*/ 21, MVT::v2i32,// ->77791
/*77770*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77772*/       OPC_EmitConvertToTarget, 2,
/*77774*/       OPC_EmitInteger, MVT::i32, 14, 
/*77777*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77780*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*77791*/     /*SwitchType*/ 21, MVT::v16i8,// ->77814
/*77793*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77795*/       OPC_EmitConvertToTarget, 2,
/*77797*/       OPC_EmitInteger, MVT::i32, 14, 
/*77800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77803*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*77814*/     /*SwitchType*/ 21, MVT::v8i16,// ->77837
/*77816*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77818*/       OPC_EmitConvertToTarget, 2,
/*77820*/       OPC_EmitInteger, MVT::i32, 14, 
/*77823*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77826*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*77837*/     /*SwitchType*/ 21, MVT::v4i32,// ->77860
/*77839*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77841*/       OPC_EmitConvertToTarget, 2,
/*77843*/       OPC_EmitInteger, MVT::i32, 14, 
/*77846*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77849*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*77860*/     /*SwitchType*/ 21, MVT::v2i64,// ->77883
/*77862*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77864*/       OPC_EmitConvertToTarget, 2,
/*77866*/       OPC_EmitInteger, MVT::i32, 14, 
/*77869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77872*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*77883*/     /*SwitchType*/ 19, MVT::v2f32,// ->77904
/*77885*/       OPC_EmitConvertToTarget, 2,
/*77887*/       OPC_EmitInteger, MVT::i32, 14, 
/*77890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77893*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd32), 0,
                    MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*77904*/     /*SwitchType*/ 19, MVT::v4f32,// ->77925
/*77906*/       OPC_EmitConvertToTarget, 2,
/*77908*/       OPC_EmitInteger, MVT::i32, 14, 
/*77911*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77914*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq32), 0,
                    MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*77925*/     0, // EndSwitchType
/*77926*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCEQ),// ->78171
/*77930*/     OPC_RecordChild0, // #0 = $Vn
/*77931*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->77955
/*77934*/       OPC_CheckChild0Type, MVT::v8i8,
/*77936*/       OPC_RecordChild1, // #1 = $Vm
/*77937*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77939*/       OPC_EmitInteger, MVT::i32, 14, 
/*77942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77945*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77955*/     /*SwitchType*/ 46, MVT::v4i16,// ->78003
/*77957*/       OPC_Scope, 21, /*->77980*/ // 2 children in Scope
/*77959*/         OPC_CheckChild0Type, MVT::v4i16,
/*77961*/         OPC_RecordChild1, // #1 = $Vm
/*77962*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*77964*/         OPC_EmitInteger, MVT::i32, 14, 
/*77967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77970*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77980*/       /*Scope*/ 21, /*->78002*/
/*77981*/         OPC_CheckChild0Type, MVT::v4f16,
/*77983*/         OPC_RecordChild1, // #1 = $Vm
/*77984*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77986*/         OPC_EmitInteger, MVT::i32, 14, 
/*77989*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77992*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*78002*/       0, /*End of Scope*/
/*78003*/     /*SwitchType*/ 46, MVT::v2i32,// ->78051
/*78005*/       OPC_Scope, 21, /*->78028*/ // 2 children in Scope
/*78007*/         OPC_CheckChild0Type, MVT::v2i32,
/*78009*/         OPC_RecordChild1, // #1 = $Vm
/*78010*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78012*/         OPC_EmitInteger, MVT::i32, 14, 
/*78015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78018*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78028*/       /*Scope*/ 21, /*->78050*/
/*78029*/         OPC_CheckChild0Type, MVT::v2f32,
/*78031*/         OPC_RecordChild1, // #1 = $Vm
/*78032*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78034*/         OPC_EmitInteger, MVT::i32, 14, 
/*78037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78040*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*78050*/       0, /*End of Scope*/
/*78051*/     /*SwitchType*/ 21, MVT::v16i8,// ->78074
/*78053*/       OPC_CheckChild0Type, MVT::v16i8,
/*78055*/       OPC_RecordChild1, // #1 = $Vm
/*78056*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78058*/       OPC_EmitInteger, MVT::i32, 14, 
/*78061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78064*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78074*/     /*SwitchType*/ 46, MVT::v8i16,// ->78122
/*78076*/       OPC_Scope, 21, /*->78099*/ // 2 children in Scope
/*78078*/         OPC_CheckChild0Type, MVT::v8i16,
/*78080*/         OPC_RecordChild1, // #1 = $Vm
/*78081*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78083*/         OPC_EmitInteger, MVT::i32, 14, 
/*78086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78089*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78099*/       /*Scope*/ 21, /*->78121*/
/*78100*/         OPC_CheckChild0Type, MVT::v8f16,
/*78102*/         OPC_RecordChild1, // #1 = $Vm
/*78103*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78105*/         OPC_EmitInteger, MVT::i32, 14, 
/*78108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78111*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*78121*/       0, /*End of Scope*/
/*78122*/     /*SwitchType*/ 46, MVT::v4i32,// ->78170
/*78124*/       OPC_Scope, 21, /*->78147*/ // 2 children in Scope
/*78126*/         OPC_CheckChild0Type, MVT::v4i32,
/*78128*/         OPC_RecordChild1, // #1 = $Vm
/*78129*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78131*/         OPC_EmitInteger, MVT::i32, 14, 
/*78134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78137*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78147*/       /*Scope*/ 21, /*->78169*/
/*78148*/         OPC_CheckChild0Type, MVT::v4f32,
/*78150*/         OPC_RecordChild1, // #1 = $Vm
/*78151*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78153*/         OPC_EmitInteger, MVT::i32, 14, 
/*78156*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78159*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*78169*/       0, /*End of Scope*/
/*78170*/     0, // EndSwitchType
/*78171*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCEQZ),// ->78396
/*78175*/     OPC_RecordChild0, // #0 = $Vm
/*78176*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->78198
/*78179*/       OPC_CheckChild0Type, MVT::v8i8,
/*78181*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78183*/       OPC_EmitInteger, MVT::i32, 14, 
/*78186*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78189*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*78198*/     /*SwitchType*/ 42, MVT::v4i16,// ->78242
/*78200*/       OPC_Scope, 19, /*->78221*/ // 2 children in Scope
/*78202*/         OPC_CheckChild0Type, MVT::v4i16,
/*78204*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78206*/         OPC_EmitInteger, MVT::i32, 14, 
/*78209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78212*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*78221*/       /*Scope*/ 19, /*->78241*/
/*78222*/         OPC_CheckChild0Type, MVT::v4f16,
/*78224*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78226*/         OPC_EmitInteger, MVT::i32, 14, 
/*78229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78232*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f16:v4i16 DPR:v4f16:$Vm)
/*78241*/       0, /*End of Scope*/
/*78242*/     /*SwitchType*/ 42, MVT::v2i32,// ->78286
/*78244*/       OPC_Scope, 19, /*->78265*/ // 2 children in Scope
/*78246*/         OPC_CheckChild0Type, MVT::v2i32,
/*78248*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78250*/         OPC_EmitInteger, MVT::i32, 14, 
/*78253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78256*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*78265*/       /*Scope*/ 19, /*->78285*/
/*78266*/         OPC_CheckChild0Type, MVT::v2f32,
/*78268*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78270*/         OPC_EmitInteger, MVT::i32, 14, 
/*78273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78276*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*78285*/       0, /*End of Scope*/
/*78286*/     /*SwitchType*/ 19, MVT::v16i8,// ->78307
/*78288*/       OPC_CheckChild0Type, MVT::v16i8,
/*78290*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78292*/       OPC_EmitInteger, MVT::i32, 14, 
/*78295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78298*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*78307*/     /*SwitchType*/ 42, MVT::v8i16,// ->78351
/*78309*/       OPC_Scope, 19, /*->78330*/ // 2 children in Scope
/*78311*/         OPC_CheckChild0Type, MVT::v8i16,
/*78313*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78315*/         OPC_EmitInteger, MVT::i32, 14, 
/*78318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78321*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*78330*/       /*Scope*/ 19, /*->78350*/
/*78331*/         OPC_CheckChild0Type, MVT::v8f16,
/*78333*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78335*/         OPC_EmitInteger, MVT::i32, 14, 
/*78338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78341*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8f16:v8i16 QPR:v8f16:$Vm)
/*78350*/       0, /*End of Scope*/
/*78351*/     /*SwitchType*/ 42, MVT::v4i32,// ->78395
/*78353*/       OPC_Scope, 19, /*->78374*/ // 2 children in Scope
/*78355*/         OPC_CheckChild0Type, MVT::v4i32,
/*78357*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78359*/         OPC_EmitInteger, MVT::i32, 14, 
/*78362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78365*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*78374*/       /*Scope*/ 19, /*->78394*/
/*78375*/         OPC_CheckChild0Type, MVT::v4f32,
/*78377*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78379*/         OPC_EmitInteger, MVT::i32, 14, 
/*78382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78385*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*78394*/       0, /*End of Scope*/
/*78395*/     0, // EndSwitchType
/*78396*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCGE),// ->78641
/*78400*/     OPC_RecordChild0, // #0 = $Vn
/*78401*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->78425
/*78404*/       OPC_CheckChild0Type, MVT::v8i8,
/*78406*/       OPC_RecordChild1, // #1 = $Vm
/*78407*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78409*/       OPC_EmitInteger, MVT::i32, 14, 
/*78412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78415*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78425*/     /*SwitchType*/ 46, MVT::v4i16,// ->78473
/*78427*/       OPC_Scope, 21, /*->78450*/ // 2 children in Scope
/*78429*/         OPC_CheckChild0Type, MVT::v4i16,
/*78431*/         OPC_RecordChild1, // #1 = $Vm
/*78432*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78434*/         OPC_EmitInteger, MVT::i32, 14, 
/*78437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78440*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78450*/       /*Scope*/ 21, /*->78472*/
/*78451*/         OPC_CheckChild0Type, MVT::v4f16,
/*78453*/         OPC_RecordChild1, // #1 = $Vm
/*78454*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78456*/         OPC_EmitInteger, MVT::i32, 14, 
/*78459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78462*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*78472*/       0, /*End of Scope*/
/*78473*/     /*SwitchType*/ 46, MVT::v2i32,// ->78521
/*78475*/       OPC_Scope, 21, /*->78498*/ // 2 children in Scope
/*78477*/         OPC_CheckChild0Type, MVT::v2i32,
/*78479*/         OPC_RecordChild1, // #1 = $Vm
/*78480*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78482*/         OPC_EmitInteger, MVT::i32, 14, 
/*78485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78488*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78498*/       /*Scope*/ 21, /*->78520*/
/*78499*/         OPC_CheckChild0Type, MVT::v2f32,
/*78501*/         OPC_RecordChild1, // #1 = $Vm
/*78502*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78504*/         OPC_EmitInteger, MVT::i32, 14, 
/*78507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78510*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*78520*/       0, /*End of Scope*/
/*78521*/     /*SwitchType*/ 21, MVT::v16i8,// ->78544
/*78523*/       OPC_CheckChild0Type, MVT::v16i8,
/*78525*/       OPC_RecordChild1, // #1 = $Vm
/*78526*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78528*/       OPC_EmitInteger, MVT::i32, 14, 
/*78531*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78534*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78544*/     /*SwitchType*/ 46, MVT::v8i16,// ->78592
/*78546*/       OPC_Scope, 21, /*->78569*/ // 2 children in Scope
/*78548*/         OPC_CheckChild0Type, MVT::v8i16,
/*78550*/         OPC_RecordChild1, // #1 = $Vm
/*78551*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78553*/         OPC_EmitInteger, MVT::i32, 14, 
/*78556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78559*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78569*/       /*Scope*/ 21, /*->78591*/
/*78570*/         OPC_CheckChild0Type, MVT::v8f16,
/*78572*/         OPC_RecordChild1, // #1 = $Vm
/*78573*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78575*/         OPC_EmitInteger, MVT::i32, 14, 
/*78578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78581*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*78591*/       0, /*End of Scope*/
/*78592*/     /*SwitchType*/ 46, MVT::v4i32,// ->78640
/*78594*/       OPC_Scope, 21, /*->78617*/ // 2 children in Scope
/*78596*/         OPC_CheckChild0Type, MVT::v4i32,
/*78598*/         OPC_RecordChild1, // #1 = $Vm
/*78599*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78601*/         OPC_EmitInteger, MVT::i32, 14, 
/*78604*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78607*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78617*/       /*Scope*/ 21, /*->78639*/
/*78618*/         OPC_CheckChild0Type, MVT::v4f32,
/*78620*/         OPC_RecordChild1, // #1 = $Vm
/*78621*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78623*/         OPC_EmitInteger, MVT::i32, 14, 
/*78626*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78629*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*78639*/       0, /*End of Scope*/
/*78640*/     0, // EndSwitchType
/*78641*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VCGEU),// ->78786
/*78645*/     OPC_RecordChild0, // #0 = $Vn
/*78646*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->78670
/*78649*/       OPC_CheckChild0Type, MVT::v8i8,
/*78651*/       OPC_RecordChild1, // #1 = $Vm
/*78652*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78654*/       OPC_EmitInteger, MVT::i32, 14, 
/*78657*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78660*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78670*/     /*SwitchType*/ 21, MVT::v4i16,// ->78693
/*78672*/       OPC_CheckChild0Type, MVT::v4i16,
/*78674*/       OPC_RecordChild1, // #1 = $Vm
/*78675*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78677*/       OPC_EmitInteger, MVT::i32, 14, 
/*78680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78683*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78693*/     /*SwitchType*/ 21, MVT::v2i32,// ->78716
/*78695*/       OPC_CheckChild0Type, MVT::v2i32,
/*78697*/       OPC_RecordChild1, // #1 = $Vm
/*78698*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78700*/       OPC_EmitInteger, MVT::i32, 14, 
/*78703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78706*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78716*/     /*SwitchType*/ 21, MVT::v16i8,// ->78739
/*78718*/       OPC_CheckChild0Type, MVT::v16i8,
/*78720*/       OPC_RecordChild1, // #1 = $Vm
/*78721*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78723*/       OPC_EmitInteger, MVT::i32, 14, 
/*78726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78729*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78739*/     /*SwitchType*/ 21, MVT::v8i16,// ->78762
/*78741*/       OPC_CheckChild0Type, MVT::v8i16,
/*78743*/       OPC_RecordChild1, // #1 = $Vm
/*78744*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78746*/       OPC_EmitInteger, MVT::i32, 14, 
/*78749*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78752*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78762*/     /*SwitchType*/ 21, MVT::v4i32,// ->78785
/*78764*/       OPC_CheckChild0Type, MVT::v4i32,
/*78766*/       OPC_RecordChild1, // #1 = $Vm
/*78767*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78769*/       OPC_EmitInteger, MVT::i32, 14, 
/*78772*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78775*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78785*/     0, // EndSwitchType
/*78786*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCGEZ),// ->79011
/*78790*/     OPC_RecordChild0, // #0 = $Vm
/*78791*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->78813
/*78794*/       OPC_CheckChild0Type, MVT::v8i8,
/*78796*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78798*/       OPC_EmitInteger, MVT::i32, 14, 
/*78801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78804*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*78813*/     /*SwitchType*/ 42, MVT::v4i16,// ->78857
/*78815*/       OPC_Scope, 19, /*->78836*/ // 2 children in Scope
/*78817*/         OPC_CheckChild0Type, MVT::v4i16,
/*78819*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78821*/         OPC_EmitInteger, MVT::i32, 14, 
/*78824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78827*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*78836*/       /*Scope*/ 19, /*->78856*/
/*78837*/         OPC_CheckChild0Type, MVT::v4f16,
/*78839*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78841*/         OPC_EmitInteger, MVT::i32, 14, 
/*78844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78847*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f16:v4i16 DPR:v4f16:$Vm)
/*78856*/       0, /*End of Scope*/
/*78857*/     /*SwitchType*/ 42, MVT::v2i32,// ->78901
/*78859*/       OPC_Scope, 19, /*->78880*/ // 2 children in Scope
/*78861*/         OPC_CheckChild0Type, MVT::v2i32,
/*78863*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78865*/         OPC_EmitInteger, MVT::i32, 14, 
/*78868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78871*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*78880*/       /*Scope*/ 19, /*->78900*/
/*78881*/         OPC_CheckChild0Type, MVT::v2f32,
/*78883*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78885*/         OPC_EmitInteger, MVT::i32, 14, 
/*78888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78891*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*78900*/       0, /*End of Scope*/
/*78901*/     /*SwitchType*/ 19, MVT::v16i8,// ->78922
/*78903*/       OPC_CheckChild0Type, MVT::v16i8,
/*78905*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78907*/       OPC_EmitInteger, MVT::i32, 14, 
/*78910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78913*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*78922*/     /*SwitchType*/ 42, MVT::v8i16,// ->78966
/*78924*/       OPC_Scope, 19, /*->78945*/ // 2 children in Scope
/*78926*/         OPC_CheckChild0Type, MVT::v8i16,
/*78928*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78930*/         OPC_EmitInteger, MVT::i32, 14, 
/*78933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78936*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*78945*/       /*Scope*/ 19, /*->78965*/
/*78946*/         OPC_CheckChild0Type, MVT::v8f16,
/*78948*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78950*/         OPC_EmitInteger, MVT::i32, 14, 
/*78953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78956*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8f16:v8i16 QPR:v8f16:$Vm)
/*78965*/       0, /*End of Scope*/
/*78966*/     /*SwitchType*/ 42, MVT::v4i32,// ->79010
/*78968*/       OPC_Scope, 19, /*->78989*/ // 2 children in Scope
/*78970*/         OPC_CheckChild0Type, MVT::v4i32,
/*78972*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78974*/         OPC_EmitInteger, MVT::i32, 14, 
/*78977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78980*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*78989*/       /*Scope*/ 19, /*->79009*/
/*78990*/         OPC_CheckChild0Type, MVT::v4f32,
/*78992*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*78994*/         OPC_EmitInteger, MVT::i32, 14, 
/*78997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79000*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*79009*/       0, /*End of Scope*/
/*79010*/     0, // EndSwitchType
/*79011*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCLEZ),// ->79236
/*79015*/     OPC_RecordChild0, // #0 = $Vm
/*79016*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->79038
/*79019*/       OPC_CheckChild0Type, MVT::v8i8,
/*79021*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79023*/       OPC_EmitInteger, MVT::i32, 14, 
/*79026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79029*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*79038*/     /*SwitchType*/ 42, MVT::v4i16,// ->79082
/*79040*/       OPC_Scope, 19, /*->79061*/ // 2 children in Scope
/*79042*/         OPC_CheckChild0Type, MVT::v4i16,
/*79044*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79046*/         OPC_EmitInteger, MVT::i32, 14, 
/*79049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79052*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*79061*/       /*Scope*/ 19, /*->79081*/
/*79062*/         OPC_CheckChild0Type, MVT::v4f16,
/*79064*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79066*/         OPC_EmitInteger, MVT::i32, 14, 
/*79069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79072*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f16:v4i16 DPR:v4f16:$Vm)
/*79081*/       0, /*End of Scope*/
/*79082*/     /*SwitchType*/ 42, MVT::v2i32,// ->79126
/*79084*/       OPC_Scope, 19, /*->79105*/ // 2 children in Scope
/*79086*/         OPC_CheckChild0Type, MVT::v2i32,
/*79088*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79090*/         OPC_EmitInteger, MVT::i32, 14, 
/*79093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79096*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*79105*/       /*Scope*/ 19, /*->79125*/
/*79106*/         OPC_CheckChild0Type, MVT::v2f32,
/*79108*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79110*/         OPC_EmitInteger, MVT::i32, 14, 
/*79113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79116*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*79125*/       0, /*End of Scope*/
/*79126*/     /*SwitchType*/ 19, MVT::v16i8,// ->79147
/*79128*/       OPC_CheckChild0Type, MVT::v16i8,
/*79130*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79132*/       OPC_EmitInteger, MVT::i32, 14, 
/*79135*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79138*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*79147*/     /*SwitchType*/ 42, MVT::v8i16,// ->79191
/*79149*/       OPC_Scope, 19, /*->79170*/ // 2 children in Scope
/*79151*/         OPC_CheckChild0Type, MVT::v8i16,
/*79153*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79155*/         OPC_EmitInteger, MVT::i32, 14, 
/*79158*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79161*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*79170*/       /*Scope*/ 19, /*->79190*/
/*79171*/         OPC_CheckChild0Type, MVT::v8f16,
/*79173*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79175*/         OPC_EmitInteger, MVT::i32, 14, 
/*79178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79181*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8f16:v8i16 QPR:v8f16:$Vm)
/*79190*/       0, /*End of Scope*/
/*79191*/     /*SwitchType*/ 42, MVT::v4i32,// ->79235
/*79193*/       OPC_Scope, 19, /*->79214*/ // 2 children in Scope
/*79195*/         OPC_CheckChild0Type, MVT::v4i32,
/*79197*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79199*/         OPC_EmitInteger, MVT::i32, 14, 
/*79202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79205*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*79214*/       /*Scope*/ 19, /*->79234*/
/*79215*/         OPC_CheckChild0Type, MVT::v4f32,
/*79217*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79219*/         OPC_EmitInteger, MVT::i32, 14, 
/*79222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79225*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*79234*/       0, /*End of Scope*/
/*79235*/     0, // EndSwitchType
/*79236*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCGT),// ->79481
/*79240*/     OPC_RecordChild0, // #0 = $Vn
/*79241*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->79265
/*79244*/       OPC_CheckChild0Type, MVT::v8i8,
/*79246*/       OPC_RecordChild1, // #1 = $Vm
/*79247*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79249*/       OPC_EmitInteger, MVT::i32, 14, 
/*79252*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79255*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79265*/     /*SwitchType*/ 46, MVT::v4i16,// ->79313
/*79267*/       OPC_Scope, 21, /*->79290*/ // 2 children in Scope
/*79269*/         OPC_CheckChild0Type, MVT::v4i16,
/*79271*/         OPC_RecordChild1, // #1 = $Vm
/*79272*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79274*/         OPC_EmitInteger, MVT::i32, 14, 
/*79277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79280*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79290*/       /*Scope*/ 21, /*->79312*/
/*79291*/         OPC_CheckChild0Type, MVT::v4f16,
/*79293*/         OPC_RecordChild1, // #1 = $Vm
/*79294*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79296*/         OPC_EmitInteger, MVT::i32, 14, 
/*79299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79302*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGThd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*79312*/       0, /*End of Scope*/
/*79313*/     /*SwitchType*/ 46, MVT::v2i32,// ->79361
/*79315*/       OPC_Scope, 21, /*->79338*/ // 2 children in Scope
/*79317*/         OPC_CheckChild0Type, MVT::v2i32,
/*79319*/         OPC_RecordChild1, // #1 = $Vm
/*79320*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79322*/         OPC_EmitInteger, MVT::i32, 14, 
/*79325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79328*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79338*/       /*Scope*/ 21, /*->79360*/
/*79339*/         OPC_CheckChild0Type, MVT::v2f32,
/*79341*/         OPC_RecordChild1, // #1 = $Vm
/*79342*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79344*/         OPC_EmitInteger, MVT::i32, 14, 
/*79347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79350*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*79360*/       0, /*End of Scope*/
/*79361*/     /*SwitchType*/ 21, MVT::v16i8,// ->79384
/*79363*/       OPC_CheckChild0Type, MVT::v16i8,
/*79365*/       OPC_RecordChild1, // #1 = $Vm
/*79366*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79368*/       OPC_EmitInteger, MVT::i32, 14, 
/*79371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79374*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79384*/     /*SwitchType*/ 46, MVT::v8i16,// ->79432
/*79386*/       OPC_Scope, 21, /*->79409*/ // 2 children in Scope
/*79388*/         OPC_CheckChild0Type, MVT::v8i16,
/*79390*/         OPC_RecordChild1, // #1 = $Vm
/*79391*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79393*/         OPC_EmitInteger, MVT::i32, 14, 
/*79396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79399*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79409*/       /*Scope*/ 21, /*->79431*/
/*79410*/         OPC_CheckChild0Type, MVT::v8f16,
/*79412*/         OPC_RecordChild1, // #1 = $Vm
/*79413*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79415*/         OPC_EmitInteger, MVT::i32, 14, 
/*79418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79421*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGThq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGThq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*79431*/       0, /*End of Scope*/
/*79432*/     /*SwitchType*/ 46, MVT::v4i32,// ->79480
/*79434*/       OPC_Scope, 21, /*->79457*/ // 2 children in Scope
/*79436*/         OPC_CheckChild0Type, MVT::v4i32,
/*79438*/         OPC_RecordChild1, // #1 = $Vm
/*79439*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79441*/         OPC_EmitInteger, MVT::i32, 14, 
/*79444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79447*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79457*/       /*Scope*/ 21, /*->79479*/
/*79458*/         OPC_CheckChild0Type, MVT::v4f32,
/*79460*/         OPC_RecordChild1, // #1 = $Vm
/*79461*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79463*/         OPC_EmitInteger, MVT::i32, 14, 
/*79466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79469*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*79479*/       0, /*End of Scope*/
/*79480*/     0, // EndSwitchType
/*79481*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VCGTU),// ->79626
/*79485*/     OPC_RecordChild0, // #0 = $Vn
/*79486*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->79510
/*79489*/       OPC_CheckChild0Type, MVT::v8i8,
/*79491*/       OPC_RecordChild1, // #1 = $Vm
/*79492*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79494*/       OPC_EmitInteger, MVT::i32, 14, 
/*79497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79500*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79510*/     /*SwitchType*/ 21, MVT::v4i16,// ->79533
/*79512*/       OPC_CheckChild0Type, MVT::v4i16,
/*79514*/       OPC_RecordChild1, // #1 = $Vm
/*79515*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79517*/       OPC_EmitInteger, MVT::i32, 14, 
/*79520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79523*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79533*/     /*SwitchType*/ 21, MVT::v2i32,// ->79556
/*79535*/       OPC_CheckChild0Type, MVT::v2i32,
/*79537*/       OPC_RecordChild1, // #1 = $Vm
/*79538*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79540*/       OPC_EmitInteger, MVT::i32, 14, 
/*79543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79546*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79556*/     /*SwitchType*/ 21, MVT::v16i8,// ->79579
/*79558*/       OPC_CheckChild0Type, MVT::v16i8,
/*79560*/       OPC_RecordChild1, // #1 = $Vm
/*79561*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79563*/       OPC_EmitInteger, MVT::i32, 14, 
/*79566*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79569*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79579*/     /*SwitchType*/ 21, MVT::v8i16,// ->79602
/*79581*/       OPC_CheckChild0Type, MVT::v8i16,
/*79583*/       OPC_RecordChild1, // #1 = $Vm
/*79584*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79586*/       OPC_EmitInteger, MVT::i32, 14, 
/*79589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79592*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79602*/     /*SwitchType*/ 21, MVT::v4i32,// ->79625
/*79604*/       OPC_CheckChild0Type, MVT::v4i32,
/*79606*/       OPC_RecordChild1, // #1 = $Vm
/*79607*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79609*/       OPC_EmitInteger, MVT::i32, 14, 
/*79612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79615*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79625*/     0, // EndSwitchType
/*79626*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCGTZ),// ->79851
/*79630*/     OPC_RecordChild0, // #0 = $Vm
/*79631*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->79653
/*79634*/       OPC_CheckChild0Type, MVT::v8i8,
/*79636*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79638*/       OPC_EmitInteger, MVT::i32, 14, 
/*79641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79644*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*79653*/     /*SwitchType*/ 42, MVT::v4i16,// ->79697
/*79655*/       OPC_Scope, 19, /*->79676*/ // 2 children in Scope
/*79657*/         OPC_CheckChild0Type, MVT::v4i16,
/*79659*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79661*/         OPC_EmitInteger, MVT::i32, 14, 
/*79664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79667*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*79676*/       /*Scope*/ 19, /*->79696*/
/*79677*/         OPC_CheckChild0Type, MVT::v4f16,
/*79679*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79681*/         OPC_EmitInteger, MVT::i32, 14, 
/*79684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79687*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f16:v4i16 DPR:v4f16:$Vm)
/*79696*/       0, /*End of Scope*/
/*79697*/     /*SwitchType*/ 42, MVT::v2i32,// ->79741
/*79699*/       OPC_Scope, 19, /*->79720*/ // 2 children in Scope
/*79701*/         OPC_CheckChild0Type, MVT::v2i32,
/*79703*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79705*/         OPC_EmitInteger, MVT::i32, 14, 
/*79708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79711*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*79720*/       /*Scope*/ 19, /*->79740*/
/*79721*/         OPC_CheckChild0Type, MVT::v2f32,
/*79723*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79725*/         OPC_EmitInteger, MVT::i32, 14, 
/*79728*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79731*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*79740*/       0, /*End of Scope*/
/*79741*/     /*SwitchType*/ 19, MVT::v16i8,// ->79762
/*79743*/       OPC_CheckChild0Type, MVT::v16i8,
/*79745*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79747*/       OPC_EmitInteger, MVT::i32, 14, 
/*79750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79753*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*79762*/     /*SwitchType*/ 42, MVT::v8i16,// ->79806
/*79764*/       OPC_Scope, 19, /*->79785*/ // 2 children in Scope
/*79766*/         OPC_CheckChild0Type, MVT::v8i16,
/*79768*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79770*/         OPC_EmitInteger, MVT::i32, 14, 
/*79773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79776*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*79785*/       /*Scope*/ 19, /*->79805*/
/*79786*/         OPC_CheckChild0Type, MVT::v8f16,
/*79788*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79790*/         OPC_EmitInteger, MVT::i32, 14, 
/*79793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79796*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8f16:v8i16 QPR:v8f16:$Vm)
/*79805*/       0, /*End of Scope*/
/*79806*/     /*SwitchType*/ 42, MVT::v4i32,// ->79850
/*79808*/       OPC_Scope, 19, /*->79829*/ // 2 children in Scope
/*79810*/         OPC_CheckChild0Type, MVT::v4i32,
/*79812*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79814*/         OPC_EmitInteger, MVT::i32, 14, 
/*79817*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79820*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*79829*/       /*Scope*/ 19, /*->79849*/
/*79830*/         OPC_CheckChild0Type, MVT::v4f32,
/*79832*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79834*/         OPC_EmitInteger, MVT::i32, 14, 
/*79837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79840*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*79849*/       0, /*End of Scope*/
/*79850*/     0, // EndSwitchType
/*79851*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCLTZ),// ->80076
/*79855*/     OPC_RecordChild0, // #0 = $Vm
/*79856*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->79878
/*79859*/       OPC_CheckChild0Type, MVT::v8i8,
/*79861*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79863*/       OPC_EmitInteger, MVT::i32, 14, 
/*79866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79869*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*79878*/     /*SwitchType*/ 42, MVT::v4i16,// ->79922
/*79880*/       OPC_Scope, 19, /*->79901*/ // 2 children in Scope
/*79882*/         OPC_CheckChild0Type, MVT::v4i16,
/*79884*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79886*/         OPC_EmitInteger, MVT::i32, 14, 
/*79889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79892*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*79901*/       /*Scope*/ 19, /*->79921*/
/*79902*/         OPC_CheckChild0Type, MVT::v4f16,
/*79904*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79906*/         OPC_EmitInteger, MVT::i32, 14, 
/*79909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79912*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f16:v4i16 DPR:v4f16:$Vm)
/*79921*/       0, /*End of Scope*/
/*79922*/     /*SwitchType*/ 42, MVT::v2i32,// ->79966
/*79924*/       OPC_Scope, 19, /*->79945*/ // 2 children in Scope
/*79926*/         OPC_CheckChild0Type, MVT::v2i32,
/*79928*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79930*/         OPC_EmitInteger, MVT::i32, 14, 
/*79933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79936*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*79945*/       /*Scope*/ 19, /*->79965*/
/*79946*/         OPC_CheckChild0Type, MVT::v2f32,
/*79948*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79950*/         OPC_EmitInteger, MVT::i32, 14, 
/*79953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79956*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*79965*/       0, /*End of Scope*/
/*79966*/     /*SwitchType*/ 19, MVT::v16i8,// ->79987
/*79968*/       OPC_CheckChild0Type, MVT::v16i8,
/*79970*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79972*/       OPC_EmitInteger, MVT::i32, 14, 
/*79975*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79978*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*79987*/     /*SwitchType*/ 42, MVT::v8i16,// ->80031
/*79989*/       OPC_Scope, 19, /*->80010*/ // 2 children in Scope
/*79991*/         OPC_CheckChild0Type, MVT::v8i16,
/*79993*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*79995*/         OPC_EmitInteger, MVT::i32, 14, 
/*79998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80001*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*80010*/       /*Scope*/ 19, /*->80030*/
/*80011*/         OPC_CheckChild0Type, MVT::v8f16,
/*80013*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*80015*/         OPC_EmitInteger, MVT::i32, 14, 
/*80018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80021*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8f16:v8i16 QPR:v8f16:$Vm)
/*80030*/       0, /*End of Scope*/
/*80031*/     /*SwitchType*/ 42, MVT::v4i32,// ->80075
/*80033*/       OPC_Scope, 19, /*->80054*/ // 2 children in Scope
/*80035*/         OPC_CheckChild0Type, MVT::v4i32,
/*80037*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80039*/         OPC_EmitInteger, MVT::i32, 14, 
/*80042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80045*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*80054*/       /*Scope*/ 19, /*->80074*/
/*80055*/         OPC_CheckChild0Type, MVT::v4f32,
/*80057*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80059*/         OPC_EmitInteger, MVT::i32, 14, 
/*80062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80065*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*80074*/       0, /*End of Scope*/
/*80075*/     0, // EndSwitchType
/*80076*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VTST),// ->80221
/*80080*/     OPC_RecordChild0, // #0 = $Vn
/*80081*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->80105
/*80084*/       OPC_CheckChild0Type, MVT::v8i8,
/*80086*/       OPC_RecordChild1, // #1 = $Vm
/*80087*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80089*/       OPC_EmitInteger, MVT::i32, 14, 
/*80092*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80095*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80105*/     /*SwitchType*/ 21, MVT::v4i16,// ->80128
/*80107*/       OPC_CheckChild0Type, MVT::v4i16,
/*80109*/       OPC_RecordChild1, // #1 = $Vm
/*80110*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80112*/       OPC_EmitInteger, MVT::i32, 14, 
/*80115*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80118*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80128*/     /*SwitchType*/ 21, MVT::v2i32,// ->80151
/*80130*/       OPC_CheckChild0Type, MVT::v2i32,
/*80132*/       OPC_RecordChild1, // #1 = $Vm
/*80133*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80135*/       OPC_EmitInteger, MVT::i32, 14, 
/*80138*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80141*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80151*/     /*SwitchType*/ 21, MVT::v16i8,// ->80174
/*80153*/       OPC_CheckChild0Type, MVT::v16i8,
/*80155*/       OPC_RecordChild1, // #1 = $Vm
/*80156*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80158*/       OPC_EmitInteger, MVT::i32, 14, 
/*80161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80164*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80174*/     /*SwitchType*/ 21, MVT::v8i16,// ->80197
/*80176*/       OPC_CheckChild0Type, MVT::v8i16,
/*80178*/       OPC_RecordChild1, // #1 = $Vm
/*80179*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80181*/       OPC_EmitInteger, MVT::i32, 14, 
/*80184*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80187*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80197*/     /*SwitchType*/ 21, MVT::v4i32,// ->80220
/*80199*/       OPC_CheckChild0Type, MVT::v4i32,
/*80201*/       OPC_RecordChild1, // #1 = $Vm
/*80202*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80204*/       OPC_EmitInteger, MVT::i32, 14, 
/*80207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80210*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80220*/     0, // EndSwitchType
/*80221*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::VBSL),// ->80271
/*80224*/     OPC_RecordChild0, // #0 = $src1
/*80225*/     OPC_RecordChild1, // #1 = $Vn
/*80226*/     OPC_RecordChild2, // #2 = $Vm
/*80227*/     OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->80249
/*80230*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80232*/       OPC_EmitInteger, MVT::i32, 14, 
/*80235*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80238*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80249*/     /*SwitchType*/ 19, MVT::v4i32,// ->80270
/*80251*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80253*/       OPC_EmitInteger, MVT::i32, 14, 
/*80256*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80259*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80270*/     0, // EndSwitchType
/*80271*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::SMAX),// ->80398
/*80274*/     OPC_RecordChild0, // #0 = $Vn
/*80275*/     OPC_RecordChild1, // #1 = $Vm
/*80276*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->80297
/*80279*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80281*/       OPC_EmitInteger, MVT::i32, 14, 
/*80284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80287*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80297*/     /*SwitchType*/ 18, MVT::v2i32,// ->80317
/*80299*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80301*/       OPC_EmitInteger, MVT::i32, 14, 
/*80304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80307*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80317*/     /*SwitchType*/ 18, MVT::v8i16,// ->80337
/*80319*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80321*/       OPC_EmitInteger, MVT::i32, 14, 
/*80324*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80327*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80337*/     /*SwitchType*/ 18, MVT::v4i32,// ->80357
/*80339*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80341*/       OPC_EmitInteger, MVT::i32, 14, 
/*80344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80347*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80357*/     /*SwitchType*/ 18, MVT::v8i8,// ->80377
/*80359*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80361*/       OPC_EmitInteger, MVT::i32, 14, 
/*80364*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80367*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80377*/     /*SwitchType*/ 18, MVT::v16i8,// ->80397
/*80379*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80381*/       OPC_EmitInteger, MVT::i32, 14, 
/*80384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80387*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80397*/     0, // EndSwitchType
/*80398*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::UMAX),// ->80525
/*80401*/     OPC_RecordChild0, // #0 = $Vn
/*80402*/     OPC_RecordChild1, // #1 = $Vm
/*80403*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->80424
/*80406*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80408*/       OPC_EmitInteger, MVT::i32, 14, 
/*80411*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80414*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80424*/     /*SwitchType*/ 18, MVT::v2i32,// ->80444
/*80426*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80428*/       OPC_EmitInteger, MVT::i32, 14, 
/*80431*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80434*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80444*/     /*SwitchType*/ 18, MVT::v8i16,// ->80464
/*80446*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80448*/       OPC_EmitInteger, MVT::i32, 14, 
/*80451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80454*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80464*/     /*SwitchType*/ 18, MVT::v4i32,// ->80484
/*80466*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80468*/       OPC_EmitInteger, MVT::i32, 14, 
/*80471*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80474*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80484*/     /*SwitchType*/ 18, MVT::v8i8,// ->80504
/*80486*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80488*/       OPC_EmitInteger, MVT::i32, 14, 
/*80491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80494*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80504*/     /*SwitchType*/ 18, MVT::v16i8,// ->80524
/*80506*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80508*/       OPC_EmitInteger, MVT::i32, 14, 
/*80511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80514*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80524*/     0, // EndSwitchType
/*80525*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::SMIN),// ->80652
/*80528*/     OPC_RecordChild0, // #0 = $Vn
/*80529*/     OPC_RecordChild1, // #1 = $Vm
/*80530*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->80551
/*80533*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80535*/       OPC_EmitInteger, MVT::i32, 14, 
/*80538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80541*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80551*/     /*SwitchType*/ 18, MVT::v2i32,// ->80571
/*80553*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80555*/       OPC_EmitInteger, MVT::i32, 14, 
/*80558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80561*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80571*/     /*SwitchType*/ 18, MVT::v8i16,// ->80591
/*80573*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80575*/       OPC_EmitInteger, MVT::i32, 14, 
/*80578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80581*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80591*/     /*SwitchType*/ 18, MVT::v4i32,// ->80611
/*80593*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80595*/       OPC_EmitInteger, MVT::i32, 14, 
/*80598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80601*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80611*/     /*SwitchType*/ 18, MVT::v8i8,// ->80631
/*80613*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80615*/       OPC_EmitInteger, MVT::i32, 14, 
/*80618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80621*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80631*/     /*SwitchType*/ 18, MVT::v16i8,// ->80651
/*80633*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80635*/       OPC_EmitInteger, MVT::i32, 14, 
/*80638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80641*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80651*/     0, // EndSwitchType
/*80652*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::UMIN),// ->80779
/*80655*/     OPC_RecordChild0, // #0 = $Vn
/*80656*/     OPC_RecordChild1, // #1 = $Vm
/*80657*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->80678
/*80660*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80662*/       OPC_EmitInteger, MVT::i32, 14, 
/*80665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80668*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*80678*/     /*SwitchType*/ 18, MVT::v2i32,// ->80698
/*80680*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80682*/       OPC_EmitInteger, MVT::i32, 14, 
/*80685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80688*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*80698*/     /*SwitchType*/ 18, MVT::v8i16,// ->80718
/*80700*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80702*/       OPC_EmitInteger, MVT::i32, 14, 
/*80705*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80708*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*80718*/     /*SwitchType*/ 18, MVT::v4i32,// ->80738
/*80720*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80722*/       OPC_EmitInteger, MVT::i32, 14, 
/*80725*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80728*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*80738*/     /*SwitchType*/ 18, MVT::v8i8,// ->80758
/*80740*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80742*/       OPC_EmitInteger, MVT::i32, 14, 
/*80745*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80748*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*80758*/     /*SwitchType*/ 18, MVT::v16i8,// ->80778
/*80760*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80762*/       OPC_EmitInteger, MVT::i32, 14, 
/*80765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80768*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*80778*/     0, // EndSwitchType
/*80779*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::CTPOP),// ->80823
/*80782*/     OPC_RecordChild0, // #0 = $Vm
/*80783*/     OPC_SwitchType /*2 cases */, 17, MVT::v8i8,// ->80803
/*80786*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80788*/       OPC_EmitInteger, MVT::i32, 14, 
/*80791*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80794*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCNTd), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*80803*/     /*SwitchType*/ 17, MVT::v16i8,// ->80822
/*80805*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80807*/       OPC_EmitInteger, MVT::i32, 14, 
/*80810*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80813*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCNTq), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*80822*/     0, // EndSwitchType
/*80823*/   /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SIGN_EXTEND),// ->80886
/*80826*/     OPC_RecordChild0, // #0 = $Vm
/*80827*/     OPC_SwitchType /*3 cases */, 17, MVT::v8i16,// ->80847
/*80830*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80832*/       OPC_EmitInteger, MVT::i32, 14, 
/*80835*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80838*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*80847*/     /*SwitchType*/ 17, MVT::v4i32,// ->80866
/*80849*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80851*/       OPC_EmitInteger, MVT::i32, 14, 
/*80854*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80857*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*80866*/     /*SwitchType*/ 17, MVT::v2i64,// ->80885
/*80868*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80870*/       OPC_EmitInteger, MVT::i32, 14, 
/*80873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80876*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*80885*/     0, // EndSwitchType
/*80886*/   /*SwitchOpcode*/ 54, TARGET_VAL(ISD::ANY_EXTEND),// ->80943
/*80889*/     OPC_RecordChild0, // #0 = $Vm
/*80890*/     OPC_SwitchType /*3 cases */, 15, MVT::v8i16,// ->80908
/*80893*/       OPC_EmitInteger, MVT::i32, 14, 
/*80896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80899*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*80908*/     /*SwitchType*/ 15, MVT::v4i32,// ->80925
/*80910*/       OPC_EmitInteger, MVT::i32, 14, 
/*80913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80916*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*80925*/     /*SwitchType*/ 15, MVT::v2i64,// ->80942
/*80927*/       OPC_EmitInteger, MVT::i32, 14, 
/*80930*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80933*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*80942*/     0, // EndSwitchType
/*80943*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ARMISD::VREV64),// ->81098
/*80947*/     OPC_RecordChild0, // #0 = $Vm
/*80948*/     OPC_SwitchType /*8 cases */, 17, MVT::v8i8,// ->80968
/*80951*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80953*/       OPC_EmitInteger, MVT::i32, 14, 
/*80956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80959*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*80968*/     /*SwitchType*/ 17, MVT::v4i16,// ->80987
/*80970*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80972*/       OPC_EmitInteger, MVT::i32, 14, 
/*80975*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80978*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*80987*/     /*SwitchType*/ 17, MVT::v2i32,// ->81006
/*80989*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*80991*/       OPC_EmitInteger, MVT::i32, 14, 
/*80994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80997*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*81006*/     /*SwitchType*/ 17, MVT::v16i8,// ->81025
/*81008*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81010*/       OPC_EmitInteger, MVT::i32, 14, 
/*81013*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81016*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*81025*/     /*SwitchType*/ 17, MVT::v8i16,// ->81044
/*81027*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81029*/       OPC_EmitInteger, MVT::i32, 14, 
/*81032*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81035*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*81044*/     /*SwitchType*/ 17, MVT::v4i32,// ->81063
/*81046*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81048*/       OPC_EmitInteger, MVT::i32, 14, 
/*81051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81054*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*81063*/     /*SwitchType*/ 15, MVT::v2f32,// ->81080
/*81065*/       OPC_EmitInteger, MVT::i32, 14, 
/*81068*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81071*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                    MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*81080*/     /*SwitchType*/ 15, MVT::v4f32,// ->81097
/*81082*/       OPC_EmitInteger, MVT::i32, 14, 
/*81085*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81088*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*81097*/     0, // EndSwitchType
/*81098*/   /*SwitchOpcode*/ 79, TARGET_VAL(ARMISD::VREV32),// ->81180
/*81101*/     OPC_RecordChild0, // #0 = $Vm
/*81102*/     OPC_SwitchType /*4 cases */, 17, MVT::v8i8,// ->81122
/*81105*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81107*/       OPC_EmitInteger, MVT::i32, 14, 
/*81110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81113*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*81122*/     /*SwitchType*/ 17, MVT::v4i16,// ->81141
/*81124*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81126*/       OPC_EmitInteger, MVT::i32, 14, 
/*81129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81132*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*81141*/     /*SwitchType*/ 17, MVT::v16i8,// ->81160
/*81143*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81145*/       OPC_EmitInteger, MVT::i32, 14, 
/*81148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81151*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*81160*/     /*SwitchType*/ 17, MVT::v8i16,// ->81179
/*81162*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81164*/       OPC_EmitInteger, MVT::i32, 14, 
/*81167*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81170*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*81179*/     0, // EndSwitchType
/*81180*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::VREV16),// ->81224
/*81183*/     OPC_RecordChild0, // #0 = $Vm
/*81184*/     OPC_SwitchType /*2 cases */, 17, MVT::v8i8,// ->81204
/*81187*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81189*/       OPC_EmitInteger, MVT::i32, 14, 
/*81192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81195*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*81204*/     /*SwitchType*/ 17, MVT::v16i8,// ->81223
/*81206*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81208*/       OPC_EmitInteger, MVT::i32, 14, 
/*81211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81214*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*81223*/     0, // EndSwitchType
/*81224*/   /*SwitchOpcode*/ 114, TARGET_VAL(ISD::CONCAT_VECTORS),// ->81341
/*81227*/     OPC_RecordChild0, // #0 = $Dn
/*81228*/     OPC_RecordChild1, // #1 = $Dm
/*81229*/     OPC_SwitchType /*5 cases */, 20, MVT::v2i64,// ->81252
/*81232*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*81235*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81238*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*81241*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v2i64 DPR:v1i64:$Dn, DPR:v1i64:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v2i64 QPR:i32, DPR:v1i64:$Dn, dsub_0:i32, DPR:v1i64:$Dm, dsub_1:i32)
/*81252*/     /*SwitchType*/ 20, MVT::v4i32,// ->81274
/*81254*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*81257*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81260*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*81263*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v4i32 DPR:v2i32:$Dn, DPR:v2i32:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v4i32 QPR:i32, DPR:v2i32:$Dn, dsub_0:i32, DPR:v2i32:$Dm, dsub_1:i32)
/*81274*/     /*SwitchType*/ 20, MVT::v8i16,// ->81296
/*81276*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*81279*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81282*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*81285*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v8i16 DPR:v4i16:$Dn, DPR:v4i16:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v8i16 QPR:i32, DPR:v4i16:$Dn, dsub_0:i32, DPR:v4i16:$Dm, dsub_1:i32)
/*81296*/     /*SwitchType*/ 20, MVT::v16i8,// ->81318
/*81298*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*81301*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81304*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*81307*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v16i8 DPR:v8i8:$Dn, DPR:v8i8:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v16i8 QPR:i32, DPR:v8i8:$Dn, dsub_0:i32, DPR:v8i8:$Dm, dsub_1:i32)
/*81318*/     /*SwitchType*/ 20, MVT::v4f32,// ->81340
/*81320*/       OPC_EmitInteger, MVT::i32, ARM::QPRRegClassID,
/*81323*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81326*/       OPC_EmitInteger, MVT::i32, ARM::dsub_1,
/*81329*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::REG_SEQUENCE), 0,
                    MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 1, 4, 
                // Src: (concat_vectors:v4f32 DPR:v2f32:$Dn, DPR:v2f32:$Dm) - Complexity = 3
                // Dst: (REG_SEQUENCE:v4f32 QPR:i32, DPR:v2f32:$Dn, dsub_0:i32, DPR:v2f32:$Dm, dsub_1:i32)
/*81340*/     0, // EndSwitchType
/*81341*/   /*SwitchOpcode*/ 43|128,2/*299*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->81644
/*81345*/     OPC_RecordChild0, // #0 = $src
/*81346*/     OPC_Scope, 98|128,1/*226*/, /*->81575*/ // 3 children in Scope
/*81349*/       OPC_CheckChild0Type, MVT::i32,
/*81351*/       OPC_SwitchType /*6 cases */, 26, MVT::v8i8,// ->81380
/*81354*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*81360*/         OPC_EmitInteger, MVT::i32, 0, 
/*81363*/         OPC_EmitInteger, MVT::i32, 14, 
/*81366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81369*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi8), 0,
                      MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*81380*/       /*SwitchType*/ 26, MVT::v4i16,// ->81408
/*81382*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*81388*/         OPC_EmitInteger, MVT::i32, 0, 
/*81391*/         OPC_EmitInteger, MVT::i32, 14, 
/*81394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81397*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi16), 0,
                      MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*81408*/       /*SwitchType*/ 26, MVT::v2i32,// ->81436
/*81410*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*81416*/         OPC_EmitInteger, MVT::i32, 0, 
/*81419*/         OPC_EmitInteger, MVT::i32, 14, 
/*81422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81425*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*81436*/       /*SwitchType*/ 44, MVT::v16i8,// ->81482
/*81438*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*81444*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*81450*/         OPC_EmitInteger, MVT::i32, 0, 
/*81453*/         OPC_EmitInteger, MVT::i32, 14, 
/*81456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81459*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi8), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*81470*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81473*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*81482*/       /*SwitchType*/ 44, MVT::v8i16,// ->81528
/*81484*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*81490*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*81496*/         OPC_EmitInteger, MVT::i32, 0, 
/*81499*/         OPC_EmitInteger, MVT::i32, 14, 
/*81502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81505*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi16), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*81516*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81519*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*81528*/       /*SwitchType*/ 44, MVT::v4i32,// ->81574
/*81530*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*81536*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*81542*/         OPC_EmitInteger, MVT::i32, 0, 
/*81545*/         OPC_EmitInteger, MVT::i32, 14, 
/*81548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81551*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*81562*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81565*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*81574*/       0, // EndSwitchType
/*81575*/     /*Scope*/ 44, /*->81620*/
/*81576*/       OPC_CheckChild0Type, MVT::f32,
/*81578*/       OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->81599
/*81581*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*81587*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*81590*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*81599*/       /*SwitchType*/ 18, MVT::v4f32,// ->81619
/*81601*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*81607*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*81610*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*81619*/       0, // EndSwitchType
/*81620*/     /*Scope*/ 22, /*->81643*/
/*81621*/       OPC_CheckChild0Type, MVT::f64,
/*81623*/       OPC_CheckType, MVT::v2f64,
/*81625*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*81631*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*81634*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*81643*/     0, /*End of Scope*/
/*81644*/   /*SwitchOpcode*/ 46, TARGET_VAL(ARMISD::VMOVFPIMM),// ->81693
/*81647*/     OPC_RecordChild0, // #0 = $SIMM
/*81648*/     OPC_MoveChild0,
/*81649*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*81652*/     OPC_MoveParent,
/*81653*/     OPC_SwitchType /*2 cases */, 17, MVT::v2f32,// ->81673
/*81656*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81658*/       OPC_EmitInteger, MVT::i32, 14, 
/*81661*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81664*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2f32), 0,
                    MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*81673*/     /*SwitchType*/ 17, MVT::v4f32,// ->81692
/*81675*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasNEON())
/*81677*/       OPC_EmitInteger, MVT::i32, 14, 
/*81680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*81683*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4f32), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*81692*/     0, // EndSwitchType
/*81693*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 81695 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 765
  // #OPC_RecordNode                     = 50
  // #OPC_RecordChild                    = 2286
  // #OPC_RecordMemRef                   = 13
  // #OPC_CaptureGlueInput               = 12
  // #OPC_MoveChild                      = 1347
  // #OPC_MoveParent                     = 1957
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 157
  // #OPC_CheckPatternPredicate          = 2379
  // #OPC_CheckPredicate                 = 811
  // #OPC_CheckOpcode                    = 1203
  // #OPC_SwitchOpcode                   = 67
  // #OPC_CheckType                      = 1088
  // #OPC_SwitchType                     = 270
  // #OPC_CheckChildType                 = 1357
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 358
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 44
  // #OPC_CheckComplexPat                = 476
  // #OPC_CheckAndImm                    = 82
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2592
  // #OPC_EmitStringInteger              = 212
  // #OPC_EmitRegister                   = 2656
  // #OPC_EmitConvertToTarget            = 829
  // #OPC_EmitMergeInputChains           = 457
  // #OPC_EmitCopyToReg                  = 24
  // #OPC_EmitNode                       = 518
  // #OPC_EmitNodeXForm                  = 221
  // #OPC_CompleteMatch                  = 97
  // #OPC_MorphNodeTo                    = 2567

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb());
  case 1: return (Subtarget->isThumb2());
  case 2: return (Subtarget->hasDSP()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (Subtarget->hasNEON());
  case 8: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 9: return (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 10: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 11: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 12: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 13: return (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb());
  case 14: return (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 15: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2());
  case 16: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2());
  case 17: return (Subtarget->hasVFP2());
  case 18: return (MF->getDataLayout().isLittleEndian());
  case 19: return (MF->getDataLayout().isBigEndian());
  case 20: return (!Subtarget->isThumb()) && (!Subtarget->hasV8Ops());
  case 21: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 22: return (Subtarget->isThumb()) && (Subtarget->isTargetWindows());
  case 23: return (Subtarget->isThumb());
  case 24: return (Subtarget->hasV6MOps()) && (Subtarget->isThumb());
  case 25: return (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 26: return (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb());
  case 27: return (Subtarget->hasDataBarrier()) && (Subtarget->isThumb());
  case 28: return (Subtarget->hasV6KOps()) && (!Subtarget->isThumb());
  case 29: return (Subtarget->hasV7Clrex()) && (Subtarget->isThumb());
  case 30: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 31: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 32: return (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 33: return (Subtarget->hasFPARMv8());
  case 34: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8());
  case 35: return (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb());
  case 36: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 37: return (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 38: return (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb());
  case 39: return (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2());
  case 40: return (Subtarget->hasV5TOps()) && (!Subtarget->isThumb());
  case 41: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb());
  case 42: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 43: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 44: return (Subtarget->isThumb1Only());
  case 45: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb());
  case 46: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2());
  case 47: return (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps());
  case 48: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON());
  case 49: return (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops());
  case 50: return (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 51: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 52: return (Subtarget->hasFP16()) && (Subtarget->hasNEON());
  case 53: return (!Subtarget->isMClass()) && (Subtarget->isThumb2());
  case 54: return (Subtarget->hasV5TOps()) && (Subtarget->isThumb());
  case 55: return (Subtarget->hasV4TOps()) && (!Subtarget->isThumb());
  case 56: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 57: return (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb());
  case 58: return (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 59: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 60: return (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasVFP2());
  case 61: return (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32());
  case 62: return (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasNEON());
  case 63: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 64: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 65: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 66: return (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb());
  case 67: return (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb());
  case 68: return (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb());
  case 69: return (!Subtarget->isTargetWindows()) && (Subtarget->isThumb());
  case 70: return (Subtarget->hasVFP2()) && (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP());
  case 71: return (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON());
  case 72: return (Subtarget->hasVFP2()) && (!Subtarget->isThumb());
  case 73: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 74: return (Subtarget->hasVFP2()) && (Subtarget->isThumb2());
  case 75: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 76: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 77: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 78: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 79: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 80: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 81: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 82: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 83: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 84: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 85: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 86: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 87: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 88: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4());
  case 89: return (Subtarget->hasVFP4());
  case 90: return (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath());
  case 91: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 92: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3());
  case 93: return (Subtarget->hasVFP3());
  case 94: return (Subtarget->hasZeroCycleZeroing());
  case 95: return (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON());
  case 96: return (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 1: { 
    // Predicate_pkh_asr_amt
    // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 2: { 
    // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 3: { 
    // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 4: { 
    // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 5: { 
    // Predicate_lo16AllZero
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 6: { 
    // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 7: { 
    // Predicate_mod_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 8: { 
    // Predicate_t2_so_imm_not
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 9: { 
    // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 10: { 
    // Predicate_rot_imm
    auto *N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 11: { 
    // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 12: { 
    // Predicate_sext_16_node
    SDNode *N = Node;

  if (CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17)
    return true;

  if (N->getOpcode() != ISD::SRA)
    return false;
  if (N->getOperand(0).getOpcode() != ISD::SHL)
    return false;

  auto *ShiftVal = dyn_cast<ConstantSDNode>(N->getOperand(1));
  if (!ShiftVal || ShiftVal->getZExtValue() != 16)
    return false;

  ShiftVal = dyn_cast<ConstantSDNode>(N->getOperand(0)->getOperand(1));
  if (!ShiftVal || ShiftVal->getZExtValue() != 16)
    return false;

  return true;

  }
  case 13: { 
    // Predicate_imm1_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 14: { 
    // Predicate_mod_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 15: { 
    // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 16: { 
    // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 17: { 
    // Predicate_imm0_7_neg
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 18: { 
    // Predicate_imm8_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 19: { 
    // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 20: { 
    // Predicate_t2_so_imm_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm && ARM_AM::getT2SOImmVal(-(uint32_t)Imm) != -1;

  }
  case 21: { 
    // Predicate_imm0_4095_neg
    auto *N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 22: { 
    // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 23: { 
    // Predicate_ldrex_1
    // Predicate_ldaex_1
    // Predicate_strex_1
    // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { 
    // Predicate_ldrex_2
    // Predicate_ldaex_2
    // Predicate_strex_2
    // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { 
    // Predicate_mod_imm_not
    auto *N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 26: { 
    // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 27: { 
    // Predicate_t2_so_imm_notSext
    auto *N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 28: { 
    // Predicate_bf_inv_mask_imm
    auto *N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 29: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 30: { 
    // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 31: { 
    // Predicate_extloadi16
    // Predicate_zextloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 32: { 
    // Predicate_imm_sr
    auto *N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 33: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 34: { 
    // Predicate_truncstore
    // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 35: { 
    // Predicate_truncstorei16
    // Predicate_post_truncsti16
    // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 36: { 
    // Predicate_post_truncst
    // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 37: { 
    // Predicate_post_truncsti8
    // Predicate_truncstorei8
    // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 38: { 
    // Predicate_istore
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { 
    // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 40: { 
    // Predicate_pre_store
    // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 41: { 
    // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 42: { 
    // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 43: { 
    // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 44: { 
    // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 45: { 
    // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 46: { 
    // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 47: { 
    // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 48: { 
    // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 49: { 
    // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 50: { 
    // Predicate_and_su
    // Predicate_xor_su
    // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 51: { 
    // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 52: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 53: { 
    // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 54: { 
    // Predicate_zextloadi8
    // Predicate_sextloadi8
    // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 55: { 
    // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 56: { 
    // Predicate_zextloadi1
    // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 57: { 
    // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 58: { 
    // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 59: { 
    // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 60: { 
    // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 61: { 
    // Predicate_extloadvi8
    // Predicate_zextloadvi8
    // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 62: { 
    // Predicate_extloadvi16
    // Predicate_zextloadvi16
    // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 63: { 
    // Predicate_extloadvi32
    // Predicate_zextloadvi32
    // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 64: { 
    // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 65: { 
    // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 66: { 
    // Predicate_strex_4
    // Predicate_stlex_4
    // Predicate_ldrex_4
    // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 67: { 
    // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 68: { 
    // Predicate_atomic_load_acquire_8
    // Predicate_atomic_load_acquire_16
    // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAcquireOrStronger(Ordering);

  }
  case 69: { 
    // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 70: { 
    // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 71: { 
    // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 72: { 
    // Predicate_atomic_store_release_8
    // Predicate_atomic_store_release_16
    // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isReleaseOrStronger(Ordering);

  }
  case 73: { 
    // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 74: { 
    // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 75: { 
    // Predicate_lo5AllOne
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 76: { 
    // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 77: { 
    // Predicate_imm0_255_not
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 78: { 
    // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 79: { 
    // Predicate_imm1_32
    auto *N = cast<ConstantSDNode>(Node);

   uint64_t Imm = N->getZExtValue();
   return Imm > 0 && Imm <= 32;
 
  }
  case 80: { 
    // Predicate_arm_i32imm
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 81: { 
    // Predicate_thumb_immshifted
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 82: { 
    // Predicate_imm0_255_comp
    auto *N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 83: { 
    // Predicate_imm256_510
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 256 && Imm < 511;

  }
  case 84: { 
    // Predicate_fadd_mlx
    // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 85: { 
    // Predicate_vfp_f64imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 86: { 
    // Predicate_vfp_f32imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 87: { 
    // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 88: { 
    // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 89: { 
    // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 90: { 
    // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
  return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+3);
  return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 2:
    Result.resize(NextRes+2);
  return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
  return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
  return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
  return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
  return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
  return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
  return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
  return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
  return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
  return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
  return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
  return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
  return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
  return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
  return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
  return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
  return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
  return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
  return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
  return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
  return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
  return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, SDLoc(N),
                                   MVT::i32);

  }
  case 1: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 2: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, SDLoc(N), MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, SDLoc(N), MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, SDLoc(N), MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, SDLoc(N), MVT::i32);
  }

  }
  case 3: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 4: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 5: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, SDLoc(N), MVT::i32);

  }
  case 7: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, SDLoc(N),
                                   MVT::i32);

  }
  case 8: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, SDLoc(N), MVT::i32);

  }
  case 9: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 10: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, SDLoc(N), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), SDLoc(N), MVT::i32);

  }
  case 12: {  // imm1_32_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((int)N->getZExtValue() - 1, SDLoc(N),
                                   MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, SDLoc(N),
                                   MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, SDLoc(N), MVT::i32);

  }
  case 15: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 16: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 19: {  // thumb_imm256_510_addend
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() - 255, SDLoc(N), MVT::i32);

  }
  case 20: {  // anonymous_4676
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  case 21: {  // anonymous_4675
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  }
}

