Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_tb_top_behav xil_defaultlib.alu_tb_top xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4468] File : /proj/xbuilds/SWIP/2024.2_1015_2009/installs/lin64/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv, Line : 25994, RANDC variable size more than 8 bits. This will be treated as a RAND variable instead.
WARNING: [XSIM 43-4100] "H:/Vivado_fpga/PROJECTS/ALU_UVM/ALU_UVM.srcs/sim_1/new/alu_pkg.sv" Line 5. Module alu_pkg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/Vivado_fpga/PROJECTS/ALU_UVM/ALU_UVM.srcs/sim_1/new/alu_pkg.sv" Line 5. Module alu_pkg has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/Vivado_fpga/PROJECTS/ALU_UVM/ALU_UVM.srcs/sim_1/new/alu_tb_top.sv" Line 7. Module alu_tb_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/Vivado_fpga/Personal/project_6_ALU_UVM/project_6_ALU_UVM.srcs/sources_1/new/alu.sv" Line 2. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/Vivado_fpga/PROJECTS/ALU_UVM/ALU_UVM.srcs/sim_1/new/alu_tb_top.sv" Line 7. Module alu_tb_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/Vivado_fpga/Personal/project_6_ALU_UVM/project_6_ALU_UVM.srcs/sources_1/new/alu.sv" Line 2. Module alu has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/Vivado_fpga/PROJECTS/ALU_UVM/ALU_UVM.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "H:/Vivado_fpga/PROJECTS/ALU_UVM/ALU_UVM.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package uvm.uvm_pkg
Compiling package std.std
Compiling package xil_defaultlib.alu_pkg
Compiling module xil_defaultlib.alu_if_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_tb_top_behav
