Master and Slave devices were synthesized using Yosys synthesis tool.
Post-Synthesis verification is done using SV Testbench.
link- https://www.edaplayground.com/x/9Lty 