#! 
:ivl_version "13.0 (devel)" "(s20221226-241-g999bcb693)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Programas\oss-cad-suite\lib\ivl\system.vpi";
:vpi_module "D:\Programas\oss-cad-suite\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Programas\oss-cad-suite\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Programas\oss-cad-suite\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Programas\oss-cad-suite\lib\ivl\va_math.vpi";
S_00000000062b6980 .scope module, "test" "test" 2 7;
 .timescale 0 0;
v00000000062d8a90_0 .var "clk", 0 0;
v00000000062d9ad0_0 .var "rst", 0 0;
S_00000000062b6b10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 72, 2 72 0, S_00000000062b6980;
 .timescale 0 0;
v000000000629e6c0_0 .var/i "i", 31 0;
S_00000000062b6ca0 .scope module, "cpu" "cpu" 2 11, 3 14 0, S_00000000062b6980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
v00000000062d41e0_0 .net "clock", 0 0, v00000000062d8a90_0;  1 drivers
v00000000062d4be0_0 .net "de_ex_AluControl", 3 0, v000000000629e800_0;  1 drivers
v00000000062d4dc0_0 .net "de_ex_Branch", 0 0, v000000000629e940_0;  1 drivers
v00000000062d4e60_0 .net "de_ex_MemRead", 0 0, v000000000629e120_0;  1 drivers
v00000000062d4fa0_0 .net "de_ex_MemToReg", 0 0, v000000000629e9e0_0;  1 drivers
v00000000062d5680_0 .net "de_ex_MemWrite", 0 0, v000000000629ec60_0;  1 drivers
v00000000062d5040_0 .net "de_ex_PCSrc", 0 0, v000000000629eee0_0;  1 drivers
v00000000062d50e0_0 .net "de_ex_RegDataSrc", 0 0, v000000000629e3a0_0;  1 drivers
v00000000062d5180_0 .net "de_ex_RegDest", 4 0, L_00000000062d90d0;  1 drivers
v00000000062d52c0_0 .net "de_ex_RegWrite", 0 0, v0000000006322240_0;  1 drivers
v00000000062d5540_0 .net "de_ex_aluOp", 2 0, v000000000629e300_0;  1 drivers
v00000000062d5720_0 .net "de_ex_aluSrc", 0 0, v000000000629e8a0_0;  1 drivers
v00000000062d39c0_0 .net "de_ex_imm", 31 0, v0000000006322740_0;  1 drivers
v00000000062d3a60_0 .net "ex_mem_MemRead", 0 0, v0000000006323500_0;  1 drivers
v00000000062d3b00_0 .net "ex_mem_MemToReg", 0 0, v0000000006323460_0;  1 drivers
v00000000062d9710_0 .net "ex_mem_MemWrite", 0 0, v0000000006322880_0;  1 drivers
v00000000062d8f90_0 .net "ex_mem_PCSrc", 0 0, v0000000006322b00_0;  1 drivers
v00000000062d8ef0_0 .net "ex_mem_RegDataSrc", 0 0, v0000000006323140_0;  1 drivers
v00000000062d9c10_0 .net "ex_mem_RegDest", 4 0, v0000000006323280_0;  1 drivers
v00000000062da1b0_0 .net "ex_mem_RegWrite", 0 0, v0000000006323320_0;  1 drivers
v00000000062d9e90_0 .net "ex_mem_result", 31 0, v0000000006323780_0;  1 drivers
v00000000062d9a30_0 .net "if_de_instr", 31 0, L_00000000062891a0;  1 drivers
v00000000062d93f0_0 .net "if_de_pc", 31 0, v00000000062d1f50_0;  1 drivers
v00000000062d9d50_0 .net "mem_wb_MemToReg", 0 0, v00000000062d21d0_0;  1 drivers
v00000000062da2f0_0 .net "mem_wb_PCSrc", 0 0, v00000000062d1c30_0;  1 drivers
v00000000062d9cb0_0 .net "mem_wb_RegDataSrc", 0 0, v00000000062d1cd0_0;  1 drivers
v00000000062d9030_0 .net "mem_wb_RegDest", 4 0, v00000000062d2310_0;  1 drivers
v00000000062d9170_0 .net "mem_wb_RegWrite", 0 0, v00000000062d2c70_0;  1 drivers
v00000000062d9df0_0 .net "mem_wb_data_out", 31 0, v00000000062d3170_0;  1 drivers
v00000000062da110_0 .net "mem_wb_mem_done", 0 0, v00000000062d2ef0_0;  1 drivers
v00000000062d88b0_0 .net "ram_address", 31 0, v00000000062d3350_0;  1 drivers
v00000000062d9350_0 .net "ram_data_in", 31 0, v00000000062d2130_0;  1 drivers
v00000000062d9490_0 .net "ram_data_out", 31 0, L_00000000062d8db0;  1 drivers
v00000000062da750_0 .net "ram_write_enable", 0 0, v00000000062d1b90_0;  1 drivers
v00000000062d98f0_0 .net "rb_read_address1", 4 0, L_00000000062d9530;  1 drivers
v00000000062d97b0_0 .net "rb_read_address2", 4 0, L_00000000062da250;  1 drivers
v00000000062d9850_0 .net "rb_value1", 31 0, v00000000062d33f0_0;  1 drivers
v00000000062d8d10_0 .net "rb_value2", 31 0, v00000000062d35d0_0;  1 drivers
v00000000062d9210_0 .net "rb_write_address", 4 0, v00000000062d3ce0_0;  1 drivers
v00000000062d9990_0 .net "rb_write_enable", 0 0, v00000000062d3f60_0;  1 drivers
v00000000062d8b30_0 .net "rb_write_value", 31 0, v00000000062d4000_0;  1 drivers
v00000000062d8950_0 .net "reset", 0 0, v00000000062d9ad0_0;  1 drivers
v00000000062d92b0_0 .net "rom_address", 31 0, L_0000000006289210;  1 drivers
v00000000062da610_0 .net "rom_data", 31 0, L_00000000062d89f0;  1 drivers
v00000000062da390_0 .net "wr_if_PCSrc", 0 0, v00000000062d3ec0_0;  1 drivers
o00000000062e1348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000062da570_0 .net "wr_if_branch_target", 31 0, o00000000062e1348;  0 drivers
o00000000062e1318 .functor BUFZ 1, C4<z>; HiZ drive
v00000000062d8e50_0 .net "wr_if_pc_src", 0 0, o00000000062e1318;  0 drivers
S_0000000006275c80 .scope module, "Decode" "decode" 3 130, 4 5 0, S_00000000062b6ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "next_instruction";
    .port_info 3 /OUTPUT 32 "imm";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 6 "shamt";
    .port_info 7 /OUTPUT 3 "func3";
    .port_info 8 /OUTPUT 7 "func7";
    .port_info 9 /OUTPUT 7 "opcode";
    .port_info 10 /OUTPUT 1 "MemWrite";
    .port_info 11 /OUTPUT 1 "MemRead";
    .port_info 12 /OUTPUT 1 "RegWrite";
    .port_info 13 /OUTPUT 5 "RegDest";
    .port_info 14 /OUTPUT 1 "AluSrc";
    .port_info 15 /OUTPUT 3 "AluOp";
    .port_info 16 /OUTPUT 4 "AluControl";
    .port_info 17 /OUTPUT 1 "Branch";
    .port_info 18 /OUTPUT 1 "MemToReg";
    .port_info 19 /OUTPUT 1 "RegDataSrc";
    .port_info 20 /OUTPUT 1 "PCSrc";
v000000000629e800_0 .var "AluControl", 3 0;
v000000000629e300_0 .var "AluOp", 2 0;
v000000000629e8a0_0 .var "AluSrc", 0 0;
v000000000629e940_0 .var "Branch", 0 0;
v000000000629e120_0 .var "MemRead", 0 0;
v000000000629e9e0_0 .var "MemToReg", 0 0;
v000000000629ec60_0 .var "MemWrite", 0 0;
v000000000629eee0_0 .var "PCSrc", 0 0;
v000000000629e3a0_0 .var "RegDataSrc", 0 0;
v0000000006322ce0_0 .net "RegDest", 4 0, L_00000000062d90d0;  alias, 1 drivers
v0000000006322240_0 .var "RegWrite", 0 0;
v0000000006323c80_0 .var "_instruction", 31 0;
L_0000000006324070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000006323960_0 .net *"_ivl_13", 0 0, L_0000000006324070;  1 drivers
v0000000006323a00_0 .net *"_ivl_9", 4 0, L_00000000062d9fd0;  1 drivers
v0000000006323be0_0 .net "clk", 0 0, v00000000062d8a90_0;  alias, 1 drivers
v0000000006323d20_0 .net "func3", 2 0, L_00000000062da430;  1 drivers
v00000000063231e0_0 .net "func7", 6 0, L_00000000062d95d0;  1 drivers
v0000000006322740_0 .var "imm", 31 0;
v0000000006322c40_0 .net "next_instruction", 31 0, L_00000000062891a0;  alias, 1 drivers
v0000000006323640_0 .net "opcode", 6 0, L_00000000062d8bd0;  1 drivers
v0000000006322ba0_0 .net "rs1", 4 0, L_00000000062d9530;  alias, 1 drivers
v0000000006322d80_0 .net "rs2", 4 0, L_00000000062da250;  alias, 1 drivers
v0000000006322920_0 .net "rst", 0 0, v00000000062d9ad0_0;  alias, 1 drivers
v00000000063236e0_0 .net "shamt", 5 0, L_00000000062da070;  1 drivers
E_00000000062a9ed0 .event anyedge, v0000000006323c80_0, v0000000006323640_0, v0000000006323d20_0, v00000000063231e0_0;
E_00000000062a9f10 .event posedge, v0000000006322920_0, v0000000006323be0_0;
L_00000000062d8bd0 .part v0000000006323c80_0, 0, 7;
L_00000000062d90d0 .part v0000000006323c80_0, 7, 5;
L_00000000062d9530 .part v0000000006323c80_0, 15, 5;
L_00000000062da250 .part v0000000006323c80_0, 20, 5;
L_00000000062d9fd0 .part v0000000006323c80_0, 20, 5;
L_00000000062da070 .concat [ 5 1 0 0], L_00000000062d9fd0, L_0000000006324070;
L_00000000062da430 .part v0000000006323c80_0, 12, 3;
L_00000000062d95d0 .part v0000000006323c80_0, 25, 7;
S_0000000006275f70 .scope module, "Execute" "execute" 3 154, 5 5 0, S_00000000062b6ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "rs1_value";
    .port_info 3 /INPUT 32 "rs2_value";
    .port_info 4 /INPUT 32 "imm";
    .port_info 5 /INPUT 32 "PC";
    .port_info 6 /INPUT 1 "AluSrc";
    .port_info 7 /INPUT 3 "AluOp";
    .port_info 8 /INPUT 4 "AluControl";
    .port_info 9 /INPUT 1 "in_MemWrite";
    .port_info 10 /INPUT 1 "Branch";
    .port_info 11 /INPUT 1 "in_MemRead";
    .port_info 12 /INPUT 1 "in_RegWrite";
    .port_info 13 /INPUT 5 "in_RegDest";
    .port_info 14 /INPUT 1 "in_MemToReg";
    .port_info 15 /INPUT 1 "in_RegDataSrc";
    .port_info 16 /INPUT 1 "in_PCSrc";
    .port_info 17 /OUTPUT 1 "out_MemWrite";
    .port_info 18 /OUTPUT 1 "out_MemRead";
    .port_info 19 /OUTPUT 1 "out_RegWrite";
    .port_info 20 /OUTPUT 5 "out_RegDest";
    .port_info 21 /OUTPUT 1 "out_MemToReg";
    .port_info 22 /OUTPUT 1 "out_RegDataSrc";
    .port_info 23 /OUTPUT 1 "out_PCSrc";
    .port_info 24 /OUTPUT 5 "rd_out";
    .port_info 25 /OUTPUT 32 "result";
    .port_info 26 /OUTPUT 32 "a";
    .port_info 27 /OUTPUT 32 "b";
v0000000006323aa0_0 .net "AluControl", 3 0, v000000000629e800_0;  alias, 1 drivers
v0000000006323820_0 .net "AluOp", 2 0, v000000000629e300_0;  alias, 1 drivers
v0000000006323b40_0 .net "AluSrc", 0 0, v000000000629e8a0_0;  alias, 1 drivers
v00000000063238c0_0 .net "Branch", 0 0, v000000000629e940_0;  alias, 1 drivers
o00000000062e0ad8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000006323dc0_0 .net "PC", 31 0, o00000000062e0ad8;  0 drivers
v0000000006323e60_0 .var "_AluSrc", 0 0;
v00000000063230a0_0 .var "_PC", 31 0;
v0000000006322f60_0 .var "_imm", 31 0;
v0000000006323f00_0 .var "_rd", 31 0;
v0000000006322100_0 .var "_rs1_value", 31 0;
v00000000063233c0_0 .var "_rs2_value", 31 0;
v0000000006322a60_0 .var "a", 31 0;
v00000000063221a0_0 .var "b", 31 0;
v00000000063222e0_0 .net "clk", 0 0, v00000000062d8a90_0;  alias, 1 drivers
v0000000006322380_0 .net "imm", 31 0, v0000000006322740_0;  alias, 1 drivers
v0000000006322560_0 .net "in_MemRead", 0 0, v000000000629e120_0;  alias, 1 drivers
v0000000006323000_0 .net "in_MemToReg", 0 0, v000000000629e9e0_0;  alias, 1 drivers
v0000000006322420_0 .net "in_MemWrite", 0 0, v000000000629ec60_0;  alias, 1 drivers
v00000000063224c0_0 .net "in_PCSrc", 0 0, v000000000629eee0_0;  alias, 1 drivers
v0000000006322600_0 .net "in_RegDataSrc", 0 0, v000000000629e3a0_0;  alias, 1 drivers
v00000000063226a0_0 .net "in_RegDest", 4 0, L_00000000062d90d0;  alias, 1 drivers
v00000000063227e0_0 .net "in_RegWrite", 0 0, v0000000006322240_0;  alias, 1 drivers
v0000000006323500_0 .var "out_MemRead", 0 0;
v0000000006323460_0 .var "out_MemToReg", 0 0;
v0000000006322880_0 .var "out_MemWrite", 0 0;
v0000000006322b00_0 .var "out_PCSrc", 0 0;
v0000000006323140_0 .var "out_RegDataSrc", 0 0;
v0000000006323280_0 .var "out_RegDest", 4 0;
v0000000006323320_0 .var "out_RegWrite", 0 0;
v00000000063235a0_0 .var "rd_out", 4 0;
v00000000062d1ff0_0 .net "result", 31 0, v0000000006323780_0;  alias, 1 drivers
v00000000062d2b30_0 .net "rs1_value", 31 0, v00000000062d33f0_0;  alias, 1 drivers
v00000000062d2770_0 .net "rs2_value", 31 0, v00000000062d33f0_0;  alias, 1 drivers
v00000000062d2db0_0 .net "rst", 0 0, v00000000062d9ad0_0;  alias, 1 drivers
E_00000000062aa850/0 .event anyedge, v000000000629e300_0, v0000000006322100_0, v0000000006322f60_0, v00000000063233c0_0;
E_00000000062aa850/1 .event anyedge, v0000000006323e60_0, v0000000006323f00_0, v00000000063230a0_0;
E_00000000062aa850 .event/or E_00000000062aa850/0, E_00000000062aa850/1;
S_0000000006285ec0 .scope module, "alu" "alu" 5 49, 6 6 0, S_0000000006275f70;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "AluControl";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000000006227050 .param/l "ADDITION" 1 6 16, C4<0010>;
P_0000000006227088 .param/l "ARIT_SRIGHT" 1 6 22, C4<1000>;
P_00000000062270c0 .param/l "BITWISE_AND" 1 6 14, C4<0000>;
P_00000000062270f8 .param/l "BITWISE_NOT" 1 6 19, C4<0101>;
P_0000000006227130 .param/l "BITWISE_OR" 1 6 15, C4<0001>;
P_0000000006227168 .param/l "BITWISE_XOR" 1 6 17, C4<0011>;
P_00000000062271a0 .param/l "SHIFT_LEFT" 1 6 20, C4<0110>;
P_00000000062271d8 .param/l "SHIFT_RIGHT" 1 6 21, C4<0111>;
P_0000000006227210 .param/l "SUBTRACTION" 1 6 18, C4<0100>;
v0000000006322060_0 .net "AluControl", 3 0, v000000000629e800_0;  alias, 1 drivers
v00000000063229c0_0 .net "a", 31 0, v0000000006322a60_0;  1 drivers
v0000000006322e20_0 .net "b", 31 0, v00000000063221a0_0;  1 drivers
v0000000006323780_0 .var "result", 31 0;
v0000000006322ec0_0 .var "zero", 0 0;
E_00000000062aa210 .event anyedge, v000000000629e800_0, v00000000063229c0_0, v0000000006322e20_0, v0000000006323780_0;
S_0000000006229ff0 .scope module, "Fetch" "fetch" 3 114, 7 4 0, S_00000000062b6ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "branch_target";
    .port_info 3 /INPUT 32 "rom_data";
    .port_info 4 /INPUT 1 "PCSrc";
    .port_info 5 /OUTPUT 32 "rom_address";
    .port_info 6 /OUTPUT 32 "pc";
    .port_info 7 /OUTPUT 32 "instr";
L_00000000062891a0 .functor BUFZ 32, L_00000000062d89f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000006289210 .functor BUFZ 32, v00000000062d1f50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000062d1910_0 .net "PCSrc", 0 0, o00000000062e1318;  alias, 0 drivers
v00000000062d2090_0 .net "branch_target", 31 0, o00000000062e1348;  alias, 0 drivers
v00000000062d2d10_0 .net "clk", 0 0, v00000000062d8a90_0;  alias, 1 drivers
v00000000062d32b0_0 .net "instr", 31 0, L_00000000062891a0;  alias, 1 drivers
v00000000062d1f50_0 .var "pc", 31 0;
v00000000062d2f90_0 .var "pc_next", 31 0;
v00000000062d3670_0 .net "rom_address", 31 0, L_0000000006289210;  alias, 1 drivers
v00000000062d1870_0 .net "rom_data", 31 0, L_00000000062d89f0;  alias, 1 drivers
v00000000062d23b0_0 .net "rst", 0 0, v00000000062d9ad0_0;  alias, 1 drivers
S_000000000622a180 .scope module, "Memory" "memory" 3 188, 8 4 0, S_00000000062b6ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 32 "mem_read_data";
    .port_info 5 /INPUT 1 "MemRead";
    .port_info 6 /INPUT 1 "MemWrite";
    .port_info 7 /INPUT 1 "in_MemToReg";
    .port_info 8 /INPUT 1 "in_RegWrite";
    .port_info 9 /INPUT 5 "in_RegDest";
    .port_info 10 /INPUT 1 "in_RegDataSrc";
    .port_info 11 /INPUT 1 "in_PCSrc";
    .port_info 12 /OUTPUT 32 "data_out";
    .port_info 13 /OUTPUT 1 "mem_done";
    .port_info 14 /OUTPUT 1 "out_MemToReg";
    .port_info 15 /OUTPUT 1 "out_RegWrite";
    .port_info 16 /OUTPUT 5 "out_RegDest";
    .port_info 17 /OUTPUT 1 "out_RegDataSrc";
    .port_info 18 /OUTPUT 1 "out_PCSrc";
    .port_info 19 /OUTPUT 32 "mem_addr";
    .port_info 20 /OUTPUT 32 "mem_write_data";
    .port_info 21 /OUTPUT 1 "mem_write_enable";
v00000000062d1d70_0 .net "MemRead", 0 0, v0000000006323500_0;  alias, 1 drivers
v00000000062d2270_0 .net "MemWrite", 0 0, v0000000006322880_0;  alias, 1 drivers
v00000000062d2950_0 .var "_addr", 31 0;
v00000000062d2e50_0 .var "_data_in", 31 0;
v00000000062d1e10_0 .var "_load", 0 0;
v00000000062d30d0_0 .var "_store", 0 0;
v00000000062d3530_0 .net "addr", 31 0, v0000000006323780_0;  alias, 1 drivers
v00000000062d29f0_0 .net "clk", 0 0, v00000000062d8a90_0;  alias, 1 drivers
v00000000062d19b0_0 .net "data_in", 31 0, v00000000062d35d0_0;  alias, 1 drivers
v00000000062d3170_0 .var "data_out", 31 0;
v00000000062d1eb0_0 .net "in_MemToReg", 0 0, v0000000006323460_0;  alias, 1 drivers
v00000000062d1a50_0 .net "in_PCSrc", 0 0, v0000000006322b00_0;  alias, 1 drivers
v00000000062d2a90_0 .net "in_RegDataSrc", 0 0, v0000000006323140_0;  alias, 1 drivers
v00000000062d2bd0_0 .net "in_RegDest", 4 0, v0000000006323280_0;  alias, 1 drivers
v00000000062d1af0_0 .net "in_RegWrite", 0 0, v0000000006323320_0;  alias, 1 drivers
v00000000062d3350_0 .var "mem_addr", 31 0;
v00000000062d2ef0_0 .var "mem_done", 0 0;
v00000000062d3030_0 .net "mem_read_data", 31 0, L_00000000062d8db0;  alias, 1 drivers
v00000000062d2130_0 .var "mem_write_data", 31 0;
v00000000062d1b90_0 .var "mem_write_enable", 0 0;
v00000000062d21d0_0 .var "out_MemToReg", 0 0;
v00000000062d1c30_0 .var "out_PCSrc", 0 0;
v00000000062d1cd0_0 .var "out_RegDataSrc", 0 0;
v00000000062d2310_0 .var "out_RegDest", 4 0;
v00000000062d2c70_0 .var "out_RegWrite", 0 0;
v00000000062d2450_0 .net "rst", 0 0, v00000000062d9ad0_0;  alias, 1 drivers
E_00000000062aae10/0 .event anyedge, v00000000062d1e10_0, v00000000062d2950_0, v00000000062d3030_0, v00000000062d30d0_0;
E_00000000062aae10/1 .event anyedge, v00000000062d2e50_0;
E_00000000062aae10 .event/or E_00000000062aae10/0, E_00000000062aae10/1;
S_000000000622a310 .scope module, "RegisterBank" "register_bank" 3 48, 9 5 0, S_00000000062b6ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 5 "write_address";
    .port_info 4 /INPUT 32 "write_value";
    .port_info 5 /INPUT 5 "read_address1";
    .port_info 6 /INPUT 5 "read_address2";
    .port_info 7 /OUTPUT 32 "value1";
    .port_info 8 /OUTPUT 32 "value2";
v00000000062d2590_0 .net "clk", 0 0, v00000000062d8a90_0;  alias, 1 drivers
v00000000062d2630_0 .var/i "i", 31 0;
v00000000062d3710_0 .net "read_address1", 4 0, L_00000000062d9530;  alias, 1 drivers
v00000000062d26d0_0 .net "read_address2", 4 0, L_00000000062da250;  alias, 1 drivers
v00000000062d3210 .array "register", 1 31, 31 0;
v00000000062d2810_0 .net "reset", 0 0, v00000000062d9ad0_0;  alias, 1 drivers
v00000000062d33f0_0 .var "value1", 31 0;
v00000000062d35d0_0 .var "value2", 31 0;
v00000000062d28b0_0 .net "write_address", 4 0, v00000000062d3ce0_0;  alias, 1 drivers
v00000000062d3490_0 .net "write_enable", 0 0, v00000000062d3f60_0;  alias, 1 drivers
v00000000062d5220_0 .net "write_value", 31 0, v00000000062d4000_0;  alias, 1 drivers
E_00000000062aa2d0 .event posedge, v0000000006323be0_0;
S_00000000061f2da0 .scope module, "Rom" "rom" 3 43, 10 9 0, S_00000000062b6ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "data";
L_0000000006324028 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v00000000062d48c0_0 .net/2u *"_ivl_0", 31 0, L_0000000006324028;  1 drivers
v00000000062d4a00_0 .net *"_ivl_2", 0 0, L_00000000062d8c70;  1 drivers
v00000000062d4820_0 .net *"_ivl_4", 31 0, L_00000000062d9f30;  1 drivers
o00000000062e1fd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000062d4280_0 name=_ivl_6
v00000000062d3880_0 .net "address", 31 0, L_0000000006289210;  alias, 1 drivers
v00000000062d4140_0 .net "data", 31 0, L_00000000062d89f0;  alias, 1 drivers
v00000000062d4c80 .array "memory", 0 255, 31 0;
L_00000000062d8c70 .cmp/ge 32, L_0000000006324028, L_0000000006289210;
L_00000000062d9f30 .array/port v00000000062d4c80, L_0000000006289210;
L_00000000062d89f0 .functor MUXZ 32, o00000000062e1fd8, L_00000000062d9f30, L_00000000062d8c70, C4<>;
S_00000000061f2f30 .scope module, "Writeback" "writeback" 3 228, 11 4 0, S_00000000062b6ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_done";
    .port_info 3 /INPUT 32 "data_mem";
    .port_info 4 /INPUT 32 "result_alu";
    .port_info 5 /INPUT 1 "MemToReg";
    .port_info 6 /INPUT 1 "in_RegWrite";
    .port_info 7 /INPUT 5 "in_RegDest";
    .port_info 8 /INPUT 1 "in_PCSrc";
    .port_info 9 /OUTPUT 32 "data_wb";
    .port_info 10 /OUTPUT 1 "out_RegWrite";
    .port_info 11 /OUTPUT 5 "out_RegDest";
    .port_info 12 /OUTPUT 1 "out_PCSrc";
v00000000062d4f00_0 .net "MemToReg", 0 0, v00000000062d21d0_0;  alias, 1 drivers
v00000000062d3e20_0 .var "_MemToReg", 0 0;
v00000000062d55e0_0 .var "_data_mem", 31 0;
v00000000062d3d80_0 .var "_mem_done", 0 0;
v00000000062d40a0_0 .var "_rd", 4 0;
v00000000062d5360_0 .var "_result_alu", 31 0;
v00000000062d4320_0 .net "clk", 0 0, v00000000062d8a90_0;  alias, 1 drivers
v00000000062d4460_0 .net "data_mem", 31 0, v00000000062d3170_0;  alias, 1 drivers
v00000000062d4000_0 .var "data_wb", 31 0;
v00000000062d43c0_0 .net "in_PCSrc", 0 0, v00000000062d1c30_0;  alias, 1 drivers
v00000000062d4780_0 .net "in_RegDest", 4 0, v00000000062d2310_0;  alias, 1 drivers
v00000000062d4960_0 .net "in_RegWrite", 0 0, v00000000062d2c70_0;  alias, 1 drivers
v00000000062d4500_0 .net "mem_done", 0 0, v00000000062d2ef0_0;  alias, 1 drivers
v00000000062d3ec0_0 .var "out_PCSrc", 0 0;
v00000000062d3ce0_0 .var "out_RegDest", 4 0;
v00000000062d3f60_0 .var "out_RegWrite", 0 0;
v00000000062d45a0_0 .net "result_alu", 31 0, v0000000006323780_0;  alias, 1 drivers
v00000000062d4aa0_0 .net "rst", 0 0, v00000000062d9ad0_0;  alias, 1 drivers
E_00000000062aabd0 .event anyedge, v00000000062d3d80_0, v00000000062d3e20_0, v00000000062d55e0_0, v00000000062d5360_0;
S_00000000061f30c0 .scope module, "ram" "ram" 3 34, 12 6 0, S_00000000062b6ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 32 "data_out";
v00000000062d4b40_0 .net *"_ivl_0", 255 0, L_00000000062d9b70;  1 drivers
v00000000062d4d20_0 .net "address", 31 0, v00000000062d3350_0;  alias, 1 drivers
v00000000062d3ba0_0 .net "clk", 0 0, v00000000062d8a90_0;  alias, 1 drivers
v00000000062d3920_0 .net "data_in", 31 0, v00000000062d2130_0;  alias, 1 drivers
v00000000062d46e0_0 .net "data_out", 31 0, L_00000000062d8db0;  alias, 1 drivers
v00000000062d3c40_0 .var/i "i", 31 0;
v00000000062d5400_0 .net "reset", 0 0, v00000000062d9ad0_0;  alias, 1 drivers
v00000000062d54a0 .array "storage", 0 31, 255 0;
v00000000062d4640_0 .net "write_enable", 0 0, v00000000062d1b90_0;  alias, 1 drivers
E_00000000062aac50 .event anyedge, v0000000006322920_0;
L_00000000062d9b70 .array/port v00000000062d54a0, v00000000062d3350_0;
L_00000000062d8db0 .part L_00000000062d9b70, 0, 32;
    .scope S_00000000061f30c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d3c40_0, 0, 32;
T_0.0 ; Top of for-loop 
    %load/vec4 v00000000062d3c40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v00000000062d3c40_0;
    %store/vec4a v00000000062d54a0, 4, 0;
T_0.2 ; for-loop step statement
    %load/vec4 v00000000062d3c40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000062d3c40_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %end;
    .thread T_0;
    .scope S_00000000061f30c0;
T_1 ;
    %wait E_00000000062aac50;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d3c40_0, 0, 32;
T_1.0 ; Top of for-loop 
    %load/vec4 v00000000062d3c40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v00000000062d3c40_0;
    %store/vec4a v00000000062d54a0, 4, 0;
T_1.2 ; for-loop step statement
    %load/vec4 v00000000062d3c40_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000062d3c40_0, 0, 32;
    %jmp T_1.0;
T_1.1 ; for-loop exit label
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000061f30c0;
T_2 ;
    %wait E_00000000062aa2d0;
    %load/vec4 v00000000062d4640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000062d3920_0;
    %pad/u 256;
    %ix/getv 3, v00000000062d4d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000062d54a0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000061f2da0;
T_3 ;
    %vpi_call 10 18 "$display", "../testbenches/cpu_tb_rom.txt" {0 0 0};
    %vpi_call 10 19 "$readmemh", "../testbenches/cpu_tb_rom.txt", v00000000062d4c80, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_3;
    .scope S_000000000622a310;
T_4 ;
    %wait E_00000000062aa2d0;
    %load/vec4 v00000000062d3490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000000062d28b0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000000062d5220_0;
    %load/vec4 v00000000062d28b0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %store/vec4a v00000000062d3210, 4, 0;
T_4.2 ;
T_4.0 ;
    %load/vec4 v00000000062d2810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000062d2630_0, 0, 32;
T_4.6 ; Top of for-loop 
    %load/vec4 v00000000062d2630_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.7, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000062d2630_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000000062d3210, 4, 0;
T_4.8 ; for-loop step statement
    %load/vec4 v00000000062d2630_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000062d2630_0, 0, 32;
    %jmp T_4.6;
T_4.7 ; for-loop exit label
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v00000000062d3710_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d33f0_0, 0, 32;
    %jmp T_4.10;
T_4.9 ;
    %load/vec4 v00000000062d3710_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000062d3210, 4;
    %store/vec4 v00000000062d33f0_0, 0, 32;
T_4.10 ;
    %load/vec4 v00000000062d26d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.11, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d35d0_0, 0, 32;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v00000000062d26d0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000000062d3210, 4;
    %store/vec4 v00000000062d35d0_0, 0, 32;
T_4.12 ;
T_4.5 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000006229ff0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d1f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d2f90_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0000000006229ff0;
T_6 ;
    %wait E_00000000062a9f10;
    %load/vec4 v00000000062d23b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d2f90_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000062d1910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000000062d2090_0;
    %store/vec4 v00000000062d2f90_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v00000000062d1f50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000062d2f90_0, 0, 32;
T_6.3 ;
T_6.1 ;
    %load/vec4 v00000000062d2f90_0;
    %store/vec4 v00000000062d1f50_0, 0, 32;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000006275c80;
T_7 ;
    %wait E_00000000062a9f10;
    %load/vec4 v0000000006322920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006323c80_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000006322c40_0;
    %store/vec4 v0000000006323c80_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000006275c80;
T_8 ;
    %wait E_00000000062a9ed0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629eee0_0, 0, 1;
    %load/vec4 v0000000006323c80_0;
    %parti/s 12, 20, 6;
    %concati/vec4 0, 0, 21;
    %pad/u 32;
    %store/vec4 v0000000006322740_0, 0, 32;
    %load/vec4 v0000000006323640_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %jmp T_8.11;
T_8.0 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000000000629e300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000629e8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006322240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e940_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000629e800_0, 0, 4;
    %load/vec4 v0000000006323c80_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000006322740_0, 0, 32;
    %jmp T_8.11;
T_8.1 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000000000629e300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000629e8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000629e9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006322240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629ec60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000629e940_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000629e800_0, 0, 4;
    %load/vec4 v0000000006323c80_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000006322740_0, 0, 32;
    %jmp T_8.11;
T_8.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000000000629e300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000629e8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000629e9e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006322240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629ec60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000629e940_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000629e800_0, 0, 4;
    %load/vec4 v0000000006323c80_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000000006322740_0, 0, 32;
    %jmp T_8.11;
T_8.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000000000629e300_0, 0, 3;
    %load/vec4 v0000000006323d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0000000006323c80_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000006322740_0, 0, 32;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000629e300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006322240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629ec60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000629e940_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000629e800_0, 0, 4;
    %load/vec4 v0000000006323c80_0;
    %parti/s 4, 8, 5;
    %load/vec4 v0000000006323c80_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000006323c80_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000006323c80_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000006322740_0, 0, 32;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000629e300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000629e8a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000629e9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006322240_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000629e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e940_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000629e800_0, 0, 4;
    %load/vec4 v0000000006323c80_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000006322740_0, 0, 32;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000000000629e300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000629e8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006322240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000629ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e940_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000629e800_0, 0, 4;
    %load/vec4 v0000000006323c80_0;
    %parti/s 5, 7, 4;
    %load/vec4 v0000000006323c80_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0000000006322740_0, 0, 32;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000629e300_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000629e8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006322240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e940_0, 0, 1;
    %load/vec4 v0000000006323c80_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000006322740_0, 0, 32;
    %load/vec4 v0000000006323d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000629e800_0, 0, 4;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0000000006323d20_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_8.16, 4;
    %jmp T_8.17;
T_8.16 ;
    %load/vec4 v0000000006323d20_0;
    %cmpi/e 1, 0, 3;
    %jmp/1 T_8.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000000006323d20_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
T_8.20;
    %jmp/0xz  T_8.18, 4;
T_8.18 ;
T_8.17 ;
T_8.15 ;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000000000629e300_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e9e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000006322240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629ec60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000629e940_0, 0, 1;
    %load/vec4 v0000000006323d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.24, 6;
    %jmp T_8.25;
T_8.21 ;
    %load/vec4 v00000000063231e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_8.26, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 7;
    %cmp/u;
    %jmp/1 T_8.27, 6;
    %jmp T_8.28;
T_8.26 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000629e800_0, 0, 4;
    %jmp T_8.28;
T_8.27 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000629e800_0, 0, 4;
    %jmp T_8.28;
T_8.28 ;
    %pop/vec4 1;
    %jmp T_8.25;
T_8.22 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000629e800_0, 0, 4;
    %jmp T_8.25;
T_8.23 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000629e800_0, 0, 4;
    %jmp T_8.25;
T_8.24 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000000000629e800_0, 0, 4;
    %jmp T_8.25;
T_8.25 ;
    %pop/vec4 1;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000629e300_0, 0, 3;
    %load/vec4 v0000000006323c80_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000006322740_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000000000629e300_0, 0, 3;
    %load/vec4 v0000000006323c80_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0000000006322740_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000006285ec0;
T_9 ;
    %wait E_00000000062aa210;
    %load/vec4 v0000000006322060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006323780_0, 0, 32;
    %jmp T_9.10;
T_9.0 ;
    %load/vec4 v00000000063229c0_0;
    %load/vec4 v0000000006322e20_0;
    %and;
    %store/vec4 v0000000006323780_0, 0, 32;
    %jmp T_9.10;
T_9.1 ;
    %load/vec4 v00000000063229c0_0;
    %load/vec4 v0000000006322e20_0;
    %or;
    %store/vec4 v0000000006323780_0, 0, 32;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v00000000063229c0_0;
    %load/vec4 v0000000006322e20_0;
    %add;
    %store/vec4 v0000000006323780_0, 0, 32;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v00000000063229c0_0;
    %load/vec4 v0000000006322e20_0;
    %xor;
    %store/vec4 v0000000006323780_0, 0, 32;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v00000000063229c0_0;
    %load/vec4 v0000000006322e20_0;
    %sub;
    %store/vec4 v0000000006323780_0, 0, 32;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v00000000063229c0_0;
    %inv;
    %store/vec4 v0000000006323780_0, 0, 32;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v00000000063229c0_0;
    %ix/getv 4, v0000000006322e20_0;
    %shiftl 4;
    %store/vec4 v0000000006323780_0, 0, 32;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v00000000063229c0_0;
    %ix/getv 4, v0000000006322e20_0;
    %shiftr 4;
    %store/vec4 v0000000006323780_0, 0, 32;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v00000000063229c0_0;
    %ix/getv 4, v0000000006322e20_0;
    %shiftr 4;
    %store/vec4 v0000000006323780_0, 0, 32;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
    %load/vec4 v0000000006323780_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0000000006322ec0_0, 0, 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000006275f70;
T_10 ;
    %wait E_00000000062a9f10;
    %load/vec4 v00000000062d2db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006322a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000063221a0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000063235a0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006323f00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006322100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000063233c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000006322f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000063230a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000006323e60_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000006322420_0;
    %store/vec4 v0000000006322880_0, 0, 1;
    %load/vec4 v0000000006322560_0;
    %store/vec4 v0000000006323500_0, 0, 1;
    %load/vec4 v00000000063227e0_0;
    %store/vec4 v0000000006323320_0, 0, 1;
    %load/vec4 v00000000063226a0_0;
    %store/vec4 v0000000006323280_0, 0, 5;
    %load/vec4 v0000000006323000_0;
    %store/vec4 v0000000006323460_0, 0, 1;
    %load/vec4 v0000000006322600_0;
    %store/vec4 v0000000006323140_0, 0, 1;
    %load/vec4 v00000000063224c0_0;
    %store/vec4 v0000000006322b00_0, 0, 1;
    %load/vec4 v00000000063226a0_0;
    %store/vec4 v00000000063235a0_0, 0, 5;
    %load/vec4 v00000000063226a0_0;
    %pad/u 32;
    %store/vec4 v0000000006323f00_0, 0, 32;
    %load/vec4 v00000000062d2b30_0;
    %store/vec4 v0000000006322100_0, 0, 32;
    %load/vec4 v00000000062d2770_0;
    %store/vec4 v00000000063233c0_0, 0, 32;
    %load/vec4 v0000000006322380_0;
    %store/vec4 v0000000006322f60_0, 0, 32;
    %load/vec4 v0000000006323dc0_0;
    %store/vec4 v00000000063230a0_0, 0, 32;
    %load/vec4 v0000000006323b40_0;
    %store/vec4 v0000000006323e60_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000006275f70;
T_11 ;
    %wait E_00000000062aa850;
    %load/vec4 v0000000006323820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0000000006322100_0;
    %store/vec4 v0000000006322a60_0, 0, 32;
    %load/vec4 v0000000006322f60_0;
    %store/vec4 v00000000063221a0_0, 0, 32;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0000000006322100_0;
    %store/vec4 v0000000006322a60_0, 0, 32;
    %load/vec4 v00000000063233c0_0;
    %store/vec4 v00000000063221a0_0, 0, 32;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0000000006322100_0;
    %store/vec4 v0000000006322a60_0, 0, 32;
    %load/vec4 v0000000006323e60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0000000006322f60_0;
    %store/vec4 v00000000063221a0_0, 0, 32;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v00000000063233c0_0;
    %store/vec4 v00000000063221a0_0, 0, 32;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0000000006323f00_0;
    %store/vec4 v0000000006322a60_0, 0, 32;
    %load/vec4 v0000000006322f60_0;
    %store/vec4 v00000000063221a0_0, 0, 32;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v00000000063230a0_0;
    %store/vec4 v0000000006322a60_0, 0, 32;
    %load/vec4 v0000000006322f60_0;
    %store/vec4 v00000000063221a0_0, 0, 32;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v00000000063230a0_0;
    %store/vec4 v0000000006322a60_0, 0, 32;
    %load/vec4 v0000000006322f60_0;
    %store/vec4 v00000000063221a0_0, 0, 32;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v00000000063230a0_0;
    %store/vec4 v0000000006322a60_0, 0, 32;
    %load/vec4 v0000000006322f60_0;
    %store/vec4 v00000000063221a0_0, 0, 32;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000622a180;
T_12 ;
    %wait E_00000000062a9f10;
    %load/vec4 v00000000062d2450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d2950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d2e50_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d1e10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d30d0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000062d2310_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d21d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d2c70_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000062d2310_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d1cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d1c30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d3350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d2130_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d1b90_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000062d3530_0;
    %store/vec4 v00000000062d2950_0, 0, 32;
    %load/vec4 v00000000062d19b0_0;
    %store/vec4 v00000000062d2e50_0, 0, 32;
    %load/vec4 v00000000062d1d70_0;
    %store/vec4 v00000000062d1e10_0, 0, 1;
    %load/vec4 v00000000062d2270_0;
    %store/vec4 v00000000062d30d0_0, 0, 1;
    %load/vec4 v00000000062d1af0_0;
    %assign/vec4 v00000000062d2c70_0, 0;
    %load/vec4 v00000000062d2bd0_0;
    %assign/vec4 v00000000062d2310_0, 0;
    %load/vec4 v00000000062d2a90_0;
    %assign/vec4 v00000000062d1cd0_0, 0;
    %load/vec4 v00000000062d1a50_0;
    %assign/vec4 v00000000062d1c30_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000000000622a180;
T_13 ;
    %wait E_00000000062aae10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d2ef0_0, 0, 1;
    %load/vec4 v00000000062d1e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d1b90_0, 0, 1;
    %load/vec4 v00000000062d2950_0;
    %store/vec4 v00000000062d3350_0, 0, 32;
    %load/vec4 v00000000062d3030_0;
    %store/vec4 v00000000062d3170_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062d2ef0_0, 0, 1;
T_13.0 ;
    %load/vec4 v00000000062d30d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062d1b90_0, 0, 1;
    %load/vec4 v00000000062d2950_0;
    %store/vec4 v00000000062d3350_0, 0, 32;
    %load/vec4 v00000000062d2e50_0;
    %store/vec4 v00000000062d2130_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062d2ef0_0, 0, 1;
T_13.2 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000061f2f30;
T_14 ;
    %wait E_00000000062a9f10;
    %load/vec4 v00000000062d4aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d3d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d3e20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d55e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000062d5360_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000062d40a0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000062d3ce0_0, 0, 5;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000062d4500_0;
    %store/vec4 v00000000062d3d80_0, 0, 1;
    %load/vec4 v00000000062d4f00_0;
    %store/vec4 v00000000062d3e20_0, 0, 1;
    %load/vec4 v00000000062d4460_0;
    %store/vec4 v00000000062d55e0_0, 0, 32;
    %load/vec4 v00000000062d45a0_0;
    %store/vec4 v00000000062d5360_0, 0, 32;
    %load/vec4 v00000000062d4780_0;
    %store/vec4 v00000000062d3ce0_0, 0, 5;
    %load/vec4 v00000000062d43c0_0;
    %store/vec4 v00000000062d3ec0_0, 0, 1;
    %load/vec4 v00000000062d4960_0;
    %store/vec4 v00000000062d3f60_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000061f2f30;
T_15 ;
    %wait E_00000000062aabd0;
    %load/vec4 v00000000062d3d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v00000000062d3e20_0;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000000062d55e0_0;
    %store/vec4 v00000000062d4000_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000000062d5360_0;
    %store/vec4 v00000000062d4000_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000062b6980;
T_16 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d8a90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062d8a90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d8a90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062d8a90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d8a90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062d8a90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d8a90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062d8a90_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 70 "$display", "00000000000000000000000000000001 | %b", &A<v00000000062d3210, 0> {0 0 0};
    %fork t_1, S_00000000062b6b10;
    %jmp t_0;
    .scope S_00000000062b6b10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000629e6c0_0, 0, 32;
T_16.0 ; Top of for-loop 
    %load/vec4 v000000000629e6c0_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000062d8a90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000062d8a90_0, 0, 1;
    %delay 10, 0;
T_16.2 ; for-loop step statement
    %load/vec4 v000000000629e6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000629e6c0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ; for-loop exit label
    %end;
    .scope S_00000000062b6980;
t_0 %join;
    %vpi_call 2 80 "$display", "00000000000000000000000000000001 | %b", &A<v00000000062d3210, 0> {0 0 0};
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../testbenches/cpu_tb.v";
    "./cpu.v";
    "./cpu/decode.v";
    "./cpu/execute.v";
    "./cpu/alu.v";
    "./cpu/fetch.v";
    "./cpu/memory.v";
    "./cpu/register_bank.v";
    "./rom.v";
    "./cpu/writeback.v";
    "./ram.v";
