// Seed: 375844490
module module_0 ();
  bit id_1;
  wor id_2;
  always id_1 <= 1;
  id_3 :
  assert property (@(posedge -1) 1) $display(-1);
  wire id_4;
  assign id_3 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_8 = id_3 | id_2;
  module_0 modCall_1 ();
endmodule
