Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,106
design__inferred_latch__count,0
design__instance__count,8112
design__instance__area,109871
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.002806686796247959
power__switching__total,0.0021873782388865948
power__leakage__total,0.0000020965571820852347
power__total,0.004996161442250013
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.4013575141395233
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.4825967539964422
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.08846085225828806
timing__setup__ws__corner:nom_fast_1p32V_m40C,6.9174685715281745
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.088461
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,11.033824
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.6093176136110682
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.8354437378368126
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5770567520491109
timing__setup__ws__corner:nom_slow_1p08V_125C,6.467587981568965
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.577057
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,9.277880
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.48004246381144683
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.6230206527023551
timing__hold__ws__corner:nom_typ_1p20V_25C,0.26771496888211305
timing__setup__ws__corner:nom_typ_1p20V_25C,6.748401584110665
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.267715
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,10.402883
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.4013575141395233
clock__skew__worst_setup,0.4825967539964422
timing__hold__ws,0.08846085225828806
timing__setup__ws,6.467587981568965
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.088461
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,9.277880
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,8112
design__instance__area__stdcell,109871
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.867277
design__instance__utilization__stdcell,0.867277
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,4
design__instance__area__class:buffer,36.288
design__instance__count__class:inverter,220
design__instance__area__class:inverter,1295.48
design__instance__count__class:sequential_cell,894
design__instance__area__class:sequential_cell,34335.7
design__instance__count__class:multi_input_combinational_cell,5377
design__instance__area__class:multi_input_combinational_cell,53777
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1438
design__instance__area__class:timing_repair_buffer,19062.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,291493
design__violations,0
design__instance__count__class:clock_buffer,88
design__instance__area__class:clock_buffer,796.522
design__instance__count__class:clock_inverter,38
design__instance__area__class:clock_inverter,279.418
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,545
antenna__violating__nets,8
antenna__violating__pins,8
route__antenna_violation__count,8
antenna_diodes_count,53
design__instance__count__class:antenna_cell,53
design__instance__area__class:antenna_cell,288.49
route__net,8463
route__net__special,2
route__drc_errors__iter:0,10858
route__wirelength__iter:0,341346
route__drc_errors__iter:1,6036
route__wirelength__iter:1,338744
route__drc_errors__iter:2,6004
route__wirelength__iter:2,337612
route__drc_errors__iter:3,1008
route__wirelength__iter:3,335073
route__drc_errors__iter:4,192
route__wirelength__iter:4,334852
route__drc_errors__iter:5,14
route__wirelength__iter:5,334775
route__drc_errors__iter:6,4
route__wirelength__iter:6,334782
route__drc_errors__iter:7,0
route__wirelength__iter:7,334783
route__drc_errors,0
route__wirelength,334783
route__vias,64121
route__vias__singlecut,64121
route__vias__multicut,0
design__disconnected_pin__count,7
design__critical_disconnected_pin__count,0
route__wirelength__max,690.545
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,298
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,298
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,298
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,298
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000325879
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000337691
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000138159
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000337691
design_powergrid__voltage__worst,0.0000337691
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000337691
design_powergrid__drop__worst__net:VPWR,0.0000325879
design_powergrid__voltage__worst__net:VGND,0.0000337691
design_powergrid__drop__worst__net:VGND,0.0000337691
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000013900000000000000747427293668057046716057811863720417022705078125
ir__drop__worst,0.0000325999999999999995835796295917674569864175282418727874755859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
