// Seed: 3606748783
module module_0 ();
  tri1 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    input supply1 id_2,
    input supply1 id_3
);
  assign id_5 = id_3 == 1;
  supply0 id_6 = id_3;
  wire id_7;
  logic [7:0] id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [7:0] id_9, id_10;
  assign id_10[1'h0] = 1'b0;
  logic [7:0] id_11;
  assign id_8[1'b0] = id_5;
  always begin : LABEL_0
    id_11 = id_9;
  end
endmodule
