<profile>

<section name = "Vitis HLS Report for 'threshold_Pipeline_VITIS_LOOP_16_1'" level="0">
<item name = "Date">Tue Jul 25 10:20:12 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">Byte_Count_Really_Good_This_Time</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.411 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">260, 260, 1.300 us, 1.300 us, 260, 260, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_16_1">258, 258, 4, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 75, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 50, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln16_fu_95_p2">+, 0, 0, 14, 9, 1</column>
<column name="over_thresh_1_fu_119_p2">+, 0, 0, 15, 8, 1</column>
<column name="icmp_ln16_fu_89_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln17_fu_114_p2">icmp, 0, 0, 23, 16, 3</column>
<column name="over_thresh_2_fu_125_p3">select, 0, 0, 8, 1, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_over_thresh_load">9, 2, 8, 16</column>
<column name="i_fu_52">9, 2, 9, 18</column>
<column name="over_thresh_fu_48">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="i_fu_52">9, 0, 9, 0</column>
<column name="icmp_ln16_reg_156">1, 0, 1, 0</column>
<column name="icmp_ln16_reg_156_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="in_load_reg_165">16, 0, 16, 0</column>
<column name="over_thresh_2_reg_170">8, 0, 8, 0</column>
<column name="over_thresh_fu_48">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, threshold_Pipeline_VITIS_LOOP_16_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, threshold_Pipeline_VITIS_LOOP_16_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, threshold_Pipeline_VITIS_LOOP_16_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, threshold_Pipeline_VITIS_LOOP_16_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, threshold_Pipeline_VITIS_LOOP_16_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, threshold_Pipeline_VITIS_LOOP_16_1, return value</column>
<column name="in_r_empty_n">in, 1, ap_ctrl_hs, threshold_Pipeline_VITIS_LOOP_16_1, return value</column>
<column name="in_r_read">out, 1, ap_ctrl_hs, threshold_Pipeline_VITIS_LOOP_16_1, return value</column>
<column name="in_r_address0">out, 8, mem_fifo, in_r, array</column>
<column name="in_r_ce0">out, 1, mem_fifo, in_r, array</column>
<column name="in_r_q0">in, 16, mem_fifo, in_r, array</column>
<column name="over_thresh_out">out, 8, ap_vld, over_thresh_out, pointer</column>
<column name="over_thresh_out_ap_vld">out, 1, ap_vld, over_thresh_out, pointer</column>
</table>
</item>
</section>
</profile>
