
2021-11-07-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f74  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  0800a104  0800a104  0001a104  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a1dc  0800a1dc  0002020c  2**0
                  CONTENTS
  4 .ARM          00000008  0800a1dc  0800a1dc  0001a1dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a1e4  0800a1e4  0002020c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a1e4  0800a1e4  0001a1e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a1e8  0800a1e8  0001a1e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000020c  20000000  0800a1ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b2c  2000020c  0800a3f8  0002020c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000d38  0800a3f8  00020d38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023c67  00000000  00000000  0002023c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004398  00000000  00000000  00043ea3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019d0  00000000  00000000  00048240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001828  00000000  00000000  00049c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b1ad  00000000  00000000  0004b438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001dc01  00000000  00000000  000765e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fa3a1  00000000  00000000  000941e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018e587  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007078  00000000  00000000  0018e5dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000020c 	.word	0x2000020c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a0ec 	.word	0x0800a0ec

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000210 	.word	0x20000210
 80001cc:	0800a0ec 	.word	0x0800a0ec

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800057e:	2300      	movs	r3, #0
 8000580:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000582:	2003      	movs	r0, #3
 8000584:	f000 f960 	bl	8000848 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000588:	2000      	movs	r0, #0
 800058a:	f000 f80d 	bl	80005a8 <HAL_InitTick>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d002      	beq.n	800059a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000594:	2301      	movs	r3, #1
 8000596:	71fb      	strb	r3, [r7, #7]
 8000598:	e001      	b.n	800059e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800059a:	f008 f9c3 	bl	8008924 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800059e:	79fb      	ldrb	r3, [r7, #7]
}
 80005a0:	4618      	mov	r0, r3
 80005a2:	3708      	adds	r7, #8
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}

080005a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b084      	sub	sp, #16
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80005b0:	2300      	movs	r3, #0
 80005b2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80005b4:	4b17      	ldr	r3, [pc, #92]	; (8000614 <HAL_InitTick+0x6c>)
 80005b6:	781b      	ldrb	r3, [r3, #0]
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d023      	beq.n	8000604 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80005bc:	4b16      	ldr	r3, [pc, #88]	; (8000618 <HAL_InitTick+0x70>)
 80005be:	681a      	ldr	r2, [r3, #0]
 80005c0:	4b14      	ldr	r3, [pc, #80]	; (8000614 <HAL_InitTick+0x6c>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	4619      	mov	r1, r3
 80005c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80005ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80005d2:	4618      	mov	r0, r3
 80005d4:	f000 f96d 	bl	80008b2 <HAL_SYSTICK_Config>
 80005d8:	4603      	mov	r3, r0
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d10f      	bne.n	80005fe <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	2b0f      	cmp	r3, #15
 80005e2:	d809      	bhi.n	80005f8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005e4:	2200      	movs	r2, #0
 80005e6:	6879      	ldr	r1, [r7, #4]
 80005e8:	f04f 30ff 	mov.w	r0, #4294967295
 80005ec:	f000 f937 	bl	800085e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80005f0:	4a0a      	ldr	r2, [pc, #40]	; (800061c <HAL_InitTick+0x74>)
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	6013      	str	r3, [r2, #0]
 80005f6:	e007      	b.n	8000608 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80005f8:	2301      	movs	r3, #1
 80005fa:	73fb      	strb	r3, [r7, #15]
 80005fc:	e004      	b.n	8000608 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80005fe:	2301      	movs	r3, #1
 8000600:	73fb      	strb	r3, [r7, #15]
 8000602:	e001      	b.n	8000608 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000604:	2301      	movs	r3, #1
 8000606:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000608:	7bfb      	ldrb	r3, [r7, #15]
}
 800060a:	4618      	mov	r0, r3
 800060c:	3710      	adds	r7, #16
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	20000004 	.word	0x20000004
 8000618:	20000144 	.word	0x20000144
 800061c:	20000000 	.word	0x20000000

08000620 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000624:	4b06      	ldr	r3, [pc, #24]	; (8000640 <HAL_IncTick+0x20>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	461a      	mov	r2, r3
 800062a:	4b06      	ldr	r3, [pc, #24]	; (8000644 <HAL_IncTick+0x24>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	4413      	add	r3, r2
 8000630:	4a04      	ldr	r2, [pc, #16]	; (8000644 <HAL_IncTick+0x24>)
 8000632:	6013      	str	r3, [r2, #0]
}
 8000634:	bf00      	nop
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
 800063e:	bf00      	nop
 8000640:	20000004 	.word	0x20000004
 8000644:	20000258 	.word	0x20000258

08000648 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
  return uwTick;
 800064c:	4b03      	ldr	r3, [pc, #12]	; (800065c <HAL_GetTick+0x14>)
 800064e:	681b      	ldr	r3, [r3, #0]
}
 8000650:	4618      	mov	r0, r3
 8000652:	46bd      	mov	sp, r7
 8000654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000658:	4770      	bx	lr
 800065a:	bf00      	nop
 800065c:	20000258 	.word	0x20000258

08000660 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000660:	b580      	push	{r7, lr}
 8000662:	b084      	sub	sp, #16
 8000664:	af00      	add	r7, sp, #0
 8000666:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000668:	f7ff ffee 	bl	8000648 <HAL_GetTick>
 800066c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000672:	68fb      	ldr	r3, [r7, #12]
 8000674:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000678:	d005      	beq.n	8000686 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800067a:	4b0a      	ldr	r3, [pc, #40]	; (80006a4 <HAL_Delay+0x44>)
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	461a      	mov	r2, r3
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	4413      	add	r3, r2
 8000684:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000686:	bf00      	nop
 8000688:	f7ff ffde 	bl	8000648 <HAL_GetTick>
 800068c:	4602      	mov	r2, r0
 800068e:	68bb      	ldr	r3, [r7, #8]
 8000690:	1ad3      	subs	r3, r2, r3
 8000692:	68fa      	ldr	r2, [r7, #12]
 8000694:	429a      	cmp	r2, r3
 8000696:	d8f7      	bhi.n	8000688 <HAL_Delay+0x28>
  {
  }
}
 8000698:	bf00      	nop
 800069a:	bf00      	nop
 800069c:	3710      	adds	r7, #16
 800069e:	46bd      	mov	sp, r7
 80006a0:	bd80      	pop	{r7, pc}
 80006a2:	bf00      	nop
 80006a4:	20000004 	.word	0x20000004

080006a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b085      	sub	sp, #20
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	f003 0307 	and.w	r3, r3, #7
 80006b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006b8:	4b0c      	ldr	r3, [pc, #48]	; (80006ec <__NVIC_SetPriorityGrouping+0x44>)
 80006ba:	68db      	ldr	r3, [r3, #12]
 80006bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006be:	68ba      	ldr	r2, [r7, #8]
 80006c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006c4:	4013      	ands	r3, r2
 80006c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006c8:	68fb      	ldr	r3, [r7, #12]
 80006ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006cc:	68bb      	ldr	r3, [r7, #8]
 80006ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006da:	4a04      	ldr	r2, [pc, #16]	; (80006ec <__NVIC_SetPriorityGrouping+0x44>)
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	60d3      	str	r3, [r2, #12]
}
 80006e0:	bf00      	nop
 80006e2:	3714      	adds	r7, #20
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr
 80006ec:	e000ed00 	.word	0xe000ed00

080006f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80006f4:	4b04      	ldr	r3, [pc, #16]	; (8000708 <__NVIC_GetPriorityGrouping+0x18>)
 80006f6:	68db      	ldr	r3, [r3, #12]
 80006f8:	0a1b      	lsrs	r3, r3, #8
 80006fa:	f003 0307 	and.w	r3, r3, #7
}
 80006fe:	4618      	mov	r0, r3
 8000700:	46bd      	mov	sp, r7
 8000702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000706:	4770      	bx	lr
 8000708:	e000ed00 	.word	0xe000ed00

0800070c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	4603      	mov	r3, r0
 8000714:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000716:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071a:	2b00      	cmp	r3, #0
 800071c:	db0b      	blt.n	8000736 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	f003 021f 	and.w	r2, r3, #31
 8000724:	4907      	ldr	r1, [pc, #28]	; (8000744 <__NVIC_EnableIRQ+0x38>)
 8000726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072a:	095b      	lsrs	r3, r3, #5
 800072c:	2001      	movs	r0, #1
 800072e:	fa00 f202 	lsl.w	r2, r0, r2
 8000732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000736:	bf00      	nop
 8000738:	370c      	adds	r7, #12
 800073a:	46bd      	mov	sp, r7
 800073c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	e000e100 	.word	0xe000e100

08000748 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	6039      	str	r1, [r7, #0]
 8000752:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000758:	2b00      	cmp	r3, #0
 800075a:	db0a      	blt.n	8000772 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800075c:	683b      	ldr	r3, [r7, #0]
 800075e:	b2da      	uxtb	r2, r3
 8000760:	490c      	ldr	r1, [pc, #48]	; (8000794 <__NVIC_SetPriority+0x4c>)
 8000762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000766:	0112      	lsls	r2, r2, #4
 8000768:	b2d2      	uxtb	r2, r2
 800076a:	440b      	add	r3, r1
 800076c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000770:	e00a      	b.n	8000788 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000772:	683b      	ldr	r3, [r7, #0]
 8000774:	b2da      	uxtb	r2, r3
 8000776:	4908      	ldr	r1, [pc, #32]	; (8000798 <__NVIC_SetPriority+0x50>)
 8000778:	79fb      	ldrb	r3, [r7, #7]
 800077a:	f003 030f 	and.w	r3, r3, #15
 800077e:	3b04      	subs	r3, #4
 8000780:	0112      	lsls	r2, r2, #4
 8000782:	b2d2      	uxtb	r2, r2
 8000784:	440b      	add	r3, r1
 8000786:	761a      	strb	r2, [r3, #24]
}
 8000788:	bf00      	nop
 800078a:	370c      	adds	r7, #12
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr
 8000794:	e000e100 	.word	0xe000e100
 8000798:	e000ed00 	.word	0xe000ed00

0800079c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800079c:	b480      	push	{r7}
 800079e:	b089      	sub	sp, #36	; 0x24
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	60f8      	str	r0, [r7, #12]
 80007a4:	60b9      	str	r1, [r7, #8]
 80007a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	f003 0307 	and.w	r3, r3, #7
 80007ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007b0:	69fb      	ldr	r3, [r7, #28]
 80007b2:	f1c3 0307 	rsb	r3, r3, #7
 80007b6:	2b04      	cmp	r3, #4
 80007b8:	bf28      	it	cs
 80007ba:	2304      	movcs	r3, #4
 80007bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007be:	69fb      	ldr	r3, [r7, #28]
 80007c0:	3304      	adds	r3, #4
 80007c2:	2b06      	cmp	r3, #6
 80007c4:	d902      	bls.n	80007cc <NVIC_EncodePriority+0x30>
 80007c6:	69fb      	ldr	r3, [r7, #28]
 80007c8:	3b03      	subs	r3, #3
 80007ca:	e000      	b.n	80007ce <NVIC_EncodePriority+0x32>
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007d0:	f04f 32ff 	mov.w	r2, #4294967295
 80007d4:	69bb      	ldr	r3, [r7, #24]
 80007d6:	fa02 f303 	lsl.w	r3, r2, r3
 80007da:	43da      	mvns	r2, r3
 80007dc:	68bb      	ldr	r3, [r7, #8]
 80007de:	401a      	ands	r2, r3
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007e4:	f04f 31ff 	mov.w	r1, #4294967295
 80007e8:	697b      	ldr	r3, [r7, #20]
 80007ea:	fa01 f303 	lsl.w	r3, r1, r3
 80007ee:	43d9      	mvns	r1, r3
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f4:	4313      	orrs	r3, r2
         );
}
 80007f6:	4618      	mov	r0, r3
 80007f8:	3724      	adds	r7, #36	; 0x24
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
	...

08000804 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	3b01      	subs	r3, #1
 8000810:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000814:	d301      	bcc.n	800081a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000816:	2301      	movs	r3, #1
 8000818:	e00f      	b.n	800083a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800081a:	4a0a      	ldr	r2, [pc, #40]	; (8000844 <SysTick_Config+0x40>)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	3b01      	subs	r3, #1
 8000820:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000822:	210f      	movs	r1, #15
 8000824:	f04f 30ff 	mov.w	r0, #4294967295
 8000828:	f7ff ff8e 	bl	8000748 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800082c:	4b05      	ldr	r3, [pc, #20]	; (8000844 <SysTick_Config+0x40>)
 800082e:	2200      	movs	r2, #0
 8000830:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000832:	4b04      	ldr	r3, [pc, #16]	; (8000844 <SysTick_Config+0x40>)
 8000834:	2207      	movs	r2, #7
 8000836:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000838:	2300      	movs	r3, #0
}
 800083a:	4618      	mov	r0, r3
 800083c:	3708      	adds	r7, #8
 800083e:	46bd      	mov	sp, r7
 8000840:	bd80      	pop	{r7, pc}
 8000842:	bf00      	nop
 8000844:	e000e010 	.word	0xe000e010

08000848 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b082      	sub	sp, #8
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000850:	6878      	ldr	r0, [r7, #4]
 8000852:	f7ff ff29 	bl	80006a8 <__NVIC_SetPriorityGrouping>
}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}

0800085e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800085e:	b580      	push	{r7, lr}
 8000860:	b086      	sub	sp, #24
 8000862:	af00      	add	r7, sp, #0
 8000864:	4603      	mov	r3, r0
 8000866:	60b9      	str	r1, [r7, #8]
 8000868:	607a      	str	r2, [r7, #4]
 800086a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800086c:	2300      	movs	r3, #0
 800086e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000870:	f7ff ff3e 	bl	80006f0 <__NVIC_GetPriorityGrouping>
 8000874:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000876:	687a      	ldr	r2, [r7, #4]
 8000878:	68b9      	ldr	r1, [r7, #8]
 800087a:	6978      	ldr	r0, [r7, #20]
 800087c:	f7ff ff8e 	bl	800079c <NVIC_EncodePriority>
 8000880:	4602      	mov	r2, r0
 8000882:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000886:	4611      	mov	r1, r2
 8000888:	4618      	mov	r0, r3
 800088a:	f7ff ff5d 	bl	8000748 <__NVIC_SetPriority>
}
 800088e:	bf00      	nop
 8000890:	3718      	adds	r7, #24
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}

08000896 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000896:	b580      	push	{r7, lr}
 8000898:	b082      	sub	sp, #8
 800089a:	af00      	add	r7, sp, #0
 800089c:	4603      	mov	r3, r0
 800089e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80008a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008a4:	4618      	mov	r0, r3
 80008a6:	f7ff ff31 	bl	800070c <__NVIC_EnableIRQ>
}
 80008aa:	bf00      	nop
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}

080008b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008b2:	b580      	push	{r7, lr}
 80008b4:	b082      	sub	sp, #8
 80008b6:	af00      	add	r7, sp, #0
 80008b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008ba:	6878      	ldr	r0, [r7, #4]
 80008bc:	f7ff ffa2 	bl	8000804 <SysTick_Config>
 80008c0:	4603      	mov	r3, r0
}
 80008c2:	4618      	mov	r0, r3
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
	...

080008cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008cc:	b480      	push	{r7}
 80008ce:	b087      	sub	sp, #28
 80008d0:	af00      	add	r7, sp, #0
 80008d2:	6078      	str	r0, [r7, #4]
 80008d4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008d6:	2300      	movs	r3, #0
 80008d8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008da:	e17f      	b.n	8000bdc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80008dc:	683b      	ldr	r3, [r7, #0]
 80008de:	681a      	ldr	r2, [r3, #0]
 80008e0:	2101      	movs	r1, #1
 80008e2:	697b      	ldr	r3, [r7, #20]
 80008e4:	fa01 f303 	lsl.w	r3, r1, r3
 80008e8:	4013      	ands	r3, r2
 80008ea:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	f000 8171 	beq.w	8000bd6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008f4:	683b      	ldr	r3, [r7, #0]
 80008f6:	685b      	ldr	r3, [r3, #4]
 80008f8:	2b01      	cmp	r3, #1
 80008fa:	d00b      	beq.n	8000914 <HAL_GPIO_Init+0x48>
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	2b02      	cmp	r3, #2
 8000902:	d007      	beq.n	8000914 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000908:	2b11      	cmp	r3, #17
 800090a:	d003      	beq.n	8000914 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800090c:	683b      	ldr	r3, [r7, #0]
 800090e:	685b      	ldr	r3, [r3, #4]
 8000910:	2b12      	cmp	r3, #18
 8000912:	d130      	bne.n	8000976 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	689b      	ldr	r3, [r3, #8]
 8000918:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800091a:	697b      	ldr	r3, [r7, #20]
 800091c:	005b      	lsls	r3, r3, #1
 800091e:	2203      	movs	r2, #3
 8000920:	fa02 f303 	lsl.w	r3, r2, r3
 8000924:	43db      	mvns	r3, r3
 8000926:	693a      	ldr	r2, [r7, #16]
 8000928:	4013      	ands	r3, r2
 800092a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	68da      	ldr	r2, [r3, #12]
 8000930:	697b      	ldr	r3, [r7, #20]
 8000932:	005b      	lsls	r3, r3, #1
 8000934:	fa02 f303 	lsl.w	r3, r2, r3
 8000938:	693a      	ldr	r2, [r7, #16]
 800093a:	4313      	orrs	r3, r2
 800093c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	693a      	ldr	r2, [r7, #16]
 8000942:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800094a:	2201      	movs	r2, #1
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	fa02 f303 	lsl.w	r3, r2, r3
 8000952:	43db      	mvns	r3, r3
 8000954:	693a      	ldr	r2, [r7, #16]
 8000956:	4013      	ands	r3, r2
 8000958:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800095a:	683b      	ldr	r3, [r7, #0]
 800095c:	685b      	ldr	r3, [r3, #4]
 800095e:	091b      	lsrs	r3, r3, #4
 8000960:	f003 0201 	and.w	r2, r3, #1
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	fa02 f303 	lsl.w	r3, r2, r3
 800096a:	693a      	ldr	r2, [r7, #16]
 800096c:	4313      	orrs	r3, r2
 800096e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	693a      	ldr	r2, [r7, #16]
 8000974:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8000976:	683b      	ldr	r3, [r7, #0]
 8000978:	685b      	ldr	r3, [r3, #4]
 800097a:	f003 0303 	and.w	r3, r3, #3
 800097e:	2b03      	cmp	r3, #3
 8000980:	d118      	bne.n	80009b4 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000986:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8000988:	2201      	movs	r2, #1
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	fa02 f303 	lsl.w	r3, r2, r3
 8000990:	43db      	mvns	r3, r3
 8000992:	693a      	ldr	r2, [r7, #16]
 8000994:	4013      	ands	r3, r2
 8000996:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	685b      	ldr	r3, [r3, #4]
 800099c:	08db      	lsrs	r3, r3, #3
 800099e:	f003 0201 	and.w	r2, r3, #1
 80009a2:	697b      	ldr	r3, [r7, #20]
 80009a4:	fa02 f303 	lsl.w	r3, r2, r3
 80009a8:	693a      	ldr	r2, [r7, #16]
 80009aa:	4313      	orrs	r3, r2
 80009ac:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	693a      	ldr	r2, [r7, #16]
 80009b2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	68db      	ldr	r3, [r3, #12]
 80009b8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	005b      	lsls	r3, r3, #1
 80009be:	2203      	movs	r2, #3
 80009c0:	fa02 f303 	lsl.w	r3, r2, r3
 80009c4:	43db      	mvns	r3, r3
 80009c6:	693a      	ldr	r2, [r7, #16]
 80009c8:	4013      	ands	r3, r2
 80009ca:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	689a      	ldr	r2, [r3, #8]
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	005b      	lsls	r3, r3, #1
 80009d4:	fa02 f303 	lsl.w	r3, r2, r3
 80009d8:	693a      	ldr	r2, [r7, #16]
 80009da:	4313      	orrs	r3, r2
 80009dc:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	693a      	ldr	r2, [r7, #16]
 80009e2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	685b      	ldr	r3, [r3, #4]
 80009e8:	2b02      	cmp	r3, #2
 80009ea:	d003      	beq.n	80009f4 <HAL_GPIO_Init+0x128>
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	685b      	ldr	r3, [r3, #4]
 80009f0:	2b12      	cmp	r3, #18
 80009f2:	d123      	bne.n	8000a3c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80009f4:	697b      	ldr	r3, [r7, #20]
 80009f6:	08da      	lsrs	r2, r3, #3
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	3208      	adds	r2, #8
 80009fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a00:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	f003 0307 	and.w	r3, r3, #7
 8000a08:	009b      	lsls	r3, r3, #2
 8000a0a:	220f      	movs	r2, #15
 8000a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a10:	43db      	mvns	r3, r3
 8000a12:	693a      	ldr	r2, [r7, #16]
 8000a14:	4013      	ands	r3, r2
 8000a16:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	691a      	ldr	r2, [r3, #16]
 8000a1c:	697b      	ldr	r3, [r7, #20]
 8000a1e:	f003 0307 	and.w	r3, r3, #7
 8000a22:	009b      	lsls	r3, r3, #2
 8000a24:	fa02 f303 	lsl.w	r3, r2, r3
 8000a28:	693a      	ldr	r2, [r7, #16]
 8000a2a:	4313      	orrs	r3, r2
 8000a2c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000a2e:	697b      	ldr	r3, [r7, #20]
 8000a30:	08da      	lsrs	r2, r3, #3
 8000a32:	687b      	ldr	r3, [r7, #4]
 8000a34:	3208      	adds	r2, #8
 8000a36:	6939      	ldr	r1, [r7, #16]
 8000a38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000a42:	697b      	ldr	r3, [r7, #20]
 8000a44:	005b      	lsls	r3, r3, #1
 8000a46:	2203      	movs	r2, #3
 8000a48:	fa02 f303 	lsl.w	r3, r2, r3
 8000a4c:	43db      	mvns	r3, r3
 8000a4e:	693a      	ldr	r2, [r7, #16]
 8000a50:	4013      	ands	r3, r2
 8000a52:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000a54:	683b      	ldr	r3, [r7, #0]
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	f003 0203 	and.w	r2, r3, #3
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	005b      	lsls	r3, r3, #1
 8000a60:	fa02 f303 	lsl.w	r3, r2, r3
 8000a64:	693a      	ldr	r2, [r7, #16]
 8000a66:	4313      	orrs	r3, r2
 8000a68:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	693a      	ldr	r2, [r7, #16]
 8000a6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a70:	683b      	ldr	r3, [r7, #0]
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	f000 80ac 	beq.w	8000bd6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a7e:	4b5f      	ldr	r3, [pc, #380]	; (8000bfc <HAL_GPIO_Init+0x330>)
 8000a80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a82:	4a5e      	ldr	r2, [pc, #376]	; (8000bfc <HAL_GPIO_Init+0x330>)
 8000a84:	f043 0301 	orr.w	r3, r3, #1
 8000a88:	6613      	str	r3, [r2, #96]	; 0x60
 8000a8a:	4b5c      	ldr	r3, [pc, #368]	; (8000bfc <HAL_GPIO_Init+0x330>)
 8000a8c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a8e:	f003 0301 	and.w	r3, r3, #1
 8000a92:	60bb      	str	r3, [r7, #8]
 8000a94:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000a96:	4a5a      	ldr	r2, [pc, #360]	; (8000c00 <HAL_GPIO_Init+0x334>)
 8000a98:	697b      	ldr	r3, [r7, #20]
 8000a9a:	089b      	lsrs	r3, r3, #2
 8000a9c:	3302      	adds	r3, #2
 8000a9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000aa2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000aa4:	697b      	ldr	r3, [r7, #20]
 8000aa6:	f003 0303 	and.w	r3, r3, #3
 8000aaa:	009b      	lsls	r3, r3, #2
 8000aac:	220f      	movs	r2, #15
 8000aae:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab2:	43db      	mvns	r3, r3
 8000ab4:	693a      	ldr	r2, [r7, #16]
 8000ab6:	4013      	ands	r3, r2
 8000ab8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000ac0:	d025      	beq.n	8000b0e <HAL_GPIO_Init+0x242>
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	4a4f      	ldr	r2, [pc, #316]	; (8000c04 <HAL_GPIO_Init+0x338>)
 8000ac6:	4293      	cmp	r3, r2
 8000ac8:	d01f      	beq.n	8000b0a <HAL_GPIO_Init+0x23e>
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	4a4e      	ldr	r2, [pc, #312]	; (8000c08 <HAL_GPIO_Init+0x33c>)
 8000ace:	4293      	cmp	r3, r2
 8000ad0:	d019      	beq.n	8000b06 <HAL_GPIO_Init+0x23a>
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	4a4d      	ldr	r2, [pc, #308]	; (8000c0c <HAL_GPIO_Init+0x340>)
 8000ad6:	4293      	cmp	r3, r2
 8000ad8:	d013      	beq.n	8000b02 <HAL_GPIO_Init+0x236>
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	4a4c      	ldr	r2, [pc, #304]	; (8000c10 <HAL_GPIO_Init+0x344>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d00d      	beq.n	8000afe <HAL_GPIO_Init+0x232>
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4a4b      	ldr	r2, [pc, #300]	; (8000c14 <HAL_GPIO_Init+0x348>)
 8000ae6:	4293      	cmp	r3, r2
 8000ae8:	d007      	beq.n	8000afa <HAL_GPIO_Init+0x22e>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4a4a      	ldr	r2, [pc, #296]	; (8000c18 <HAL_GPIO_Init+0x34c>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d101      	bne.n	8000af6 <HAL_GPIO_Init+0x22a>
 8000af2:	2306      	movs	r3, #6
 8000af4:	e00c      	b.n	8000b10 <HAL_GPIO_Init+0x244>
 8000af6:	2307      	movs	r3, #7
 8000af8:	e00a      	b.n	8000b10 <HAL_GPIO_Init+0x244>
 8000afa:	2305      	movs	r3, #5
 8000afc:	e008      	b.n	8000b10 <HAL_GPIO_Init+0x244>
 8000afe:	2304      	movs	r3, #4
 8000b00:	e006      	b.n	8000b10 <HAL_GPIO_Init+0x244>
 8000b02:	2303      	movs	r3, #3
 8000b04:	e004      	b.n	8000b10 <HAL_GPIO_Init+0x244>
 8000b06:	2302      	movs	r3, #2
 8000b08:	e002      	b.n	8000b10 <HAL_GPIO_Init+0x244>
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	e000      	b.n	8000b10 <HAL_GPIO_Init+0x244>
 8000b0e:	2300      	movs	r3, #0
 8000b10:	697a      	ldr	r2, [r7, #20]
 8000b12:	f002 0203 	and.w	r2, r2, #3
 8000b16:	0092      	lsls	r2, r2, #2
 8000b18:	4093      	lsls	r3, r2
 8000b1a:	693a      	ldr	r2, [r7, #16]
 8000b1c:	4313      	orrs	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b20:	4937      	ldr	r1, [pc, #220]	; (8000c00 <HAL_GPIO_Init+0x334>)
 8000b22:	697b      	ldr	r3, [r7, #20]
 8000b24:	089b      	lsrs	r3, r3, #2
 8000b26:	3302      	adds	r3, #2
 8000b28:	693a      	ldr	r2, [r7, #16]
 8000b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000b2e:	4b3b      	ldr	r3, [pc, #236]	; (8000c1c <HAL_GPIO_Init+0x350>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b34:	68fb      	ldr	r3, [r7, #12]
 8000b36:	43db      	mvns	r3, r3
 8000b38:	693a      	ldr	r2, [r7, #16]
 8000b3a:	4013      	ands	r3, r2
 8000b3c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	685b      	ldr	r3, [r3, #4]
 8000b42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d003      	beq.n	8000b52 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000b4a:	693a      	ldr	r2, [r7, #16]
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	4313      	orrs	r3, r2
 8000b50:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000b52:	4a32      	ldr	r2, [pc, #200]	; (8000c1c <HAL_GPIO_Init+0x350>)
 8000b54:	693b      	ldr	r3, [r7, #16]
 8000b56:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8000b58:	4b30      	ldr	r3, [pc, #192]	; (8000c1c <HAL_GPIO_Init+0x350>)
 8000b5a:	685b      	ldr	r3, [r3, #4]
 8000b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	43db      	mvns	r3, r3
 8000b62:	693a      	ldr	r2, [r7, #16]
 8000b64:	4013      	ands	r3, r2
 8000b66:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d003      	beq.n	8000b7c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000b74:	693a      	ldr	r2, [r7, #16]
 8000b76:	68fb      	ldr	r3, [r7, #12]
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000b7c:	4a27      	ldr	r2, [pc, #156]	; (8000c1c <HAL_GPIO_Init+0x350>)
 8000b7e:	693b      	ldr	r3, [r7, #16]
 8000b80:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000b82:	4b26      	ldr	r3, [pc, #152]	; (8000c1c <HAL_GPIO_Init+0x350>)
 8000b84:	689b      	ldr	r3, [r3, #8]
 8000b86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	43db      	mvns	r3, r3
 8000b8c:	693a      	ldr	r2, [r7, #16]
 8000b8e:	4013      	ands	r3, r2
 8000b90:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b92:	683b      	ldr	r3, [r7, #0]
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d003      	beq.n	8000ba6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8000b9e:	693a      	ldr	r2, [r7, #16]
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000ba6:	4a1d      	ldr	r2, [pc, #116]	; (8000c1c <HAL_GPIO_Init+0x350>)
 8000ba8:	693b      	ldr	r3, [r7, #16]
 8000baa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8000bac:	4b1b      	ldr	r3, [pc, #108]	; (8000c1c <HAL_GPIO_Init+0x350>)
 8000bae:	68db      	ldr	r3, [r3, #12]
 8000bb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bb2:	68fb      	ldr	r3, [r7, #12]
 8000bb4:	43db      	mvns	r3, r3
 8000bb6:	693a      	ldr	r2, [r7, #16]
 8000bb8:	4013      	ands	r3, r2
 8000bba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	685b      	ldr	r3, [r3, #4]
 8000bc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000bc4:	2b00      	cmp	r3, #0
 8000bc6:	d003      	beq.n	8000bd0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8000bc8:	693a      	ldr	r2, [r7, #16]
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	4313      	orrs	r3, r2
 8000bce:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000bd0:	4a12      	ldr	r2, [pc, #72]	; (8000c1c <HAL_GPIO_Init+0x350>)
 8000bd2:	693b      	ldr	r3, [r7, #16]
 8000bd4:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000bd6:	697b      	ldr	r3, [r7, #20]
 8000bd8:	3301      	adds	r3, #1
 8000bda:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	fa22 f303 	lsr.w	r3, r2, r3
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	f47f ae78 	bne.w	80008dc <HAL_GPIO_Init+0x10>
  }
}
 8000bec:	bf00      	nop
 8000bee:	bf00      	nop
 8000bf0:	371c      	adds	r7, #28
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	40021000 	.word	0x40021000
 8000c00:	40010000 	.word	0x40010000
 8000c04:	48000400 	.word	0x48000400
 8000c08:	48000800 	.word	0x48000800
 8000c0c:	48000c00 	.word	0x48000c00
 8000c10:	48001000 	.word	0x48001000
 8000c14:	48001400 	.word	0x48001400
 8000c18:	48001800 	.word	0x48001800
 8000c1c:	40010400 	.word	0x40010400

08000c20 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8000c20:	b480      	push	{r7}
 8000c22:	b087      	sub	sp, #28
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8000c2e:	e0cd      	b.n	8000dcc <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8000c30:	2201      	movs	r2, #1
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	fa02 f303 	lsl.w	r3, r2, r3
 8000c38:	683a      	ldr	r2, [r7, #0]
 8000c3a:	4013      	ands	r3, r2
 8000c3c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8000c3e:	693b      	ldr	r3, [r7, #16]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	f000 80c0 	beq.w	8000dc6 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8000c46:	4a68      	ldr	r2, [pc, #416]	; (8000de8 <HAL_GPIO_DeInit+0x1c8>)
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	089b      	lsrs	r3, r3, #2
 8000c4c:	3302      	adds	r3, #2
 8000c4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c52:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8000c54:	697b      	ldr	r3, [r7, #20]
 8000c56:	f003 0303 	and.w	r3, r3, #3
 8000c5a:	009b      	lsls	r3, r3, #2
 8000c5c:	220f      	movs	r2, #15
 8000c5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c62:	68fa      	ldr	r2, [r7, #12]
 8000c64:	4013      	ands	r3, r2
 8000c66:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8000c68:	687b      	ldr	r3, [r7, #4]
 8000c6a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000c6e:	d025      	beq.n	8000cbc <HAL_GPIO_DeInit+0x9c>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	4a5e      	ldr	r2, [pc, #376]	; (8000dec <HAL_GPIO_DeInit+0x1cc>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d01f      	beq.n	8000cb8 <HAL_GPIO_DeInit+0x98>
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	4a5d      	ldr	r2, [pc, #372]	; (8000df0 <HAL_GPIO_DeInit+0x1d0>)
 8000c7c:	4293      	cmp	r3, r2
 8000c7e:	d019      	beq.n	8000cb4 <HAL_GPIO_DeInit+0x94>
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	4a5c      	ldr	r2, [pc, #368]	; (8000df4 <HAL_GPIO_DeInit+0x1d4>)
 8000c84:	4293      	cmp	r3, r2
 8000c86:	d013      	beq.n	8000cb0 <HAL_GPIO_DeInit+0x90>
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	4a5b      	ldr	r2, [pc, #364]	; (8000df8 <HAL_GPIO_DeInit+0x1d8>)
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	d00d      	beq.n	8000cac <HAL_GPIO_DeInit+0x8c>
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	4a5a      	ldr	r2, [pc, #360]	; (8000dfc <HAL_GPIO_DeInit+0x1dc>)
 8000c94:	4293      	cmp	r3, r2
 8000c96:	d007      	beq.n	8000ca8 <HAL_GPIO_DeInit+0x88>
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	4a59      	ldr	r2, [pc, #356]	; (8000e00 <HAL_GPIO_DeInit+0x1e0>)
 8000c9c:	4293      	cmp	r3, r2
 8000c9e:	d101      	bne.n	8000ca4 <HAL_GPIO_DeInit+0x84>
 8000ca0:	2306      	movs	r3, #6
 8000ca2:	e00c      	b.n	8000cbe <HAL_GPIO_DeInit+0x9e>
 8000ca4:	2307      	movs	r3, #7
 8000ca6:	e00a      	b.n	8000cbe <HAL_GPIO_DeInit+0x9e>
 8000ca8:	2305      	movs	r3, #5
 8000caa:	e008      	b.n	8000cbe <HAL_GPIO_DeInit+0x9e>
 8000cac:	2304      	movs	r3, #4
 8000cae:	e006      	b.n	8000cbe <HAL_GPIO_DeInit+0x9e>
 8000cb0:	2303      	movs	r3, #3
 8000cb2:	e004      	b.n	8000cbe <HAL_GPIO_DeInit+0x9e>
 8000cb4:	2302      	movs	r3, #2
 8000cb6:	e002      	b.n	8000cbe <HAL_GPIO_DeInit+0x9e>
 8000cb8:	2301      	movs	r3, #1
 8000cba:	e000      	b.n	8000cbe <HAL_GPIO_DeInit+0x9e>
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	697a      	ldr	r2, [r7, #20]
 8000cc0:	f002 0203 	and.w	r2, r2, #3
 8000cc4:	0092      	lsls	r2, r2, #2
 8000cc6:	4093      	lsls	r3, r2
 8000cc8:	68fa      	ldr	r2, [r7, #12]
 8000cca:	429a      	cmp	r2, r3
 8000ccc:	d132      	bne.n	8000d34 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8000cce:	4b4d      	ldr	r3, [pc, #308]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000cd0:	681a      	ldr	r2, [r3, #0]
 8000cd2:	693b      	ldr	r3, [r7, #16]
 8000cd4:	43db      	mvns	r3, r3
 8000cd6:	494b      	ldr	r1, [pc, #300]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000cd8:	4013      	ands	r3, r2
 8000cda:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8000cdc:	4b49      	ldr	r3, [pc, #292]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000cde:	685a      	ldr	r2, [r3, #4]
 8000ce0:	693b      	ldr	r3, [r7, #16]
 8000ce2:	43db      	mvns	r3, r3
 8000ce4:	4947      	ldr	r1, [pc, #284]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8000cea:	4b46      	ldr	r3, [pc, #280]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000cec:	689a      	ldr	r2, [r3, #8]
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	43db      	mvns	r3, r3
 8000cf2:	4944      	ldr	r1, [pc, #272]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 8000cf8:	4b42      	ldr	r3, [pc, #264]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000cfa:	68da      	ldr	r2, [r3, #12]
 8000cfc:	693b      	ldr	r3, [r7, #16]
 8000cfe:	43db      	mvns	r3, r3
 8000d00:	4940      	ldr	r1, [pc, #256]	; (8000e04 <HAL_GPIO_DeInit+0x1e4>)
 8000d02:	4013      	ands	r3, r2
 8000d04:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8000d06:	697b      	ldr	r3, [r7, #20]
 8000d08:	f003 0303 	and.w	r3, r3, #3
 8000d0c:	009b      	lsls	r3, r3, #2
 8000d0e:	220f      	movs	r2, #15
 8000d10:	fa02 f303 	lsl.w	r3, r2, r3
 8000d14:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8000d16:	4a34      	ldr	r2, [pc, #208]	; (8000de8 <HAL_GPIO_DeInit+0x1c8>)
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	089b      	lsrs	r3, r3, #2
 8000d1c:	3302      	adds	r3, #2
 8000d1e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8000d22:	68fb      	ldr	r3, [r7, #12]
 8000d24:	43da      	mvns	r2, r3
 8000d26:	4830      	ldr	r0, [pc, #192]	; (8000de8 <HAL_GPIO_DeInit+0x1c8>)
 8000d28:	697b      	ldr	r3, [r7, #20]
 8000d2a:	089b      	lsrs	r3, r3, #2
 8000d2c:	400a      	ands	r2, r1
 8000d2e:	3302      	adds	r3, #2
 8000d30:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	005b      	lsls	r3, r3, #1
 8000d3c:	2103      	movs	r1, #3
 8000d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d42:	431a      	orrs	r2, r3
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	08da      	lsrs	r2, r3, #3
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3208      	adds	r2, #8
 8000d50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	f003 0307 	and.w	r3, r3, #7
 8000d5a:	009b      	lsls	r3, r3, #2
 8000d5c:	220f      	movs	r2, #15
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	43db      	mvns	r3, r3
 8000d64:	697a      	ldr	r2, [r7, #20]
 8000d66:	08d2      	lsrs	r2, r2, #3
 8000d68:	4019      	ands	r1, r3
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	3208      	adds	r2, #8
 8000d6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	689a      	ldr	r2, [r3, #8]
 8000d76:	697b      	ldr	r3, [r7, #20]
 8000d78:	005b      	lsls	r3, r3, #1
 8000d7a:	2103      	movs	r1, #3
 8000d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d80:	43db      	mvns	r3, r3
 8000d82:	401a      	ands	r2, r3
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	685a      	ldr	r2, [r3, #4]
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	697b      	ldr	r3, [r7, #20]
 8000d90:	fa01 f303 	lsl.w	r3, r1, r3
 8000d94:	43db      	mvns	r3, r3
 8000d96:	401a      	ands	r2, r3
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	68da      	ldr	r2, [r3, #12]
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	005b      	lsls	r3, r3, #1
 8000da4:	2103      	movs	r1, #3
 8000da6:	fa01 f303 	lsl.w	r3, r1, r3
 8000daa:	43db      	mvns	r3, r3
 8000dac:	401a      	ands	r2, r3
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000db6:	2101      	movs	r1, #1
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	43db      	mvns	r3, r3
 8000dc0:	401a      	ands	r2, r3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8000dc6:	697b      	ldr	r3, [r7, #20]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8000dcc:	683a      	ldr	r2, [r7, #0]
 8000dce:	697b      	ldr	r3, [r7, #20]
 8000dd0:	fa22 f303 	lsr.w	r3, r2, r3
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	f47f af2b 	bne.w	8000c30 <HAL_GPIO_DeInit+0x10>
  }
}
 8000dda:	bf00      	nop
 8000ddc:	bf00      	nop
 8000dde:	371c      	adds	r7, #28
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr
 8000de8:	40010000 	.word	0x40010000
 8000dec:	48000400 	.word	0x48000400
 8000df0:	48000800 	.word	0x48000800
 8000df4:	48000c00 	.word	0x48000c00
 8000df8:	48001000 	.word	0x48001000
 8000dfc:	48001400 	.word	0x48001400
 8000e00:	48001800 	.word	0x48001800
 8000e04:	40010400 	.word	0x40010400

08000e08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	460b      	mov	r3, r1
 8000e12:	807b      	strh	r3, [r7, #2]
 8000e14:	4613      	mov	r3, r2
 8000e16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000e18:	787b      	ldrb	r3, [r7, #1]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d003      	beq.n	8000e26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000e1e:	887a      	ldrh	r2, [r7, #2]
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000e24:	e002      	b.n	8000e2c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000e26:	887a      	ldrh	r2, [r7, #2]
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000e2c:	bf00      	nop
 8000e2e:	370c      	adds	r7, #12
 8000e30:	46bd      	mov	sp, r7
 8000e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e36:	4770      	bx	lr

08000e38 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b085      	sub	sp, #20
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
 8000e40:	460b      	mov	r3, r1
 8000e42:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	695b      	ldr	r3, [r3, #20]
 8000e48:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000e4a:	887a      	ldrh	r2, [r7, #2]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	4013      	ands	r3, r2
 8000e50:	041a      	lsls	r2, r3, #16
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	43d9      	mvns	r1, r3
 8000e56:	887b      	ldrh	r3, [r7, #2]
 8000e58:	400b      	ands	r3, r1
 8000e5a:	431a      	orrs	r2, r3
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	619a      	str	r2, [r3, #24]
}
 8000e60:	bf00      	nop
 8000e62:	3714      	adds	r7, #20
 8000e64:	46bd      	mov	sp, r7
 8000e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6a:	4770      	bx	lr

08000e6c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000e76:	4b08      	ldr	r3, [pc, #32]	; (8000e98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e78:	695a      	ldr	r2, [r3, #20]
 8000e7a:	88fb      	ldrh	r3, [r7, #6]
 8000e7c:	4013      	ands	r3, r2
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d006      	beq.n	8000e90 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000e82:	4a05      	ldr	r2, [pc, #20]	; (8000e98 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000e84:	88fb      	ldrh	r3, [r7, #6]
 8000e86:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000e88:	88fb      	ldrh	r3, [r7, #6]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f007 fb4c 	bl	8008528 <HAL_GPIO_EXTI_Callback>
  }
}
 8000e90:	bf00      	nop
 8000e92:	3708      	adds	r7, #8
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	40010400 	.word	0x40010400

08000e9c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d101      	bne.n	8000eae <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e081      	b.n	8000fb2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d106      	bne.n	8000ec8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000ec2:	6878      	ldr	r0, [r7, #4]
 8000ec4:	f007 fd52 	bl	800896c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	2224      	movs	r2, #36	; 0x24
 8000ecc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	681a      	ldr	r2, [r3, #0]
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f022 0201 	bic.w	r2, r2, #1
 8000ede:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	685a      	ldr	r2, [r3, #4]
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000eec:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	689a      	ldr	r2, [r3, #8]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000efc:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	68db      	ldr	r3, [r3, #12]
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d107      	bne.n	8000f16 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	689a      	ldr	r2, [r3, #8]
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	e006      	b.n	8000f24 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	689a      	ldr	r2, [r3, #8]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8000f22:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	68db      	ldr	r3, [r3, #12]
 8000f28:	2b02      	cmp	r3, #2
 8000f2a:	d104      	bne.n	8000f36 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000f34:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	687a      	ldr	r2, [r7, #4]
 8000f3e:	6812      	ldr	r2, [r2, #0]
 8000f40:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000f44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f48:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	68da      	ldr	r2, [r3, #12]
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000f58:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	691a      	ldr	r2, [r3, #16]
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	ea42 0103 	orr.w	r1, r2, r3
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	699b      	ldr	r3, [r3, #24]
 8000f6a:	021a      	lsls	r2, r3, #8
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	430a      	orrs	r2, r1
 8000f72:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	69d9      	ldr	r1, [r3, #28]
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6a1a      	ldr	r2, [r3, #32]
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	430a      	orrs	r2, r1
 8000f82:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	681a      	ldr	r2, [r3, #0]
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	f042 0201 	orr.w	r2, r2, #1
 8000f92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2200      	movs	r2, #0
 8000f98:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	2220      	movs	r2, #32
 8000f9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	2200      	movs	r2, #0
 8000fac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8000fb0:	2300      	movs	r3, #0
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}

08000fba <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b082      	sub	sp, #8
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d101      	bne.n	8000fcc <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e021      	b.n	8001010 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2224      	movs	r2, #36	; 0x24
 8000fd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	681a      	ldr	r2, [r3, #0]
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f022 0201 	bic.w	r2, r2, #1
 8000fe2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8000fe4:	6878      	ldr	r0, [r7, #4]
 8000fe6:	f007 fd1f 	bl	8008a28 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2200      	movs	r2, #0
 8000fee:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2200      	movs	r2, #0
 8001002:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2200      	movs	r2, #0
 800100a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800100e:	2300      	movs	r3, #0
}
 8001010:	4618      	mov	r0, r3
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}

08001018 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b088      	sub	sp, #32
 800101c:	af02      	add	r7, sp, #8
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	4608      	mov	r0, r1
 8001022:	4611      	mov	r1, r2
 8001024:	461a      	mov	r2, r3
 8001026:	4603      	mov	r3, r0
 8001028:	817b      	strh	r3, [r7, #10]
 800102a:	460b      	mov	r3, r1
 800102c:	813b      	strh	r3, [r7, #8]
 800102e:	4613      	mov	r3, r2
 8001030:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001038:	b2db      	uxtb	r3, r3
 800103a:	2b20      	cmp	r3, #32
 800103c:	f040 80f9 	bne.w	8001232 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001040:	6a3b      	ldr	r3, [r7, #32]
 8001042:	2b00      	cmp	r3, #0
 8001044:	d002      	beq.n	800104c <HAL_I2C_Mem_Write+0x34>
 8001046:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001048:	2b00      	cmp	r3, #0
 800104a:	d105      	bne.n	8001058 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001052:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8001054:	2301      	movs	r3, #1
 8001056:	e0ed      	b.n	8001234 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800105e:	2b01      	cmp	r3, #1
 8001060:	d101      	bne.n	8001066 <HAL_I2C_Mem_Write+0x4e>
 8001062:	2302      	movs	r3, #2
 8001064:	e0e6      	b.n	8001234 <HAL_I2C_Mem_Write+0x21c>
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	2201      	movs	r2, #1
 800106a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800106e:	f7ff faeb 	bl	8000648 <HAL_GetTick>
 8001072:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001074:	697b      	ldr	r3, [r7, #20]
 8001076:	9300      	str	r3, [sp, #0]
 8001078:	2319      	movs	r3, #25
 800107a:	2201      	movs	r2, #1
 800107c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001080:	68f8      	ldr	r0, [r7, #12]
 8001082:	f000 fac3 	bl	800160c <I2C_WaitOnFlagUntilTimeout>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800108c:	2301      	movs	r3, #1
 800108e:	e0d1      	b.n	8001234 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	2221      	movs	r2, #33	; 0x21
 8001094:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	2240      	movs	r2, #64	; 0x40
 800109c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	2200      	movs	r2, #0
 80010a4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	6a3a      	ldr	r2, [r7, #32]
 80010aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80010b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	2200      	movs	r2, #0
 80010b6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80010b8:	88f8      	ldrh	r0, [r7, #6]
 80010ba:	893a      	ldrh	r2, [r7, #8]
 80010bc:	8979      	ldrh	r1, [r7, #10]
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	9301      	str	r3, [sp, #4]
 80010c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	4603      	mov	r3, r0
 80010c8:	68f8      	ldr	r0, [r7, #12]
 80010ca:	f000 f9d3 	bl	8001474 <I2C_RequestMemoryWrite>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d005      	beq.n	80010e0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80010d4:	68fb      	ldr	r3, [r7, #12]
 80010d6:	2200      	movs	r2, #0
 80010d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80010dc:	2301      	movs	r3, #1
 80010de:	e0a9      	b.n	8001234 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010e4:	b29b      	uxth	r3, r3
 80010e6:	2bff      	cmp	r3, #255	; 0xff
 80010e8:	d90e      	bls.n	8001108 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	22ff      	movs	r2, #255	; 0xff
 80010ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010f4:	b2da      	uxtb	r2, r3
 80010f6:	8979      	ldrh	r1, [r7, #10]
 80010f8:	2300      	movs	r3, #0
 80010fa:	9300      	str	r3, [sp, #0]
 80010fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001100:	68f8      	ldr	r0, [r7, #12]
 8001102:	f000 fba5 	bl	8001850 <I2C_TransferConfig>
 8001106:	e00f      	b.n	8001128 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800110c:	b29a      	uxth	r2, r3
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001116:	b2da      	uxtb	r2, r3
 8001118:	8979      	ldrh	r1, [r7, #10]
 800111a:	2300      	movs	r3, #0
 800111c:	9300      	str	r3, [sp, #0]
 800111e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001122:	68f8      	ldr	r0, [r7, #12]
 8001124:	f000 fb94 	bl	8001850 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001128:	697a      	ldr	r2, [r7, #20]
 800112a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800112c:	68f8      	ldr	r0, [r7, #12]
 800112e:	f000 faad 	bl	800168c <I2C_WaitOnTXISFlagUntilTimeout>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	e07b      	b.n	8001234 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001140:	781a      	ldrb	r2, [r3, #0]
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800114c:	1c5a      	adds	r2, r3, #1
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001156:	b29b      	uxth	r3, r3
 8001158:	3b01      	subs	r3, #1
 800115a:	b29a      	uxth	r2, r3
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001164:	3b01      	subs	r3, #1
 8001166:	b29a      	uxth	r2, r3
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001170:	b29b      	uxth	r3, r3
 8001172:	2b00      	cmp	r3, #0
 8001174:	d034      	beq.n	80011e0 <HAL_I2C_Mem_Write+0x1c8>
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800117a:	2b00      	cmp	r3, #0
 800117c:	d130      	bne.n	80011e0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001184:	2200      	movs	r2, #0
 8001186:	2180      	movs	r1, #128	; 0x80
 8001188:	68f8      	ldr	r0, [r7, #12]
 800118a:	f000 fa3f 	bl	800160c <I2C_WaitOnFlagUntilTimeout>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d001      	beq.n	8001198 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	e04d      	b.n	8001234 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800119c:	b29b      	uxth	r3, r3
 800119e:	2bff      	cmp	r3, #255	; 0xff
 80011a0:	d90e      	bls.n	80011c0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	22ff      	movs	r2, #255	; 0xff
 80011a6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011ac:	b2da      	uxtb	r2, r3
 80011ae:	8979      	ldrh	r1, [r7, #10]
 80011b0:	2300      	movs	r3, #0
 80011b2:	9300      	str	r3, [sp, #0]
 80011b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80011b8:	68f8      	ldr	r0, [r7, #12]
 80011ba:	f000 fb49 	bl	8001850 <I2C_TransferConfig>
 80011be:	e00f      	b.n	80011e0 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80011ce:	b2da      	uxtb	r2, r3
 80011d0:	8979      	ldrh	r1, [r7, #10]
 80011d2:	2300      	movs	r3, #0
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80011da:	68f8      	ldr	r0, [r7, #12]
 80011dc:	f000 fb38 	bl	8001850 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80011e4:	b29b      	uxth	r3, r3
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d19e      	bne.n	8001128 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80011ee:	68f8      	ldr	r0, [r7, #12]
 80011f0:	f000 fa8c 	bl	800170c <I2C_WaitOnSTOPFlagUntilTimeout>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	e01a      	b.n	8001234 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2220      	movs	r2, #32
 8001204:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	6859      	ldr	r1, [r3, #4]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	4b0a      	ldr	r3, [pc, #40]	; (800123c <HAL_I2C_Mem_Write+0x224>)
 8001212:	400b      	ands	r3, r1
 8001214:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	2220      	movs	r2, #32
 800121a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	2200      	movs	r2, #0
 8001222:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	2200      	movs	r2, #0
 800122a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800122e:	2300      	movs	r3, #0
 8001230:	e000      	b.n	8001234 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8001232:	2302      	movs	r3, #2
  }
}
 8001234:	4618      	mov	r0, r3
 8001236:	3718      	adds	r7, #24
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	fe00e800 	.word	0xfe00e800

08001240 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b088      	sub	sp, #32
 8001244:	af02      	add	r7, sp, #8
 8001246:	60f8      	str	r0, [r7, #12]
 8001248:	4608      	mov	r0, r1
 800124a:	4611      	mov	r1, r2
 800124c:	461a      	mov	r2, r3
 800124e:	4603      	mov	r3, r0
 8001250:	817b      	strh	r3, [r7, #10]
 8001252:	460b      	mov	r3, r1
 8001254:	813b      	strh	r3, [r7, #8]
 8001256:	4613      	mov	r3, r2
 8001258:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001260:	b2db      	uxtb	r3, r3
 8001262:	2b20      	cmp	r3, #32
 8001264:	f040 80fd 	bne.w	8001462 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8001268:	6a3b      	ldr	r3, [r7, #32]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d002      	beq.n	8001274 <HAL_I2C_Mem_Read+0x34>
 800126e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001270:	2b00      	cmp	r3, #0
 8001272:	d105      	bne.n	8001280 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	f44f 7200 	mov.w	r2, #512	; 0x200
 800127a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800127c:	2301      	movs	r3, #1
 800127e:	e0f1      	b.n	8001464 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001280:	68fb      	ldr	r3, [r7, #12]
 8001282:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001286:	2b01      	cmp	r3, #1
 8001288:	d101      	bne.n	800128e <HAL_I2C_Mem_Read+0x4e>
 800128a:	2302      	movs	r3, #2
 800128c:	e0ea      	b.n	8001464 <HAL_I2C_Mem_Read+0x224>
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	2201      	movs	r2, #1
 8001292:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001296:	f7ff f9d7 	bl	8000648 <HAL_GetTick>
 800129a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	9300      	str	r3, [sp, #0]
 80012a0:	2319      	movs	r3, #25
 80012a2:	2201      	movs	r2, #1
 80012a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80012a8:	68f8      	ldr	r0, [r7, #12]
 80012aa:	f000 f9af 	bl	800160c <I2C_WaitOnFlagUntilTimeout>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80012b4:	2301      	movs	r3, #1
 80012b6:	e0d5      	b.n	8001464 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	2222      	movs	r2, #34	; 0x22
 80012bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	2240      	movs	r2, #64	; 0x40
 80012c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	2200      	movs	r2, #0
 80012cc:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	6a3a      	ldr	r2, [r7, #32]
 80012d2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80012d8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	2200      	movs	r2, #0
 80012de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80012e0:	88f8      	ldrh	r0, [r7, #6]
 80012e2:	893a      	ldrh	r2, [r7, #8]
 80012e4:	8979      	ldrh	r1, [r7, #10]
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	9301      	str	r3, [sp, #4]
 80012ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80012ec:	9300      	str	r3, [sp, #0]
 80012ee:	4603      	mov	r3, r0
 80012f0:	68f8      	ldr	r0, [r7, #12]
 80012f2:	f000 f913 	bl	800151c <I2C_RequestMemoryRead>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d005      	beq.n	8001308 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2200      	movs	r2, #0
 8001300:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	e0ad      	b.n	8001464 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800130c:	b29b      	uxth	r3, r3
 800130e:	2bff      	cmp	r3, #255	; 0xff
 8001310:	d90e      	bls.n	8001330 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	22ff      	movs	r2, #255	; 0xff
 8001316:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800131c:	b2da      	uxtb	r2, r3
 800131e:	8979      	ldrh	r1, [r7, #10]
 8001320:	4b52      	ldr	r3, [pc, #328]	; (800146c <HAL_I2C_Mem_Read+0x22c>)
 8001322:	9300      	str	r3, [sp, #0]
 8001324:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001328:	68f8      	ldr	r0, [r7, #12]
 800132a:	f000 fa91 	bl	8001850 <I2C_TransferConfig>
 800132e:	e00f      	b.n	8001350 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001334:	b29a      	uxth	r2, r3
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800133e:	b2da      	uxtb	r2, r3
 8001340:	8979      	ldrh	r1, [r7, #10]
 8001342:	4b4a      	ldr	r3, [pc, #296]	; (800146c <HAL_I2C_Mem_Read+0x22c>)
 8001344:	9300      	str	r3, [sp, #0]
 8001346:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800134a:	68f8      	ldr	r0, [r7, #12]
 800134c:	f000 fa80 	bl	8001850 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	9300      	str	r3, [sp, #0]
 8001354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001356:	2200      	movs	r2, #0
 8001358:	2104      	movs	r1, #4
 800135a:	68f8      	ldr	r0, [r7, #12]
 800135c:	f000 f956 	bl	800160c <I2C_WaitOnFlagUntilTimeout>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e07c      	b.n	8001464 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001374:	b2d2      	uxtb	r2, r2
 8001376:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800137c:	1c5a      	adds	r2, r3, #1
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001386:	3b01      	subs	r3, #1
 8001388:	b29a      	uxth	r2, r3
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001392:	b29b      	uxth	r3, r3
 8001394:	3b01      	subs	r3, #1
 8001396:	b29a      	uxth	r2, r3
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800139c:	68fb      	ldr	r3, [r7, #12]
 800139e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013a0:	b29b      	uxth	r3, r3
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d034      	beq.n	8001410 <HAL_I2C_Mem_Read+0x1d0>
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d130      	bne.n	8001410 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	9300      	str	r3, [sp, #0]
 80013b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013b4:	2200      	movs	r2, #0
 80013b6:	2180      	movs	r1, #128	; 0x80
 80013b8:	68f8      	ldr	r0, [r7, #12]
 80013ba:	f000 f927 	bl	800160c <I2C_WaitOnFlagUntilTimeout>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80013c4:	2301      	movs	r3, #1
 80013c6:	e04d      	b.n	8001464 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013cc:	b29b      	uxth	r3, r3
 80013ce:	2bff      	cmp	r3, #255	; 0xff
 80013d0:	d90e      	bls.n	80013f0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	22ff      	movs	r2, #255	; 0xff
 80013d6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013dc:	b2da      	uxtb	r2, r3
 80013de:	8979      	ldrh	r1, [r7, #10]
 80013e0:	2300      	movs	r3, #0
 80013e2:	9300      	str	r3, [sp, #0]
 80013e4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80013e8:	68f8      	ldr	r0, [r7, #12]
 80013ea:	f000 fa31 	bl	8001850 <I2C_TransferConfig>
 80013ee:	e00f      	b.n	8001410 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80013f4:	b29a      	uxth	r2, r3
 80013f6:	68fb      	ldr	r3, [r7, #12]
 80013f8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80013fe:	b2da      	uxtb	r2, r3
 8001400:	8979      	ldrh	r1, [r7, #10]
 8001402:	2300      	movs	r3, #0
 8001404:	9300      	str	r3, [sp, #0]
 8001406:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800140a:	68f8      	ldr	r0, [r7, #12]
 800140c:	f000 fa20 	bl	8001850 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001414:	b29b      	uxth	r3, r3
 8001416:	2b00      	cmp	r3, #0
 8001418:	d19a      	bne.n	8001350 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800141a:	697a      	ldr	r2, [r7, #20]
 800141c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800141e:	68f8      	ldr	r0, [r7, #12]
 8001420:	f000 f974 	bl	800170c <I2C_WaitOnSTOPFlagUntilTimeout>
 8001424:	4603      	mov	r3, r0
 8001426:	2b00      	cmp	r3, #0
 8001428:	d001      	beq.n	800142e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	e01a      	b.n	8001464 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2220      	movs	r2, #32
 8001434:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	6859      	ldr	r1, [r3, #4]
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	681a      	ldr	r2, [r3, #0]
 8001440:	4b0b      	ldr	r3, [pc, #44]	; (8001470 <HAL_I2C_Mem_Read+0x230>)
 8001442:	400b      	ands	r3, r1
 8001444:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	2220      	movs	r2, #32
 800144a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	2200      	movs	r2, #0
 8001452:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	2200      	movs	r2, #0
 800145a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800145e:	2300      	movs	r3, #0
 8001460:	e000      	b.n	8001464 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8001462:	2302      	movs	r3, #2
  }
}
 8001464:	4618      	mov	r0, r3
 8001466:	3718      	adds	r7, #24
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	80002400 	.word	0x80002400
 8001470:	fe00e800 	.word	0xfe00e800

08001474 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b086      	sub	sp, #24
 8001478:	af02      	add	r7, sp, #8
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	4608      	mov	r0, r1
 800147e:	4611      	mov	r1, r2
 8001480:	461a      	mov	r2, r3
 8001482:	4603      	mov	r3, r0
 8001484:	817b      	strh	r3, [r7, #10]
 8001486:	460b      	mov	r3, r1
 8001488:	813b      	strh	r3, [r7, #8]
 800148a:	4613      	mov	r3, r2
 800148c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800148e:	88fb      	ldrh	r3, [r7, #6]
 8001490:	b2da      	uxtb	r2, r3
 8001492:	8979      	ldrh	r1, [r7, #10]
 8001494:	4b20      	ldr	r3, [pc, #128]	; (8001518 <I2C_RequestMemoryWrite+0xa4>)
 8001496:	9300      	str	r3, [sp, #0]
 8001498:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800149c:	68f8      	ldr	r0, [r7, #12]
 800149e:	f000 f9d7 	bl	8001850 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80014a2:	69fa      	ldr	r2, [r7, #28]
 80014a4:	69b9      	ldr	r1, [r7, #24]
 80014a6:	68f8      	ldr	r0, [r7, #12]
 80014a8:	f000 f8f0 	bl	800168c <I2C_WaitOnTXISFlagUntilTimeout>
 80014ac:	4603      	mov	r3, r0
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d001      	beq.n	80014b6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e02c      	b.n	8001510 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80014b6:	88fb      	ldrh	r3, [r7, #6]
 80014b8:	2b01      	cmp	r3, #1
 80014ba:	d105      	bne.n	80014c8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80014bc:	893b      	ldrh	r3, [r7, #8]
 80014be:	b2da      	uxtb	r2, r3
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	629a      	str	r2, [r3, #40]	; 0x28
 80014c6:	e015      	b.n	80014f4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80014c8:	893b      	ldrh	r3, [r7, #8]
 80014ca:	0a1b      	lsrs	r3, r3, #8
 80014cc:	b29b      	uxth	r3, r3
 80014ce:	b2da      	uxtb	r2, r3
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80014d6:	69fa      	ldr	r2, [r7, #28]
 80014d8:	69b9      	ldr	r1, [r7, #24]
 80014da:	68f8      	ldr	r0, [r7, #12]
 80014dc:	f000 f8d6 	bl	800168c <I2C_WaitOnTXISFlagUntilTimeout>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80014e6:	2301      	movs	r3, #1
 80014e8:	e012      	b.n	8001510 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80014ea:	893b      	ldrh	r3, [r7, #8]
 80014ec:	b2da      	uxtb	r2, r3
 80014ee:	68fb      	ldr	r3, [r7, #12]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	9300      	str	r3, [sp, #0]
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	2200      	movs	r2, #0
 80014fc:	2180      	movs	r1, #128	; 0x80
 80014fe:	68f8      	ldr	r0, [r7, #12]
 8001500:	f000 f884 	bl	800160c <I2C_WaitOnFlagUntilTimeout>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e000      	b.n	8001510 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800150e:	2300      	movs	r3, #0
}
 8001510:	4618      	mov	r0, r3
 8001512:	3710      	adds	r7, #16
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	80002000 	.word	0x80002000

0800151c <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af02      	add	r7, sp, #8
 8001522:	60f8      	str	r0, [r7, #12]
 8001524:	4608      	mov	r0, r1
 8001526:	4611      	mov	r1, r2
 8001528:	461a      	mov	r2, r3
 800152a:	4603      	mov	r3, r0
 800152c:	817b      	strh	r3, [r7, #10]
 800152e:	460b      	mov	r3, r1
 8001530:	813b      	strh	r3, [r7, #8]
 8001532:	4613      	mov	r3, r2
 8001534:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001536:	88fb      	ldrh	r3, [r7, #6]
 8001538:	b2da      	uxtb	r2, r3
 800153a:	8979      	ldrh	r1, [r7, #10]
 800153c:	4b20      	ldr	r3, [pc, #128]	; (80015c0 <I2C_RequestMemoryRead+0xa4>)
 800153e:	9300      	str	r3, [sp, #0]
 8001540:	2300      	movs	r3, #0
 8001542:	68f8      	ldr	r0, [r7, #12]
 8001544:	f000 f984 	bl	8001850 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001548:	69fa      	ldr	r2, [r7, #28]
 800154a:	69b9      	ldr	r1, [r7, #24]
 800154c:	68f8      	ldr	r0, [r7, #12]
 800154e:	f000 f89d 	bl	800168c <I2C_WaitOnTXISFlagUntilTimeout>
 8001552:	4603      	mov	r3, r0
 8001554:	2b00      	cmp	r3, #0
 8001556:	d001      	beq.n	800155c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8001558:	2301      	movs	r3, #1
 800155a:	e02c      	b.n	80015b6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800155c:	88fb      	ldrh	r3, [r7, #6]
 800155e:	2b01      	cmp	r3, #1
 8001560:	d105      	bne.n	800156e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001562:	893b      	ldrh	r3, [r7, #8]
 8001564:	b2da      	uxtb	r2, r3
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	629a      	str	r2, [r3, #40]	; 0x28
 800156c:	e015      	b.n	800159a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800156e:	893b      	ldrh	r3, [r7, #8]
 8001570:	0a1b      	lsrs	r3, r3, #8
 8001572:	b29b      	uxth	r3, r3
 8001574:	b2da      	uxtb	r2, r3
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800157c:	69fa      	ldr	r2, [r7, #28]
 800157e:	69b9      	ldr	r1, [r7, #24]
 8001580:	68f8      	ldr	r0, [r7, #12]
 8001582:	f000 f883 	bl	800168c <I2C_WaitOnTXISFlagUntilTimeout>
 8001586:	4603      	mov	r3, r0
 8001588:	2b00      	cmp	r3, #0
 800158a:	d001      	beq.n	8001590 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800158c:	2301      	movs	r3, #1
 800158e:	e012      	b.n	80015b6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001590:	893b      	ldrh	r3, [r7, #8]
 8001592:	b2da      	uxtb	r2, r3
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	9300      	str	r3, [sp, #0]
 800159e:	69bb      	ldr	r3, [r7, #24]
 80015a0:	2200      	movs	r2, #0
 80015a2:	2140      	movs	r1, #64	; 0x40
 80015a4:	68f8      	ldr	r0, [r7, #12]
 80015a6:	f000 f831 	bl	800160c <I2C_WaitOnFlagUntilTimeout>
 80015aa:	4603      	mov	r3, r0
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d001      	beq.n	80015b4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80015b0:	2301      	movs	r3, #1
 80015b2:	e000      	b.n	80015b6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80015b4:	2300      	movs	r3, #0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	80002000 	.word	0x80002000

080015c4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80015c4:	b480      	push	{r7}
 80015c6:	b083      	sub	sp, #12
 80015c8:	af00      	add	r7, sp, #0
 80015ca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d103      	bne.n	80015e2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2200      	movs	r2, #0
 80015e0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	699b      	ldr	r3, [r3, #24]
 80015e8:	f003 0301 	and.w	r3, r3, #1
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d007      	beq.n	8001600 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	699a      	ldr	r2, [r3, #24]
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	f042 0201 	orr.w	r2, r2, #1
 80015fe:	619a      	str	r2, [r3, #24]
  }
}
 8001600:	bf00      	nop
 8001602:	370c      	adds	r7, #12
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr

0800160c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b084      	sub	sp, #16
 8001610:	af00      	add	r7, sp, #0
 8001612:	60f8      	str	r0, [r7, #12]
 8001614:	60b9      	str	r1, [r7, #8]
 8001616:	603b      	str	r3, [r7, #0]
 8001618:	4613      	mov	r3, r2
 800161a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800161c:	e022      	b.n	8001664 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001624:	d01e      	beq.n	8001664 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001626:	f7ff f80f 	bl	8000648 <HAL_GetTick>
 800162a:	4602      	mov	r2, r0
 800162c:	69bb      	ldr	r3, [r7, #24]
 800162e:	1ad3      	subs	r3, r2, r3
 8001630:	683a      	ldr	r2, [r7, #0]
 8001632:	429a      	cmp	r2, r3
 8001634:	d302      	bcc.n	800163c <I2C_WaitOnFlagUntilTimeout+0x30>
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	2b00      	cmp	r3, #0
 800163a:	d113      	bne.n	8001664 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001640:	f043 0220 	orr.w	r2, r3, #32
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2220      	movs	r2, #32
 800164c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	2200      	movs	r2, #0
 8001654:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	2200      	movs	r2, #0
 800165c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	e00f      	b.n	8001684 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	699a      	ldr	r2, [r3, #24]
 800166a:	68bb      	ldr	r3, [r7, #8]
 800166c:	4013      	ands	r3, r2
 800166e:	68ba      	ldr	r2, [r7, #8]
 8001670:	429a      	cmp	r2, r3
 8001672:	bf0c      	ite	eq
 8001674:	2301      	moveq	r3, #1
 8001676:	2300      	movne	r3, #0
 8001678:	b2db      	uxtb	r3, r3
 800167a:	461a      	mov	r2, r3
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	429a      	cmp	r2, r3
 8001680:	d0cd      	beq.n	800161e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001682:	2300      	movs	r3, #0
}
 8001684:	4618      	mov	r0, r3
 8001686:	3710      	adds	r7, #16
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}

0800168c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	b084      	sub	sp, #16
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001698:	e02c      	b.n	80016f4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	68b9      	ldr	r1, [r7, #8]
 800169e:	68f8      	ldr	r0, [r7, #12]
 80016a0:	f000 f870 	bl	8001784 <I2C_IsAcknowledgeFailed>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e02a      	b.n	8001704 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80016b4:	d01e      	beq.n	80016f4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016b6:	f7fe ffc7 	bl	8000648 <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	68ba      	ldr	r2, [r7, #8]
 80016c2:	429a      	cmp	r2, r3
 80016c4:	d302      	bcc.n	80016cc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d113      	bne.n	80016f4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016d0:	f043 0220 	orr.w	r2, r3, #32
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2220      	movs	r2, #32
 80016dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	2200      	movs	r2, #0
 80016ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80016f0:	2301      	movs	r3, #1
 80016f2:	e007      	b.n	8001704 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	699b      	ldr	r3, [r3, #24]
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	2b02      	cmp	r3, #2
 8001700:	d1cb      	bne.n	800169a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001702:	2300      	movs	r3, #0
}
 8001704:	4618      	mov	r0, r3
 8001706:	3710      	adds	r7, #16
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}

0800170c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b084      	sub	sp, #16
 8001710:	af00      	add	r7, sp, #0
 8001712:	60f8      	str	r0, [r7, #12]
 8001714:	60b9      	str	r1, [r7, #8]
 8001716:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001718:	e028      	b.n	800176c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	68b9      	ldr	r1, [r7, #8]
 800171e:	68f8      	ldr	r0, [r7, #12]
 8001720:	f000 f830 	bl	8001784 <I2C_IsAcknowledgeFailed>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	e026      	b.n	800177c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800172e:	f7fe ff8b 	bl	8000648 <HAL_GetTick>
 8001732:	4602      	mov	r2, r0
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	1ad3      	subs	r3, r2, r3
 8001738:	68ba      	ldr	r2, [r7, #8]
 800173a:	429a      	cmp	r2, r3
 800173c:	d302      	bcc.n	8001744 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d113      	bne.n	800176c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001748:	f043 0220 	orr.w	r2, r3, #32
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	2220      	movs	r2, #32
 8001754:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	2200      	movs	r2, #0
 800175c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	2200      	movs	r2, #0
 8001764:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e007      	b.n	800177c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	699b      	ldr	r3, [r3, #24]
 8001772:	f003 0320 	and.w	r3, r3, #32
 8001776:	2b20      	cmp	r3, #32
 8001778:	d1cf      	bne.n	800171a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800177a:	2300      	movs	r3, #0
}
 800177c:	4618      	mov	r0, r3
 800177e:	3710      	adds	r7, #16
 8001780:	46bd      	mov	sp, r7
 8001782:	bd80      	pop	{r7, pc}

08001784 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b084      	sub	sp, #16
 8001788:	af00      	add	r7, sp, #0
 800178a:	60f8      	str	r0, [r7, #12]
 800178c:	60b9      	str	r1, [r7, #8]
 800178e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001790:	68fb      	ldr	r3, [r7, #12]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	699b      	ldr	r3, [r3, #24]
 8001796:	f003 0310 	and.w	r3, r3, #16
 800179a:	2b10      	cmp	r3, #16
 800179c:	d151      	bne.n	8001842 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800179e:	e022      	b.n	80017e6 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017a6:	d01e      	beq.n	80017e6 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017a8:	f7fe ff4e 	bl	8000648 <HAL_GetTick>
 80017ac:	4602      	mov	r2, r0
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	1ad3      	subs	r3, r2, r3
 80017b2:	68ba      	ldr	r2, [r7, #8]
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d302      	bcc.n	80017be <I2C_IsAcknowledgeFailed+0x3a>
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d113      	bne.n	80017e6 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80017be:	68fb      	ldr	r3, [r7, #12]
 80017c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017c2:	f043 0220 	orr.w	r2, r3, #32
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	2220      	movs	r2, #32
 80017ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	2200      	movs	r2, #0
 80017de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e02e      	b.n	8001844 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	699b      	ldr	r3, [r3, #24]
 80017ec:	f003 0320 	and.w	r3, r3, #32
 80017f0:	2b20      	cmp	r3, #32
 80017f2:	d1d5      	bne.n	80017a0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	2210      	movs	r2, #16
 80017fa:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2220      	movs	r2, #32
 8001802:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001804:	68f8      	ldr	r0, [r7, #12]
 8001806:	f7ff fedd 	bl	80015c4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	6859      	ldr	r1, [r3, #4]
 8001810:	68fb      	ldr	r3, [r7, #12]
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	4b0d      	ldr	r3, [pc, #52]	; (800184c <I2C_IsAcknowledgeFailed+0xc8>)
 8001816:	400b      	ands	r3, r1
 8001818:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181e:	f043 0204 	orr.w	r2, r3, #4
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	2220      	movs	r2, #32
 800182a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2200      	movs	r2, #0
 8001832:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	2200      	movs	r2, #0
 800183a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800183e:	2301      	movs	r3, #1
 8001840:	e000      	b.n	8001844 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8001842:	2300      	movs	r3, #0
}
 8001844:	4618      	mov	r0, r3
 8001846:	3710      	adds	r7, #16
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	fe00e800 	.word	0xfe00e800

08001850 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	607b      	str	r3, [r7, #4]
 800185a:	460b      	mov	r3, r1
 800185c:	817b      	strh	r3, [r7, #10]
 800185e:	4613      	mov	r3, r2
 8001860:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	685a      	ldr	r2, [r3, #4]
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	0d5b      	lsrs	r3, r3, #21
 800186c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8001870:	4b0d      	ldr	r3, [pc, #52]	; (80018a8 <I2C_TransferConfig+0x58>)
 8001872:	430b      	orrs	r3, r1
 8001874:	43db      	mvns	r3, r3
 8001876:	ea02 0103 	and.w	r1, r2, r3
 800187a:	897b      	ldrh	r3, [r7, #10]
 800187c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001880:	7a7b      	ldrb	r3, [r7, #9]
 8001882:	041b      	lsls	r3, r3, #16
 8001884:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8001888:	431a      	orrs	r2, r3
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	431a      	orrs	r2, r3
 800188e:	69bb      	ldr	r3, [r7, #24]
 8001890:	431a      	orrs	r2, r3
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	430a      	orrs	r2, r1
 8001898:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800189a:	bf00      	nop
 800189c:	3714      	adds	r7, #20
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
 80018a6:	bf00      	nop
 80018a8:	03ff63ff 	.word	0x03ff63ff

080018ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b20      	cmp	r3, #32
 80018c0:	d138      	bne.n	8001934 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d101      	bne.n	80018d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80018cc:	2302      	movs	r3, #2
 80018ce:	e032      	b.n	8001936 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2201      	movs	r2, #1
 80018d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	2224      	movs	r2, #36	; 0x24
 80018dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f022 0201 	bic.w	r2, r2, #1
 80018ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80018fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	6819      	ldr	r1, [r3, #0]
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	683a      	ldr	r2, [r7, #0]
 800190c:	430a      	orrs	r2, r1
 800190e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f042 0201 	orr.w	r2, r2, #1
 800191e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	2220      	movs	r2, #32
 8001924:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	2200      	movs	r2, #0
 800192c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8001930:	2300      	movs	r3, #0
 8001932:	e000      	b.n	8001936 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001934:	2302      	movs	r3, #2
  }
}
 8001936:	4618      	mov	r0, r3
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr

08001942 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001942:	b480      	push	{r7}
 8001944:	b085      	sub	sp, #20
 8001946:	af00      	add	r7, sp, #0
 8001948:	6078      	str	r0, [r7, #4]
 800194a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001952:	b2db      	uxtb	r3, r3
 8001954:	2b20      	cmp	r3, #32
 8001956:	d139      	bne.n	80019cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800195e:	2b01      	cmp	r3, #1
 8001960:	d101      	bne.n	8001966 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001962:	2302      	movs	r3, #2
 8001964:	e033      	b.n	80019ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2201      	movs	r2, #1
 800196a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2224      	movs	r2, #36	; 0x24
 8001972:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	f022 0201 	bic.w	r2, r2, #1
 8001984:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001994:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001996:	683b      	ldr	r3, [r7, #0]
 8001998:	021b      	lsls	r3, r3, #8
 800199a:	68fa      	ldr	r2, [r7, #12]
 800199c:	4313      	orrs	r3, r2
 800199e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	68fa      	ldr	r2, [r7, #12]
 80019a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f042 0201 	orr.w	r2, r2, #1
 80019b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2220      	movs	r2, #32
 80019bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	2200      	movs	r2, #0
 80019c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80019c8:	2300      	movs	r3, #0
 80019ca:	e000      	b.n	80019ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80019cc:	2302      	movs	r3, #2
  }
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3714      	adds	r7, #20
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr

080019da <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80019da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019dc:	b08f      	sub	sp, #60	; 0x3c
 80019de:	af0a      	add	r7, sp, #40	; 0x28
 80019e0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d101      	bne.n	80019ec <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80019e8:	2301      	movs	r3, #1
 80019ea:	e116      	b.n	8001c1a <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80019f8:	b2db      	uxtb	r3, r3
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d106      	bne.n	8001a0c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001a06:	6878      	ldr	r0, [r7, #4]
 8001a08:	f007 f994 	bl	8008d34 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2203      	movs	r2, #3
 8001a10:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001a14:	68bb      	ldr	r3, [r7, #8]
 8001a16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d102      	bne.n	8001a26 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2200      	movs	r2, #0
 8001a24:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f003 fdd5 	bl	80055da <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	603b      	str	r3, [r7, #0]
 8001a36:	687e      	ldr	r6, [r7, #4]
 8001a38:	466d      	mov	r5, sp
 8001a3a:	f106 0410 	add.w	r4, r6, #16
 8001a3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a42:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a44:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a46:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001a4a:	e885 0003 	stmia.w	r5, {r0, r1}
 8001a4e:	1d33      	adds	r3, r6, #4
 8001a50:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a52:	6838      	ldr	r0, [r7, #0]
 8001a54:	f003 fce7 	bl	8005426 <USB_CoreInit>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d005      	beq.n	8001a6a <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2202      	movs	r2, #2
 8001a62:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001a66:	2301      	movs	r3, #1
 8001a68:	e0d7      	b.n	8001c1a <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	2100      	movs	r1, #0
 8001a70:	4618      	mov	r0, r3
 8001a72:	f003 fdc3 	bl	80055fc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a76:	2300      	movs	r3, #0
 8001a78:	73fb      	strb	r3, [r7, #15]
 8001a7a:	e04a      	b.n	8001b12 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001a7c:	7bfa      	ldrb	r2, [r7, #15]
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	4613      	mov	r3, r2
 8001a82:	00db      	lsls	r3, r3, #3
 8001a84:	1a9b      	subs	r3, r3, r2
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	440b      	add	r3, r1
 8001a8a:	333d      	adds	r3, #61	; 0x3d
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001a90:	7bfa      	ldrb	r2, [r7, #15]
 8001a92:	6879      	ldr	r1, [r7, #4]
 8001a94:	4613      	mov	r3, r2
 8001a96:	00db      	lsls	r3, r3, #3
 8001a98:	1a9b      	subs	r3, r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	440b      	add	r3, r1
 8001a9e:	333c      	adds	r3, #60	; 0x3c
 8001aa0:	7bfa      	ldrb	r2, [r7, #15]
 8001aa2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001aa4:	7bfa      	ldrb	r2, [r7, #15]
 8001aa6:	7bfb      	ldrb	r3, [r7, #15]
 8001aa8:	b298      	uxth	r0, r3
 8001aaa:	6879      	ldr	r1, [r7, #4]
 8001aac:	4613      	mov	r3, r2
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	1a9b      	subs	r3, r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	440b      	add	r3, r1
 8001ab6:	3342      	adds	r3, #66	; 0x42
 8001ab8:	4602      	mov	r2, r0
 8001aba:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001abc:	7bfa      	ldrb	r2, [r7, #15]
 8001abe:	6879      	ldr	r1, [r7, #4]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	00db      	lsls	r3, r3, #3
 8001ac4:	1a9b      	subs	r3, r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	440b      	add	r3, r1
 8001aca:	333f      	adds	r3, #63	; 0x3f
 8001acc:	2200      	movs	r2, #0
 8001ace:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001ad0:	7bfa      	ldrb	r2, [r7, #15]
 8001ad2:	6879      	ldr	r1, [r7, #4]
 8001ad4:	4613      	mov	r3, r2
 8001ad6:	00db      	lsls	r3, r3, #3
 8001ad8:	1a9b      	subs	r3, r3, r2
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	440b      	add	r3, r1
 8001ade:	3344      	adds	r3, #68	; 0x44
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001ae4:	7bfa      	ldrb	r2, [r7, #15]
 8001ae6:	6879      	ldr	r1, [r7, #4]
 8001ae8:	4613      	mov	r3, r2
 8001aea:	00db      	lsls	r3, r3, #3
 8001aec:	1a9b      	subs	r3, r3, r2
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	440b      	add	r3, r1
 8001af2:	3348      	adds	r3, #72	; 0x48
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001af8:	7bfa      	ldrb	r2, [r7, #15]
 8001afa:	6879      	ldr	r1, [r7, #4]
 8001afc:	4613      	mov	r3, r2
 8001afe:	00db      	lsls	r3, r3, #3
 8001b00:	1a9b      	subs	r3, r3, r2
 8001b02:	009b      	lsls	r3, r3, #2
 8001b04:	440b      	add	r3, r1
 8001b06:	3350      	adds	r3, #80	; 0x50
 8001b08:	2200      	movs	r2, #0
 8001b0a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b0c:	7bfb      	ldrb	r3, [r7, #15]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	73fb      	strb	r3, [r7, #15]
 8001b12:	7bfa      	ldrb	r2, [r7, #15]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d3af      	bcc.n	8001a7c <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	73fb      	strb	r3, [r7, #15]
 8001b20:	e044      	b.n	8001bac <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001b22:	7bfa      	ldrb	r2, [r7, #15]
 8001b24:	6879      	ldr	r1, [r7, #4]
 8001b26:	4613      	mov	r3, r2
 8001b28:	00db      	lsls	r3, r3, #3
 8001b2a:	1a9b      	subs	r3, r3, r2
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	440b      	add	r3, r1
 8001b30:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8001b34:	2200      	movs	r2, #0
 8001b36:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001b38:	7bfa      	ldrb	r2, [r7, #15]
 8001b3a:	6879      	ldr	r1, [r7, #4]
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	1a9b      	subs	r3, r3, r2
 8001b42:	009b      	lsls	r3, r3, #2
 8001b44:	440b      	add	r3, r1
 8001b46:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8001b4a:	7bfa      	ldrb	r2, [r7, #15]
 8001b4c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001b4e:	7bfa      	ldrb	r2, [r7, #15]
 8001b50:	6879      	ldr	r1, [r7, #4]
 8001b52:	4613      	mov	r3, r2
 8001b54:	00db      	lsls	r3, r3, #3
 8001b56:	1a9b      	subs	r3, r3, r2
 8001b58:	009b      	lsls	r3, r3, #2
 8001b5a:	440b      	add	r3, r1
 8001b5c:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001b60:	2200      	movs	r2, #0
 8001b62:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001b64:	7bfa      	ldrb	r2, [r7, #15]
 8001b66:	6879      	ldr	r1, [r7, #4]
 8001b68:	4613      	mov	r3, r2
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	1a9b      	subs	r3, r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	440b      	add	r3, r1
 8001b72:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001b76:	2200      	movs	r2, #0
 8001b78:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001b7a:	7bfa      	ldrb	r2, [r7, #15]
 8001b7c:	6879      	ldr	r1, [r7, #4]
 8001b7e:	4613      	mov	r3, r2
 8001b80:	00db      	lsls	r3, r3, #3
 8001b82:	1a9b      	subs	r3, r3, r2
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	440b      	add	r3, r1
 8001b88:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001b90:	7bfa      	ldrb	r2, [r7, #15]
 8001b92:	6879      	ldr	r1, [r7, #4]
 8001b94:	4613      	mov	r3, r2
 8001b96:	00db      	lsls	r3, r3, #3
 8001b98:	1a9b      	subs	r3, r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	440b      	add	r3, r1
 8001b9e:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ba6:	7bfb      	ldrb	r3, [r7, #15]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	73fb      	strb	r3, [r7, #15]
 8001bac:	7bfa      	ldrb	r2, [r7, #15]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d3b5      	bcc.n	8001b22 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	603b      	str	r3, [r7, #0]
 8001bbc:	687e      	ldr	r6, [r7, #4]
 8001bbe:	466d      	mov	r5, sp
 8001bc0:	f106 0410 	add.w	r4, r6, #16
 8001bc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bcc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001bd0:	e885 0003 	stmia.w	r5, {r0, r1}
 8001bd4:	1d33      	adds	r3, r6, #4
 8001bd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001bd8:	6838      	ldr	r0, [r7, #0]
 8001bda:	f003 fd39 	bl	8005650 <USB_DevInit>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d005      	beq.n	8001bf0 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2202      	movs	r2, #2
 8001be8:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8001bec:	2301      	movs	r3, #1
 8001bee:	e014      	b.n	8001c1a <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c04:	2b01      	cmp	r3, #1
 8001c06:	d102      	bne.n	8001c0e <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f000 ff49 	bl	8002aa0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	4618      	mov	r0, r3
 8001c14:	f004 fcbb 	bl	800658e <USB_DevDisconnect>

  return HAL_OK;
 8001c18:	2300      	movs	r3, #0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3714      	adds	r7, #20
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001c22 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b084      	sub	sp, #16
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8001c36:	2b01      	cmp	r3, #1
 8001c38:	d101      	bne.n	8001c3e <HAL_PCD_Start+0x1c>
 8001c3a:	2302      	movs	r3, #2
 8001c3c:	e01c      	b.n	8001c78 <HAL_PCD_Start+0x56>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2201      	movs	r2, #1
 8001c42:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d105      	bne.n	8001c5a <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c52:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f003 fcaa 	bl	80055b8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f004 fc6f 	bl	800654c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2200      	movs	r2, #0
 8001c72:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8001c76:	2300      	movs	r3, #0
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3710      	adds	r7, #16
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001c80:	b590      	push	{r4, r7, lr}
 8001c82:	b08d      	sub	sp, #52	; 0x34
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001c8e:	6a3b      	ldr	r3, [r7, #32]
 8001c90:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	4618      	mov	r0, r3
 8001c98:	f004 fd2d 	bl	80066f6 <USB_GetMode>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f040 838f 	bne.w	80023c2 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f004 fc91 	bl	80065d0 <USB_ReadInterrupts>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	f000 8385 	beq.w	80023c0 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4618      	mov	r0, r3
 8001cbc:	f004 fc88 	bl	80065d0 <USB_ReadInterrupts>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	f003 0302 	and.w	r3, r3, #2
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d107      	bne.n	8001cda <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	695a      	ldr	r2, [r3, #20]
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f002 0202 	and.w	r2, r2, #2
 8001cd8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f004 fc76 	bl	80065d0 <USB_ReadInterrupts>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	f003 0310 	and.w	r3, r3, #16
 8001cea:	2b10      	cmp	r3, #16
 8001cec:	d161      	bne.n	8001db2 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	699a      	ldr	r2, [r3, #24]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f022 0210 	bic.w	r2, r2, #16
 8001cfc:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8001cfe:	6a3b      	ldr	r3, [r7, #32]
 8001d00:	6a1b      	ldr	r3, [r3, #32]
 8001d02:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8001d04:	69bb      	ldr	r3, [r7, #24]
 8001d06:	f003 020f 	and.w	r2, r3, #15
 8001d0a:	4613      	mov	r3, r2
 8001d0c:	00db      	lsls	r3, r3, #3
 8001d0e:	1a9b      	subs	r3, r3, r2
 8001d10:	009b      	lsls	r3, r3, #2
 8001d12:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001d16:	687a      	ldr	r2, [r7, #4]
 8001d18:	4413      	add	r3, r2
 8001d1a:	3304      	adds	r3, #4
 8001d1c:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001d1e:	69bb      	ldr	r3, [r7, #24]
 8001d20:	0c5b      	lsrs	r3, r3, #17
 8001d22:	f003 030f 	and.w	r3, r3, #15
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d124      	bne.n	8001d74 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001d2a:	69ba      	ldr	r2, [r7, #24]
 8001d2c:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001d30:	4013      	ands	r3, r2
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d035      	beq.n	8001da2 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	091b      	lsrs	r3, r3, #4
 8001d3e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001d40:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d44:	b29b      	uxth	r3, r3
 8001d46:	461a      	mov	r2, r3
 8001d48:	6a38      	ldr	r0, [r7, #32]
 8001d4a:	f004 fadc 	bl	8006306 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	68da      	ldr	r2, [r3, #12]
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	091b      	lsrs	r3, r3, #4
 8001d56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d5a:	441a      	add	r2, r3
 8001d5c:	697b      	ldr	r3, [r7, #20]
 8001d5e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d60:	697b      	ldr	r3, [r7, #20]
 8001d62:	699a      	ldr	r2, [r3, #24]
 8001d64:	69bb      	ldr	r3, [r7, #24]
 8001d66:	091b      	lsrs	r3, r3, #4
 8001d68:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d6c:	441a      	add	r2, r3
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	619a      	str	r2, [r3, #24]
 8001d72:	e016      	b.n	8001da2 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8001d74:	69bb      	ldr	r3, [r7, #24]
 8001d76:	0c5b      	lsrs	r3, r3, #17
 8001d78:	f003 030f 	and.w	r3, r3, #15
 8001d7c:	2b06      	cmp	r3, #6
 8001d7e:	d110      	bne.n	8001da2 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8001d86:	2208      	movs	r2, #8
 8001d88:	4619      	mov	r1, r3
 8001d8a:	6a38      	ldr	r0, [r7, #32]
 8001d8c:	f004 fabb 	bl	8006306 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	699a      	ldr	r2, [r3, #24]
 8001d94:	69bb      	ldr	r3, [r7, #24]
 8001d96:	091b      	lsrs	r3, r3, #4
 8001d98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001d9c:	441a      	add	r2, r3
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	699a      	ldr	r2, [r3, #24]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f042 0210 	orr.w	r2, r2, #16
 8001db0:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4618      	mov	r0, r3
 8001db8:	f004 fc0a 	bl	80065d0 <USB_ReadInterrupts>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001dc2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8001dc6:	d16e      	bne.n	8001ea6 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	f004 fc10 	bl	80065f6 <USB_ReadDevAllOutEpInterrupt>
 8001dd6:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8001dd8:	e062      	b.n	8001ea0 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ddc:	f003 0301 	and.w	r3, r3, #1
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d057      	beq.n	8001e94 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dea:	b2d2      	uxtb	r2, r2
 8001dec:	4611      	mov	r1, r2
 8001dee:	4618      	mov	r0, r3
 8001df0:	f004 fc35 	bl	800665e <USB_ReadDevOutEPInterrupt>
 8001df4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	f003 0301 	and.w	r3, r3, #1
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d00c      	beq.n	8001e1a <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e02:	015a      	lsls	r2, r3, #5
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	4413      	add	r3, r2
 8001e08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	2301      	movs	r3, #1
 8001e10:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001e12:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f000 fd69 	bl	80028ec <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	f003 0308 	and.w	r3, r3, #8
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d00c      	beq.n	8001e3e <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e26:	015a      	lsls	r2, r3, #5
 8001e28:	69fb      	ldr	r3, [r7, #28]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001e30:	461a      	mov	r2, r3
 8001e32:	2308      	movs	r3, #8
 8001e34:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001e36:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001e38:	6878      	ldr	r0, [r7, #4]
 8001e3a:	f000 fda5 	bl	8002988 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001e3e:	693b      	ldr	r3, [r7, #16]
 8001e40:	f003 0310 	and.w	r3, r3, #16
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d008      	beq.n	8001e5a <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e4a:	015a      	lsls	r2, r3, #5
 8001e4c:	69fb      	ldr	r3, [r7, #28]
 8001e4e:	4413      	add	r3, r2
 8001e50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001e54:	461a      	mov	r2, r3
 8001e56:	2310      	movs	r3, #16
 8001e58:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001e5a:	693b      	ldr	r3, [r7, #16]
 8001e5c:	f003 0320 	and.w	r3, r3, #32
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d008      	beq.n	8001e76 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001e64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e66:	015a      	lsls	r2, r3, #5
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	4413      	add	r3, r2
 8001e6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001e70:	461a      	mov	r2, r3
 8001e72:	2320      	movs	r3, #32
 8001e74:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001e76:	693b      	ldr	r3, [r7, #16]
 8001e78:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d009      	beq.n	8001e94 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001e80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e82:	015a      	lsls	r2, r3, #5
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	4413      	add	r3, r2
 8001e88:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001e8c:	461a      	mov	r2, r3
 8001e8e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e92:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e96:	3301      	adds	r3, #1
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e9c:	085b      	lsrs	r3, r3, #1
 8001e9e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001ea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d199      	bne.n	8001dda <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f004 fb90 	bl	80065d0 <USB_ReadInterrupts>
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001eb6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001eba:	f040 8087 	bne.w	8001fcc <HAL_PCD_IRQHandler+0x34c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f004 fbb1 	bl	800662a <USB_ReadDevAllInEpInterrupt>
 8001ec8:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8001eca:	2300      	movs	r3, #0
 8001ecc:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8001ece:	e07a      	b.n	8001fc6 <HAL_PCD_IRQHandler+0x346>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ed2:	f003 0301 	and.w	r3, r3, #1
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d06f      	beq.n	8001fba <HAL_PCD_IRQHandler+0x33a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ee0:	b2d2      	uxtb	r2, r2
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f004 fbd8 	bl	800669a <USB_ReadDevInEPInterrupt>
 8001eea:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	f003 0301 	and.w	r3, r3, #1
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d020      	beq.n	8001f38 <HAL_PCD_IRQHandler+0x2b8>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef8:	f003 030f 	and.w	r3, r3, #15
 8001efc:	2201      	movs	r2, #1
 8001efe:	fa02 f303 	lsl.w	r3, r2, r3
 8001f02:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001f04:	69fb      	ldr	r3, [r7, #28]
 8001f06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001f0a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	43db      	mvns	r3, r3
 8001f10:	69f9      	ldr	r1, [r7, #28]
 8001f12:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8001f16:	4013      	ands	r3, r2
 8001f18:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f1c:	015a      	lsls	r2, r3, #5
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	4413      	add	r3, r2
 8001f22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001f26:	461a      	mov	r2, r3
 8001f28:	2301      	movs	r3, #1
 8001f2a:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	4619      	mov	r1, r3
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f006 ffbd 	bl	8008eb2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	f003 0308 	and.w	r3, r3, #8
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d008      	beq.n	8001f54 <HAL_PCD_IRQHandler+0x2d4>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f44:	015a      	lsls	r2, r3, #5
 8001f46:	69fb      	ldr	r3, [r7, #28]
 8001f48:	4413      	add	r3, r2
 8001f4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001f4e:	461a      	mov	r2, r3
 8001f50:	2308      	movs	r3, #8
 8001f52:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	f003 0310 	and.w	r3, r3, #16
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d008      	beq.n	8001f70 <HAL_PCD_IRQHandler+0x2f0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f60:	015a      	lsls	r2, r3, #5
 8001f62:	69fb      	ldr	r3, [r7, #28]
 8001f64:	4413      	add	r3, r2
 8001f66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001f6a:	461a      	mov	r2, r3
 8001f6c:	2310      	movs	r3, #16
 8001f6e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d008      	beq.n	8001f8c <HAL_PCD_IRQHandler+0x30c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f7c:	015a      	lsls	r2, r3, #5
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	4413      	add	r3, r2
 8001f82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001f86:	461a      	mov	r2, r3
 8001f88:	2340      	movs	r3, #64	; 0x40
 8001f8a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d008      	beq.n	8001fa8 <HAL_PCD_IRQHandler+0x328>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f98:	015a      	lsls	r2, r3, #5
 8001f9a:	69fb      	ldr	r3, [r7, #28]
 8001f9c:	4413      	add	r3, r2
 8001f9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	2302      	movs	r3, #2
 8001fa6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d003      	beq.n	8001fba <HAL_PCD_IRQHandler+0x33a>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001fb2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001fb4:	6878      	ldr	r0, [r7, #4]
 8001fb6:	f000 fc11 	bl	80027dc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fbc:	3301      	adds	r3, #1
 8001fbe:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8001fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fc2:	085b      	lsrs	r3, r3, #1
 8001fc4:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8001fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d181      	bne.n	8001ed0 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f004 fafd 	bl	80065d0 <USB_ReadInterrupts>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001fdc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001fe0:	d122      	bne.n	8002028 <HAL_PCD_IRQHandler+0x3a8>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001fe2:	69fb      	ldr	r3, [r7, #28]
 8001fe4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	69fa      	ldr	r2, [r7, #28]
 8001fec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8001ff0:	f023 0301 	bic.w	r3, r3, #1
 8001ff4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8001ffc:	2b01      	cmp	r3, #1
 8001ffe:	d108      	bne.n	8002012 <HAL_PCD_IRQHandler+0x392>
      {
        hpcd->LPM_State = LPM_L0;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2200      	movs	r2, #0
 8002004:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002008:	2100      	movs	r1, #0
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f007 fa56 	bl	80094bc <HAL_PCDEx_LPM_Callback>
 8002010:	e002      	b.n	8002018 <HAL_PCD_IRQHandler+0x398>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002012:	6878      	ldr	r0, [r7, #4]
 8002014:	f006 ffba 	bl	8008f8c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	695a      	ldr	r2, [r3, #20]
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8002026:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4618      	mov	r0, r3
 800202e:	f004 facf 	bl	80065d0 <USB_ReadInterrupts>
 8002032:	4603      	mov	r3, r0
 8002034:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002038:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800203c:	d112      	bne.n	8002064 <HAL_PCD_IRQHandler+0x3e4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800203e:	69fb      	ldr	r3, [r7, #28]
 8002040:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002044:	689b      	ldr	r3, [r3, #8]
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	2b01      	cmp	r3, #1
 800204c:	d102      	bne.n	8002054 <HAL_PCD_IRQHandler+0x3d4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f006 ff76 	bl	8008f40 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	695a      	ldr	r2, [r3, #20]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8002062:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4618      	mov	r0, r3
 800206a:	f004 fab1 	bl	80065d0 <USB_ReadInterrupts>
 800206e:	4603      	mov	r3, r0
 8002070:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002074:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002078:	d121      	bne.n	80020be <HAL_PCD_IRQHandler+0x43e>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	695a      	ldr	r2, [r3, #20]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8002088:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8002090:	2b00      	cmp	r3, #0
 8002092:	d111      	bne.n	80020b8 <HAL_PCD_IRQHandler+0x438>
      {
        hpcd->LPM_State = LPM_L1;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2201      	movs	r2, #1
 8002098:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020a2:	089b      	lsrs	r3, r3, #2
 80020a4:	f003 020f 	and.w	r2, r3, #15
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80020ae:	2101      	movs	r1, #1
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f007 fa03 	bl	80094bc <HAL_PCDEx_LPM_Callback>
 80020b6:	e002      	b.n	80020be <HAL_PCD_IRQHandler+0x43e>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80020b8:	6878      	ldr	r0, [r7, #4]
 80020ba:	f006 ff41 	bl	8008f40 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	4618      	mov	r0, r3
 80020c4:	f004 fa84 	bl	80065d0 <USB_ReadInterrupts>
 80020c8:	4603      	mov	r3, r0
 80020ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80020d2:	f040 80c5 	bne.w	8002260 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	69fa      	ldr	r2, [r7, #28]
 80020e0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80020e4:	f023 0301 	bic.w	r3, r3, #1
 80020e8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	2110      	movs	r1, #16
 80020f0:	4618      	mov	r0, r3
 80020f2:	f003 fbf9 	bl	80058e8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80020f6:	2300      	movs	r3, #0
 80020f8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020fa:	e056      	b.n	80021aa <HAL_PCD_IRQHandler+0x52a>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80020fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020fe:	015a      	lsls	r2, r3, #5
 8002100:	69fb      	ldr	r3, [r7, #28]
 8002102:	4413      	add	r3, r2
 8002104:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002108:	461a      	mov	r2, r3
 800210a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800210e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002110:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002112:	015a      	lsls	r2, r3, #5
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	4413      	add	r3, r2
 8002118:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002120:	0151      	lsls	r1, r2, #5
 8002122:	69fa      	ldr	r2, [r7, #28]
 8002124:	440a      	add	r2, r1
 8002126:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800212a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800212e:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8002130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002132:	015a      	lsls	r2, r3, #5
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	4413      	add	r3, r2
 8002138:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002140:	0151      	lsls	r1, r2, #5
 8002142:	69fa      	ldr	r2, [r7, #28]
 8002144:	440a      	add	r2, r1
 8002146:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800214a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800214e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002150:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002152:	015a      	lsls	r2, r3, #5
 8002154:	69fb      	ldr	r3, [r7, #28]
 8002156:	4413      	add	r3, r2
 8002158:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800215c:	461a      	mov	r2, r3
 800215e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8002162:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002164:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002166:	015a      	lsls	r2, r3, #5
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	4413      	add	r3, r2
 800216c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002174:	0151      	lsls	r1, r2, #5
 8002176:	69fa      	ldr	r2, [r7, #28]
 8002178:	440a      	add	r2, r1
 800217a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800217e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8002182:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002184:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002186:	015a      	lsls	r2, r3, #5
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	4413      	add	r3, r2
 800218c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002194:	0151      	lsls	r1, r2, #5
 8002196:	69fa      	ldr	r2, [r7, #28]
 8002198:	440a      	add	r2, r1
 800219a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800219e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80021a2:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021a6:	3301      	adds	r3, #1
 80021a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d3a3      	bcc.n	80020fc <HAL_PCD_IRQHandler+0x47c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80021ba:	69db      	ldr	r3, [r3, #28]
 80021bc:	69fa      	ldr	r2, [r7, #28]
 80021be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80021c2:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80021c6:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d016      	beq.n	80021fe <HAL_PCD_IRQHandler+0x57e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80021d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80021da:	69fa      	ldr	r2, [r7, #28]
 80021dc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80021e0:	f043 030b 	orr.w	r3, r3, #11
 80021e4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80021ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021f0:	69fa      	ldr	r2, [r7, #28]
 80021f2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80021f6:	f043 030b 	orr.w	r3, r3, #11
 80021fa:	6453      	str	r3, [r2, #68]	; 0x44
 80021fc:	e015      	b.n	800222a <HAL_PCD_IRQHandler+0x5aa>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80021fe:	69fb      	ldr	r3, [r7, #28]
 8002200:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002204:	695b      	ldr	r3, [r3, #20]
 8002206:	69fa      	ldr	r2, [r7, #28]
 8002208:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800220c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002210:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8002214:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800221c:	691b      	ldr	r3, [r3, #16]
 800221e:	69fa      	ldr	r2, [r7, #28]
 8002220:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002224:	f043 030b 	orr.w	r3, r3, #11
 8002228:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	69fa      	ldr	r2, [r7, #28]
 8002234:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002238:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800223c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681a      	ldr	r2, [r3, #0]
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002248:	4619      	mov	r1, r3
 800224a:	4610      	mov	r0, r2
 800224c:	f004 fa84 	bl	8006758 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	695a      	ldr	r2, [r3, #20]
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800225e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4618      	mov	r0, r3
 8002266:	f004 f9b3 	bl	80065d0 <USB_ReadInterrupts>
 800226a:	4603      	mov	r3, r0
 800226c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002270:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002274:	d124      	bne.n	80022c0 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4618      	mov	r0, r3
 800227c:	f004 fa49 	bl	8006712 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	4618      	mov	r0, r3
 8002286:	f003 fb90 	bl	80059aa <USB_GetDevSpeed>
 800228a:	4603      	mov	r3, r0
 800228c:	461a      	mov	r2, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681c      	ldr	r4, [r3, #0]
 8002296:	f001 f9ef 	bl	8003678 <HAL_RCC_GetHCLKFreq>
 800229a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	461a      	mov	r2, r3
 80022a4:	4620      	mov	r0, r4
 80022a6:	f003 f8eb 	bl	8005480 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f006 fe29 	bl	8008f02 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	695a      	ldr	r2, [r3, #20]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80022be:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4618      	mov	r0, r3
 80022c6:	f004 f983 	bl	80065d0 <USB_ReadInterrupts>
 80022ca:	4603      	mov	r3, r0
 80022cc:	f003 0308 	and.w	r3, r3, #8
 80022d0:	2b08      	cmp	r3, #8
 80022d2:	d10a      	bne.n	80022ea <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80022d4:	6878      	ldr	r0, [r7, #4]
 80022d6:	f006 fe06 	bl	8008ee6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	695a      	ldr	r2, [r3, #20]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f002 0208 	and.w	r2, r2, #8
 80022e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4618      	mov	r0, r3
 80022f0:	f004 f96e 	bl	80065d0 <USB_ReadInterrupts>
 80022f4:	4603      	mov	r3, r0
 80022f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022fa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80022fe:	d10f      	bne.n	8002320 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002300:	2300      	movs	r3, #0
 8002302:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002306:	b2db      	uxtb	r3, r3
 8002308:	4619      	mov	r1, r3
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f006 fe78 	bl	8009000 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	695a      	ldr	r2, [r3, #20]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 800231e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4618      	mov	r0, r3
 8002326:	f004 f953 	bl	80065d0 <USB_ReadInterrupts>
 800232a:	4603      	mov	r3, r0
 800232c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002330:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002334:	d10f      	bne.n	8002356 <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8002336:	2300      	movs	r3, #0
 8002338:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800233a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233c:	b2db      	uxtb	r3, r3
 800233e:	4619      	mov	r1, r3
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f006 fe4b 	bl	8008fdc <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	695a      	ldr	r2, [r3, #20]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8002354:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4618      	mov	r0, r3
 800235c:	f004 f938 	bl	80065d0 <USB_ReadInterrupts>
 8002360:	4603      	mov	r3, r0
 8002362:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002366:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800236a:	d10a      	bne.n	8002382 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	f006 fe59 	bl	8009024 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	695a      	ldr	r2, [r3, #20]
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002380:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4618      	mov	r0, r3
 8002388:	f004 f922 	bl	80065d0 <USB_ReadInterrupts>
 800238c:	4603      	mov	r3, r0
 800238e:	f003 0304 	and.w	r3, r3, #4
 8002392:	2b04      	cmp	r3, #4
 8002394:	d115      	bne.n	80023c2 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800239e:	69bb      	ldr	r3, [r7, #24]
 80023a0:	f003 0304 	and.w	r3, r3, #4
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d002      	beq.n	80023ae <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f006 fe49 	bl	8009040 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	6859      	ldr	r1, [r3, #4]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	430a      	orrs	r2, r1
 80023bc:	605a      	str	r2, [r3, #4]
 80023be:	e000      	b.n	80023c2 <HAL_PCD_IRQHandler+0x742>
      return;
 80023c0:	bf00      	nop
    }
  }
}
 80023c2:	3734      	adds	r7, #52	; 0x34
 80023c4:	46bd      	mov	sp, r7
 80023c6:	bd90      	pop	{r4, r7, pc}

080023c8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b082      	sub	sp, #8
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	460b      	mov	r3, r1
 80023d2:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d101      	bne.n	80023e2 <HAL_PCD_SetAddress+0x1a>
 80023de:	2302      	movs	r3, #2
 80023e0:	e013      	b.n	800240a <HAL_PCD_SetAddress+0x42>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2201      	movs	r2, #1
 80023e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	78fa      	ldrb	r2, [r7, #3]
 80023ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	78fa      	ldrb	r2, [r7, #3]
 80023f8:	4611      	mov	r1, r2
 80023fa:	4618      	mov	r0, r3
 80023fc:	f004 f880 	bl	8006500 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2200      	movs	r2, #0
 8002404:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002408:	2300      	movs	r3, #0
}
 800240a:	4618      	mov	r0, r3
 800240c:	3708      	adds	r7, #8
 800240e:	46bd      	mov	sp, r7
 8002410:	bd80      	pop	{r7, pc}

08002412 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002412:	b580      	push	{r7, lr}
 8002414:	b084      	sub	sp, #16
 8002416:	af00      	add	r7, sp, #0
 8002418:	6078      	str	r0, [r7, #4]
 800241a:	4608      	mov	r0, r1
 800241c:	4611      	mov	r1, r2
 800241e:	461a      	mov	r2, r3
 8002420:	4603      	mov	r3, r0
 8002422:	70fb      	strb	r3, [r7, #3]
 8002424:	460b      	mov	r3, r1
 8002426:	803b      	strh	r3, [r7, #0]
 8002428:	4613      	mov	r3, r2
 800242a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 800242c:	2300      	movs	r3, #0
 800242e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002430:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002434:	2b00      	cmp	r3, #0
 8002436:	da0f      	bge.n	8002458 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002438:	78fb      	ldrb	r3, [r7, #3]
 800243a:	f003 020f 	and.w	r2, r3, #15
 800243e:	4613      	mov	r3, r2
 8002440:	00db      	lsls	r3, r3, #3
 8002442:	1a9b      	subs	r3, r3, r2
 8002444:	009b      	lsls	r3, r3, #2
 8002446:	3338      	adds	r3, #56	; 0x38
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	4413      	add	r3, r2
 800244c:	3304      	adds	r3, #4
 800244e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2201      	movs	r2, #1
 8002454:	705a      	strb	r2, [r3, #1]
 8002456:	e00f      	b.n	8002478 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002458:	78fb      	ldrb	r3, [r7, #3]
 800245a:	f003 020f 	and.w	r2, r3, #15
 800245e:	4613      	mov	r3, r2
 8002460:	00db      	lsls	r3, r3, #3
 8002462:	1a9b      	subs	r3, r3, r2
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	4413      	add	r3, r2
 800246e:	3304      	adds	r3, #4
 8002470:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2200      	movs	r2, #0
 8002476:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002478:	78fb      	ldrb	r3, [r7, #3]
 800247a:	f003 030f 	and.w	r3, r3, #15
 800247e:	b2da      	uxtb	r2, r3
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002484:	883a      	ldrh	r2, [r7, #0]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	78ba      	ldrb	r2, [r7, #2]
 800248e:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	785b      	ldrb	r3, [r3, #1]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d004      	beq.n	80024a2 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	b29a      	uxth	r2, r3
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80024a2:	78bb      	ldrb	r3, [r7, #2]
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d102      	bne.n	80024ae <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	2200      	movs	r2, #0
 80024ac:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80024b4:	2b01      	cmp	r3, #1
 80024b6:	d101      	bne.n	80024bc <HAL_PCD_EP_Open+0xaa>
 80024b8:	2302      	movs	r3, #2
 80024ba:	e00e      	b.n	80024da <HAL_PCD_EP_Open+0xc8>
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2201      	movs	r2, #1
 80024c0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	68f9      	ldr	r1, [r7, #12]
 80024ca:	4618      	mov	r0, r3
 80024cc:	f003 fa8c 	bl	80059e8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80024d8:	7afb      	ldrb	r3, [r7, #11]
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80024e2:	b580      	push	{r7, lr}
 80024e4:	b084      	sub	sp, #16
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
 80024ea:	460b      	mov	r3, r1
 80024ec:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80024ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	da0f      	bge.n	8002516 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024f6:	78fb      	ldrb	r3, [r7, #3]
 80024f8:	f003 020f 	and.w	r2, r3, #15
 80024fc:	4613      	mov	r3, r2
 80024fe:	00db      	lsls	r3, r3, #3
 8002500:	1a9b      	subs	r3, r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	3338      	adds	r3, #56	; 0x38
 8002506:	687a      	ldr	r2, [r7, #4]
 8002508:	4413      	add	r3, r2
 800250a:	3304      	adds	r3, #4
 800250c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2201      	movs	r2, #1
 8002512:	705a      	strb	r2, [r3, #1]
 8002514:	e00f      	b.n	8002536 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002516:	78fb      	ldrb	r3, [r7, #3]
 8002518:	f003 020f 	and.w	r2, r3, #15
 800251c:	4613      	mov	r3, r2
 800251e:	00db      	lsls	r3, r3, #3
 8002520:	1a9b      	subs	r3, r3, r2
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002528:	687a      	ldr	r2, [r7, #4]
 800252a:	4413      	add	r3, r2
 800252c:	3304      	adds	r3, #4
 800252e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	2200      	movs	r2, #0
 8002534:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8002536:	78fb      	ldrb	r3, [r7, #3]
 8002538:	f003 030f 	and.w	r3, r3, #15
 800253c:	b2da      	uxtb	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8002548:	2b01      	cmp	r3, #1
 800254a:	d101      	bne.n	8002550 <HAL_PCD_EP_Close+0x6e>
 800254c:	2302      	movs	r3, #2
 800254e:	e00e      	b.n	800256e <HAL_PCD_EP_Close+0x8c>
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68f9      	ldr	r1, [r7, #12]
 800255e:	4618      	mov	r0, r3
 8002560:	f003 faca 	bl	8005af8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2200      	movs	r2, #0
 8002568:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 800256c:	2300      	movs	r3, #0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b086      	sub	sp, #24
 800257a:	af00      	add	r7, sp, #0
 800257c:	60f8      	str	r0, [r7, #12]
 800257e:	607a      	str	r2, [r7, #4]
 8002580:	603b      	str	r3, [r7, #0]
 8002582:	460b      	mov	r3, r1
 8002584:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002586:	7afb      	ldrb	r3, [r7, #11]
 8002588:	f003 020f 	and.w	r2, r3, #15
 800258c:	4613      	mov	r3, r2
 800258e:	00db      	lsls	r3, r3, #3
 8002590:	1a9b      	subs	r3, r3, r2
 8002592:	009b      	lsls	r3, r3, #2
 8002594:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002598:	68fa      	ldr	r2, [r7, #12]
 800259a:	4413      	add	r3, r2
 800259c:	3304      	adds	r3, #4
 800259e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	687a      	ldr	r2, [r7, #4]
 80025a4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	683a      	ldr	r2, [r7, #0]
 80025aa:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	2200      	movs	r2, #0
 80025b0:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	2200      	movs	r2, #0
 80025b6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80025b8:	7afb      	ldrb	r3, [r7, #11]
 80025ba:	f003 030f 	and.w	r3, r3, #15
 80025be:	b2da      	uxtb	r2, r3
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80025c4:	7afb      	ldrb	r3, [r7, #11]
 80025c6:	f003 030f 	and.w	r3, r3, #15
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d106      	bne.n	80025dc <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	6979      	ldr	r1, [r7, #20]
 80025d4:	4618      	mov	r0, r3
 80025d6:	f003 fd47 	bl	8006068 <USB_EP0StartXfer>
 80025da:	e005      	b.n	80025e8 <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	6979      	ldr	r1, [r7, #20]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f003 fb64 	bl	8005cb0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	3718      	adds	r7, #24
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}

080025f2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80025f2:	b580      	push	{r7, lr}
 80025f4:	b086      	sub	sp, #24
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	60f8      	str	r0, [r7, #12]
 80025fa:	607a      	str	r2, [r7, #4]
 80025fc:	603b      	str	r3, [r7, #0]
 80025fe:	460b      	mov	r3, r1
 8002600:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002602:	7afb      	ldrb	r3, [r7, #11]
 8002604:	f003 020f 	and.w	r2, r3, #15
 8002608:	4613      	mov	r3, r2
 800260a:	00db      	lsls	r3, r3, #3
 800260c:	1a9b      	subs	r3, r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	3338      	adds	r3, #56	; 0x38
 8002612:	68fa      	ldr	r2, [r7, #12]
 8002614:	4413      	add	r3, r2
 8002616:	3304      	adds	r3, #4
 8002618:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	683a      	ldr	r2, [r7, #0]
 8002624:	615a      	str	r2, [r3, #20]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	2200      	movs	r2, #0
 800262a:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 800262c:	697b      	ldr	r3, [r7, #20]
 800262e:	2201      	movs	r2, #1
 8002630:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002632:	7afb      	ldrb	r3, [r7, #11]
 8002634:	f003 030f 	and.w	r3, r3, #15
 8002638:	b2da      	uxtb	r2, r3
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800263e:	7afb      	ldrb	r3, [r7, #11]
 8002640:	f003 030f 	and.w	r3, r3, #15
 8002644:	2b00      	cmp	r3, #0
 8002646:	d106      	bne.n	8002656 <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6979      	ldr	r1, [r7, #20]
 800264e:	4618      	mov	r0, r3
 8002650:	f003 fd0a 	bl	8006068 <USB_EP0StartXfer>
 8002654:	e005      	b.n	8002662 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	6979      	ldr	r1, [r7, #20]
 800265c:	4618      	mov	r0, r3
 800265e:	f003 fb27 	bl	8005cb0 <USB_EPStartXfer>
  }

  return HAL_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	3718      	adds	r7, #24
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}

0800266c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b084      	sub	sp, #16
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
 8002674:	460b      	mov	r3, r1
 8002676:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002678:	78fb      	ldrb	r3, [r7, #3]
 800267a:	f003 020f 	and.w	r2, r3, #15
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	685b      	ldr	r3, [r3, #4]
 8002682:	429a      	cmp	r2, r3
 8002684:	d901      	bls.n	800268a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e04e      	b.n	8002728 <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800268a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800268e:	2b00      	cmp	r3, #0
 8002690:	da0f      	bge.n	80026b2 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002692:	78fb      	ldrb	r3, [r7, #3]
 8002694:	f003 020f 	and.w	r2, r3, #15
 8002698:	4613      	mov	r3, r2
 800269a:	00db      	lsls	r3, r3, #3
 800269c:	1a9b      	subs	r3, r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	3338      	adds	r3, #56	; 0x38
 80026a2:	687a      	ldr	r2, [r7, #4]
 80026a4:	4413      	add	r3, r2
 80026a6:	3304      	adds	r3, #4
 80026a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	2201      	movs	r2, #1
 80026ae:	705a      	strb	r2, [r3, #1]
 80026b0:	e00d      	b.n	80026ce <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80026b2:	78fa      	ldrb	r2, [r7, #3]
 80026b4:	4613      	mov	r3, r2
 80026b6:	00db      	lsls	r3, r3, #3
 80026b8:	1a9b      	subs	r3, r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80026c0:	687a      	ldr	r2, [r7, #4]
 80026c2:	4413      	add	r3, r2
 80026c4:	3304      	adds	r3, #4
 80026c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2200      	movs	r2, #0
 80026cc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2201      	movs	r2, #1
 80026d2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80026d4:	78fb      	ldrb	r3, [r7, #3]
 80026d6:	f003 030f 	and.w	r3, r3, #15
 80026da:	b2da      	uxtb	r2, r3
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80026e6:	2b01      	cmp	r3, #1
 80026e8:	d101      	bne.n	80026ee <HAL_PCD_EP_SetStall+0x82>
 80026ea:	2302      	movs	r3, #2
 80026ec:	e01c      	b.n	8002728 <HAL_PCD_EP_SetStall+0xbc>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2201      	movs	r2, #1
 80026f2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	68f9      	ldr	r1, [r7, #12]
 80026fc:	4618      	mov	r0, r3
 80026fe:	f003 fe2b 	bl	8006358 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002702:	78fb      	ldrb	r3, [r7, #3]
 8002704:	f003 030f 	and.w	r3, r3, #15
 8002708:	2b00      	cmp	r3, #0
 800270a:	d108      	bne.n	800271e <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8002716:	4619      	mov	r1, r3
 8002718:	4610      	mov	r0, r2
 800271a:	f004 f81d 	bl	8006758 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	3710      	adds	r7, #16
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
 8002738:	460b      	mov	r3, r1
 800273a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800273c:	78fb      	ldrb	r3, [r7, #3]
 800273e:	f003 020f 	and.w	r2, r3, #15
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	429a      	cmp	r2, r3
 8002748:	d901      	bls.n	800274e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	e042      	b.n	80027d4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800274e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002752:	2b00      	cmp	r3, #0
 8002754:	da0f      	bge.n	8002776 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002756:	78fb      	ldrb	r3, [r7, #3]
 8002758:	f003 020f 	and.w	r2, r3, #15
 800275c:	4613      	mov	r3, r2
 800275e:	00db      	lsls	r3, r3, #3
 8002760:	1a9b      	subs	r3, r3, r2
 8002762:	009b      	lsls	r3, r3, #2
 8002764:	3338      	adds	r3, #56	; 0x38
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	4413      	add	r3, r2
 800276a:	3304      	adds	r3, #4
 800276c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2201      	movs	r2, #1
 8002772:	705a      	strb	r2, [r3, #1]
 8002774:	e00f      	b.n	8002796 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002776:	78fb      	ldrb	r3, [r7, #3]
 8002778:	f003 020f 	and.w	r2, r3, #15
 800277c:	4613      	mov	r3, r2
 800277e:	00db      	lsls	r3, r3, #3
 8002780:	1a9b      	subs	r3, r3, r2
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002788:	687a      	ldr	r2, [r7, #4]
 800278a:	4413      	add	r3, r2
 800278c:	3304      	adds	r3, #4
 800278e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2200      	movs	r2, #0
 8002794:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2200      	movs	r2, #0
 800279a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800279c:	78fb      	ldrb	r3, [r7, #3]
 800279e:	f003 030f 	and.w	r3, r3, #15
 80027a2:	b2da      	uxtb	r2, r3
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d101      	bne.n	80027b6 <HAL_PCD_EP_ClrStall+0x86>
 80027b2:	2302      	movs	r3, #2
 80027b4:	e00e      	b.n	80027d4 <HAL_PCD_EP_ClrStall+0xa4>
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2201      	movs	r2, #1
 80027ba:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	68f9      	ldr	r1, [r7, #12]
 80027c4:	4618      	mov	r0, r3
 80027c6:	f003 fe35 	bl	8006434 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2200      	movs	r2, #0
 80027ce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80027d2:	2300      	movs	r3, #0
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	3710      	adds	r7, #16
 80027d8:	46bd      	mov	sp, r7
 80027da:	bd80      	pop	{r7, pc}

080027dc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b088      	sub	sp, #32
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
 80027e4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80027f0:	683a      	ldr	r2, [r7, #0]
 80027f2:	4613      	mov	r3, r2
 80027f4:	00db      	lsls	r3, r3, #3
 80027f6:	1a9b      	subs	r3, r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	3338      	adds	r3, #56	; 0x38
 80027fc:	687a      	ldr	r2, [r7, #4]
 80027fe:	4413      	add	r3, r2
 8002800:	3304      	adds	r3, #4
 8002802:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	699a      	ldr	r2, [r3, #24]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	695b      	ldr	r3, [r3, #20]
 800280c:	429a      	cmp	r2, r3
 800280e:	d901      	bls.n	8002814 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e067      	b.n	80028e4 <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	695a      	ldr	r2, [r3, #20]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	699b      	ldr	r3, [r3, #24]
 800281c:	1ad3      	subs	r3, r2, r3
 800281e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	69fa      	ldr	r2, [r7, #28]
 8002826:	429a      	cmp	r2, r3
 8002828:	d902      	bls.n	8002830 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	3303      	adds	r3, #3
 8002834:	089b      	lsrs	r3, r3, #2
 8002836:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002838:	e026      	b.n	8002888 <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	695a      	ldr	r2, [r3, #20]
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	699b      	ldr	r3, [r3, #24]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	69fa      	ldr	r2, [r7, #28]
 800284c:	429a      	cmp	r2, r3
 800284e:	d902      	bls.n	8002856 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	3303      	adds	r3, #3
 800285a:	089b      	lsrs	r3, r3, #2
 800285c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	68d9      	ldr	r1, [r3, #12]
 8002862:	683b      	ldr	r3, [r7, #0]
 8002864:	b2da      	uxtb	r2, r3
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	b29b      	uxth	r3, r3
 800286a:	6978      	ldr	r0, [r7, #20]
 800286c:	f003 fd1a 	bl	80062a4 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	68da      	ldr	r2, [r3, #12]
 8002874:	69fb      	ldr	r3, [r7, #28]
 8002876:	441a      	add	r2, r3
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	699a      	ldr	r2, [r3, #24]
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	441a      	add	r2, r3
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002888:	683b      	ldr	r3, [r7, #0]
 800288a:	015a      	lsls	r2, r3, #5
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	4413      	add	r3, r2
 8002890:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	b29b      	uxth	r3, r3
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	429a      	cmp	r2, r3
 800289c:	d809      	bhi.n	80028b2 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	699a      	ldr	r2, [r3, #24]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d203      	bcs.n	80028b2 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	695b      	ldr	r3, [r3, #20]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d1c3      	bne.n	800283a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	695a      	ldr	r2, [r3, #20]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d811      	bhi.n	80028e2 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	f003 030f 	and.w	r3, r3, #15
 80028c4:	2201      	movs	r2, #1
 80028c6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ca:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80028d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	43db      	mvns	r3, r3
 80028d8:	6939      	ldr	r1, [r7, #16]
 80028da:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80028de:	4013      	ands	r3, r2
 80028e0:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3720      	adds	r7, #32
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}

080028ec <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b086      	sub	sp, #24
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
 80028f4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	333c      	adds	r3, #60	; 0x3c
 8002904:	3304      	adds	r3, #4
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	015a      	lsls	r2, r3, #5
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	4413      	add	r3, r2
 8002912:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002916:	689b      	ldr	r3, [r3, #8]
 8002918:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	4a19      	ldr	r2, [pc, #100]	; (8002984 <PCD_EP_OutXfrComplete_int+0x98>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d124      	bne.n	800296c <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002922:	68bb      	ldr	r3, [r7, #8]
 8002924:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d00a      	beq.n	8002942 <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	015a      	lsls	r2, r3, #5
 8002930:	693b      	ldr	r3, [r7, #16]
 8002932:	4413      	add	r3, r2
 8002934:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002938:	461a      	mov	r2, r3
 800293a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800293e:	6093      	str	r3, [r2, #8]
 8002940:	e01a      	b.n	8002978 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	f003 0320 	and.w	r3, r3, #32
 8002948:	2b00      	cmp	r3, #0
 800294a:	d008      	beq.n	800295e <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	015a      	lsls	r2, r3, #5
 8002950:	693b      	ldr	r3, [r7, #16]
 8002952:	4413      	add	r3, r2
 8002954:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002958:	461a      	mov	r2, r3
 800295a:	2320      	movs	r3, #32
 800295c:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	b2db      	uxtb	r3, r3
 8002962:	4619      	mov	r1, r3
 8002964:	6878      	ldr	r0, [r7, #4]
 8002966:	f006 fa89 	bl	8008e7c <HAL_PCD_DataOutStageCallback>
 800296a:	e005      	b.n	8002978 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800296c:	683b      	ldr	r3, [r7, #0]
 800296e:	b2db      	uxtb	r3, r3
 8002970:	4619      	mov	r1, r3
 8002972:	6878      	ldr	r0, [r7, #4]
 8002974:	f006 fa82 	bl	8008e7c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3718      	adds	r7, #24
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	4f54310a 	.word	0x4f54310a

08002988 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b086      	sub	sp, #24
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800299c:	697b      	ldr	r3, [r7, #20]
 800299e:	333c      	adds	r3, #60	; 0x3c
 80029a0:	3304      	adds	r3, #4
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	015a      	lsls	r2, r3, #5
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	4413      	add	r3, r2
 80029ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	4a0c      	ldr	r2, [pc, #48]	; (80029ec <PCD_EP_OutSetupPacket_int+0x64>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d90e      	bls.n	80029dc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d009      	beq.n	80029dc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	015a      	lsls	r2, r3, #5
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	4413      	add	r3, r2
 80029d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80029d4:	461a      	mov	r2, r3
 80029d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029da:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f006 fa3b 	bl	8008e58 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80029e2:	2300      	movs	r3, #0
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	3718      	adds	r7, #24
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	4f54300a 	.word	0x4f54300a

080029f0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	460b      	mov	r3, r1
 80029fa:	70fb      	strb	r3, [r7, #3]
 80029fc:	4613      	mov	r3, r2
 80029fe:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a06:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002a08:	78fb      	ldrb	r3, [r7, #3]
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d107      	bne.n	8002a1e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002a0e:	883b      	ldrh	r3, [r7, #0]
 8002a10:	0419      	lsls	r1, r3, #16
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	68ba      	ldr	r2, [r7, #8]
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	629a      	str	r2, [r3, #40]	; 0x28
 8002a1c:	e028      	b.n	8002a70 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a24:	0c1b      	lsrs	r3, r3, #16
 8002a26:	68ba      	ldr	r2, [r7, #8]
 8002a28:	4413      	add	r3, r2
 8002a2a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	73fb      	strb	r3, [r7, #15]
 8002a30:	e00d      	b.n	8002a4e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681a      	ldr	r2, [r3, #0]
 8002a36:	7bfb      	ldrb	r3, [r7, #15]
 8002a38:	3340      	adds	r3, #64	; 0x40
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	4413      	add	r3, r2
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	0c1b      	lsrs	r3, r3, #16
 8002a42:	68ba      	ldr	r2, [r7, #8]
 8002a44:	4413      	add	r3, r2
 8002a46:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002a48:	7bfb      	ldrb	r3, [r7, #15]
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	73fb      	strb	r3, [r7, #15]
 8002a4e:	7bfa      	ldrb	r2, [r7, #15]
 8002a50:	78fb      	ldrb	r3, [r7, #3]
 8002a52:	3b01      	subs	r3, #1
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d3ec      	bcc.n	8002a32 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002a58:	883b      	ldrh	r3, [r7, #0]
 8002a5a:	0418      	lsls	r0, r3, #16
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6819      	ldr	r1, [r3, #0]
 8002a60:	78fb      	ldrb	r3, [r7, #3]
 8002a62:	3b01      	subs	r3, #1
 8002a64:	68ba      	ldr	r2, [r7, #8]
 8002a66:	4302      	orrs	r2, r0
 8002a68:	3340      	adds	r3, #64	; 0x40
 8002a6a:	009b      	lsls	r3, r3, #2
 8002a6c:	440b      	add	r3, r1
 8002a6e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002a70:	2300      	movs	r3, #0
}
 8002a72:	4618      	mov	r0, r3
 8002a74:	3714      	adds	r7, #20
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b083      	sub	sp, #12
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
 8002a86:	460b      	mov	r3, r1
 8002a88:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	887a      	ldrh	r2, [r7, #2]
 8002a90:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	370c      	adds	r7, #12
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr

08002aa0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	2201      	movs	r2, #1
 8002ab2:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2200      	movs	r2, #0
 8002aba:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	699b      	ldr	r3, [r3, #24]
 8002ac2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002ace:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ad2:	f043 0303 	orr.w	r3, r3, #3
 8002ad6:	68fa      	ldr	r2, [r7, #12]
 8002ad8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002ada:	2300      	movs	r3, #0
}
 8002adc:	4618      	mov	r0, r3
 8002ade:	3714      	adds	r7, #20
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae6:	4770      	bx	lr

08002ae8 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002aec:	4b04      	ldr	r3, [pc, #16]	; (8002b00 <HAL_PWREx_GetVoltageRange+0x18>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	40007000 	.word	0x40007000

08002b04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b12:	d130      	bne.n	8002b76 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b14:	4b23      	ldr	r3, [pc, #140]	; (8002ba4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b20:	d038      	beq.n	8002b94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b22:	4b20      	ldr	r3, [pc, #128]	; (8002ba4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b2a:	4a1e      	ldr	r2, [pc, #120]	; (8002ba4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b2c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b30:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002b32:	4b1d      	ldr	r3, [pc, #116]	; (8002ba8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	2232      	movs	r2, #50	; 0x32
 8002b38:	fb02 f303 	mul.w	r3, r2, r3
 8002b3c:	4a1b      	ldr	r2, [pc, #108]	; (8002bac <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b42:	0c9b      	lsrs	r3, r3, #18
 8002b44:	3301      	adds	r3, #1
 8002b46:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b48:	e002      	b.n	8002b50 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	3b01      	subs	r3, #1
 8002b4e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b50:	4b14      	ldr	r3, [pc, #80]	; (8002ba4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b52:	695b      	ldr	r3, [r3, #20]
 8002b54:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b58:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b5c:	d102      	bne.n	8002b64 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d1f2      	bne.n	8002b4a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b64:	4b0f      	ldr	r3, [pc, #60]	; (8002ba4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b66:	695b      	ldr	r3, [r3, #20]
 8002b68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b70:	d110      	bne.n	8002b94 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002b72:	2303      	movs	r3, #3
 8002b74:	e00f      	b.n	8002b96 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b76:	4b0b      	ldr	r3, [pc, #44]	; (8002ba4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b82:	d007      	beq.n	8002b94 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b84:	4b07      	ldr	r3, [pc, #28]	; (8002ba4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b8c:	4a05      	ldr	r2, [pc, #20]	; (8002ba4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002b8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b92:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002b94:	2300      	movs	r3, #0
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3714      	adds	r7, #20
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba0:	4770      	bx	lr
 8002ba2:	bf00      	nop
 8002ba4:	40007000 	.word	0x40007000
 8002ba8:	20000144 	.word	0x20000144
 8002bac:	431bde83 	.word	0x431bde83

08002bb0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002bb4:	4b05      	ldr	r3, [pc, #20]	; (8002bcc <HAL_PWREx_EnableVddUSB+0x1c>)
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	4a04      	ldr	r2, [pc, #16]	; (8002bcc <HAL_PWREx_EnableVddUSB+0x1c>)
 8002bba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002bbe:	6053      	str	r3, [r2, #4]
}
 8002bc0:	bf00      	nop
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
 8002bca:	bf00      	nop
 8002bcc:	40007000 	.word	0x40007000

08002bd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b088      	sub	sp, #32
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d101      	bne.n	8002be2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bde:	2301      	movs	r3, #1
 8002be0:	e3d4      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002be2:	4ba1      	ldr	r3, [pc, #644]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f003 030c 	and.w	r3, r3, #12
 8002bea:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bec:	4b9e      	ldr	r3, [pc, #632]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	f003 0303 	and.w	r3, r3, #3
 8002bf4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	f003 0310 	and.w	r3, r3, #16
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	f000 80e4 	beq.w	8002dcc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c04:	69bb      	ldr	r3, [r7, #24]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d007      	beq.n	8002c1a <HAL_RCC_OscConfig+0x4a>
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	2b0c      	cmp	r3, #12
 8002c0e:	f040 808b 	bne.w	8002d28 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	f040 8087 	bne.w	8002d28 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c1a:	4b93      	ldr	r3, [pc, #588]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d005      	beq.n	8002c32 <HAL_RCC_OscConfig+0x62>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	699b      	ldr	r3, [r3, #24]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e3ac      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	6a1a      	ldr	r2, [r3, #32]
 8002c36:	4b8c      	ldr	r3, [pc, #560]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0308 	and.w	r3, r3, #8
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d004      	beq.n	8002c4c <HAL_RCC_OscConfig+0x7c>
 8002c42:	4b89      	ldr	r3, [pc, #548]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c4a:	e005      	b.n	8002c58 <HAL_RCC_OscConfig+0x88>
 8002c4c:	4b86      	ldr	r3, [pc, #536]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002c4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002c52:	091b      	lsrs	r3, r3, #4
 8002c54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002c58:	4293      	cmp	r3, r2
 8002c5a:	d223      	bcs.n	8002ca4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6a1b      	ldr	r3, [r3, #32]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f000 fd41 	bl	80036e8 <RCC_SetFlashLatencyFromMSIRange>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d001      	beq.n	8002c70 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	e38d      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c70:	4b7d      	ldr	r3, [pc, #500]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4a7c      	ldr	r2, [pc, #496]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002c76:	f043 0308 	orr.w	r3, r3, #8
 8002c7a:	6013      	str	r3, [r2, #0]
 8002c7c:	4b7a      	ldr	r3, [pc, #488]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	4977      	ldr	r1, [pc, #476]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c8e:	4b76      	ldr	r3, [pc, #472]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002c90:	685b      	ldr	r3, [r3, #4]
 8002c92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	69db      	ldr	r3, [r3, #28]
 8002c9a:	021b      	lsls	r3, r3, #8
 8002c9c:	4972      	ldr	r1, [pc, #456]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002c9e:	4313      	orrs	r3, r2
 8002ca0:	604b      	str	r3, [r1, #4]
 8002ca2:	e025      	b.n	8002cf0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ca4:	4b70      	ldr	r3, [pc, #448]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a6f      	ldr	r2, [pc, #444]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002caa:	f043 0308 	orr.w	r3, r3, #8
 8002cae:	6013      	str	r3, [r2, #0]
 8002cb0:	4b6d      	ldr	r3, [pc, #436]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	6a1b      	ldr	r3, [r3, #32]
 8002cbc:	496a      	ldr	r1, [pc, #424]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cc2:	4b69      	ldr	r3, [pc, #420]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	69db      	ldr	r3, [r3, #28]
 8002cce:	021b      	lsls	r3, r3, #8
 8002cd0:	4965      	ldr	r1, [pc, #404]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cd6:	69bb      	ldr	r3, [r7, #24]
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d109      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	f000 fd01 	bl	80036e8 <RCC_SetFlashLatencyFromMSIRange>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e34d      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002cf0:	f000 fc36 	bl	8003560 <HAL_RCC_GetSysClockFreq>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	4b5c      	ldr	r3, [pc, #368]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	091b      	lsrs	r3, r3, #4
 8002cfc:	f003 030f 	and.w	r3, r3, #15
 8002d00:	495a      	ldr	r1, [pc, #360]	; (8002e6c <HAL_RCC_OscConfig+0x29c>)
 8002d02:	5ccb      	ldrb	r3, [r1, r3]
 8002d04:	f003 031f 	and.w	r3, r3, #31
 8002d08:	fa22 f303 	lsr.w	r3, r2, r3
 8002d0c:	4a58      	ldr	r2, [pc, #352]	; (8002e70 <HAL_RCC_OscConfig+0x2a0>)
 8002d0e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d10:	4b58      	ldr	r3, [pc, #352]	; (8002e74 <HAL_RCC_OscConfig+0x2a4>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4618      	mov	r0, r3
 8002d16:	f7fd fc47 	bl	80005a8 <HAL_InitTick>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d1e:	7bfb      	ldrb	r3, [r7, #15]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d052      	beq.n	8002dca <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002d24:	7bfb      	ldrb	r3, [r7, #15]
 8002d26:	e331      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d032      	beq.n	8002d96 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d30:	4b4d      	ldr	r3, [pc, #308]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a4c      	ldr	r2, [pc, #304]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002d36:	f043 0301 	orr.w	r3, r3, #1
 8002d3a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d3c:	f7fd fc84 	bl	8000648 <HAL_GetTick>
 8002d40:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d42:	e008      	b.n	8002d56 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d44:	f7fd fc80 	bl	8000648 <HAL_GetTick>
 8002d48:	4602      	mov	r2, r0
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	1ad3      	subs	r3, r2, r3
 8002d4e:	2b02      	cmp	r3, #2
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e31a      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d56:	4b44      	ldr	r3, [pc, #272]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d0f0      	beq.n	8002d44 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d62:	4b41      	ldr	r3, [pc, #260]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	4a40      	ldr	r2, [pc, #256]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002d68:	f043 0308 	orr.w	r3, r3, #8
 8002d6c:	6013      	str	r3, [r2, #0]
 8002d6e:	4b3e      	ldr	r3, [pc, #248]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a1b      	ldr	r3, [r3, #32]
 8002d7a:	493b      	ldr	r1, [pc, #236]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d80:	4b39      	ldr	r3, [pc, #228]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	69db      	ldr	r3, [r3, #28]
 8002d8c:	021b      	lsls	r3, r3, #8
 8002d8e:	4936      	ldr	r1, [pc, #216]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002d90:	4313      	orrs	r3, r2
 8002d92:	604b      	str	r3, [r1, #4]
 8002d94:	e01a      	b.n	8002dcc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002d96:	4b34      	ldr	r3, [pc, #208]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a33      	ldr	r2, [pc, #204]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002d9c:	f023 0301 	bic.w	r3, r3, #1
 8002da0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002da2:	f7fd fc51 	bl	8000648 <HAL_GetTick>
 8002da6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002da8:	e008      	b.n	8002dbc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002daa:	f7fd fc4d 	bl	8000648 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d901      	bls.n	8002dbc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e2e7      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002dbc:	4b2a      	ldr	r3, [pc, #168]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d1f0      	bne.n	8002daa <HAL_RCC_OscConfig+0x1da>
 8002dc8:	e000      	b.n	8002dcc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002dca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0301 	and.w	r3, r3, #1
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d074      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	2b08      	cmp	r3, #8
 8002ddc:	d005      	beq.n	8002dea <HAL_RCC_OscConfig+0x21a>
 8002dde:	69bb      	ldr	r3, [r7, #24]
 8002de0:	2b0c      	cmp	r3, #12
 8002de2:	d10e      	bne.n	8002e02 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	2b03      	cmp	r3, #3
 8002de8:	d10b      	bne.n	8002e02 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dea:	4b1f      	ldr	r3, [pc, #124]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d064      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x2f0>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d160      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e2c4      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e0a:	d106      	bne.n	8002e1a <HAL_RCC_OscConfig+0x24a>
 8002e0c:	4b16      	ldr	r3, [pc, #88]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a15      	ldr	r2, [pc, #84]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002e12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e16:	6013      	str	r3, [r2, #0]
 8002e18:	e01d      	b.n	8002e56 <HAL_RCC_OscConfig+0x286>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	685b      	ldr	r3, [r3, #4]
 8002e1e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002e22:	d10c      	bne.n	8002e3e <HAL_RCC_OscConfig+0x26e>
 8002e24:	4b10      	ldr	r3, [pc, #64]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a0f      	ldr	r2, [pc, #60]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002e2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e2e:	6013      	str	r3, [r2, #0]
 8002e30:	4b0d      	ldr	r3, [pc, #52]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a0c      	ldr	r2, [pc, #48]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002e36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e3a:	6013      	str	r3, [r2, #0]
 8002e3c:	e00b      	b.n	8002e56 <HAL_RCC_OscConfig+0x286>
 8002e3e:	4b0a      	ldr	r3, [pc, #40]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a09      	ldr	r2, [pc, #36]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002e44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e48:	6013      	str	r3, [r2, #0]
 8002e4a:	4b07      	ldr	r3, [pc, #28]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a06      	ldr	r2, [pc, #24]	; (8002e68 <HAL_RCC_OscConfig+0x298>)
 8002e50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e54:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	685b      	ldr	r3, [r3, #4]
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d01c      	beq.n	8002e98 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e5e:	f7fd fbf3 	bl	8000648 <HAL_GetTick>
 8002e62:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e64:	e011      	b.n	8002e8a <HAL_RCC_OscConfig+0x2ba>
 8002e66:	bf00      	nop
 8002e68:	40021000 	.word	0x40021000
 8002e6c:	0800a160 	.word	0x0800a160
 8002e70:	20000144 	.word	0x20000144
 8002e74:	20000000 	.word	0x20000000
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e78:	f7fd fbe6 	bl	8000648 <HAL_GetTick>
 8002e7c:	4602      	mov	r2, r0
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	1ad3      	subs	r3, r2, r3
 8002e82:	2b64      	cmp	r3, #100	; 0x64
 8002e84:	d901      	bls.n	8002e8a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002e86:	2303      	movs	r3, #3
 8002e88:	e280      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e8a:	4baf      	ldr	r3, [pc, #700]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d0f0      	beq.n	8002e78 <HAL_RCC_OscConfig+0x2a8>
 8002e96:	e014      	b.n	8002ec2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e98:	f7fd fbd6 	bl	8000648 <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ea0:	f7fd fbd2 	bl	8000648 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b64      	cmp	r3, #100	; 0x64
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e26c      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002eb2:	4ba5      	ldr	r3, [pc, #660]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f0      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x2d0>
 8002ebe:	e000      	b.n	8002ec2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ec0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d060      	beq.n	8002f90 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	2b04      	cmp	r3, #4
 8002ed2:	d005      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x310>
 8002ed4:	69bb      	ldr	r3, [r7, #24]
 8002ed6:	2b0c      	cmp	r3, #12
 8002ed8:	d119      	bne.n	8002f0e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	2b02      	cmp	r3, #2
 8002ede:	d116      	bne.n	8002f0e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ee0:	4b99      	ldr	r3, [pc, #612]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d005      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x328>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d101      	bne.n	8002ef8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	e249      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ef8:	4b93      	ldr	r3, [pc, #588]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	691b      	ldr	r3, [r3, #16]
 8002f04:	061b      	lsls	r3, r3, #24
 8002f06:	4990      	ldr	r1, [pc, #576]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f0c:	e040      	b.n	8002f90 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d023      	beq.n	8002f5e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f16:	4b8c      	ldr	r3, [pc, #560]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a8b      	ldr	r2, [pc, #556]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002f1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f22:	f7fd fb91 	bl	8000648 <HAL_GetTick>
 8002f26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f28:	e008      	b.n	8002f3c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f2a:	f7fd fb8d 	bl	8000648 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d901      	bls.n	8002f3c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e227      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f3c:	4b82      	ldr	r3, [pc, #520]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d0f0      	beq.n	8002f2a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f48:	4b7f      	ldr	r3, [pc, #508]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	691b      	ldr	r3, [r3, #16]
 8002f54:	061b      	lsls	r3, r3, #24
 8002f56:	497c      	ldr	r1, [pc, #496]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	604b      	str	r3, [r1, #4]
 8002f5c:	e018      	b.n	8002f90 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f5e:	4b7a      	ldr	r3, [pc, #488]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a79      	ldr	r2, [pc, #484]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002f64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002f68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f6a:	f7fd fb6d 	bl	8000648 <HAL_GetTick>
 8002f6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f70:	e008      	b.n	8002f84 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f72:	f7fd fb69 	bl	8000648 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d901      	bls.n	8002f84 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e203      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f84:	4b70      	ldr	r3, [pc, #448]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d1f0      	bne.n	8002f72 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0308 	and.w	r3, r3, #8
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d03c      	beq.n	8003016 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	695b      	ldr	r3, [r3, #20]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d01c      	beq.n	8002fde <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fa4:	4b68      	ldr	r3, [pc, #416]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002fa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002faa:	4a67      	ldr	r2, [pc, #412]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002fac:	f043 0301 	orr.w	r3, r3, #1
 8002fb0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fb4:	f7fd fb48 	bl	8000648 <HAL_GetTick>
 8002fb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fba:	e008      	b.n	8002fce <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fbc:	f7fd fb44 	bl	8000648 <HAL_GetTick>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	d901      	bls.n	8002fce <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002fca:	2303      	movs	r3, #3
 8002fcc:	e1de      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fce:	4b5e      	ldr	r3, [pc, #376]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002fd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fd4:	f003 0302 	and.w	r3, r3, #2
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d0ef      	beq.n	8002fbc <HAL_RCC_OscConfig+0x3ec>
 8002fdc:	e01b      	b.n	8003016 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002fde:	4b5a      	ldr	r3, [pc, #360]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002fe0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002fe4:	4a58      	ldr	r2, [pc, #352]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8002fe6:	f023 0301 	bic.w	r3, r3, #1
 8002fea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fee:	f7fd fb2b 	bl	8000648 <HAL_GetTick>
 8002ff2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ff4:	e008      	b.n	8003008 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ff6:	f7fd fb27 	bl	8000648 <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	2b02      	cmp	r3, #2
 8003002:	d901      	bls.n	8003008 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003004:	2303      	movs	r3, #3
 8003006:	e1c1      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003008:	4b4f      	ldr	r3, [pc, #316]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 800300a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d1ef      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0304 	and.w	r3, r3, #4
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 80a6 	beq.w	8003170 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003024:	2300      	movs	r3, #0
 8003026:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003028:	4b47      	ldr	r3, [pc, #284]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 800302a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800302c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d10d      	bne.n	8003050 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003034:	4b44      	ldr	r3, [pc, #272]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8003036:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003038:	4a43      	ldr	r2, [pc, #268]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 800303a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800303e:	6593      	str	r3, [r2, #88]	; 0x58
 8003040:	4b41      	ldr	r3, [pc, #260]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8003042:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003048:	60bb      	str	r3, [r7, #8]
 800304a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800304c:	2301      	movs	r3, #1
 800304e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003050:	4b3e      	ldr	r3, [pc, #248]	; (800314c <HAL_RCC_OscConfig+0x57c>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003058:	2b00      	cmp	r3, #0
 800305a:	d118      	bne.n	800308e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800305c:	4b3b      	ldr	r3, [pc, #236]	; (800314c <HAL_RCC_OscConfig+0x57c>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a3a      	ldr	r2, [pc, #232]	; (800314c <HAL_RCC_OscConfig+0x57c>)
 8003062:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003066:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003068:	f7fd faee 	bl	8000648 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003070:	f7fd faea 	bl	8000648 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b02      	cmp	r3, #2
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e184      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003082:	4b32      	ldr	r3, [pc, #200]	; (800314c <HAL_RCC_OscConfig+0x57c>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800308a:	2b00      	cmp	r3, #0
 800308c:	d0f0      	beq.n	8003070 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	2b01      	cmp	r3, #1
 8003094:	d108      	bne.n	80030a8 <HAL_RCC_OscConfig+0x4d8>
 8003096:	4b2c      	ldr	r3, [pc, #176]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 8003098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800309c:	4a2a      	ldr	r2, [pc, #168]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 800309e:	f043 0301 	orr.w	r3, r3, #1
 80030a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030a6:	e024      	b.n	80030f2 <HAL_RCC_OscConfig+0x522>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	689b      	ldr	r3, [r3, #8]
 80030ac:	2b05      	cmp	r3, #5
 80030ae:	d110      	bne.n	80030d2 <HAL_RCC_OscConfig+0x502>
 80030b0:	4b25      	ldr	r3, [pc, #148]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 80030b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030b6:	4a24      	ldr	r2, [pc, #144]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 80030b8:	f043 0304 	orr.w	r3, r3, #4
 80030bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030c0:	4b21      	ldr	r3, [pc, #132]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 80030c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030c6:	4a20      	ldr	r2, [pc, #128]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 80030c8:	f043 0301 	orr.w	r3, r3, #1
 80030cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030d0:	e00f      	b.n	80030f2 <HAL_RCC_OscConfig+0x522>
 80030d2:	4b1d      	ldr	r3, [pc, #116]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 80030d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030d8:	4a1b      	ldr	r2, [pc, #108]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 80030da:	f023 0301 	bic.w	r3, r3, #1
 80030de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80030e2:	4b19      	ldr	r3, [pc, #100]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 80030e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030e8:	4a17      	ldr	r2, [pc, #92]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 80030ea:	f023 0304 	bic.w	r3, r3, #4
 80030ee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d016      	beq.n	8003128 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030fa:	f7fd faa5 	bl	8000648 <HAL_GetTick>
 80030fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003100:	e00a      	b.n	8003118 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003102:	f7fd faa1 	bl	8000648 <HAL_GetTick>
 8003106:	4602      	mov	r2, r0
 8003108:	693b      	ldr	r3, [r7, #16]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003110:	4293      	cmp	r3, r2
 8003112:	d901      	bls.n	8003118 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e139      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003118:	4b0b      	ldr	r3, [pc, #44]	; (8003148 <HAL_RCC_OscConfig+0x578>)
 800311a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800311e:	f003 0302 	and.w	r3, r3, #2
 8003122:	2b00      	cmp	r3, #0
 8003124:	d0ed      	beq.n	8003102 <HAL_RCC_OscConfig+0x532>
 8003126:	e01a      	b.n	800315e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003128:	f7fd fa8e 	bl	8000648 <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800312e:	e00f      	b.n	8003150 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003130:	f7fd fa8a 	bl	8000648 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	f241 3288 	movw	r2, #5000	; 0x1388
 800313e:	4293      	cmp	r3, r2
 8003140:	d906      	bls.n	8003150 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e122      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
 8003146:	bf00      	nop
 8003148:	40021000 	.word	0x40021000
 800314c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003150:	4b90      	ldr	r3, [pc, #576]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003156:	f003 0302 	and.w	r3, r3, #2
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1e8      	bne.n	8003130 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800315e:	7ffb      	ldrb	r3, [r7, #31]
 8003160:	2b01      	cmp	r3, #1
 8003162:	d105      	bne.n	8003170 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003164:	4b8b      	ldr	r3, [pc, #556]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003168:	4a8a      	ldr	r2, [pc, #552]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 800316a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800316e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 8108 	beq.w	800338a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800317e:	2b02      	cmp	r3, #2
 8003180:	f040 80d0 	bne.w	8003324 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003184:	4b83      	ldr	r3, [pc, #524]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003186:	68db      	ldr	r3, [r3, #12]
 8003188:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f003 0203 	and.w	r2, r3, #3
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003194:	429a      	cmp	r2, r3
 8003196:	d130      	bne.n	80031fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003198:	697b      	ldr	r3, [r7, #20]
 800319a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031a2:	3b01      	subs	r3, #1
 80031a4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80031a6:	429a      	cmp	r2, r3
 80031a8:	d127      	bne.n	80031fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031aa:	697b      	ldr	r3, [r7, #20]
 80031ac:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031b4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80031b6:	429a      	cmp	r2, r3
 80031b8:	d11f      	bne.n	80031fa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031c0:	687a      	ldr	r2, [r7, #4]
 80031c2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80031c4:	2a07      	cmp	r2, #7
 80031c6:	bf14      	ite	ne
 80031c8:	2201      	movne	r2, #1
 80031ca:	2200      	moveq	r2, #0
 80031cc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d113      	bne.n	80031fa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031dc:	085b      	lsrs	r3, r3, #1
 80031de:	3b01      	subs	r3, #1
 80031e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80031e2:	429a      	cmp	r2, r3
 80031e4:	d109      	bne.n	80031fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f0:	085b      	lsrs	r3, r3, #1
 80031f2:	3b01      	subs	r3, #1
 80031f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80031f6:	429a      	cmp	r2, r3
 80031f8:	d06e      	beq.n	80032d8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031fa:	69bb      	ldr	r3, [r7, #24]
 80031fc:	2b0c      	cmp	r3, #12
 80031fe:	d069      	beq.n	80032d4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003200:	4b64      	ldr	r3, [pc, #400]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003208:	2b00      	cmp	r3, #0
 800320a:	d105      	bne.n	8003218 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800320c:	4b61      	ldr	r3, [pc, #388]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003214:	2b00      	cmp	r3, #0
 8003216:	d001      	beq.n	800321c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e0b7      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800321c:	4b5d      	ldr	r3, [pc, #372]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a5c      	ldr	r2, [pc, #368]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003222:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003226:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003228:	f7fd fa0e 	bl	8000648 <HAL_GetTick>
 800322c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800322e:	e008      	b.n	8003242 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003230:	f7fd fa0a 	bl	8000648 <HAL_GetTick>
 8003234:	4602      	mov	r2, r0
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	1ad3      	subs	r3, r2, r3
 800323a:	2b02      	cmp	r3, #2
 800323c:	d901      	bls.n	8003242 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800323e:	2303      	movs	r3, #3
 8003240:	e0a4      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003242:	4b54      	ldr	r3, [pc, #336]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d1f0      	bne.n	8003230 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800324e:	4b51      	ldr	r3, [pc, #324]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003250:	68da      	ldr	r2, [r3, #12]
 8003252:	4b51      	ldr	r3, [pc, #324]	; (8003398 <HAL_RCC_OscConfig+0x7c8>)
 8003254:	4013      	ands	r3, r2
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800325a:	687a      	ldr	r2, [r7, #4]
 800325c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800325e:	3a01      	subs	r2, #1
 8003260:	0112      	lsls	r2, r2, #4
 8003262:	4311      	orrs	r1, r2
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003268:	0212      	lsls	r2, r2, #8
 800326a:	4311      	orrs	r1, r2
 800326c:	687a      	ldr	r2, [r7, #4]
 800326e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003270:	0852      	lsrs	r2, r2, #1
 8003272:	3a01      	subs	r2, #1
 8003274:	0552      	lsls	r2, r2, #21
 8003276:	4311      	orrs	r1, r2
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800327c:	0852      	lsrs	r2, r2, #1
 800327e:	3a01      	subs	r2, #1
 8003280:	0652      	lsls	r2, r2, #25
 8003282:	4311      	orrs	r1, r2
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003288:	0912      	lsrs	r2, r2, #4
 800328a:	0452      	lsls	r2, r2, #17
 800328c:	430a      	orrs	r2, r1
 800328e:	4941      	ldr	r1, [pc, #260]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003290:	4313      	orrs	r3, r2
 8003292:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003294:	4b3f      	ldr	r3, [pc, #252]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	4a3e      	ldr	r2, [pc, #248]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 800329a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800329e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032a0:	4b3c      	ldr	r3, [pc, #240]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	4a3b      	ldr	r2, [pc, #236]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 80032a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032aa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80032ac:	f7fd f9cc 	bl	8000648 <HAL_GetTick>
 80032b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032b2:	e008      	b.n	80032c6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032b4:	f7fd f9c8 	bl	8000648 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e062      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032c6:	4b33      	ldr	r3, [pc, #204]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d0f0      	beq.n	80032b4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032d2:	e05a      	b.n	800338a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80032d4:	2301      	movs	r3, #1
 80032d6:	e059      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032d8:	4b2e      	ldr	r3, [pc, #184]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d152      	bne.n	800338a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80032e4:	4b2b      	ldr	r3, [pc, #172]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	4a2a      	ldr	r2, [pc, #168]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 80032ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80032f0:	4b28      	ldr	r3, [pc, #160]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	4a27      	ldr	r2, [pc, #156]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 80032f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80032fc:	f7fd f9a4 	bl	8000648 <HAL_GetTick>
 8003300:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003302:	e008      	b.n	8003316 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003304:	f7fd f9a0 	bl	8000648 <HAL_GetTick>
 8003308:	4602      	mov	r2, r0
 800330a:	693b      	ldr	r3, [r7, #16]
 800330c:	1ad3      	subs	r3, r2, r3
 800330e:	2b02      	cmp	r3, #2
 8003310:	d901      	bls.n	8003316 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003312:	2303      	movs	r3, #3
 8003314:	e03a      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003316:	4b1f      	ldr	r3, [pc, #124]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800331e:	2b00      	cmp	r3, #0
 8003320:	d0f0      	beq.n	8003304 <HAL_RCC_OscConfig+0x734>
 8003322:	e032      	b.n	800338a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	2b0c      	cmp	r3, #12
 8003328:	d02d      	beq.n	8003386 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800332a:	4b1a      	ldr	r3, [pc, #104]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a19      	ldr	r2, [pc, #100]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003330:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003334:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003336:	4b17      	ldr	r3, [pc, #92]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d105      	bne.n	800334e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003342:	4b14      	ldr	r3, [pc, #80]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	4a13      	ldr	r2, [pc, #76]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003348:	f023 0303 	bic.w	r3, r3, #3
 800334c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800334e:	4b11      	ldr	r3, [pc, #68]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	4a10      	ldr	r2, [pc, #64]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 8003354:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003358:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800335c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800335e:	f7fd f973 	bl	8000648 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003364:	e008      	b.n	8003378 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003366:	f7fd f96f 	bl	8000648 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	2b02      	cmp	r3, #2
 8003372:	d901      	bls.n	8003378 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003374:	2303      	movs	r3, #3
 8003376:	e009      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003378:	4b06      	ldr	r3, [pc, #24]	; (8003394 <HAL_RCC_OscConfig+0x7c4>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d1f0      	bne.n	8003366 <HAL_RCC_OscConfig+0x796>
 8003384:	e001      	b.n	800338a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003386:	2301      	movs	r3, #1
 8003388:	e000      	b.n	800338c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800338a:	2300      	movs	r3, #0
}
 800338c:	4618      	mov	r0, r3
 800338e:	3720      	adds	r7, #32
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}
 8003394:	40021000 	.word	0x40021000
 8003398:	f99d808c 	.word	0xf99d808c

0800339c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b084      	sub	sp, #16
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d101      	bne.n	80033b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e0c8      	b.n	8003542 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80033b0:	4b66      	ldr	r3, [pc, #408]	; (800354c <HAL_RCC_ClockConfig+0x1b0>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0307 	and.w	r3, r3, #7
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d910      	bls.n	80033e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033be:	4b63      	ldr	r3, [pc, #396]	; (800354c <HAL_RCC_ClockConfig+0x1b0>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f023 0207 	bic.w	r2, r3, #7
 80033c6:	4961      	ldr	r1, [pc, #388]	; (800354c <HAL_RCC_ClockConfig+0x1b0>)
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033ce:	4b5f      	ldr	r3, [pc, #380]	; (800354c <HAL_RCC_ClockConfig+0x1b0>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f003 0307 	and.w	r3, r3, #7
 80033d6:	683a      	ldr	r2, [r7, #0]
 80033d8:	429a      	cmp	r2, r3
 80033da:	d001      	beq.n	80033e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e0b0      	b.n	8003542 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f003 0301 	and.w	r3, r3, #1
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d04c      	beq.n	8003486 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	2b03      	cmp	r3, #3
 80033f2:	d107      	bne.n	8003404 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033f4:	4b56      	ldr	r3, [pc, #344]	; (8003550 <HAL_RCC_ClockConfig+0x1b4>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d121      	bne.n	8003444 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e09e      	b.n	8003542 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	685b      	ldr	r3, [r3, #4]
 8003408:	2b02      	cmp	r3, #2
 800340a:	d107      	bne.n	800341c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800340c:	4b50      	ldr	r3, [pc, #320]	; (8003550 <HAL_RCC_ClockConfig+0x1b4>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d115      	bne.n	8003444 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e092      	b.n	8003542 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d107      	bne.n	8003434 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003424:	4b4a      	ldr	r3, [pc, #296]	; (8003550 <HAL_RCC_ClockConfig+0x1b4>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f003 0302 	and.w	r3, r3, #2
 800342c:	2b00      	cmp	r3, #0
 800342e:	d109      	bne.n	8003444 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e086      	b.n	8003542 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003434:	4b46      	ldr	r3, [pc, #280]	; (8003550 <HAL_RCC_ClockConfig+0x1b4>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800343c:	2b00      	cmp	r3, #0
 800343e:	d101      	bne.n	8003444 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e07e      	b.n	8003542 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003444:	4b42      	ldr	r3, [pc, #264]	; (8003550 <HAL_RCC_ClockConfig+0x1b4>)
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	f023 0203 	bic.w	r2, r3, #3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	493f      	ldr	r1, [pc, #252]	; (8003550 <HAL_RCC_ClockConfig+0x1b4>)
 8003452:	4313      	orrs	r3, r2
 8003454:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003456:	f7fd f8f7 	bl	8000648 <HAL_GetTick>
 800345a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800345c:	e00a      	b.n	8003474 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800345e:	f7fd f8f3 	bl	8000648 <HAL_GetTick>
 8003462:	4602      	mov	r2, r0
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	f241 3288 	movw	r2, #5000	; 0x1388
 800346c:	4293      	cmp	r3, r2
 800346e:	d901      	bls.n	8003474 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003470:	2303      	movs	r3, #3
 8003472:	e066      	b.n	8003542 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003474:	4b36      	ldr	r3, [pc, #216]	; (8003550 <HAL_RCC_ClockConfig+0x1b4>)
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	f003 020c 	and.w	r2, r3, #12
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	685b      	ldr	r3, [r3, #4]
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	429a      	cmp	r2, r3
 8003484:	d1eb      	bne.n	800345e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	f003 0302 	and.w	r3, r3, #2
 800348e:	2b00      	cmp	r3, #0
 8003490:	d008      	beq.n	80034a4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003492:	4b2f      	ldr	r3, [pc, #188]	; (8003550 <HAL_RCC_ClockConfig+0x1b4>)
 8003494:	689b      	ldr	r3, [r3, #8]
 8003496:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	689b      	ldr	r3, [r3, #8]
 800349e:	492c      	ldr	r1, [pc, #176]	; (8003550 <HAL_RCC_ClockConfig+0x1b4>)
 80034a0:	4313      	orrs	r3, r2
 80034a2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034a4:	4b29      	ldr	r3, [pc, #164]	; (800354c <HAL_RCC_ClockConfig+0x1b0>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f003 0307 	and.w	r3, r3, #7
 80034ac:	683a      	ldr	r2, [r7, #0]
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d210      	bcs.n	80034d4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034b2:	4b26      	ldr	r3, [pc, #152]	; (800354c <HAL_RCC_ClockConfig+0x1b0>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f023 0207 	bic.w	r2, r3, #7
 80034ba:	4924      	ldr	r1, [pc, #144]	; (800354c <HAL_RCC_ClockConfig+0x1b0>)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	4313      	orrs	r3, r2
 80034c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034c2:	4b22      	ldr	r3, [pc, #136]	; (800354c <HAL_RCC_ClockConfig+0x1b0>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0307 	and.w	r3, r3, #7
 80034ca:	683a      	ldr	r2, [r7, #0]
 80034cc:	429a      	cmp	r2, r3
 80034ce:	d001      	beq.n	80034d4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e036      	b.n	8003542 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0304 	and.w	r3, r3, #4
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d008      	beq.n	80034f2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034e0:	4b1b      	ldr	r3, [pc, #108]	; (8003550 <HAL_RCC_ClockConfig+0x1b4>)
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	68db      	ldr	r3, [r3, #12]
 80034ec:	4918      	ldr	r1, [pc, #96]	; (8003550 <HAL_RCC_ClockConfig+0x1b4>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0308 	and.w	r3, r3, #8
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d009      	beq.n	8003512 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034fe:	4b14      	ldr	r3, [pc, #80]	; (8003550 <HAL_RCC_ClockConfig+0x1b4>)
 8003500:	689b      	ldr	r3, [r3, #8]
 8003502:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	691b      	ldr	r3, [r3, #16]
 800350a:	00db      	lsls	r3, r3, #3
 800350c:	4910      	ldr	r1, [pc, #64]	; (8003550 <HAL_RCC_ClockConfig+0x1b4>)
 800350e:	4313      	orrs	r3, r2
 8003510:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003512:	f000 f825 	bl	8003560 <HAL_RCC_GetSysClockFreq>
 8003516:	4602      	mov	r2, r0
 8003518:	4b0d      	ldr	r3, [pc, #52]	; (8003550 <HAL_RCC_ClockConfig+0x1b4>)
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	091b      	lsrs	r3, r3, #4
 800351e:	f003 030f 	and.w	r3, r3, #15
 8003522:	490c      	ldr	r1, [pc, #48]	; (8003554 <HAL_RCC_ClockConfig+0x1b8>)
 8003524:	5ccb      	ldrb	r3, [r1, r3]
 8003526:	f003 031f 	and.w	r3, r3, #31
 800352a:	fa22 f303 	lsr.w	r3, r2, r3
 800352e:	4a0a      	ldr	r2, [pc, #40]	; (8003558 <HAL_RCC_ClockConfig+0x1bc>)
 8003530:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003532:	4b0a      	ldr	r3, [pc, #40]	; (800355c <HAL_RCC_ClockConfig+0x1c0>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	4618      	mov	r0, r3
 8003538:	f7fd f836 	bl	80005a8 <HAL_InitTick>
 800353c:	4603      	mov	r3, r0
 800353e:	72fb      	strb	r3, [r7, #11]

  return status;
 8003540:	7afb      	ldrb	r3, [r7, #11]
}
 8003542:	4618      	mov	r0, r3
 8003544:	3710      	adds	r7, #16
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	40022000 	.word	0x40022000
 8003550:	40021000 	.word	0x40021000
 8003554:	0800a160 	.word	0x0800a160
 8003558:	20000144 	.word	0x20000144
 800355c:	20000000 	.word	0x20000000

08003560 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003560:	b480      	push	{r7}
 8003562:	b089      	sub	sp, #36	; 0x24
 8003564:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003566:	2300      	movs	r3, #0
 8003568:	61fb      	str	r3, [r7, #28]
 800356a:	2300      	movs	r3, #0
 800356c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800356e:	4b3e      	ldr	r3, [pc, #248]	; (8003668 <HAL_RCC_GetSysClockFreq+0x108>)
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 030c 	and.w	r3, r3, #12
 8003576:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003578:	4b3b      	ldr	r3, [pc, #236]	; (8003668 <HAL_RCC_GetSysClockFreq+0x108>)
 800357a:	68db      	ldr	r3, [r3, #12]
 800357c:	f003 0303 	and.w	r3, r3, #3
 8003580:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d005      	beq.n	8003594 <HAL_RCC_GetSysClockFreq+0x34>
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	2b0c      	cmp	r3, #12
 800358c:	d121      	bne.n	80035d2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2b01      	cmp	r3, #1
 8003592:	d11e      	bne.n	80035d2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003594:	4b34      	ldr	r3, [pc, #208]	; (8003668 <HAL_RCC_GetSysClockFreq+0x108>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 0308 	and.w	r3, r3, #8
 800359c:	2b00      	cmp	r3, #0
 800359e:	d107      	bne.n	80035b0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80035a0:	4b31      	ldr	r3, [pc, #196]	; (8003668 <HAL_RCC_GetSysClockFreq+0x108>)
 80035a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80035a6:	0a1b      	lsrs	r3, r3, #8
 80035a8:	f003 030f 	and.w	r3, r3, #15
 80035ac:	61fb      	str	r3, [r7, #28]
 80035ae:	e005      	b.n	80035bc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80035b0:	4b2d      	ldr	r3, [pc, #180]	; (8003668 <HAL_RCC_GetSysClockFreq+0x108>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	091b      	lsrs	r3, r3, #4
 80035b6:	f003 030f 	and.w	r3, r3, #15
 80035ba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80035bc:	4a2b      	ldr	r2, [pc, #172]	; (800366c <HAL_RCC_GetSysClockFreq+0x10c>)
 80035be:	69fb      	ldr	r3, [r7, #28]
 80035c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035c4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035c6:	693b      	ldr	r3, [r7, #16]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10d      	bne.n	80035e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80035cc:	69fb      	ldr	r3, [r7, #28]
 80035ce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80035d0:	e00a      	b.n	80035e8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	2b04      	cmp	r3, #4
 80035d6:	d102      	bne.n	80035de <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80035d8:	4b25      	ldr	r3, [pc, #148]	; (8003670 <HAL_RCC_GetSysClockFreq+0x110>)
 80035da:	61bb      	str	r3, [r7, #24]
 80035dc:	e004      	b.n	80035e8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	2b08      	cmp	r3, #8
 80035e2:	d101      	bne.n	80035e8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80035e4:	4b23      	ldr	r3, [pc, #140]	; (8003674 <HAL_RCC_GetSysClockFreq+0x114>)
 80035e6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	2b0c      	cmp	r3, #12
 80035ec:	d134      	bne.n	8003658 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80035ee:	4b1e      	ldr	r3, [pc, #120]	; (8003668 <HAL_RCC_GetSysClockFreq+0x108>)
 80035f0:	68db      	ldr	r3, [r3, #12]
 80035f2:	f003 0303 	and.w	r3, r3, #3
 80035f6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d003      	beq.n	8003606 <HAL_RCC_GetSysClockFreq+0xa6>
 80035fe:	68bb      	ldr	r3, [r7, #8]
 8003600:	2b03      	cmp	r3, #3
 8003602:	d003      	beq.n	800360c <HAL_RCC_GetSysClockFreq+0xac>
 8003604:	e005      	b.n	8003612 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003606:	4b1a      	ldr	r3, [pc, #104]	; (8003670 <HAL_RCC_GetSysClockFreq+0x110>)
 8003608:	617b      	str	r3, [r7, #20]
      break;
 800360a:	e005      	b.n	8003618 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800360c:	4b19      	ldr	r3, [pc, #100]	; (8003674 <HAL_RCC_GetSysClockFreq+0x114>)
 800360e:	617b      	str	r3, [r7, #20]
      break;
 8003610:	e002      	b.n	8003618 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	617b      	str	r3, [r7, #20]
      break;
 8003616:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003618:	4b13      	ldr	r3, [pc, #76]	; (8003668 <HAL_RCC_GetSysClockFreq+0x108>)
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	091b      	lsrs	r3, r3, #4
 800361e:	f003 0307 	and.w	r3, r3, #7
 8003622:	3301      	adds	r3, #1
 8003624:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003626:	4b10      	ldr	r3, [pc, #64]	; (8003668 <HAL_RCC_GetSysClockFreq+0x108>)
 8003628:	68db      	ldr	r3, [r3, #12]
 800362a:	0a1b      	lsrs	r3, r3, #8
 800362c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003630:	697a      	ldr	r2, [r7, #20]
 8003632:	fb02 f203 	mul.w	r2, r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	fbb2 f3f3 	udiv	r3, r2, r3
 800363c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800363e:	4b0a      	ldr	r3, [pc, #40]	; (8003668 <HAL_RCC_GetSysClockFreq+0x108>)
 8003640:	68db      	ldr	r3, [r3, #12]
 8003642:	0e5b      	lsrs	r3, r3, #25
 8003644:	f003 0303 	and.w	r3, r3, #3
 8003648:	3301      	adds	r3, #1
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800364e:	697a      	ldr	r2, [r7, #20]
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	fbb2 f3f3 	udiv	r3, r2, r3
 8003656:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003658:	69bb      	ldr	r3, [r7, #24]
}
 800365a:	4618      	mov	r0, r3
 800365c:	3724      	adds	r7, #36	; 0x24
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	40021000 	.word	0x40021000
 800366c:	0800a178 	.word	0x0800a178
 8003670:	00f42400 	.word	0x00f42400
 8003674:	007a1200 	.word	0x007a1200

08003678 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003678:	b480      	push	{r7}
 800367a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800367c:	4b03      	ldr	r3, [pc, #12]	; (800368c <HAL_RCC_GetHCLKFreq+0x14>)
 800367e:	681b      	ldr	r3, [r3, #0]
}
 8003680:	4618      	mov	r0, r3
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	20000144 	.word	0x20000144

08003690 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003694:	f7ff fff0 	bl	8003678 <HAL_RCC_GetHCLKFreq>
 8003698:	4602      	mov	r2, r0
 800369a:	4b06      	ldr	r3, [pc, #24]	; (80036b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	0a1b      	lsrs	r3, r3, #8
 80036a0:	f003 0307 	and.w	r3, r3, #7
 80036a4:	4904      	ldr	r1, [pc, #16]	; (80036b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80036a6:	5ccb      	ldrb	r3, [r1, r3]
 80036a8:	f003 031f 	and.w	r3, r3, #31
 80036ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	40021000 	.word	0x40021000
 80036b8:	0800a170 	.word	0x0800a170

080036bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80036c0:	f7ff ffda 	bl	8003678 <HAL_RCC_GetHCLKFreq>
 80036c4:	4602      	mov	r2, r0
 80036c6:	4b06      	ldr	r3, [pc, #24]	; (80036e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	0adb      	lsrs	r3, r3, #11
 80036cc:	f003 0307 	and.w	r3, r3, #7
 80036d0:	4904      	ldr	r1, [pc, #16]	; (80036e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80036d2:	5ccb      	ldrb	r3, [r1, r3]
 80036d4:	f003 031f 	and.w	r3, r3, #31
 80036d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036dc:	4618      	mov	r0, r3
 80036de:	bd80      	pop	{r7, pc}
 80036e0:	40021000 	.word	0x40021000
 80036e4:	0800a170 	.word	0x0800a170

080036e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b086      	sub	sp, #24
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80036f0:	2300      	movs	r3, #0
 80036f2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80036f4:	4b2a      	ldr	r3, [pc, #168]	; (80037a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80036f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d003      	beq.n	8003708 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003700:	f7ff f9f2 	bl	8002ae8 <HAL_PWREx_GetVoltageRange>
 8003704:	6178      	str	r0, [r7, #20]
 8003706:	e014      	b.n	8003732 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003708:	4b25      	ldr	r3, [pc, #148]	; (80037a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800370a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800370c:	4a24      	ldr	r2, [pc, #144]	; (80037a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800370e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003712:	6593      	str	r3, [r2, #88]	; 0x58
 8003714:	4b22      	ldr	r3, [pc, #136]	; (80037a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003716:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003718:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800371c:	60fb      	str	r3, [r7, #12]
 800371e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003720:	f7ff f9e2 	bl	8002ae8 <HAL_PWREx_GetVoltageRange>
 8003724:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003726:	4b1e      	ldr	r3, [pc, #120]	; (80037a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003728:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800372a:	4a1d      	ldr	r2, [pc, #116]	; (80037a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800372c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003730:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003738:	d10b      	bne.n	8003752 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2b80      	cmp	r3, #128	; 0x80
 800373e:	d919      	bls.n	8003774 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2ba0      	cmp	r3, #160	; 0xa0
 8003744:	d902      	bls.n	800374c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003746:	2302      	movs	r3, #2
 8003748:	613b      	str	r3, [r7, #16]
 800374a:	e013      	b.n	8003774 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800374c:	2301      	movs	r3, #1
 800374e:	613b      	str	r3, [r7, #16]
 8003750:	e010      	b.n	8003774 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	2b80      	cmp	r3, #128	; 0x80
 8003756:	d902      	bls.n	800375e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003758:	2303      	movs	r3, #3
 800375a:	613b      	str	r3, [r7, #16]
 800375c:	e00a      	b.n	8003774 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2b80      	cmp	r3, #128	; 0x80
 8003762:	d102      	bne.n	800376a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003764:	2302      	movs	r3, #2
 8003766:	613b      	str	r3, [r7, #16]
 8003768:	e004      	b.n	8003774 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2b70      	cmp	r3, #112	; 0x70
 800376e:	d101      	bne.n	8003774 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003770:	2301      	movs	r3, #1
 8003772:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003774:	4b0b      	ldr	r3, [pc, #44]	; (80037a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f023 0207 	bic.w	r2, r3, #7
 800377c:	4909      	ldr	r1, [pc, #36]	; (80037a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800377e:	693b      	ldr	r3, [r7, #16]
 8003780:	4313      	orrs	r3, r2
 8003782:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003784:	4b07      	ldr	r3, [pc, #28]	; (80037a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f003 0307 	and.w	r3, r3, #7
 800378c:	693a      	ldr	r2, [r7, #16]
 800378e:	429a      	cmp	r2, r3
 8003790:	d001      	beq.n	8003796 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003792:	2301      	movs	r3, #1
 8003794:	e000      	b.n	8003798 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003796:	2300      	movs	r3, #0
}
 8003798:	4618      	mov	r0, r3
 800379a:	3718      	adds	r7, #24
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	40021000 	.word	0x40021000
 80037a4:	40022000 	.word	0x40022000

080037a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80037b0:	2300      	movs	r3, #0
 80037b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80037b4:	2300      	movs	r3, #0
 80037b6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d041      	beq.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037c8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80037cc:	d02a      	beq.n	8003824 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80037ce:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80037d2:	d824      	bhi.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80037d4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80037d8:	d008      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x44>
 80037da:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80037de:	d81e      	bhi.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d00a      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x52>
 80037e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037e8:	d010      	beq.n	800380c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80037ea:	e018      	b.n	800381e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80037ec:	4b86      	ldr	r3, [pc, #536]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	4a85      	ldr	r2, [pc, #532]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037f6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80037f8:	e015      	b.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	3304      	adds	r3, #4
 80037fe:	2100      	movs	r1, #0
 8003800:	4618      	mov	r0, r3
 8003802:	f000 fabb 	bl	8003d7c <RCCEx_PLLSAI1_Config>
 8003806:	4603      	mov	r3, r0
 8003808:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800380a:	e00c      	b.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	3320      	adds	r3, #32
 8003810:	2100      	movs	r1, #0
 8003812:	4618      	mov	r0, r3
 8003814:	f000 fba6 	bl	8003f64 <RCCEx_PLLSAI2_Config>
 8003818:	4603      	mov	r3, r0
 800381a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800381c:	e003      	b.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800381e:	2301      	movs	r3, #1
 8003820:	74fb      	strb	r3, [r7, #19]
      break;
 8003822:	e000      	b.n	8003826 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003824:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003826:	7cfb      	ldrb	r3, [r7, #19]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d10b      	bne.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800382c:	4b76      	ldr	r3, [pc, #472]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800382e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003832:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800383a:	4973      	ldr	r1, [pc, #460]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800383c:	4313      	orrs	r3, r2
 800383e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003842:	e001      	b.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003844:	7cfb      	ldrb	r3, [r7, #19]
 8003846:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d041      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003858:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800385c:	d02a      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800385e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003862:	d824      	bhi.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003864:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003868:	d008      	beq.n	800387c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800386a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800386e:	d81e      	bhi.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003870:	2b00      	cmp	r3, #0
 8003872:	d00a      	beq.n	800388a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003874:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003878:	d010      	beq.n	800389c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800387a:	e018      	b.n	80038ae <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800387c:	4b62      	ldr	r3, [pc, #392]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	4a61      	ldr	r2, [pc, #388]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003882:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003886:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003888:	e015      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	3304      	adds	r3, #4
 800388e:	2100      	movs	r1, #0
 8003890:	4618      	mov	r0, r3
 8003892:	f000 fa73 	bl	8003d7c <RCCEx_PLLSAI1_Config>
 8003896:	4603      	mov	r3, r0
 8003898:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800389a:	e00c      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	3320      	adds	r3, #32
 80038a0:	2100      	movs	r1, #0
 80038a2:	4618      	mov	r0, r3
 80038a4:	f000 fb5e 	bl	8003f64 <RCCEx_PLLSAI2_Config>
 80038a8:	4603      	mov	r3, r0
 80038aa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80038ac:	e003      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	74fb      	strb	r3, [r7, #19]
      break;
 80038b2:	e000      	b.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80038b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80038b6:	7cfb      	ldrb	r3, [r7, #19]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d10b      	bne.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80038bc:	4b52      	ldr	r3, [pc, #328]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038c2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80038ca:	494f      	ldr	r1, [pc, #316]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038cc:	4313      	orrs	r3, r2
 80038ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80038d2:	e001      	b.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038d4:	7cfb      	ldrb	r3, [r7, #19]
 80038d6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	f000 80a0 	beq.w	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038e6:	2300      	movs	r3, #0
 80038e8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80038ea:	4b47      	ldr	r3, [pc, #284]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d101      	bne.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x152>
 80038f6:	2301      	movs	r3, #1
 80038f8:	e000      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80038fa:	2300      	movs	r3, #0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d00d      	beq.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003900:	4b41      	ldr	r3, [pc, #260]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003904:	4a40      	ldr	r2, [pc, #256]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003906:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800390a:	6593      	str	r3, [r2, #88]	; 0x58
 800390c:	4b3e      	ldr	r3, [pc, #248]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800390e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003910:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003914:	60bb      	str	r3, [r7, #8]
 8003916:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003918:	2301      	movs	r3, #1
 800391a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800391c:	4b3b      	ldr	r3, [pc, #236]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a3a      	ldr	r2, [pc, #232]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003922:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003926:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003928:	f7fc fe8e 	bl	8000648 <HAL_GetTick>
 800392c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800392e:	e009      	b.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003930:	f7fc fe8a 	bl	8000648 <HAL_GetTick>
 8003934:	4602      	mov	r2, r0
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	1ad3      	subs	r3, r2, r3
 800393a:	2b02      	cmp	r3, #2
 800393c:	d902      	bls.n	8003944 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	74fb      	strb	r3, [r7, #19]
        break;
 8003942:	e005      	b.n	8003950 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003944:	4b31      	ldr	r3, [pc, #196]	; (8003a0c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800394c:	2b00      	cmp	r3, #0
 800394e:	d0ef      	beq.n	8003930 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003950:	7cfb      	ldrb	r3, [r7, #19]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d15c      	bne.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003956:	4b2c      	ldr	r3, [pc, #176]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003958:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800395c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003960:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d01f      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800396e:	697a      	ldr	r2, [r7, #20]
 8003970:	429a      	cmp	r2, r3
 8003972:	d019      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003974:	4b24      	ldr	r3, [pc, #144]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003976:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800397a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800397e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003980:	4b21      	ldr	r3, [pc, #132]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003982:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003986:	4a20      	ldr	r2, [pc, #128]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003988:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800398c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003990:	4b1d      	ldr	r3, [pc, #116]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003992:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003996:	4a1c      	ldr	r2, [pc, #112]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003998:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800399c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80039a0:	4a19      	ldr	r2, [pc, #100]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80039a8:	697b      	ldr	r3, [r7, #20]
 80039aa:	f003 0301 	and.w	r3, r3, #1
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d016      	beq.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b2:	f7fc fe49 	bl	8000648 <HAL_GetTick>
 80039b6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039b8:	e00b      	b.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039ba:	f7fc fe45 	bl	8000648 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80039c8:	4293      	cmp	r3, r2
 80039ca:	d902      	bls.n	80039d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80039cc:	2303      	movs	r3, #3
 80039ce:	74fb      	strb	r3, [r7, #19]
            break;
 80039d0:	e006      	b.n	80039e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80039d2:	4b0d      	ldr	r3, [pc, #52]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d8:	f003 0302 	and.w	r3, r3, #2
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d0ec      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80039e0:	7cfb      	ldrb	r3, [r7, #19]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10c      	bne.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039e6:	4b08      	ldr	r3, [pc, #32]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039f6:	4904      	ldr	r1, [pc, #16]	; (8003a08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80039f8:	4313      	orrs	r3, r2
 80039fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80039fe:	e009      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003a00:	7cfb      	ldrb	r3, [r7, #19]
 8003a02:	74bb      	strb	r3, [r7, #18]
 8003a04:	e006      	b.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003a06:	bf00      	nop
 8003a08:	40021000 	.word	0x40021000
 8003a0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a10:	7cfb      	ldrb	r3, [r7, #19]
 8003a12:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a14:	7c7b      	ldrb	r3, [r7, #17]
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d105      	bne.n	8003a26 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a1a:	4b9e      	ldr	r3, [pc, #632]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a1e:	4a9d      	ldr	r2, [pc, #628]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a24:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0301 	and.w	r3, r3, #1
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d00a      	beq.n	8003a48 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003a32:	4b98      	ldr	r3, [pc, #608]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a38:	f023 0203 	bic.w	r2, r3, #3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a40:	4994      	ldr	r1, [pc, #592]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a42:	4313      	orrs	r3, r2
 8003a44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	f003 0302 	and.w	r3, r3, #2
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d00a      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003a54:	4b8f      	ldr	r3, [pc, #572]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a5a:	f023 020c 	bic.w	r2, r3, #12
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a62:	498c      	ldr	r1, [pc, #560]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a64:	4313      	orrs	r3, r2
 8003a66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0304 	and.w	r3, r3, #4
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d00a      	beq.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003a76:	4b87      	ldr	r3, [pc, #540]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a7c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a84:	4983      	ldr	r1, [pc, #524]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a86:	4313      	orrs	r3, r2
 8003a88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 0308 	and.w	r3, r3, #8
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d00a      	beq.n	8003aae <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003a98:	4b7e      	ldr	r3, [pc, #504]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a9e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa6:	497b      	ldr	r1, [pc, #492]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aa8:	4313      	orrs	r3, r2
 8003aaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0310 	and.w	r3, r3, #16
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00a      	beq.n	8003ad0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003aba:	4b76      	ldr	r3, [pc, #472]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ac0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ac8:	4972      	ldr	r1, [pc, #456]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aca:	4313      	orrs	r3, r2
 8003acc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f003 0320 	and.w	r3, r3, #32
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d00a      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003adc:	4b6d      	ldr	r3, [pc, #436]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ae2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003aea:	496a      	ldr	r1, [pc, #424]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aec:	4313      	orrs	r3, r2
 8003aee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d00a      	beq.n	8003b14 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003afe:	4b65      	ldr	r3, [pc, #404]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b04:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b0c:	4961      	ldr	r1, [pc, #388]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00a      	beq.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003b20:	4b5c      	ldr	r3, [pc, #368]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b26:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b2e:	4959      	ldr	r1, [pc, #356]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b30:	4313      	orrs	r3, r2
 8003b32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00a      	beq.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003b42:	4b54      	ldr	r3, [pc, #336]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b48:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b50:	4950      	ldr	r1, [pc, #320]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b52:	4313      	orrs	r3, r2
 8003b54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d00a      	beq.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003b64:	4b4b      	ldr	r3, [pc, #300]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b6a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b72:	4948      	ldr	r1, [pc, #288]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b74:	4313      	orrs	r3, r2
 8003b76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00a      	beq.n	8003b9c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003b86:	4b43      	ldr	r3, [pc, #268]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b8c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b94:	493f      	ldr	r1, [pc, #252]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b96:	4313      	orrs	r3, r2
 8003b98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d028      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003ba8:	4b3a      	ldr	r3, [pc, #232]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bb6:	4937      	ldr	r1, [pc, #220]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bb8:	4313      	orrs	r3, r2
 8003bba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bc2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bc6:	d106      	bne.n	8003bd6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003bc8:	4b32      	ldr	r3, [pc, #200]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bca:	68db      	ldr	r3, [r3, #12]
 8003bcc:	4a31      	ldr	r2, [pc, #196]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003bce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003bd2:	60d3      	str	r3, [r2, #12]
 8003bd4:	e011      	b.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bda:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003bde:	d10c      	bne.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	3304      	adds	r3, #4
 8003be4:	2101      	movs	r1, #1
 8003be6:	4618      	mov	r0, r3
 8003be8:	f000 f8c8 	bl	8003d7c <RCCEx_PLLSAI1_Config>
 8003bec:	4603      	mov	r3, r0
 8003bee:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003bf0:	7cfb      	ldrb	r3, [r7, #19]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d001      	beq.n	8003bfa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003bf6:	7cfb      	ldrb	r3, [r7, #19]
 8003bf8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d028      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c06:	4b23      	ldr	r3, [pc, #140]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c0c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c14:	491f      	ldr	r1, [pc, #124]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c16:	4313      	orrs	r3, r2
 8003c18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c24:	d106      	bne.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c26:	4b1b      	ldr	r3, [pc, #108]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c28:	68db      	ldr	r3, [r3, #12]
 8003c2a:	4a1a      	ldr	r2, [pc, #104]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c30:	60d3      	str	r3, [r2, #12]
 8003c32:	e011      	b.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c38:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003c3c:	d10c      	bne.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	3304      	adds	r3, #4
 8003c42:	2101      	movs	r1, #1
 8003c44:	4618      	mov	r0, r3
 8003c46:	f000 f899 	bl	8003d7c <RCCEx_PLLSAI1_Config>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c4e:	7cfb      	ldrb	r3, [r7, #19]
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d001      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003c54:	7cfb      	ldrb	r3, [r7, #19]
 8003c56:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d02b      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003c64:	4b0b      	ldr	r3, [pc, #44]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c6a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c72:	4908      	ldr	r1, [pc, #32]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003c82:	d109      	bne.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003c84:	4b03      	ldr	r3, [pc, #12]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c86:	68db      	ldr	r3, [r3, #12]
 8003c88:	4a02      	ldr	r2, [pc, #8]	; (8003c94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003c8e:	60d3      	str	r3, [r2, #12]
 8003c90:	e014      	b.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003c92:	bf00      	nop
 8003c94:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c9c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ca0:	d10c      	bne.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	3304      	adds	r3, #4
 8003ca6:	2101      	movs	r1, #1
 8003ca8:	4618      	mov	r0, r3
 8003caa:	f000 f867 	bl	8003d7c <RCCEx_PLLSAI1_Config>
 8003cae:	4603      	mov	r3, r0
 8003cb0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cb2:	7cfb      	ldrb	r3, [r7, #19]
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d001      	beq.n	8003cbc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003cb8:	7cfb      	ldrb	r3, [r7, #19]
 8003cba:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d02f      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cc8:	4b2b      	ldr	r3, [pc, #172]	; (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cce:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003cd6:	4928      	ldr	r1, [pc, #160]	; (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003cd8:	4313      	orrs	r3, r2
 8003cda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ce2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003ce6:	d10d      	bne.n	8003d04 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	3304      	adds	r3, #4
 8003cec:	2102      	movs	r1, #2
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f000 f844 	bl	8003d7c <RCCEx_PLLSAI1_Config>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003cf8:	7cfb      	ldrb	r3, [r7, #19]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d014      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003cfe:	7cfb      	ldrb	r3, [r7, #19]
 8003d00:	74bb      	strb	r3, [r7, #18]
 8003d02:	e011      	b.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003d08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d0c:	d10c      	bne.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	3320      	adds	r3, #32
 8003d12:	2102      	movs	r1, #2
 8003d14:	4618      	mov	r0, r3
 8003d16:	f000 f925 	bl	8003f64 <RCCEx_PLLSAI2_Config>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003d1e:	7cfb      	ldrb	r3, [r7, #19]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d001      	beq.n	8003d28 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003d24:	7cfb      	ldrb	r3, [r7, #19]
 8003d26:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d00a      	beq.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003d34:	4b10      	ldr	r3, [pc, #64]	; (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d3a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d42:	490d      	ldr	r1, [pc, #52]	; (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00b      	beq.n	8003d6e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003d56:	4b08      	ldr	r3, [pc, #32]	; (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d5c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d66:	4904      	ldr	r1, [pc, #16]	; (8003d78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003d6e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003d70:	4618      	mov	r0, r3
 8003d72:	3718      	adds	r7, #24
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bd80      	pop	{r7, pc}
 8003d78:	40021000 	.word	0x40021000

08003d7c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	b084      	sub	sp, #16
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003d86:	2300      	movs	r3, #0
 8003d88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003d8a:	4b75      	ldr	r3, [pc, #468]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	f003 0303 	and.w	r3, r3, #3
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d018      	beq.n	8003dc8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003d96:	4b72      	ldr	r3, [pc, #456]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	f003 0203 	and.w	r2, r3, #3
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d10d      	bne.n	8003dc2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
       ||
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d009      	beq.n	8003dc2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003dae:	4b6c      	ldr	r3, [pc, #432]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	091b      	lsrs	r3, r3, #4
 8003db4:	f003 0307 	and.w	r3, r3, #7
 8003db8:	1c5a      	adds	r2, r3, #1
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	685b      	ldr	r3, [r3, #4]
       ||
 8003dbe:	429a      	cmp	r2, r3
 8003dc0:	d047      	beq.n	8003e52 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	73fb      	strb	r3, [r7, #15]
 8003dc6:	e044      	b.n	8003e52 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	2b03      	cmp	r3, #3
 8003dce:	d018      	beq.n	8003e02 <RCCEx_PLLSAI1_Config+0x86>
 8003dd0:	2b03      	cmp	r3, #3
 8003dd2:	d825      	bhi.n	8003e20 <RCCEx_PLLSAI1_Config+0xa4>
 8003dd4:	2b01      	cmp	r3, #1
 8003dd6:	d002      	beq.n	8003dde <RCCEx_PLLSAI1_Config+0x62>
 8003dd8:	2b02      	cmp	r3, #2
 8003dda:	d009      	beq.n	8003df0 <RCCEx_PLLSAI1_Config+0x74>
 8003ddc:	e020      	b.n	8003e20 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003dde:	4b60      	ldr	r3, [pc, #384]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0302 	and.w	r3, r3, #2
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d11d      	bne.n	8003e26 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dee:	e01a      	b.n	8003e26 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003df0:	4b5b      	ldr	r3, [pc, #364]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d116      	bne.n	8003e2a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e00:	e013      	b.n	8003e2a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003e02:	4b57      	ldr	r3, [pc, #348]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d10f      	bne.n	8003e2e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003e0e:	4b54      	ldr	r3, [pc, #336]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d109      	bne.n	8003e2e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003e1e:	e006      	b.n	8003e2e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	73fb      	strb	r3, [r7, #15]
      break;
 8003e24:	e004      	b.n	8003e30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e26:	bf00      	nop
 8003e28:	e002      	b.n	8003e30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e2a:	bf00      	nop
 8003e2c:	e000      	b.n	8003e30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003e2e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003e30:	7bfb      	ldrb	r3, [r7, #15]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d10d      	bne.n	8003e52 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003e36:	4b4a      	ldr	r3, [pc, #296]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6819      	ldr	r1, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	3b01      	subs	r3, #1
 8003e48:	011b      	lsls	r3, r3, #4
 8003e4a:	430b      	orrs	r3, r1
 8003e4c:	4944      	ldr	r1, [pc, #272]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003e52:	7bfb      	ldrb	r3, [r7, #15]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d17d      	bne.n	8003f54 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003e58:	4b41      	ldr	r3, [pc, #260]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a40      	ldr	r2, [pc, #256]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e5e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003e62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e64:	f7fc fbf0 	bl	8000648 <HAL_GetTick>
 8003e68:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e6a:	e009      	b.n	8003e80 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e6c:	f7fc fbec 	bl	8000648 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d902      	bls.n	8003e80 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	73fb      	strb	r3, [r7, #15]
        break;
 8003e7e:	e005      	b.n	8003e8c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003e80:	4b37      	ldr	r3, [pc, #220]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d1ef      	bne.n	8003e6c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003e8c:	7bfb      	ldrb	r3, [r7, #15]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d160      	bne.n	8003f54 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d111      	bne.n	8003ebc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003e98:	4b31      	ldr	r3, [pc, #196]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003ea0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ea4:	687a      	ldr	r2, [r7, #4]
 8003ea6:	6892      	ldr	r2, [r2, #8]
 8003ea8:	0211      	lsls	r1, r2, #8
 8003eaa:	687a      	ldr	r2, [r7, #4]
 8003eac:	68d2      	ldr	r2, [r2, #12]
 8003eae:	0912      	lsrs	r2, r2, #4
 8003eb0:	0452      	lsls	r2, r2, #17
 8003eb2:	430a      	orrs	r2, r1
 8003eb4:	492a      	ldr	r1, [pc, #168]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	610b      	str	r3, [r1, #16]
 8003eba:	e027      	b.n	8003f0c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	2b01      	cmp	r3, #1
 8003ec0:	d112      	bne.n	8003ee8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ec2:	4b27      	ldr	r3, [pc, #156]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003eca:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	6892      	ldr	r2, [r2, #8]
 8003ed2:	0211      	lsls	r1, r2, #8
 8003ed4:	687a      	ldr	r2, [r7, #4]
 8003ed6:	6912      	ldr	r2, [r2, #16]
 8003ed8:	0852      	lsrs	r2, r2, #1
 8003eda:	3a01      	subs	r2, #1
 8003edc:	0552      	lsls	r2, r2, #21
 8003ede:	430a      	orrs	r2, r1
 8003ee0:	491f      	ldr	r1, [pc, #124]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	610b      	str	r3, [r1, #16]
 8003ee6:	e011      	b.n	8003f0c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003ee8:	4b1d      	ldr	r3, [pc, #116]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003eea:	691b      	ldr	r3, [r3, #16]
 8003eec:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003ef0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003ef4:	687a      	ldr	r2, [r7, #4]
 8003ef6:	6892      	ldr	r2, [r2, #8]
 8003ef8:	0211      	lsls	r1, r2, #8
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	6952      	ldr	r2, [r2, #20]
 8003efe:	0852      	lsrs	r2, r2, #1
 8003f00:	3a01      	subs	r2, #1
 8003f02:	0652      	lsls	r2, r2, #25
 8003f04:	430a      	orrs	r2, r1
 8003f06:	4916      	ldr	r1, [pc, #88]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003f0c:	4b14      	ldr	r3, [pc, #80]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a13      	ldr	r2, [pc, #76]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f12:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003f16:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f18:	f7fc fb96 	bl	8000648 <HAL_GetTick>
 8003f1c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f1e:	e009      	b.n	8003f34 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f20:	f7fc fb92 	bl	8000648 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b02      	cmp	r3, #2
 8003f2c:	d902      	bls.n	8003f34 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	73fb      	strb	r3, [r7, #15]
          break;
 8003f32:	e005      	b.n	8003f40 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003f34:	4b0a      	ldr	r3, [pc, #40]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d0ef      	beq.n	8003f20 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003f40:	7bfb      	ldrb	r3, [r7, #15]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d106      	bne.n	8003f54 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003f46:	4b06      	ldr	r3, [pc, #24]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f48:	691a      	ldr	r2, [r3, #16]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	699b      	ldr	r3, [r3, #24]
 8003f4e:	4904      	ldr	r1, [pc, #16]	; (8003f60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003f50:	4313      	orrs	r3, r2
 8003f52:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3710      	adds	r7, #16
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	40021000 	.word	0x40021000

08003f64 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b084      	sub	sp, #16
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
 8003f6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f6e:	2300      	movs	r3, #0
 8003f70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f72:	4b6a      	ldr	r3, [pc, #424]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	f003 0303 	and.w	r3, r3, #3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d018      	beq.n	8003fb0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003f7e:	4b67      	ldr	r3, [pc, #412]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f80:	68db      	ldr	r3, [r3, #12]
 8003f82:	f003 0203 	and.w	r2, r3, #3
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d10d      	bne.n	8003faa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
       ||
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d009      	beq.n	8003faa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003f96:	4b61      	ldr	r3, [pc, #388]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	091b      	lsrs	r3, r3, #4
 8003f9c:	f003 0307 	and.w	r3, r3, #7
 8003fa0:	1c5a      	adds	r2, r3, #1
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
       ||
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d047      	beq.n	800403a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
 8003fac:	73fb      	strb	r3, [r7, #15]
 8003fae:	e044      	b.n	800403a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2b03      	cmp	r3, #3
 8003fb6:	d018      	beq.n	8003fea <RCCEx_PLLSAI2_Config+0x86>
 8003fb8:	2b03      	cmp	r3, #3
 8003fba:	d825      	bhi.n	8004008 <RCCEx_PLLSAI2_Config+0xa4>
 8003fbc:	2b01      	cmp	r3, #1
 8003fbe:	d002      	beq.n	8003fc6 <RCCEx_PLLSAI2_Config+0x62>
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d009      	beq.n	8003fd8 <RCCEx_PLLSAI2_Config+0x74>
 8003fc4:	e020      	b.n	8004008 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003fc6:	4b55      	ldr	r3, [pc, #340]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0302 	and.w	r3, r3, #2
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d11d      	bne.n	800400e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fd6:	e01a      	b.n	800400e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003fd8:	4b50      	ldr	r3, [pc, #320]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d116      	bne.n	8004012 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fe8:	e013      	b.n	8004012 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003fea:	4b4c      	ldr	r3, [pc, #304]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d10f      	bne.n	8004016 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ff6:	4b49      	ldr	r3, [pc, #292]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d109      	bne.n	8004016 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004002:	2301      	movs	r3, #1
 8004004:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004006:	e006      	b.n	8004016 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	73fb      	strb	r3, [r7, #15]
      break;
 800400c:	e004      	b.n	8004018 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800400e:	bf00      	nop
 8004010:	e002      	b.n	8004018 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004012:	bf00      	nop
 8004014:	e000      	b.n	8004018 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004016:	bf00      	nop
    }

    if(status == HAL_OK)
 8004018:	7bfb      	ldrb	r3, [r7, #15]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d10d      	bne.n	800403a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800401e:	4b3f      	ldr	r3, [pc, #252]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004020:	68db      	ldr	r3, [r3, #12]
 8004022:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6819      	ldr	r1, [r3, #0]
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	3b01      	subs	r3, #1
 8004030:	011b      	lsls	r3, r3, #4
 8004032:	430b      	orrs	r3, r1
 8004034:	4939      	ldr	r1, [pc, #228]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004036:	4313      	orrs	r3, r2
 8004038:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800403a:	7bfb      	ldrb	r3, [r7, #15]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d167      	bne.n	8004110 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004040:	4b36      	ldr	r3, [pc, #216]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a35      	ldr	r2, [pc, #212]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004046:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800404a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800404c:	f7fc fafc 	bl	8000648 <HAL_GetTick>
 8004050:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004052:	e009      	b.n	8004068 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004054:	f7fc faf8 	bl	8000648 <HAL_GetTick>
 8004058:	4602      	mov	r2, r0
 800405a:	68bb      	ldr	r3, [r7, #8]
 800405c:	1ad3      	subs	r3, r2, r3
 800405e:	2b02      	cmp	r3, #2
 8004060:	d902      	bls.n	8004068 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004062:	2303      	movs	r3, #3
 8004064:	73fb      	strb	r3, [r7, #15]
        break;
 8004066:	e005      	b.n	8004074 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004068:	4b2c      	ldr	r3, [pc, #176]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1ef      	bne.n	8004054 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004074:	7bfb      	ldrb	r3, [r7, #15]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d14a      	bne.n	8004110 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d111      	bne.n	80040a4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004080:	4b26      	ldr	r3, [pc, #152]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004082:	695b      	ldr	r3, [r3, #20]
 8004084:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004088:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	6892      	ldr	r2, [r2, #8]
 8004090:	0211      	lsls	r1, r2, #8
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	68d2      	ldr	r2, [r2, #12]
 8004096:	0912      	lsrs	r2, r2, #4
 8004098:	0452      	lsls	r2, r2, #17
 800409a:	430a      	orrs	r2, r1
 800409c:	491f      	ldr	r1, [pc, #124]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 800409e:	4313      	orrs	r3, r2
 80040a0:	614b      	str	r3, [r1, #20]
 80040a2:	e011      	b.n	80040c8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80040a4:	4b1d      	ldr	r3, [pc, #116]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 80040a6:	695b      	ldr	r3, [r3, #20]
 80040a8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80040ac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80040b0:	687a      	ldr	r2, [r7, #4]
 80040b2:	6892      	ldr	r2, [r2, #8]
 80040b4:	0211      	lsls	r1, r2, #8
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	6912      	ldr	r2, [r2, #16]
 80040ba:	0852      	lsrs	r2, r2, #1
 80040bc:	3a01      	subs	r2, #1
 80040be:	0652      	lsls	r2, r2, #25
 80040c0:	430a      	orrs	r2, r1
 80040c2:	4916      	ldr	r1, [pc, #88]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80040c8:	4b14      	ldr	r3, [pc, #80]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	4a13      	ldr	r2, [pc, #76]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 80040ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040d4:	f7fc fab8 	bl	8000648 <HAL_GetTick>
 80040d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80040da:	e009      	b.n	80040f0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80040dc:	f7fc fab4 	bl	8000648 <HAL_GetTick>
 80040e0:	4602      	mov	r2, r0
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	2b02      	cmp	r3, #2
 80040e8:	d902      	bls.n	80040f0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	73fb      	strb	r3, [r7, #15]
          break;
 80040ee:	e005      	b.n	80040fc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80040f0:	4b0a      	ldr	r3, [pc, #40]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d0ef      	beq.n	80040dc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80040fc:	7bfb      	ldrb	r3, [r7, #15]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d106      	bne.n	8004110 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004102:	4b06      	ldr	r3, [pc, #24]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004104:	695a      	ldr	r2, [r3, #20]
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	695b      	ldr	r3, [r3, #20]
 800410a:	4904      	ldr	r1, [pc, #16]	; (800411c <RCCEx_PLLSAI2_Config+0x1b8>)
 800410c:	4313      	orrs	r3, r2
 800410e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004110:	7bfb      	ldrb	r3, [r7, #15]
}
 8004112:	4618      	mov	r0, r3
 8004114:	3710      	adds	r7, #16
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	40021000 	.word	0x40021000

08004120 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b082      	sub	sp, #8
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d101      	bne.n	8004132 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800412e:	2301      	movs	r3, #1
 8004130:	e049      	b.n	80041c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004138:	b2db      	uxtb	r3, r3
 800413a:	2b00      	cmp	r3, #0
 800413c:	d106      	bne.n	800414c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f004 fc92 	bl	8008a70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2202      	movs	r2, #2
 8004150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681a      	ldr	r2, [r3, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	3304      	adds	r3, #4
 800415c:	4619      	mov	r1, r3
 800415e:	4610      	mov	r0, r2
 8004160:	f000 fab4 	bl	80046cc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2201      	movs	r2, #1
 80041b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2201      	movs	r2, #1
 80041b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	2201      	movs	r2, #1
 80041c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041c4:	2300      	movs	r3, #0
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3708      	adds	r7, #8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
	...

080041d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b085      	sub	sp, #20
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041de:	b2db      	uxtb	r3, r3
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d001      	beq.n	80041e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e04f      	b.n	8004288 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2202      	movs	r2, #2
 80041ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68da      	ldr	r2, [r3, #12]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f042 0201 	orr.w	r2, r2, #1
 80041fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	4a23      	ldr	r2, [pc, #140]	; (8004294 <HAL_TIM_Base_Start_IT+0xc4>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d01d      	beq.n	8004246 <HAL_TIM_Base_Start_IT+0x76>
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004212:	d018      	beq.n	8004246 <HAL_TIM_Base_Start_IT+0x76>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a1f      	ldr	r2, [pc, #124]	; (8004298 <HAL_TIM_Base_Start_IT+0xc8>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d013      	beq.n	8004246 <HAL_TIM_Base_Start_IT+0x76>
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	4a1e      	ldr	r2, [pc, #120]	; (800429c <HAL_TIM_Base_Start_IT+0xcc>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d00e      	beq.n	8004246 <HAL_TIM_Base_Start_IT+0x76>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a1c      	ldr	r2, [pc, #112]	; (80042a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800422e:	4293      	cmp	r3, r2
 8004230:	d009      	beq.n	8004246 <HAL_TIM_Base_Start_IT+0x76>
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a1b      	ldr	r2, [pc, #108]	; (80042a4 <HAL_TIM_Base_Start_IT+0xd4>)
 8004238:	4293      	cmp	r3, r2
 800423a:	d004      	beq.n	8004246 <HAL_TIM_Base_Start_IT+0x76>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4a19      	ldr	r2, [pc, #100]	; (80042a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8004242:	4293      	cmp	r3, r2
 8004244:	d115      	bne.n	8004272 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	689a      	ldr	r2, [r3, #8]
 800424c:	4b17      	ldr	r3, [pc, #92]	; (80042ac <HAL_TIM_Base_Start_IT+0xdc>)
 800424e:	4013      	ands	r3, r2
 8004250:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2b06      	cmp	r3, #6
 8004256:	d015      	beq.n	8004284 <HAL_TIM_Base_Start_IT+0xb4>
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800425e:	d011      	beq.n	8004284 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681a      	ldr	r2, [r3, #0]
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f042 0201 	orr.w	r2, r2, #1
 800426e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004270:	e008      	b.n	8004284 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	681a      	ldr	r2, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f042 0201 	orr.w	r2, r2, #1
 8004280:	601a      	str	r2, [r3, #0]
 8004282:	e000      	b.n	8004286 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004284:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004286:	2300      	movs	r3, #0
}
 8004288:	4618      	mov	r0, r3
 800428a:	3714      	adds	r7, #20
 800428c:	46bd      	mov	sp, r7
 800428e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004292:	4770      	bx	lr
 8004294:	40012c00 	.word	0x40012c00
 8004298:	40000400 	.word	0x40000400
 800429c:	40000800 	.word	0x40000800
 80042a0:	40000c00 	.word	0x40000c00
 80042a4:	40013400 	.word	0x40013400
 80042a8:	40014000 	.word	0x40014000
 80042ac:	00010007 	.word	0x00010007

080042b0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b082      	sub	sp, #8
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	691b      	ldr	r3, [r3, #16]
 80042be:	f003 0302 	and.w	r3, r3, #2
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d122      	bne.n	800430c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68db      	ldr	r3, [r3, #12]
 80042cc:	f003 0302 	and.w	r3, r3, #2
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	d11b      	bne.n	800430c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f06f 0202 	mvn.w	r2, #2
 80042dc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2201      	movs	r2, #1
 80042e2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	699b      	ldr	r3, [r3, #24]
 80042ea:	f003 0303 	and.w	r3, r3, #3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d003      	beq.n	80042fa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80042f2:	6878      	ldr	r0, [r7, #4]
 80042f4:	f000 f9cb 	bl	800468e <HAL_TIM_IC_CaptureCallback>
 80042f8:	e005      	b.n	8004306 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 f9bd 	bl	800467a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f000 f9ce 	bl	80046a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	691b      	ldr	r3, [r3, #16]
 8004312:	f003 0304 	and.w	r3, r3, #4
 8004316:	2b04      	cmp	r3, #4
 8004318:	d122      	bne.n	8004360 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	f003 0304 	and.w	r3, r3, #4
 8004324:	2b04      	cmp	r3, #4
 8004326:	d11b      	bne.n	8004360 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f06f 0204 	mvn.w	r2, #4
 8004330:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2202      	movs	r2, #2
 8004336:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	699b      	ldr	r3, [r3, #24]
 800433e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004342:	2b00      	cmp	r3, #0
 8004344:	d003      	beq.n	800434e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 f9a1 	bl	800468e <HAL_TIM_IC_CaptureCallback>
 800434c:	e005      	b.n	800435a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800434e:	6878      	ldr	r0, [r7, #4]
 8004350:	f000 f993 	bl	800467a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f000 f9a4 	bl	80046a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	f003 0308 	and.w	r3, r3, #8
 800436a:	2b08      	cmp	r3, #8
 800436c:	d122      	bne.n	80043b4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	68db      	ldr	r3, [r3, #12]
 8004374:	f003 0308 	and.w	r3, r3, #8
 8004378:	2b08      	cmp	r3, #8
 800437a:	d11b      	bne.n	80043b4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f06f 0208 	mvn.w	r2, #8
 8004384:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2204      	movs	r2, #4
 800438a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	69db      	ldr	r3, [r3, #28]
 8004392:	f003 0303 	and.w	r3, r3, #3
 8004396:	2b00      	cmp	r3, #0
 8004398:	d003      	beq.n	80043a2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f000 f977 	bl	800468e <HAL_TIM_IC_CaptureCallback>
 80043a0:	e005      	b.n	80043ae <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	f000 f969 	bl	800467a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f000 f97a 	bl	80046a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	691b      	ldr	r3, [r3, #16]
 80043ba:	f003 0310 	and.w	r3, r3, #16
 80043be:	2b10      	cmp	r3, #16
 80043c0:	d122      	bne.n	8004408 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	68db      	ldr	r3, [r3, #12]
 80043c8:	f003 0310 	and.w	r3, r3, #16
 80043cc:	2b10      	cmp	r3, #16
 80043ce:	d11b      	bne.n	8004408 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f06f 0210 	mvn.w	r2, #16
 80043d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2208      	movs	r2, #8
 80043de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	69db      	ldr	r3, [r3, #28]
 80043e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d003      	beq.n	80043f6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	f000 f94d 	bl	800468e <HAL_TIM_IC_CaptureCallback>
 80043f4:	e005      	b.n	8004402 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f000 f93f 	bl	800467a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	f000 f950 	bl	80046a2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2200      	movs	r2, #0
 8004406:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	691b      	ldr	r3, [r3, #16]
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	2b01      	cmp	r3, #1
 8004414:	d10e      	bne.n	8004434 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	68db      	ldr	r3, [r3, #12]
 800441c:	f003 0301 	and.w	r3, r3, #1
 8004420:	2b01      	cmp	r3, #1
 8004422:	d107      	bne.n	8004434 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f06f 0201 	mvn.w	r2, #1
 800442c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f004 f894 	bl	800855c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800443e:	2b80      	cmp	r3, #128	; 0x80
 8004440:	d10e      	bne.n	8004460 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800444c:	2b80      	cmp	r3, #128	; 0x80
 800444e:	d107      	bne.n	8004460 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004458:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 fafc 	bl	8004a58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800446a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800446e:	d10e      	bne.n	800448e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	68db      	ldr	r3, [r3, #12]
 8004476:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800447a:	2b80      	cmp	r3, #128	; 0x80
 800447c:	d107      	bne.n	800448e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004486:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	f000 faef 	bl	8004a6c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	691b      	ldr	r3, [r3, #16]
 8004494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004498:	2b40      	cmp	r3, #64	; 0x40
 800449a:	d10e      	bne.n	80044ba <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044a6:	2b40      	cmp	r3, #64	; 0x40
 80044a8:	d107      	bne.n	80044ba <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80044b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 f8fe 	bl	80046b6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	691b      	ldr	r3, [r3, #16]
 80044c0:	f003 0320 	and.w	r3, r3, #32
 80044c4:	2b20      	cmp	r3, #32
 80044c6:	d10e      	bne.n	80044e6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	f003 0320 	and.w	r3, r3, #32
 80044d2:	2b20      	cmp	r3, #32
 80044d4:	d107      	bne.n	80044e6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f06f 0220 	mvn.w	r2, #32
 80044de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80044e0:	6878      	ldr	r0, [r7, #4]
 80044e2:	f000 faaf 	bl	8004a44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80044e6:	bf00      	nop
 80044e8:	3708      	adds	r7, #8
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}

080044ee <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80044ee:	b580      	push	{r7, lr}
 80044f0:	b084      	sub	sp, #16
 80044f2:	af00      	add	r7, sp, #0
 80044f4:	6078      	str	r0, [r7, #4]
 80044f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044fe:	2b01      	cmp	r3, #1
 8004500:	d101      	bne.n	8004506 <HAL_TIM_ConfigClockSource+0x18>
 8004502:	2302      	movs	r3, #2
 8004504:	e0b5      	b.n	8004672 <HAL_TIM_ConfigClockSource+0x184>
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	2201      	movs	r2, #1
 800450a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2202      	movs	r2, #2
 8004512:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004524:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004528:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004530:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	68fa      	ldr	r2, [r7, #12]
 8004538:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004542:	d03e      	beq.n	80045c2 <HAL_TIM_ConfigClockSource+0xd4>
 8004544:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004548:	f200 8087 	bhi.w	800465a <HAL_TIM_ConfigClockSource+0x16c>
 800454c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004550:	f000 8085 	beq.w	800465e <HAL_TIM_ConfigClockSource+0x170>
 8004554:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004558:	d87f      	bhi.n	800465a <HAL_TIM_ConfigClockSource+0x16c>
 800455a:	2b70      	cmp	r3, #112	; 0x70
 800455c:	d01a      	beq.n	8004594 <HAL_TIM_ConfigClockSource+0xa6>
 800455e:	2b70      	cmp	r3, #112	; 0x70
 8004560:	d87b      	bhi.n	800465a <HAL_TIM_ConfigClockSource+0x16c>
 8004562:	2b60      	cmp	r3, #96	; 0x60
 8004564:	d050      	beq.n	8004608 <HAL_TIM_ConfigClockSource+0x11a>
 8004566:	2b60      	cmp	r3, #96	; 0x60
 8004568:	d877      	bhi.n	800465a <HAL_TIM_ConfigClockSource+0x16c>
 800456a:	2b50      	cmp	r3, #80	; 0x50
 800456c:	d03c      	beq.n	80045e8 <HAL_TIM_ConfigClockSource+0xfa>
 800456e:	2b50      	cmp	r3, #80	; 0x50
 8004570:	d873      	bhi.n	800465a <HAL_TIM_ConfigClockSource+0x16c>
 8004572:	2b40      	cmp	r3, #64	; 0x40
 8004574:	d058      	beq.n	8004628 <HAL_TIM_ConfigClockSource+0x13a>
 8004576:	2b40      	cmp	r3, #64	; 0x40
 8004578:	d86f      	bhi.n	800465a <HAL_TIM_ConfigClockSource+0x16c>
 800457a:	2b30      	cmp	r3, #48	; 0x30
 800457c:	d064      	beq.n	8004648 <HAL_TIM_ConfigClockSource+0x15a>
 800457e:	2b30      	cmp	r3, #48	; 0x30
 8004580:	d86b      	bhi.n	800465a <HAL_TIM_ConfigClockSource+0x16c>
 8004582:	2b20      	cmp	r3, #32
 8004584:	d060      	beq.n	8004648 <HAL_TIM_ConfigClockSource+0x15a>
 8004586:	2b20      	cmp	r3, #32
 8004588:	d867      	bhi.n	800465a <HAL_TIM_ConfigClockSource+0x16c>
 800458a:	2b00      	cmp	r3, #0
 800458c:	d05c      	beq.n	8004648 <HAL_TIM_ConfigClockSource+0x15a>
 800458e:	2b10      	cmp	r3, #16
 8004590:	d05a      	beq.n	8004648 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004592:	e062      	b.n	800465a <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6818      	ldr	r0, [r3, #0]
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	6899      	ldr	r1, [r3, #8]
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	685a      	ldr	r2, [r3, #4]
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	f000 f9a6 	bl	80048f4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80045b6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68fa      	ldr	r2, [r7, #12]
 80045be:	609a      	str	r2, [r3, #8]
      break;
 80045c0:	e04e      	b.n	8004660 <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6818      	ldr	r0, [r3, #0]
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	6899      	ldr	r1, [r3, #8]
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	685a      	ldr	r2, [r3, #4]
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f000 f98f 	bl	80048f4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	689a      	ldr	r2, [r3, #8]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045e4:	609a      	str	r2, [r3, #8]
      break;
 80045e6:	e03b      	b.n	8004660 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6818      	ldr	r0, [r3, #0]
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	6859      	ldr	r1, [r3, #4]
 80045f0:	683b      	ldr	r3, [r7, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	461a      	mov	r2, r3
 80045f6:	f000 f903 	bl	8004800 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	2150      	movs	r1, #80	; 0x50
 8004600:	4618      	mov	r0, r3
 8004602:	f000 f95c 	bl	80048be <TIM_ITRx_SetConfig>
      break;
 8004606:	e02b      	b.n	8004660 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6818      	ldr	r0, [r3, #0]
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	6859      	ldr	r1, [r3, #4]
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	68db      	ldr	r3, [r3, #12]
 8004614:	461a      	mov	r2, r3
 8004616:	f000 f922 	bl	800485e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	2160      	movs	r1, #96	; 0x60
 8004620:	4618      	mov	r0, r3
 8004622:	f000 f94c 	bl	80048be <TIM_ITRx_SetConfig>
      break;
 8004626:	e01b      	b.n	8004660 <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6818      	ldr	r0, [r3, #0]
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	6859      	ldr	r1, [r3, #4]
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	68db      	ldr	r3, [r3, #12]
 8004634:	461a      	mov	r2, r3
 8004636:	f000 f8e3 	bl	8004800 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	2140      	movs	r1, #64	; 0x40
 8004640:	4618      	mov	r0, r3
 8004642:	f000 f93c 	bl	80048be <TIM_ITRx_SetConfig>
      break;
 8004646:	e00b      	b.n	8004660 <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681a      	ldr	r2, [r3, #0]
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	4619      	mov	r1, r3
 8004652:	4610      	mov	r0, r2
 8004654:	f000 f933 	bl	80048be <TIM_ITRx_SetConfig>
        break;
 8004658:	e002      	b.n	8004660 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800465a:	bf00      	nop
 800465c:	e000      	b.n	8004660 <HAL_TIM_ConfigClockSource+0x172>
      break;
 800465e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2201      	movs	r2, #1
 8004664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2200      	movs	r2, #0
 800466c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004670:	2300      	movs	r3, #0
}
 8004672:	4618      	mov	r0, r3
 8004674:	3710      	adds	r7, #16
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}

0800467a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800467a:	b480      	push	{r7}
 800467c:	b083      	sub	sp, #12
 800467e:	af00      	add	r7, sp, #0
 8004680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004682:	bf00      	nop
 8004684:	370c      	adds	r7, #12
 8004686:	46bd      	mov	sp, r7
 8004688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468c:	4770      	bx	lr

0800468e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800468e:	b480      	push	{r7}
 8004690:	b083      	sub	sp, #12
 8004692:	af00      	add	r7, sp, #0
 8004694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004696:	bf00      	nop
 8004698:	370c      	adds	r7, #12
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr

080046a2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046a2:	b480      	push	{r7}
 80046a4:	b083      	sub	sp, #12
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046aa:	bf00      	nop
 80046ac:	370c      	adds	r7, #12
 80046ae:	46bd      	mov	sp, r7
 80046b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b4:	4770      	bx	lr

080046b6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046b6:	b480      	push	{r7}
 80046b8:	b083      	sub	sp, #12
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046be:	bf00      	nop
 80046c0:	370c      	adds	r7, #12
 80046c2:	46bd      	mov	sp, r7
 80046c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c8:	4770      	bx	lr
	...

080046cc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a40      	ldr	r2, [pc, #256]	; (80047e0 <TIM_Base_SetConfig+0x114>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d013      	beq.n	800470c <TIM_Base_SetConfig+0x40>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046ea:	d00f      	beq.n	800470c <TIM_Base_SetConfig+0x40>
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a3d      	ldr	r2, [pc, #244]	; (80047e4 <TIM_Base_SetConfig+0x118>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d00b      	beq.n	800470c <TIM_Base_SetConfig+0x40>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	4a3c      	ldr	r2, [pc, #240]	; (80047e8 <TIM_Base_SetConfig+0x11c>)
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d007      	beq.n	800470c <TIM_Base_SetConfig+0x40>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a3b      	ldr	r2, [pc, #236]	; (80047ec <TIM_Base_SetConfig+0x120>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d003      	beq.n	800470c <TIM_Base_SetConfig+0x40>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a3a      	ldr	r2, [pc, #232]	; (80047f0 <TIM_Base_SetConfig+0x124>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d108      	bne.n	800471e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004712:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	4313      	orrs	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a2f      	ldr	r2, [pc, #188]	; (80047e0 <TIM_Base_SetConfig+0x114>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d01f      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800472c:	d01b      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a2c      	ldr	r2, [pc, #176]	; (80047e4 <TIM_Base_SetConfig+0x118>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d017      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	4a2b      	ldr	r2, [pc, #172]	; (80047e8 <TIM_Base_SetConfig+0x11c>)
 800473a:	4293      	cmp	r3, r2
 800473c:	d013      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a2a      	ldr	r2, [pc, #168]	; (80047ec <TIM_Base_SetConfig+0x120>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d00f      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a29      	ldr	r2, [pc, #164]	; (80047f0 <TIM_Base_SetConfig+0x124>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d00b      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a28      	ldr	r2, [pc, #160]	; (80047f4 <TIM_Base_SetConfig+0x128>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d007      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a27      	ldr	r2, [pc, #156]	; (80047f8 <TIM_Base_SetConfig+0x12c>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d003      	beq.n	8004766 <TIM_Base_SetConfig+0x9a>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a26      	ldr	r2, [pc, #152]	; (80047fc <TIM_Base_SetConfig+0x130>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d108      	bne.n	8004778 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800476c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	68fa      	ldr	r2, [r7, #12]
 8004774:	4313      	orrs	r3, r2
 8004776:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	695b      	ldr	r3, [r3, #20]
 8004782:	4313      	orrs	r3, r2
 8004784:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	68fa      	ldr	r2, [r7, #12]
 800478a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	689a      	ldr	r2, [r3, #8]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4a10      	ldr	r2, [pc, #64]	; (80047e0 <TIM_Base_SetConfig+0x114>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d00f      	beq.n	80047c4 <TIM_Base_SetConfig+0xf8>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	4a12      	ldr	r2, [pc, #72]	; (80047f0 <TIM_Base_SetConfig+0x124>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d00b      	beq.n	80047c4 <TIM_Base_SetConfig+0xf8>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	4a11      	ldr	r2, [pc, #68]	; (80047f4 <TIM_Base_SetConfig+0x128>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d007      	beq.n	80047c4 <TIM_Base_SetConfig+0xf8>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a10      	ldr	r2, [pc, #64]	; (80047f8 <TIM_Base_SetConfig+0x12c>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d003      	beq.n	80047c4 <TIM_Base_SetConfig+0xf8>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4a0f      	ldr	r2, [pc, #60]	; (80047fc <TIM_Base_SetConfig+0x130>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d103      	bne.n	80047cc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	691a      	ldr	r2, [r3, #16]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	615a      	str	r2, [r3, #20]
}
 80047d2:	bf00      	nop
 80047d4:	3714      	adds	r7, #20
 80047d6:	46bd      	mov	sp, r7
 80047d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047dc:	4770      	bx	lr
 80047de:	bf00      	nop
 80047e0:	40012c00 	.word	0x40012c00
 80047e4:	40000400 	.word	0x40000400
 80047e8:	40000800 	.word	0x40000800
 80047ec:	40000c00 	.word	0x40000c00
 80047f0:	40013400 	.word	0x40013400
 80047f4:	40014000 	.word	0x40014000
 80047f8:	40014400 	.word	0x40014400
 80047fc:	40014800 	.word	0x40014800

08004800 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004800:	b480      	push	{r7}
 8004802:	b087      	sub	sp, #28
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6a1b      	ldr	r3, [r3, #32]
 8004810:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	6a1b      	ldr	r3, [r3, #32]
 8004816:	f023 0201 	bic.w	r2, r3, #1
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	699b      	ldr	r3, [r3, #24]
 8004822:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800482a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	011b      	lsls	r3, r3, #4
 8004830:	693a      	ldr	r2, [r7, #16]
 8004832:	4313      	orrs	r3, r2
 8004834:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	f023 030a 	bic.w	r3, r3, #10
 800483c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800483e:	697a      	ldr	r2, [r7, #20]
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	4313      	orrs	r3, r2
 8004844:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	693a      	ldr	r2, [r7, #16]
 800484a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	697a      	ldr	r2, [r7, #20]
 8004850:	621a      	str	r2, [r3, #32]
}
 8004852:	bf00      	nop
 8004854:	371c      	adds	r7, #28
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr

0800485e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800485e:	b480      	push	{r7}
 8004860:	b087      	sub	sp, #28
 8004862:	af00      	add	r7, sp, #0
 8004864:	60f8      	str	r0, [r7, #12]
 8004866:	60b9      	str	r1, [r7, #8]
 8004868:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	6a1b      	ldr	r3, [r3, #32]
 800486e:	f023 0210 	bic.w	r2, r3, #16
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	699b      	ldr	r3, [r3, #24]
 800487a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	6a1b      	ldr	r3, [r3, #32]
 8004880:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004882:	697b      	ldr	r3, [r7, #20]
 8004884:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004888:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	031b      	lsls	r3, r3, #12
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	4313      	orrs	r3, r2
 8004892:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004894:	693b      	ldr	r3, [r7, #16]
 8004896:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800489a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	011b      	lsls	r3, r3, #4
 80048a0:	693a      	ldr	r2, [r7, #16]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	697a      	ldr	r2, [r7, #20]
 80048aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	621a      	str	r2, [r3, #32]
}
 80048b2:	bf00      	nop
 80048b4:	371c      	adds	r7, #28
 80048b6:	46bd      	mov	sp, r7
 80048b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048bc:	4770      	bx	lr

080048be <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80048be:	b480      	push	{r7}
 80048c0:	b085      	sub	sp, #20
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	6078      	str	r0, [r7, #4]
 80048c6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048d4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80048d6:	683a      	ldr	r2, [r7, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	4313      	orrs	r3, r2
 80048dc:	f043 0307 	orr.w	r3, r3, #7
 80048e0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	68fa      	ldr	r2, [r7, #12]
 80048e6:	609a      	str	r2, [r3, #8]
}
 80048e8:	bf00      	nop
 80048ea:	3714      	adds	r7, #20
 80048ec:	46bd      	mov	sp, r7
 80048ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f2:	4770      	bx	lr

080048f4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b087      	sub	sp, #28
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	607a      	str	r2, [r7, #4]
 8004900:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800490e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	021a      	lsls	r2, r3, #8
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	431a      	orrs	r2, r3
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	4313      	orrs	r3, r2
 800491c:	697a      	ldr	r2, [r7, #20]
 800491e:	4313      	orrs	r3, r2
 8004920:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	697a      	ldr	r2, [r7, #20]
 8004926:	609a      	str	r2, [r3, #8]
}
 8004928:	bf00      	nop
 800492a:	371c      	adds	r7, #28
 800492c:	46bd      	mov	sp, r7
 800492e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004932:	4770      	bx	lr

08004934 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004944:	2b01      	cmp	r3, #1
 8004946:	d101      	bne.n	800494c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004948:	2302      	movs	r3, #2
 800494a:	e068      	b.n	8004a1e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	2202      	movs	r2, #2
 8004958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	685b      	ldr	r3, [r3, #4]
 8004962:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	4a2e      	ldr	r2, [pc, #184]	; (8004a2c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d004      	beq.n	8004980 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	4a2d      	ldr	r2, [pc, #180]	; (8004a30 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800497c:	4293      	cmp	r3, r2
 800497e:	d108      	bne.n	8004992 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004986:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	68fa      	ldr	r2, [r7, #12]
 800498e:	4313      	orrs	r3, r2
 8004990:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004998:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	68fa      	ldr	r2, [r7, #12]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a1e      	ldr	r2, [pc, #120]	; (8004a2c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d01d      	beq.n	80049f2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049be:	d018      	beq.n	80049f2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a1b      	ldr	r2, [pc, #108]	; (8004a34 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d013      	beq.n	80049f2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a1a      	ldr	r2, [pc, #104]	; (8004a38 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d00e      	beq.n	80049f2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a18      	ldr	r2, [pc, #96]	; (8004a3c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d009      	beq.n	80049f2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a13      	ldr	r2, [pc, #76]	; (8004a30 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d004      	beq.n	80049f2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a14      	ldr	r2, [pc, #80]	; (8004a40 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d10c      	bne.n	8004a0c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049f8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	68ba      	ldr	r2, [r7, #8]
 8004a00:	4313      	orrs	r3, r2
 8004a02:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68ba      	ldr	r2, [r7, #8]
 8004a0a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2201      	movs	r2, #1
 8004a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2200      	movs	r2, #0
 8004a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a1c:	2300      	movs	r3, #0
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3714      	adds	r7, #20
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop
 8004a2c:	40012c00 	.word	0x40012c00
 8004a30:	40013400 	.word	0x40013400
 8004a34:	40000400 	.word	0x40000400
 8004a38:	40000800 	.word	0x40000800
 8004a3c:	40000c00 	.word	0x40000c00
 8004a40:	40014000 	.word	0x40014000

08004a44 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b083      	sub	sp, #12
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004a4c:	bf00      	nop
 8004a4e:	370c      	adds	r7, #12
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b083      	sub	sp, #12
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004a60:	bf00      	nop
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr

08004a6c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b083      	sub	sp, #12
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004a74:	bf00      	nop
 8004a76:	370c      	adds	r7, #12
 8004a78:	46bd      	mov	sp, r7
 8004a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a7e:	4770      	bx	lr

08004a80 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b082      	sub	sp, #8
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d101      	bne.n	8004a92 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e040      	b.n	8004b14 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d106      	bne.n	8004aa8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f004 f808 	bl	8008ab8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2224      	movs	r2, #36	; 0x24
 8004aac:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f022 0201 	bic.w	r2, r2, #1
 8004abc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f8c0 	bl	8004c44 <UART_SetConfig>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d101      	bne.n	8004ace <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e022      	b.n	8004b14 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d002      	beq.n	8004adc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 fb3e 	bl	8005158 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	685a      	ldr	r2, [r3, #4]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004aea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	689a      	ldr	r2, [r3, #8]
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004afa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f042 0201 	orr.w	r2, r2, #1
 8004b0a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b0c:	6878      	ldr	r0, [r7, #4]
 8004b0e:	f000 fbc5 	bl	800529c <UART_CheckIdleState>
 8004b12:	4603      	mov	r3, r0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3708      	adds	r7, #8
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b08a      	sub	sp, #40	; 0x28
 8004b20:	af02      	add	r7, sp, #8
 8004b22:	60f8      	str	r0, [r7, #12]
 8004b24:	60b9      	str	r1, [r7, #8]
 8004b26:	603b      	str	r3, [r7, #0]
 8004b28:	4613      	mov	r3, r2
 8004b2a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004b30:	2b20      	cmp	r3, #32
 8004b32:	f040 8082 	bne.w	8004c3a <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d002      	beq.n	8004b42 <HAL_UART_Transmit+0x26>
 8004b3c:	88fb      	ldrh	r3, [r7, #6]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d101      	bne.n	8004b46 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e07a      	b.n	8004c3c <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8004b4c:	2b01      	cmp	r3, #1
 8004b4e:	d101      	bne.n	8004b54 <HAL_UART_Transmit+0x38>
 8004b50:	2302      	movs	r3, #2
 8004b52:	e073      	b.n	8004c3c <HAL_UART_Transmit+0x120>
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2200      	movs	r2, #0
 8004b60:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2221      	movs	r2, #33	; 0x21
 8004b68:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b6a:	f7fb fd6d 	bl	8000648 <HAL_GetTick>
 8004b6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	88fa      	ldrh	r2, [r7, #6]
 8004b74:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	88fa      	ldrh	r2, [r7, #6]
 8004b7c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b88:	d108      	bne.n	8004b9c <HAL_UART_Transmit+0x80>
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d104      	bne.n	8004b9c <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8004b92:	2300      	movs	r3, #0
 8004b94:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	61bb      	str	r3, [r7, #24]
 8004b9a:	e003      	b.n	8004ba4 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8004bac:	e02d      	b.n	8004c0a <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	9300      	str	r3, [sp, #0]
 8004bb2:	697b      	ldr	r3, [r7, #20]
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	2180      	movs	r1, #128	; 0x80
 8004bb8:	68f8      	ldr	r0, [r7, #12]
 8004bba:	f000 fbb8 	bl	800532e <UART_WaitOnFlagUntilTimeout>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d001      	beq.n	8004bc8 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8004bc4:	2303      	movs	r3, #3
 8004bc6:	e039      	b.n	8004c3c <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8004bc8:	69fb      	ldr	r3, [r7, #28]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d10b      	bne.n	8004be6 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004bce:	69bb      	ldr	r3, [r7, #24]
 8004bd0:	881a      	ldrh	r2, [r3, #0]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004bda:	b292      	uxth	r2, r2
 8004bdc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004bde:	69bb      	ldr	r3, [r7, #24]
 8004be0:	3302      	adds	r3, #2
 8004be2:	61bb      	str	r3, [r7, #24]
 8004be4:	e008      	b.n	8004bf8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004be6:	69fb      	ldr	r3, [r7, #28]
 8004be8:	781a      	ldrb	r2, [r3, #0]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	b292      	uxth	r2, r2
 8004bf0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004bf2:	69fb      	ldr	r3, [r7, #28]
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	3b01      	subs	r3, #1
 8004c02:	b29a      	uxth	r2, r3
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004c10:	b29b      	uxth	r3, r3
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d1cb      	bne.n	8004bae <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c16:	683b      	ldr	r3, [r7, #0]
 8004c18:	9300      	str	r3, [sp, #0]
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	2140      	movs	r1, #64	; 0x40
 8004c20:	68f8      	ldr	r0, [r7, #12]
 8004c22:	f000 fb84 	bl	800532e <UART_WaitOnFlagUntilTimeout>
 8004c26:	4603      	mov	r3, r0
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d001      	beq.n	8004c30 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004c2c:	2303      	movs	r3, #3
 8004c2e:	e005      	b.n	8004c3c <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	2220      	movs	r2, #32
 8004c34:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8004c36:	2300      	movs	r3, #0
 8004c38:	e000      	b.n	8004c3c <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8004c3a:	2302      	movs	r3, #2
  }
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3720      	adds	r7, #32
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}

08004c44 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c44:	b5b0      	push	{r4, r5, r7, lr}
 8004c46:	b088      	sub	sp, #32
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004c4c:	2300      	movs	r3, #0
 8004c4e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	689a      	ldr	r2, [r3, #8]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	691b      	ldr	r3, [r3, #16]
 8004c58:	431a      	orrs	r2, r3
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	695b      	ldr	r3, [r3, #20]
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	69db      	ldr	r3, [r3, #28]
 8004c64:	4313      	orrs	r3, r2
 8004c66:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	4bad      	ldr	r3, [pc, #692]	; (8004f24 <UART_SetConfig+0x2e0>)
 8004c70:	4013      	ands	r3, r2
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	6812      	ldr	r2, [r2, #0]
 8004c76:	69f9      	ldr	r1, [r7, #28]
 8004c78:	430b      	orrs	r3, r1
 8004c7a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	68da      	ldr	r2, [r3, #12]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	430a      	orrs	r2, r1
 8004c90:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	699b      	ldr	r3, [r3, #24]
 8004c96:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4aa2      	ldr	r2, [pc, #648]	; (8004f28 <UART_SetConfig+0x2e4>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d004      	beq.n	8004cac <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	69fa      	ldr	r2, [r7, #28]
 8004ca8:	4313      	orrs	r3, r2
 8004caa:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	69fa      	ldr	r2, [r7, #28]
 8004cbc:	430a      	orrs	r2, r1
 8004cbe:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	4a99      	ldr	r2, [pc, #612]	; (8004f2c <UART_SetConfig+0x2e8>)
 8004cc6:	4293      	cmp	r3, r2
 8004cc8:	d121      	bne.n	8004d0e <UART_SetConfig+0xca>
 8004cca:	4b99      	ldr	r3, [pc, #612]	; (8004f30 <UART_SetConfig+0x2ec>)
 8004ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cd0:	f003 0303 	and.w	r3, r3, #3
 8004cd4:	2b03      	cmp	r3, #3
 8004cd6:	d817      	bhi.n	8004d08 <UART_SetConfig+0xc4>
 8004cd8:	a201      	add	r2, pc, #4	; (adr r2, 8004ce0 <UART_SetConfig+0x9c>)
 8004cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cde:	bf00      	nop
 8004ce0:	08004cf1 	.word	0x08004cf1
 8004ce4:	08004cfd 	.word	0x08004cfd
 8004ce8:	08004cf7 	.word	0x08004cf7
 8004cec:	08004d03 	.word	0x08004d03
 8004cf0:	2301      	movs	r3, #1
 8004cf2:	76fb      	strb	r3, [r7, #27]
 8004cf4:	e0e7      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004cf6:	2302      	movs	r3, #2
 8004cf8:	76fb      	strb	r3, [r7, #27]
 8004cfa:	e0e4      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004cfc:	2304      	movs	r3, #4
 8004cfe:	76fb      	strb	r3, [r7, #27]
 8004d00:	e0e1      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004d02:	2308      	movs	r3, #8
 8004d04:	76fb      	strb	r3, [r7, #27]
 8004d06:	e0de      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004d08:	2310      	movs	r3, #16
 8004d0a:	76fb      	strb	r3, [r7, #27]
 8004d0c:	e0db      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	4a88      	ldr	r2, [pc, #544]	; (8004f34 <UART_SetConfig+0x2f0>)
 8004d14:	4293      	cmp	r3, r2
 8004d16:	d132      	bne.n	8004d7e <UART_SetConfig+0x13a>
 8004d18:	4b85      	ldr	r3, [pc, #532]	; (8004f30 <UART_SetConfig+0x2ec>)
 8004d1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d1e:	f003 030c 	and.w	r3, r3, #12
 8004d22:	2b0c      	cmp	r3, #12
 8004d24:	d828      	bhi.n	8004d78 <UART_SetConfig+0x134>
 8004d26:	a201      	add	r2, pc, #4	; (adr r2, 8004d2c <UART_SetConfig+0xe8>)
 8004d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d2c:	08004d61 	.word	0x08004d61
 8004d30:	08004d79 	.word	0x08004d79
 8004d34:	08004d79 	.word	0x08004d79
 8004d38:	08004d79 	.word	0x08004d79
 8004d3c:	08004d6d 	.word	0x08004d6d
 8004d40:	08004d79 	.word	0x08004d79
 8004d44:	08004d79 	.word	0x08004d79
 8004d48:	08004d79 	.word	0x08004d79
 8004d4c:	08004d67 	.word	0x08004d67
 8004d50:	08004d79 	.word	0x08004d79
 8004d54:	08004d79 	.word	0x08004d79
 8004d58:	08004d79 	.word	0x08004d79
 8004d5c:	08004d73 	.word	0x08004d73
 8004d60:	2300      	movs	r3, #0
 8004d62:	76fb      	strb	r3, [r7, #27]
 8004d64:	e0af      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004d66:	2302      	movs	r3, #2
 8004d68:	76fb      	strb	r3, [r7, #27]
 8004d6a:	e0ac      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004d6c:	2304      	movs	r3, #4
 8004d6e:	76fb      	strb	r3, [r7, #27]
 8004d70:	e0a9      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004d72:	2308      	movs	r3, #8
 8004d74:	76fb      	strb	r3, [r7, #27]
 8004d76:	e0a6      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004d78:	2310      	movs	r3, #16
 8004d7a:	76fb      	strb	r3, [r7, #27]
 8004d7c:	e0a3      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a6d      	ldr	r2, [pc, #436]	; (8004f38 <UART_SetConfig+0x2f4>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d120      	bne.n	8004dca <UART_SetConfig+0x186>
 8004d88:	4b69      	ldr	r3, [pc, #420]	; (8004f30 <UART_SetConfig+0x2ec>)
 8004d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d8e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004d92:	2b30      	cmp	r3, #48	; 0x30
 8004d94:	d013      	beq.n	8004dbe <UART_SetConfig+0x17a>
 8004d96:	2b30      	cmp	r3, #48	; 0x30
 8004d98:	d814      	bhi.n	8004dc4 <UART_SetConfig+0x180>
 8004d9a:	2b20      	cmp	r3, #32
 8004d9c:	d009      	beq.n	8004db2 <UART_SetConfig+0x16e>
 8004d9e:	2b20      	cmp	r3, #32
 8004da0:	d810      	bhi.n	8004dc4 <UART_SetConfig+0x180>
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d002      	beq.n	8004dac <UART_SetConfig+0x168>
 8004da6:	2b10      	cmp	r3, #16
 8004da8:	d006      	beq.n	8004db8 <UART_SetConfig+0x174>
 8004daa:	e00b      	b.n	8004dc4 <UART_SetConfig+0x180>
 8004dac:	2300      	movs	r3, #0
 8004dae:	76fb      	strb	r3, [r7, #27]
 8004db0:	e089      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004db2:	2302      	movs	r3, #2
 8004db4:	76fb      	strb	r3, [r7, #27]
 8004db6:	e086      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004db8:	2304      	movs	r3, #4
 8004dba:	76fb      	strb	r3, [r7, #27]
 8004dbc:	e083      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004dbe:	2308      	movs	r3, #8
 8004dc0:	76fb      	strb	r3, [r7, #27]
 8004dc2:	e080      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004dc4:	2310      	movs	r3, #16
 8004dc6:	76fb      	strb	r3, [r7, #27]
 8004dc8:	e07d      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a5b      	ldr	r2, [pc, #364]	; (8004f3c <UART_SetConfig+0x2f8>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d120      	bne.n	8004e16 <UART_SetConfig+0x1d2>
 8004dd4:	4b56      	ldr	r3, [pc, #344]	; (8004f30 <UART_SetConfig+0x2ec>)
 8004dd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dda:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004dde:	2bc0      	cmp	r3, #192	; 0xc0
 8004de0:	d013      	beq.n	8004e0a <UART_SetConfig+0x1c6>
 8004de2:	2bc0      	cmp	r3, #192	; 0xc0
 8004de4:	d814      	bhi.n	8004e10 <UART_SetConfig+0x1cc>
 8004de6:	2b80      	cmp	r3, #128	; 0x80
 8004de8:	d009      	beq.n	8004dfe <UART_SetConfig+0x1ba>
 8004dea:	2b80      	cmp	r3, #128	; 0x80
 8004dec:	d810      	bhi.n	8004e10 <UART_SetConfig+0x1cc>
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d002      	beq.n	8004df8 <UART_SetConfig+0x1b4>
 8004df2:	2b40      	cmp	r3, #64	; 0x40
 8004df4:	d006      	beq.n	8004e04 <UART_SetConfig+0x1c0>
 8004df6:	e00b      	b.n	8004e10 <UART_SetConfig+0x1cc>
 8004df8:	2300      	movs	r3, #0
 8004dfa:	76fb      	strb	r3, [r7, #27]
 8004dfc:	e063      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004dfe:	2302      	movs	r3, #2
 8004e00:	76fb      	strb	r3, [r7, #27]
 8004e02:	e060      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004e04:	2304      	movs	r3, #4
 8004e06:	76fb      	strb	r3, [r7, #27]
 8004e08:	e05d      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004e0a:	2308      	movs	r3, #8
 8004e0c:	76fb      	strb	r3, [r7, #27]
 8004e0e:	e05a      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004e10:	2310      	movs	r3, #16
 8004e12:	76fb      	strb	r3, [r7, #27]
 8004e14:	e057      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a49      	ldr	r2, [pc, #292]	; (8004f40 <UART_SetConfig+0x2fc>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d125      	bne.n	8004e6c <UART_SetConfig+0x228>
 8004e20:	4b43      	ldr	r3, [pc, #268]	; (8004f30 <UART_SetConfig+0x2ec>)
 8004e22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e26:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e2a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e2e:	d017      	beq.n	8004e60 <UART_SetConfig+0x21c>
 8004e30:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e34:	d817      	bhi.n	8004e66 <UART_SetConfig+0x222>
 8004e36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e3a:	d00b      	beq.n	8004e54 <UART_SetConfig+0x210>
 8004e3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e40:	d811      	bhi.n	8004e66 <UART_SetConfig+0x222>
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d003      	beq.n	8004e4e <UART_SetConfig+0x20a>
 8004e46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e4a:	d006      	beq.n	8004e5a <UART_SetConfig+0x216>
 8004e4c:	e00b      	b.n	8004e66 <UART_SetConfig+0x222>
 8004e4e:	2300      	movs	r3, #0
 8004e50:	76fb      	strb	r3, [r7, #27]
 8004e52:	e038      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004e54:	2302      	movs	r3, #2
 8004e56:	76fb      	strb	r3, [r7, #27]
 8004e58:	e035      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004e5a:	2304      	movs	r3, #4
 8004e5c:	76fb      	strb	r3, [r7, #27]
 8004e5e:	e032      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004e60:	2308      	movs	r3, #8
 8004e62:	76fb      	strb	r3, [r7, #27]
 8004e64:	e02f      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004e66:	2310      	movs	r3, #16
 8004e68:	76fb      	strb	r3, [r7, #27]
 8004e6a:	e02c      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a2d      	ldr	r2, [pc, #180]	; (8004f28 <UART_SetConfig+0x2e4>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d125      	bne.n	8004ec2 <UART_SetConfig+0x27e>
 8004e76:	4b2e      	ldr	r3, [pc, #184]	; (8004f30 <UART_SetConfig+0x2ec>)
 8004e78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e7c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004e80:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004e84:	d017      	beq.n	8004eb6 <UART_SetConfig+0x272>
 8004e86:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004e8a:	d817      	bhi.n	8004ebc <UART_SetConfig+0x278>
 8004e8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e90:	d00b      	beq.n	8004eaa <UART_SetConfig+0x266>
 8004e92:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e96:	d811      	bhi.n	8004ebc <UART_SetConfig+0x278>
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d003      	beq.n	8004ea4 <UART_SetConfig+0x260>
 8004e9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004ea0:	d006      	beq.n	8004eb0 <UART_SetConfig+0x26c>
 8004ea2:	e00b      	b.n	8004ebc <UART_SetConfig+0x278>
 8004ea4:	2300      	movs	r3, #0
 8004ea6:	76fb      	strb	r3, [r7, #27]
 8004ea8:	e00d      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004eaa:	2302      	movs	r3, #2
 8004eac:	76fb      	strb	r3, [r7, #27]
 8004eae:	e00a      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004eb0:	2304      	movs	r3, #4
 8004eb2:	76fb      	strb	r3, [r7, #27]
 8004eb4:	e007      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004eb6:	2308      	movs	r3, #8
 8004eb8:	76fb      	strb	r3, [r7, #27]
 8004eba:	e004      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004ebc:	2310      	movs	r3, #16
 8004ebe:	76fb      	strb	r3, [r7, #27]
 8004ec0:	e001      	b.n	8004ec6 <UART_SetConfig+0x282>
 8004ec2:	2310      	movs	r3, #16
 8004ec4:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	4a17      	ldr	r2, [pc, #92]	; (8004f28 <UART_SetConfig+0x2e4>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	f040 8087 	bne.w	8004fe0 <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004ed2:	7efb      	ldrb	r3, [r7, #27]
 8004ed4:	2b08      	cmp	r3, #8
 8004ed6:	d837      	bhi.n	8004f48 <UART_SetConfig+0x304>
 8004ed8:	a201      	add	r2, pc, #4	; (adr r2, 8004ee0 <UART_SetConfig+0x29c>)
 8004eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ede:	bf00      	nop
 8004ee0:	08004f05 	.word	0x08004f05
 8004ee4:	08004f49 	.word	0x08004f49
 8004ee8:	08004f0d 	.word	0x08004f0d
 8004eec:	08004f49 	.word	0x08004f49
 8004ef0:	08004f13 	.word	0x08004f13
 8004ef4:	08004f49 	.word	0x08004f49
 8004ef8:	08004f49 	.word	0x08004f49
 8004efc:	08004f49 	.word	0x08004f49
 8004f00:	08004f1b 	.word	0x08004f1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f04:	f7fe fbc4 	bl	8003690 <HAL_RCC_GetPCLK1Freq>
 8004f08:	6178      	str	r0, [r7, #20]
        break;
 8004f0a:	e022      	b.n	8004f52 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004f0c:	4b0d      	ldr	r3, [pc, #52]	; (8004f44 <UART_SetConfig+0x300>)
 8004f0e:	617b      	str	r3, [r7, #20]
        break;
 8004f10:	e01f      	b.n	8004f52 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004f12:	f7fe fb25 	bl	8003560 <HAL_RCC_GetSysClockFreq>
 8004f16:	6178      	str	r0, [r7, #20]
        break;
 8004f18:	e01b      	b.n	8004f52 <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004f1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f1e:	617b      	str	r3, [r7, #20]
        break;
 8004f20:	e017      	b.n	8004f52 <UART_SetConfig+0x30e>
 8004f22:	bf00      	nop
 8004f24:	efff69f3 	.word	0xefff69f3
 8004f28:	40008000 	.word	0x40008000
 8004f2c:	40013800 	.word	0x40013800
 8004f30:	40021000 	.word	0x40021000
 8004f34:	40004400 	.word	0x40004400
 8004f38:	40004800 	.word	0x40004800
 8004f3c:	40004c00 	.word	0x40004c00
 8004f40:	40005000 	.word	0x40005000
 8004f44:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	76bb      	strb	r3, [r7, #26]
        break;
 8004f50:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004f52:	697b      	ldr	r3, [r7, #20]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	f000 80f1 	beq.w	800513c <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685a      	ldr	r2, [r3, #4]
 8004f5e:	4613      	mov	r3, r2
 8004f60:	005b      	lsls	r3, r3, #1
 8004f62:	4413      	add	r3, r2
 8004f64:	697a      	ldr	r2, [r7, #20]
 8004f66:	429a      	cmp	r2, r3
 8004f68:	d305      	bcc.n	8004f76 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004f70:	697a      	ldr	r2, [r7, #20]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d902      	bls.n	8004f7c <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	76bb      	strb	r3, [r7, #26]
 8004f7a:	e0df      	b.n	800513c <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	4618      	mov	r0, r3
 8004f80:	f04f 0100 	mov.w	r1, #0
 8004f84:	f04f 0200 	mov.w	r2, #0
 8004f88:	f04f 0300 	mov.w	r3, #0
 8004f8c:	020b      	lsls	r3, r1, #8
 8004f8e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004f92:	0202      	lsls	r2, r0, #8
 8004f94:	6879      	ldr	r1, [r7, #4]
 8004f96:	6849      	ldr	r1, [r1, #4]
 8004f98:	0849      	lsrs	r1, r1, #1
 8004f9a:	4608      	mov	r0, r1
 8004f9c:	f04f 0100 	mov.w	r1, #0
 8004fa0:	1814      	adds	r4, r2, r0
 8004fa2:	eb43 0501 	adc.w	r5, r3, r1
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	685b      	ldr	r3, [r3, #4]
 8004faa:	461a      	mov	r2, r3
 8004fac:	f04f 0300 	mov.w	r3, #0
 8004fb0:	4620      	mov	r0, r4
 8004fb2:	4629      	mov	r1, r5
 8004fb4:	f7fb f964 	bl	8000280 <__aeabi_uldivmod>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	460b      	mov	r3, r1
 8004fbc:	4613      	mov	r3, r2
 8004fbe:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004fc0:	693b      	ldr	r3, [r7, #16]
 8004fc2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004fc6:	d308      	bcc.n	8004fda <UART_SetConfig+0x396>
 8004fc8:	693b      	ldr	r3, [r7, #16]
 8004fca:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004fce:	d204      	bcs.n	8004fda <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	693a      	ldr	r2, [r7, #16]
 8004fd6:	60da      	str	r2, [r3, #12]
 8004fd8:	e0b0      	b.n	800513c <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	76bb      	strb	r3, [r7, #26]
 8004fde:	e0ad      	b.n	800513c <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	69db      	ldr	r3, [r3, #28]
 8004fe4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004fe8:	d15c      	bne.n	80050a4 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8004fea:	7efb      	ldrb	r3, [r7, #27]
 8004fec:	2b08      	cmp	r3, #8
 8004fee:	d828      	bhi.n	8005042 <UART_SetConfig+0x3fe>
 8004ff0:	a201      	add	r2, pc, #4	; (adr r2, 8004ff8 <UART_SetConfig+0x3b4>)
 8004ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff6:	bf00      	nop
 8004ff8:	0800501d 	.word	0x0800501d
 8004ffc:	08005025 	.word	0x08005025
 8005000:	0800502d 	.word	0x0800502d
 8005004:	08005043 	.word	0x08005043
 8005008:	08005033 	.word	0x08005033
 800500c:	08005043 	.word	0x08005043
 8005010:	08005043 	.word	0x08005043
 8005014:	08005043 	.word	0x08005043
 8005018:	0800503b 	.word	0x0800503b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800501c:	f7fe fb38 	bl	8003690 <HAL_RCC_GetPCLK1Freq>
 8005020:	6178      	str	r0, [r7, #20]
        break;
 8005022:	e013      	b.n	800504c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005024:	f7fe fb4a 	bl	80036bc <HAL_RCC_GetPCLK2Freq>
 8005028:	6178      	str	r0, [r7, #20]
        break;
 800502a:	e00f      	b.n	800504c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800502c:	4b49      	ldr	r3, [pc, #292]	; (8005154 <UART_SetConfig+0x510>)
 800502e:	617b      	str	r3, [r7, #20]
        break;
 8005030:	e00c      	b.n	800504c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005032:	f7fe fa95 	bl	8003560 <HAL_RCC_GetSysClockFreq>
 8005036:	6178      	str	r0, [r7, #20]
        break;
 8005038:	e008      	b.n	800504c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800503a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800503e:	617b      	str	r3, [r7, #20]
        break;
 8005040:	e004      	b.n	800504c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8005042:	2300      	movs	r3, #0
 8005044:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	76bb      	strb	r3, [r7, #26]
        break;
 800504a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d074      	beq.n	800513c <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	005a      	lsls	r2, r3, #1
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	085b      	lsrs	r3, r3, #1
 800505c:	441a      	add	r2, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	fbb2 f3f3 	udiv	r3, r2, r3
 8005066:	b29b      	uxth	r3, r3
 8005068:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	2b0f      	cmp	r3, #15
 800506e:	d916      	bls.n	800509e <UART_SetConfig+0x45a>
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005076:	d212      	bcs.n	800509e <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	b29b      	uxth	r3, r3
 800507c:	f023 030f 	bic.w	r3, r3, #15
 8005080:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	085b      	lsrs	r3, r3, #1
 8005086:	b29b      	uxth	r3, r3
 8005088:	f003 0307 	and.w	r3, r3, #7
 800508c:	b29a      	uxth	r2, r3
 800508e:	89fb      	ldrh	r3, [r7, #14]
 8005090:	4313      	orrs	r3, r2
 8005092:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	89fa      	ldrh	r2, [r7, #14]
 800509a:	60da      	str	r2, [r3, #12]
 800509c:	e04e      	b.n	800513c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	76bb      	strb	r3, [r7, #26]
 80050a2:	e04b      	b.n	800513c <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80050a4:	7efb      	ldrb	r3, [r7, #27]
 80050a6:	2b08      	cmp	r3, #8
 80050a8:	d827      	bhi.n	80050fa <UART_SetConfig+0x4b6>
 80050aa:	a201      	add	r2, pc, #4	; (adr r2, 80050b0 <UART_SetConfig+0x46c>)
 80050ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050b0:	080050d5 	.word	0x080050d5
 80050b4:	080050dd 	.word	0x080050dd
 80050b8:	080050e5 	.word	0x080050e5
 80050bc:	080050fb 	.word	0x080050fb
 80050c0:	080050eb 	.word	0x080050eb
 80050c4:	080050fb 	.word	0x080050fb
 80050c8:	080050fb 	.word	0x080050fb
 80050cc:	080050fb 	.word	0x080050fb
 80050d0:	080050f3 	.word	0x080050f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80050d4:	f7fe fadc 	bl	8003690 <HAL_RCC_GetPCLK1Freq>
 80050d8:	6178      	str	r0, [r7, #20]
        break;
 80050da:	e013      	b.n	8005104 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80050dc:	f7fe faee 	bl	80036bc <HAL_RCC_GetPCLK2Freq>
 80050e0:	6178      	str	r0, [r7, #20]
        break;
 80050e2:	e00f      	b.n	8005104 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050e4:	4b1b      	ldr	r3, [pc, #108]	; (8005154 <UART_SetConfig+0x510>)
 80050e6:	617b      	str	r3, [r7, #20]
        break;
 80050e8:	e00c      	b.n	8005104 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050ea:	f7fe fa39 	bl	8003560 <HAL_RCC_GetSysClockFreq>
 80050ee:	6178      	str	r0, [r7, #20]
        break;
 80050f0:	e008      	b.n	8005104 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050f6:	617b      	str	r3, [r7, #20]
        break;
 80050f8:	e004      	b.n	8005104 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80050fa:	2300      	movs	r3, #0
 80050fc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	76bb      	strb	r3, [r7, #26]
        break;
 8005102:	bf00      	nop
    }

    if (pclk != 0U)
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d018      	beq.n	800513c <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	685b      	ldr	r3, [r3, #4]
 800510e:	085a      	lsrs	r2, r3, #1
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	441a      	add	r2, r3
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	fbb2 f3f3 	udiv	r3, r2, r3
 800511c:	b29b      	uxth	r3, r3
 800511e:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	2b0f      	cmp	r3, #15
 8005124:	d908      	bls.n	8005138 <UART_SetConfig+0x4f4>
 8005126:	693b      	ldr	r3, [r7, #16]
 8005128:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800512c:	d204      	bcs.n	8005138 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	60da      	str	r2, [r3, #12]
 8005136:	e001      	b.n	800513c <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8005138:	2301      	movs	r3, #1
 800513a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8005148:	7ebb      	ldrb	r3, [r7, #26]
}
 800514a:	4618      	mov	r0, r3
 800514c:	3720      	adds	r7, #32
 800514e:	46bd      	mov	sp, r7
 8005150:	bdb0      	pop	{r4, r5, r7, pc}
 8005152:	bf00      	nop
 8005154:	00f42400 	.word	0x00f42400

08005158 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005164:	f003 0301 	and.w	r3, r3, #1
 8005168:	2b00      	cmp	r3, #0
 800516a:	d00a      	beq.n	8005182 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	430a      	orrs	r2, r1
 8005180:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005186:	f003 0302 	and.w	r3, r3, #2
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00a      	beq.n	80051a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	685b      	ldr	r3, [r3, #4]
 8005194:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	430a      	orrs	r2, r1
 80051a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a8:	f003 0304 	and.w	r3, r3, #4
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d00a      	beq.n	80051c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	430a      	orrs	r2, r1
 80051c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ca:	f003 0308 	and.w	r3, r3, #8
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d00a      	beq.n	80051e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	430a      	orrs	r2, r1
 80051e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ec:	f003 0310 	and.w	r3, r3, #16
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d00a      	beq.n	800520a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	430a      	orrs	r2, r1
 8005208:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800520e:	f003 0320 	and.w	r3, r3, #32
 8005212:	2b00      	cmp	r3, #0
 8005214:	d00a      	beq.n	800522c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	430a      	orrs	r2, r1
 800522a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005230:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005234:	2b00      	cmp	r3, #0
 8005236:	d01a      	beq.n	800526e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	430a      	orrs	r2, r1
 800524c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005252:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005256:	d10a      	bne.n	800526e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	430a      	orrs	r2, r1
 800526c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005272:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005276:	2b00      	cmp	r3, #0
 8005278:	d00a      	beq.n	8005290 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	430a      	orrs	r2, r1
 800528e:	605a      	str	r2, [r3, #4]
  }
}
 8005290:	bf00      	nop
 8005292:	370c      	adds	r7, #12
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b086      	sub	sp, #24
 80052a0:	af02      	add	r7, sp, #8
 80052a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80052ac:	f7fb f9cc 	bl	8000648 <HAL_GetTick>
 80052b0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f003 0308 	and.w	r3, r3, #8
 80052bc:	2b08      	cmp	r3, #8
 80052be:	d10e      	bne.n	80052de <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052c0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80052c4:	9300      	str	r3, [sp, #0]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80052ce:	6878      	ldr	r0, [r7, #4]
 80052d0:	f000 f82d 	bl	800532e <UART_WaitOnFlagUntilTimeout>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d001      	beq.n	80052de <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052da:	2303      	movs	r3, #3
 80052dc:	e023      	b.n	8005326 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f003 0304 	and.w	r3, r3, #4
 80052e8:	2b04      	cmp	r3, #4
 80052ea:	d10e      	bne.n	800530a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80052ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80052f0:	9300      	str	r3, [sp, #0]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80052fa:	6878      	ldr	r0, [r7, #4]
 80052fc:	f000 f817 	bl	800532e <UART_WaitOnFlagUntilTimeout>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d001      	beq.n	800530a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e00d      	b.n	8005326 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2220      	movs	r2, #32
 800530e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2220      	movs	r2, #32
 8005314:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2200      	movs	r2, #0
 8005320:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8005324:	2300      	movs	r3, #0
}
 8005326:	4618      	mov	r0, r3
 8005328:	3710      	adds	r7, #16
 800532a:	46bd      	mov	sp, r7
 800532c:	bd80      	pop	{r7, pc}

0800532e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800532e:	b580      	push	{r7, lr}
 8005330:	b084      	sub	sp, #16
 8005332:	af00      	add	r7, sp, #0
 8005334:	60f8      	str	r0, [r7, #12]
 8005336:	60b9      	str	r1, [r7, #8]
 8005338:	603b      	str	r3, [r7, #0]
 800533a:	4613      	mov	r3, r2
 800533c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800533e:	e05e      	b.n	80053fe <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005340:	69bb      	ldr	r3, [r7, #24]
 8005342:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005346:	d05a      	beq.n	80053fe <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005348:	f7fb f97e 	bl	8000648 <HAL_GetTick>
 800534c:	4602      	mov	r2, r0
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	1ad3      	subs	r3, r2, r3
 8005352:	69ba      	ldr	r2, [r7, #24]
 8005354:	429a      	cmp	r2, r3
 8005356:	d302      	bcc.n	800535e <UART_WaitOnFlagUntilTimeout+0x30>
 8005358:	69bb      	ldr	r3, [r7, #24]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d11b      	bne.n	8005396 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800536c:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	689a      	ldr	r2, [r3, #8]
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f022 0201 	bic.w	r2, r2, #1
 800537c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	2220      	movs	r2, #32
 8005382:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	2220      	movs	r2, #32
 8005388:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2200      	movs	r2, #0
 800538e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005392:	2303      	movs	r3, #3
 8005394:	e043      	b.n	800541e <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f003 0304 	and.w	r3, r3, #4
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d02c      	beq.n	80053fe <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	69db      	ldr	r3, [r3, #28]
 80053aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80053ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80053b2:	d124      	bne.n	80053fe <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80053bc:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80053cc:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	689a      	ldr	r2, [r3, #8]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f022 0201 	bic.w	r2, r2, #1
 80053dc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	2220      	movs	r2, #32
 80053e2:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	2220      	movs	r2, #32
 80053e8:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2220      	movs	r2, #32
 80053ee:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2200      	movs	r2, #0
 80053f6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80053fa:	2303      	movs	r3, #3
 80053fc:	e00f      	b.n	800541e <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	69da      	ldr	r2, [r3, #28]
 8005404:	68bb      	ldr	r3, [r7, #8]
 8005406:	4013      	ands	r3, r2
 8005408:	68ba      	ldr	r2, [r7, #8]
 800540a:	429a      	cmp	r2, r3
 800540c:	bf0c      	ite	eq
 800540e:	2301      	moveq	r3, #1
 8005410:	2300      	movne	r3, #0
 8005412:	b2db      	uxtb	r3, r3
 8005414:	461a      	mov	r2, r3
 8005416:	79fb      	ldrb	r3, [r7, #7]
 8005418:	429a      	cmp	r2, r3
 800541a:	d091      	beq.n	8005340 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800541c:	2300      	movs	r3, #0
}
 800541e:	4618      	mov	r0, r3
 8005420:	3710      	adds	r7, #16
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}

08005426 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005426:	b084      	sub	sp, #16
 8005428:	b580      	push	{r7, lr}
 800542a:	b084      	sub	sp, #16
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
 8005430:	f107 001c 	add.w	r0, r7, #28
 8005434:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;


  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	68db      	ldr	r3, [r3, #12]
 800543c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	f001 f9cf 	bl	80067e8 <USB_CoreReset>
 800544a:	4603      	mov	r3, r0
 800544c:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800544e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005450:	2b00      	cmp	r3, #0
 8005452:	d106      	bne.n	8005462 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005458:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	639a      	str	r2, [r3, #56]	; 0x38
 8005460:	e005      	b.n	800546e <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005466:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800546e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005470:	4618      	mov	r0, r3
 8005472:	3710      	adds	r7, #16
 8005474:	46bd      	mov	sp, r7
 8005476:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800547a:	b004      	add	sp, #16
 800547c:	4770      	bx	lr
	...

08005480 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005480:	b480      	push	{r7}
 8005482:	b087      	sub	sp, #28
 8005484:	af00      	add	r7, sp, #0
 8005486:	60f8      	str	r0, [r7, #12]
 8005488:	60b9      	str	r1, [r7, #8]
 800548a:	4613      	mov	r3, r2
 800548c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800548e:	79fb      	ldrb	r3, [r7, #7]
 8005490:	2b02      	cmp	r3, #2
 8005492:	d165      	bne.n	8005560 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	4a3e      	ldr	r2, [pc, #248]	; (8005590 <USB_SetTurnaroundTime+0x110>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d906      	bls.n	80054aa <USB_SetTurnaroundTime+0x2a>
 800549c:	68bb      	ldr	r3, [r7, #8]
 800549e:	4a3d      	ldr	r2, [pc, #244]	; (8005594 <USB_SetTurnaroundTime+0x114>)
 80054a0:	4293      	cmp	r3, r2
 80054a2:	d202      	bcs.n	80054aa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80054a4:	230f      	movs	r3, #15
 80054a6:	617b      	str	r3, [r7, #20]
 80054a8:	e05c      	b.n	8005564 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	4a39      	ldr	r2, [pc, #228]	; (8005594 <USB_SetTurnaroundTime+0x114>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d306      	bcc.n	80054c0 <USB_SetTurnaroundTime+0x40>
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	4a38      	ldr	r2, [pc, #224]	; (8005598 <USB_SetTurnaroundTime+0x118>)
 80054b6:	4293      	cmp	r3, r2
 80054b8:	d202      	bcs.n	80054c0 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80054ba:	230e      	movs	r3, #14
 80054bc:	617b      	str	r3, [r7, #20]
 80054be:	e051      	b.n	8005564 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80054c0:	68bb      	ldr	r3, [r7, #8]
 80054c2:	4a35      	ldr	r2, [pc, #212]	; (8005598 <USB_SetTurnaroundTime+0x118>)
 80054c4:	4293      	cmp	r3, r2
 80054c6:	d306      	bcc.n	80054d6 <USB_SetTurnaroundTime+0x56>
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	4a34      	ldr	r2, [pc, #208]	; (800559c <USB_SetTurnaroundTime+0x11c>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d202      	bcs.n	80054d6 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80054d0:	230d      	movs	r3, #13
 80054d2:	617b      	str	r3, [r7, #20]
 80054d4:	e046      	b.n	8005564 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	4a30      	ldr	r2, [pc, #192]	; (800559c <USB_SetTurnaroundTime+0x11c>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d306      	bcc.n	80054ec <USB_SetTurnaroundTime+0x6c>
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	4a2f      	ldr	r2, [pc, #188]	; (80055a0 <USB_SetTurnaroundTime+0x120>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d802      	bhi.n	80054ec <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80054e6:	230c      	movs	r3, #12
 80054e8:	617b      	str	r3, [r7, #20]
 80054ea:	e03b      	b.n	8005564 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	4a2c      	ldr	r2, [pc, #176]	; (80055a0 <USB_SetTurnaroundTime+0x120>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d906      	bls.n	8005502 <USB_SetTurnaroundTime+0x82>
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	4a2b      	ldr	r2, [pc, #172]	; (80055a4 <USB_SetTurnaroundTime+0x124>)
 80054f8:	4293      	cmp	r3, r2
 80054fa:	d802      	bhi.n	8005502 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80054fc:	230b      	movs	r3, #11
 80054fe:	617b      	str	r3, [r7, #20]
 8005500:	e030      	b.n	8005564 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	4a27      	ldr	r2, [pc, #156]	; (80055a4 <USB_SetTurnaroundTime+0x124>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d906      	bls.n	8005518 <USB_SetTurnaroundTime+0x98>
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	4a26      	ldr	r2, [pc, #152]	; (80055a8 <USB_SetTurnaroundTime+0x128>)
 800550e:	4293      	cmp	r3, r2
 8005510:	d802      	bhi.n	8005518 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005512:	230a      	movs	r3, #10
 8005514:	617b      	str	r3, [r7, #20]
 8005516:	e025      	b.n	8005564 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	4a23      	ldr	r2, [pc, #140]	; (80055a8 <USB_SetTurnaroundTime+0x128>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d906      	bls.n	800552e <USB_SetTurnaroundTime+0xae>
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	4a22      	ldr	r2, [pc, #136]	; (80055ac <USB_SetTurnaroundTime+0x12c>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d202      	bcs.n	800552e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005528:	2309      	movs	r3, #9
 800552a:	617b      	str	r3, [r7, #20]
 800552c:	e01a      	b.n	8005564 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	4a1e      	ldr	r2, [pc, #120]	; (80055ac <USB_SetTurnaroundTime+0x12c>)
 8005532:	4293      	cmp	r3, r2
 8005534:	d306      	bcc.n	8005544 <USB_SetTurnaroundTime+0xc4>
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	4a1d      	ldr	r2, [pc, #116]	; (80055b0 <USB_SetTurnaroundTime+0x130>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d802      	bhi.n	8005544 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800553e:	2308      	movs	r3, #8
 8005540:	617b      	str	r3, [r7, #20]
 8005542:	e00f      	b.n	8005564 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	4a1a      	ldr	r2, [pc, #104]	; (80055b0 <USB_SetTurnaroundTime+0x130>)
 8005548:	4293      	cmp	r3, r2
 800554a:	d906      	bls.n	800555a <USB_SetTurnaroundTime+0xda>
 800554c:	68bb      	ldr	r3, [r7, #8]
 800554e:	4a19      	ldr	r2, [pc, #100]	; (80055b4 <USB_SetTurnaroundTime+0x134>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d202      	bcs.n	800555a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005554:	2307      	movs	r3, #7
 8005556:	617b      	str	r3, [r7, #20]
 8005558:	e004      	b.n	8005564 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800555a:	2306      	movs	r3, #6
 800555c:	617b      	str	r3, [r7, #20]
 800555e:	e001      	b.n	8005564 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005560:	2309      	movs	r3, #9
 8005562:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	68da      	ldr	r2, [r3, #12]
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	029b      	lsls	r3, r3, #10
 8005578:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800557c:	431a      	orrs	r2, r3
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005582:	2300      	movs	r3, #0
}
 8005584:	4618      	mov	r0, r3
 8005586:	371c      	adds	r7, #28
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr
 8005590:	00d8acbf 	.word	0x00d8acbf
 8005594:	00e4e1c0 	.word	0x00e4e1c0
 8005598:	00f42400 	.word	0x00f42400
 800559c:	01067380 	.word	0x01067380
 80055a0:	011a499f 	.word	0x011a499f
 80055a4:	01312cff 	.word	0x01312cff
 80055a8:	014ca43f 	.word	0x014ca43f
 80055ac:	016e3600 	.word	0x016e3600
 80055b0:	01a6ab1f 	.word	0x01a6ab1f
 80055b4:	01e84800 	.word	0x01e84800

080055b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80055b8:	b480      	push	{r7}
 80055ba:	b083      	sub	sp, #12
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	f043 0201 	orr.w	r2, r3, #1
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	370c      	adds	r7, #12
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr

080055da <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80055da:	b480      	push	{r7}
 80055dc:	b083      	sub	sp, #12
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	689b      	ldr	r3, [r3, #8]
 80055e6:	f023 0201 	bic.w	r2, r3, #1
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80055ee:	2300      	movs	r3, #0
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	370c      	adds	r7, #12
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b082      	sub	sp, #8
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
 8005604:	460b      	mov	r3, r1
 8005606:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	68db      	ldr	r3, [r3, #12]
 800560c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005614:	78fb      	ldrb	r3, [r7, #3]
 8005616:	2b01      	cmp	r3, #1
 8005618:	d106      	bne.n	8005628 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	60da      	str	r2, [r3, #12]
 8005626:	e00b      	b.n	8005640 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005628:	78fb      	ldrb	r3, [r7, #3]
 800562a:	2b00      	cmp	r3, #0
 800562c:	d106      	bne.n	800563c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	68db      	ldr	r3, [r3, #12]
 8005632:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	60da      	str	r2, [r3, #12]
 800563a:	e001      	b.n	8005640 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	e003      	b.n	8005648 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8005640:	2032      	movs	r0, #50	; 0x32
 8005642:	f7fb f80d 	bl	8000660 <HAL_Delay>

  return HAL_OK;
 8005646:	2300      	movs	r3, #0
}
 8005648:	4618      	mov	r0, r3
 800564a:	3708      	adds	r7, #8
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005650:	b084      	sub	sp, #16
 8005652:	b580      	push	{r7, lr}
 8005654:	b086      	sub	sp, #24
 8005656:	af00      	add	r7, sp, #0
 8005658:	6078      	str	r0, [r7, #4]
 800565a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800565e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005662:	2300      	movs	r3, #0
 8005664:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800566a:	2300      	movs	r3, #0
 800566c:	613b      	str	r3, [r7, #16]
 800566e:	e009      	b.n	8005684 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	693b      	ldr	r3, [r7, #16]
 8005674:	3340      	adds	r3, #64	; 0x40
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	4413      	add	r3, r2
 800567a:	2200      	movs	r2, #0
 800567c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	3301      	adds	r3, #1
 8005682:	613b      	str	r3, [r7, #16]
 8005684:	693b      	ldr	r3, [r7, #16]
 8005686:	2b0e      	cmp	r3, #14
 8005688:	d9f2      	bls.n	8005670 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800568a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800568c:	2b00      	cmp	r3, #0
 800568e:	d11c      	bne.n	80056ca <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005696:	685b      	ldr	r3, [r3, #4]
 8005698:	68fa      	ldr	r2, [r7, #12]
 800569a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800569e:	f043 0302 	orr.w	r3, r3, #2
 80056a2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	601a      	str	r2, [r3, #0]
 80056c8:	e005      	b.n	80056d6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056ce:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80056dc:	461a      	mov	r2, r3
 80056de:	2300      	movs	r3, #0
 80056e0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056e8:	4619      	mov	r1, r3
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056f0:	461a      	mov	r2, r3
 80056f2:	680b      	ldr	r3, [r1, #0]
 80056f4:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80056f6:	2103      	movs	r1, #3
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f000 f93d 	bl	8005978 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80056fe:	2110      	movs	r1, #16
 8005700:	6878      	ldr	r0, [r7, #4]
 8005702:	f000 f8f1 	bl	80058e8 <USB_FlushTxFifo>
 8005706:	4603      	mov	r3, r0
 8005708:	2b00      	cmp	r3, #0
 800570a:	d001      	beq.n	8005710 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005710:	6878      	ldr	r0, [r7, #4]
 8005712:	f000 f90f 	bl	8005934 <USB_FlushRxFifo>
 8005716:	4603      	mov	r3, r0
 8005718:	2b00      	cmp	r3, #0
 800571a:	d001      	beq.n	8005720 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800571c:	2301      	movs	r3, #1
 800571e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005726:	461a      	mov	r2, r3
 8005728:	2300      	movs	r3, #0
 800572a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005732:	461a      	mov	r2, r3
 8005734:	2300      	movs	r3, #0
 8005736:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800573e:	461a      	mov	r2, r3
 8005740:	2300      	movs	r3, #0
 8005742:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005744:	2300      	movs	r3, #0
 8005746:	613b      	str	r3, [r7, #16]
 8005748:	e043      	b.n	80057d2 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	015a      	lsls	r2, r3, #5
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	4413      	add	r3, r2
 8005752:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800575c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005760:	d118      	bne.n	8005794 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d10a      	bne.n	800577e <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	015a      	lsls	r2, r3, #5
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	4413      	add	r3, r2
 8005770:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005774:	461a      	mov	r2, r3
 8005776:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800577a:	6013      	str	r3, [r2, #0]
 800577c:	e013      	b.n	80057a6 <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	015a      	lsls	r2, r3, #5
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	4413      	add	r3, r2
 8005786:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800578a:	461a      	mov	r2, r3
 800578c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005790:	6013      	str	r3, [r2, #0]
 8005792:	e008      	b.n	80057a6 <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005794:	693b      	ldr	r3, [r7, #16]
 8005796:	015a      	lsls	r2, r3, #5
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	4413      	add	r3, r2
 800579c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057a0:	461a      	mov	r2, r3
 80057a2:	2300      	movs	r3, #0
 80057a4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	015a      	lsls	r2, r3, #5
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	4413      	add	r3, r2
 80057ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057b2:	461a      	mov	r2, r3
 80057b4:	2300      	movs	r3, #0
 80057b6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	015a      	lsls	r2, r3, #5
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	4413      	add	r3, r2
 80057c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80057c4:	461a      	mov	r2, r3
 80057c6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80057ca:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	3301      	adds	r3, #1
 80057d0:	613b      	str	r3, [r7, #16]
 80057d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057d4:	693a      	ldr	r2, [r7, #16]
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d3b7      	bcc.n	800574a <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80057da:	2300      	movs	r3, #0
 80057dc:	613b      	str	r3, [r7, #16]
 80057de:	e043      	b.n	8005868 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	015a      	lsls	r2, r3, #5
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	4413      	add	r3, r2
 80057e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80057f2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80057f6:	d118      	bne.n	800582a <USB_DevInit+0x1da>
    {
      if (i == 0U)
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d10a      	bne.n	8005814 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	015a      	lsls	r2, r3, #5
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	4413      	add	r3, r2
 8005806:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800580a:	461a      	mov	r2, r3
 800580c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005810:	6013      	str	r3, [r2, #0]
 8005812:	e013      	b.n	800583c <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	015a      	lsls	r2, r3, #5
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	4413      	add	r3, r2
 800581c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005820:	461a      	mov	r2, r3
 8005822:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005826:	6013      	str	r3, [r2, #0]
 8005828:	e008      	b.n	800583c <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800582a:	693b      	ldr	r3, [r7, #16]
 800582c:	015a      	lsls	r2, r3, #5
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	4413      	add	r3, r2
 8005832:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005836:	461a      	mov	r2, r3
 8005838:	2300      	movs	r3, #0
 800583a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	015a      	lsls	r2, r3, #5
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	4413      	add	r3, r2
 8005844:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005848:	461a      	mov	r2, r3
 800584a:	2300      	movs	r3, #0
 800584c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	015a      	lsls	r2, r3, #5
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	4413      	add	r3, r2
 8005856:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800585a:	461a      	mov	r2, r3
 800585c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005860:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	3301      	adds	r3, #1
 8005866:	613b      	str	r3, [r7, #16]
 8005868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800586a:	693a      	ldr	r2, [r7, #16]
 800586c:	429a      	cmp	r2, r3
 800586e:	d3b7      	bcc.n	80057e0 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005876:	691b      	ldr	r3, [r3, #16]
 8005878:	68fa      	ldr	r2, [r7, #12]
 800587a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800587e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005882:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2200      	movs	r2, #0
 8005888:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8005890:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	699b      	ldr	r3, [r3, #24]
 8005896:	f043 0210 	orr.w	r2, r3, #16
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	699a      	ldr	r2, [r3, #24]
 80058a2:	4b10      	ldr	r3, [pc, #64]	; (80058e4 <USB_DevInit+0x294>)
 80058a4:	4313      	orrs	r3, r2
 80058a6:	687a      	ldr	r2, [r7, #4]
 80058a8:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80058aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d005      	beq.n	80058bc <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	f043 0208 	orr.w	r2, r3, #8
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80058bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058be:	2b01      	cmp	r3, #1
 80058c0:	d107      	bne.n	80058d2 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	699b      	ldr	r3, [r3, #24]
 80058c6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80058ca:	f043 0304 	orr.w	r3, r3, #4
 80058ce:	687a      	ldr	r2, [r7, #4]
 80058d0:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80058d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3718      	adds	r7, #24
 80058d8:	46bd      	mov	sp, r7
 80058da:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80058de:	b004      	add	sp, #16
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	803c3800 	.word	0x803c3800

080058e8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b085      	sub	sp, #20
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
 80058f0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80058f2:	2300      	movs	r3, #0
 80058f4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80058f6:	683b      	ldr	r3, [r7, #0]
 80058f8:	019b      	lsls	r3, r3, #6
 80058fa:	f043 0220 	orr.w	r2, r3, #32
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	3301      	adds	r3, #1
 8005906:	60fb      	str	r3, [r7, #12]
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	4a09      	ldr	r2, [pc, #36]	; (8005930 <USB_FlushTxFifo+0x48>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d901      	bls.n	8005914 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005910:	2303      	movs	r3, #3
 8005912:	e006      	b.n	8005922 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	691b      	ldr	r3, [r3, #16]
 8005918:	f003 0320 	and.w	r3, r3, #32
 800591c:	2b20      	cmp	r3, #32
 800591e:	d0f0      	beq.n	8005902 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	3714      	adds	r7, #20
 8005926:	46bd      	mov	sp, r7
 8005928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	00030d40 	.word	0x00030d40

08005934 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005934:	b480      	push	{r7}
 8005936:	b085      	sub	sp, #20
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800593c:	2300      	movs	r3, #0
 800593e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2210      	movs	r2, #16
 8005944:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	3301      	adds	r3, #1
 800594a:	60fb      	str	r3, [r7, #12]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	4a09      	ldr	r2, [pc, #36]	; (8005974 <USB_FlushRxFifo+0x40>)
 8005950:	4293      	cmp	r3, r2
 8005952:	d901      	bls.n	8005958 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8005954:	2303      	movs	r3, #3
 8005956:	e006      	b.n	8005966 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	691b      	ldr	r3, [r3, #16]
 800595c:	f003 0310 	and.w	r3, r3, #16
 8005960:	2b10      	cmp	r3, #16
 8005962:	d0f0      	beq.n	8005946 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005964:	2300      	movs	r3, #0
}
 8005966:	4618      	mov	r0, r3
 8005968:	3714      	adds	r7, #20
 800596a:	46bd      	mov	sp, r7
 800596c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005970:	4770      	bx	lr
 8005972:	bf00      	nop
 8005974:	00030d40 	.word	0x00030d40

08005978 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005978:	b480      	push	{r7}
 800597a:	b085      	sub	sp, #20
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
 8005980:	460b      	mov	r3, r1
 8005982:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800598e:	681a      	ldr	r2, [r3, #0]
 8005990:	78fb      	ldrb	r3, [r7, #3]
 8005992:	68f9      	ldr	r1, [r7, #12]
 8005994:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005998:	4313      	orrs	r3, r2
 800599a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3714      	adds	r7, #20
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr

080059aa <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80059aa:	b480      	push	{r7}
 80059ac:	b087      	sub	sp, #28
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80059b6:	693b      	ldr	r3, [r7, #16]
 80059b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	f003 0306 	and.w	r3, r3, #6
 80059c2:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2b02      	cmp	r3, #2
 80059c8:	d002      	beq.n	80059d0 <USB_GetDevSpeed+0x26>
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2b06      	cmp	r3, #6
 80059ce:	d102      	bne.n	80059d6 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80059d0:	2302      	movs	r3, #2
 80059d2:	75fb      	strb	r3, [r7, #23]
 80059d4:	e001      	b.n	80059da <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 80059d6:	230f      	movs	r3, #15
 80059d8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80059da:	7dfb      	ldrb	r3, [r7, #23]
}
 80059dc:	4618      	mov	r0, r3
 80059de:	371c      	adds	r7, #28
 80059e0:	46bd      	mov	sp, r7
 80059e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e6:	4770      	bx	lr

080059e8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80059e8:	b480      	push	{r7}
 80059ea:	b085      	sub	sp, #20
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
 80059f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	781b      	ldrb	r3, [r3, #0]
 80059fa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80059fc:	683b      	ldr	r3, [r7, #0]
 80059fe:	785b      	ldrb	r3, [r3, #1]
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	d13a      	bne.n	8005a7a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a0a:	69da      	ldr	r2, [r3, #28]
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	781b      	ldrb	r3, [r3, #0]
 8005a10:	f003 030f 	and.w	r3, r3, #15
 8005a14:	2101      	movs	r1, #1
 8005a16:	fa01 f303 	lsl.w	r3, r1, r3
 8005a1a:	b29b      	uxth	r3, r3
 8005a1c:	68f9      	ldr	r1, [r7, #12]
 8005a1e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a22:	4313      	orrs	r3, r2
 8005a24:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	015a      	lsls	r2, r3, #5
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	4413      	add	r3, r2
 8005a2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d155      	bne.n	8005ae8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	015a      	lsls	r2, r3, #5
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	4413      	add	r3, r2
 8005a44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a48:	681a      	ldr	r2, [r3, #0]
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	78db      	ldrb	r3, [r3, #3]
 8005a56:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005a58:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	059b      	lsls	r3, r3, #22
 8005a5e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005a60:	4313      	orrs	r3, r2
 8005a62:	68ba      	ldr	r2, [r7, #8]
 8005a64:	0151      	lsls	r1, r2, #5
 8005a66:	68fa      	ldr	r2, [r7, #12]
 8005a68:	440a      	add	r2, r1
 8005a6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005a6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a76:	6013      	str	r3, [r2, #0]
 8005a78:	e036      	b.n	8005ae8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a80:	69da      	ldr	r2, [r3, #28]
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	781b      	ldrb	r3, [r3, #0]
 8005a86:	f003 030f 	and.w	r3, r3, #15
 8005a8a:	2101      	movs	r1, #1
 8005a8c:	fa01 f303 	lsl.w	r3, r1, r3
 8005a90:	041b      	lsls	r3, r3, #16
 8005a92:	68f9      	ldr	r1, [r7, #12]
 8005a94:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	015a      	lsls	r2, r3, #5
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	4413      	add	r3, r2
 8005aa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d11a      	bne.n	8005ae8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005ab2:	68bb      	ldr	r3, [r7, #8]
 8005ab4:	015a      	lsls	r2, r3, #5
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	4413      	add	r3, r2
 8005aba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	683b      	ldr	r3, [r7, #0]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	78db      	ldrb	r3, [r3, #3]
 8005acc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8005ace:	430b      	orrs	r3, r1
 8005ad0:	4313      	orrs	r3, r2
 8005ad2:	68ba      	ldr	r2, [r7, #8]
 8005ad4:	0151      	lsls	r1, r2, #5
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	440a      	add	r2, r1
 8005ada:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005ade:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ae2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ae6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005ae8:	2300      	movs	r3, #0
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	3714      	adds	r7, #20
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr
	...

08005af8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b085      	sub	sp, #20
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	781b      	ldrb	r3, [r3, #0]
 8005b0a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	785b      	ldrb	r3, [r3, #1]
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d161      	bne.n	8005bd8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	015a      	lsls	r2, r3, #5
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	4413      	add	r3, r2
 8005b1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005b26:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005b2a:	d11f      	bne.n	8005b6c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	015a      	lsls	r2, r3, #5
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	4413      	add	r3, r2
 8005b34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68ba      	ldr	r2, [r7, #8]
 8005b3c:	0151      	lsls	r1, r2, #5
 8005b3e:	68fa      	ldr	r2, [r7, #12]
 8005b40:	440a      	add	r2, r1
 8005b42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b46:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005b4a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	015a      	lsls	r2, r3, #5
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	4413      	add	r3, r2
 8005b54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	68ba      	ldr	r2, [r7, #8]
 8005b5c:	0151      	lsls	r1, r2, #5
 8005b5e:	68fa      	ldr	r2, [r7, #12]
 8005b60:	440a      	add	r2, r1
 8005b62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005b66:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005b6a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b72:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005b74:	683b      	ldr	r3, [r7, #0]
 8005b76:	781b      	ldrb	r3, [r3, #0]
 8005b78:	f003 030f 	and.w	r3, r3, #15
 8005b7c:	2101      	movs	r1, #1
 8005b7e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	43db      	mvns	r3, r3
 8005b86:	68f9      	ldr	r1, [r7, #12]
 8005b88:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005b8c:	4013      	ands	r3, r2
 8005b8e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b96:	69da      	ldr	r2, [r3, #28]
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	781b      	ldrb	r3, [r3, #0]
 8005b9c:	f003 030f 	and.w	r3, r3, #15
 8005ba0:	2101      	movs	r1, #1
 8005ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba6:	b29b      	uxth	r3, r3
 8005ba8:	43db      	mvns	r3, r3
 8005baa:	68f9      	ldr	r1, [r7, #12]
 8005bac:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005bb0:	4013      	ands	r3, r2
 8005bb2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8005bb4:	68bb      	ldr	r3, [r7, #8]
 8005bb6:	015a      	lsls	r2, r3, #5
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	4413      	add	r3, r2
 8005bbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bc0:	681a      	ldr	r2, [r3, #0]
 8005bc2:	68bb      	ldr	r3, [r7, #8]
 8005bc4:	0159      	lsls	r1, r3, #5
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	440b      	add	r3, r1
 8005bca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005bce:	4619      	mov	r1, r3
 8005bd0:	4b35      	ldr	r3, [pc, #212]	; (8005ca8 <USB_DeactivateEndpoint+0x1b0>)
 8005bd2:	4013      	ands	r3, r2
 8005bd4:	600b      	str	r3, [r1, #0]
 8005bd6:	e060      	b.n	8005c9a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005bd8:	68bb      	ldr	r3, [r7, #8]
 8005bda:	015a      	lsls	r2, r3, #5
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	4413      	add	r3, r2
 8005be0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005bea:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005bee:	d11f      	bne.n	8005c30 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	015a      	lsls	r2, r3, #5
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	4413      	add	r3, r2
 8005bf8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	68ba      	ldr	r2, [r7, #8]
 8005c00:	0151      	lsls	r1, r2, #5
 8005c02:	68fa      	ldr	r2, [r7, #12]
 8005c04:	440a      	add	r2, r1
 8005c06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c0a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005c0e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	015a      	lsls	r2, r3, #5
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	4413      	add	r3, r2
 8005c18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	68ba      	ldr	r2, [r7, #8]
 8005c20:	0151      	lsls	r1, r2, #5
 8005c22:	68fa      	ldr	r2, [r7, #12]
 8005c24:	440a      	add	r2, r1
 8005c26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005c2a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005c2e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	781b      	ldrb	r3, [r3, #0]
 8005c3c:	f003 030f 	and.w	r3, r3, #15
 8005c40:	2101      	movs	r1, #1
 8005c42:	fa01 f303 	lsl.w	r3, r1, r3
 8005c46:	041b      	lsls	r3, r3, #16
 8005c48:	43db      	mvns	r3, r3
 8005c4a:	68f9      	ldr	r1, [r7, #12]
 8005c4c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c50:	4013      	ands	r3, r2
 8005c52:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005c5a:	69da      	ldr	r2, [r3, #28]
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	f003 030f 	and.w	r3, r3, #15
 8005c64:	2101      	movs	r1, #1
 8005c66:	fa01 f303 	lsl.w	r3, r1, r3
 8005c6a:	041b      	lsls	r3, r3, #16
 8005c6c:	43db      	mvns	r3, r3
 8005c6e:	68f9      	ldr	r1, [r7, #12]
 8005c70:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005c74:	4013      	ands	r3, r2
 8005c76:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	015a      	lsls	r2, r3, #5
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	4413      	add	r3, r2
 8005c80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c84:	681a      	ldr	r2, [r3, #0]
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	0159      	lsls	r1, r3, #5
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	440b      	add	r3, r1
 8005c8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005c92:	4619      	mov	r1, r3
 8005c94:	4b05      	ldr	r3, [pc, #20]	; (8005cac <USB_DeactivateEndpoint+0x1b4>)
 8005c96:	4013      	ands	r3, r2
 8005c98:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8005c9a:	2300      	movs	r3, #0
}
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	3714      	adds	r7, #20
 8005ca0:	46bd      	mov	sp, r7
 8005ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca6:	4770      	bx	lr
 8005ca8:	ec337800 	.word	0xec337800
 8005cac:	eff37800 	.word	0xeff37800

08005cb0 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b086      	sub	sp, #24
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
 8005cb8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8005cbe:	683b      	ldr	r3, [r7, #0]
 8005cc0:	781b      	ldrb	r3, [r3, #0]
 8005cc2:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	785b      	ldrb	r3, [r3, #1]
 8005cc8:	2b01      	cmp	r3, #1
 8005cca:	f040 810a 	bne.w	8005ee2 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8005cce:	683b      	ldr	r3, [r7, #0]
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d132      	bne.n	8005d3c <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	015a      	lsls	r2, r3, #5
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	4413      	add	r3, r2
 8005cde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	693a      	ldr	r2, [r7, #16]
 8005ce6:	0151      	lsls	r1, r2, #5
 8005ce8:	697a      	ldr	r2, [r7, #20]
 8005cea:	440a      	add	r2, r1
 8005cec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005cf0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005cf4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005cf8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	015a      	lsls	r2, r3, #5
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	4413      	add	r3, r2
 8005d02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d06:	691b      	ldr	r3, [r3, #16]
 8005d08:	693a      	ldr	r2, [r7, #16]
 8005d0a:	0151      	lsls	r1, r2, #5
 8005d0c:	697a      	ldr	r2, [r7, #20]
 8005d0e:	440a      	add	r2, r1
 8005d10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d14:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005d18:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	015a      	lsls	r2, r3, #5
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	4413      	add	r3, r2
 8005d22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d26:	691b      	ldr	r3, [r3, #16]
 8005d28:	693a      	ldr	r2, [r7, #16]
 8005d2a:	0151      	lsls	r1, r2, #5
 8005d2c:	697a      	ldr	r2, [r7, #20]
 8005d2e:	440a      	add	r2, r1
 8005d30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d34:	0cdb      	lsrs	r3, r3, #19
 8005d36:	04db      	lsls	r3, r3, #19
 8005d38:	6113      	str	r3, [r2, #16]
 8005d3a:	e074      	b.n	8005e26 <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	015a      	lsls	r2, r3, #5
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	4413      	add	r3, r2
 8005d44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	693a      	ldr	r2, [r7, #16]
 8005d4c:	0151      	lsls	r1, r2, #5
 8005d4e:	697a      	ldr	r2, [r7, #20]
 8005d50:	440a      	add	r2, r1
 8005d52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d56:	0cdb      	lsrs	r3, r3, #19
 8005d58:	04db      	lsls	r3, r3, #19
 8005d5a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	015a      	lsls	r2, r3, #5
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	4413      	add	r3, r2
 8005d64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	693a      	ldr	r2, [r7, #16]
 8005d6c:	0151      	lsls	r1, r2, #5
 8005d6e:	697a      	ldr	r2, [r7, #20]
 8005d70:	440a      	add	r2, r1
 8005d72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005d76:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005d7a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005d7e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	015a      	lsls	r2, r3, #5
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	4413      	add	r3, r2
 8005d88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005d8c:	691a      	ldr	r2, [r3, #16]
 8005d8e:	683b      	ldr	r3, [r7, #0]
 8005d90:	6959      	ldr	r1, [r3, #20]
 8005d92:	683b      	ldr	r3, [r7, #0]
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	440b      	add	r3, r1
 8005d98:	1e59      	subs	r1, r3, #1
 8005d9a:	683b      	ldr	r3, [r7, #0]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005da2:	04d9      	lsls	r1, r3, #19
 8005da4:	4baf      	ldr	r3, [pc, #700]	; (8006064 <USB_EPStartXfer+0x3b4>)
 8005da6:	400b      	ands	r3, r1
 8005da8:	6939      	ldr	r1, [r7, #16]
 8005daa:	0148      	lsls	r0, r1, #5
 8005dac:	6979      	ldr	r1, [r7, #20]
 8005dae:	4401      	add	r1, r0
 8005db0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005db4:	4313      	orrs	r3, r2
 8005db6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	015a      	lsls	r2, r3, #5
 8005dbc:	697b      	ldr	r3, [r7, #20]
 8005dbe:	4413      	add	r3, r2
 8005dc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005dc4:	691a      	ldr	r2, [r3, #16]
 8005dc6:	683b      	ldr	r3, [r7, #0]
 8005dc8:	695b      	ldr	r3, [r3, #20]
 8005dca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005dce:	6939      	ldr	r1, [r7, #16]
 8005dd0:	0148      	lsls	r0, r1, #5
 8005dd2:	6979      	ldr	r1, [r7, #20]
 8005dd4:	4401      	add	r1, r0
 8005dd6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8005dda:	4313      	orrs	r3, r2
 8005ddc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	78db      	ldrb	r3, [r3, #3]
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	d11f      	bne.n	8005e26 <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	015a      	lsls	r2, r3, #5
 8005dea:	697b      	ldr	r3, [r7, #20]
 8005dec:	4413      	add	r3, r2
 8005dee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005df2:	691b      	ldr	r3, [r3, #16]
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	0151      	lsls	r1, r2, #5
 8005df8:	697a      	ldr	r2, [r7, #20]
 8005dfa:	440a      	add	r2, r1
 8005dfc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e00:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8005e04:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	015a      	lsls	r2, r3, #5
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e12:	691b      	ldr	r3, [r3, #16]
 8005e14:	693a      	ldr	r2, [r7, #16]
 8005e16:	0151      	lsls	r1, r2, #5
 8005e18:	697a      	ldr	r2, [r7, #20]
 8005e1a:	440a      	add	r2, r1
 8005e1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e20:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005e24:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	015a      	lsls	r2, r3, #5
 8005e2a:	697b      	ldr	r3, [r7, #20]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	693a      	ldr	r2, [r7, #16]
 8005e36:	0151      	lsls	r1, r2, #5
 8005e38:	697a      	ldr	r2, [r7, #20]
 8005e3a:	440a      	add	r2, r1
 8005e3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005e40:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8005e44:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8005e46:	683b      	ldr	r3, [r7, #0]
 8005e48:	78db      	ldrb	r3, [r3, #3]
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d015      	beq.n	8005e7a <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	695b      	ldr	r3, [r3, #20]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	f000 8100 	beq.w	8006058 <USB_EPStartXfer+0x3a8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e5e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	781b      	ldrb	r3, [r3, #0]
 8005e64:	f003 030f 	and.w	r3, r3, #15
 8005e68:	2101      	movs	r1, #1
 8005e6a:	fa01 f303 	lsl.w	r3, r1, r3
 8005e6e:	6979      	ldr	r1, [r7, #20]
 8005e70:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8005e74:	4313      	orrs	r3, r2
 8005e76:	634b      	str	r3, [r1, #52]	; 0x34
 8005e78:	e0ee      	b.n	8006058 <USB_EPStartXfer+0x3a8>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005e7a:	697b      	ldr	r3, [r7, #20]
 8005e7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d110      	bne.n	8005eac <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	015a      	lsls	r2, r3, #5
 8005e8e:	697b      	ldr	r3, [r7, #20]
 8005e90:	4413      	add	r3, r2
 8005e92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	0151      	lsls	r1, r2, #5
 8005e9c:	697a      	ldr	r2, [r7, #20]
 8005e9e:	440a      	add	r2, r1
 8005ea0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ea4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005ea8:	6013      	str	r3, [r2, #0]
 8005eaa:	e00f      	b.n	8005ecc <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	015a      	lsls	r2, r3, #5
 8005eb0:	697b      	ldr	r3, [r7, #20]
 8005eb2:	4413      	add	r3, r2
 8005eb4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	693a      	ldr	r2, [r7, #16]
 8005ebc:	0151      	lsls	r1, r2, #5
 8005ebe:	697a      	ldr	r2, [r7, #20]
 8005ec0:	440a      	add	r2, r1
 8005ec2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ec6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005eca:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	68d9      	ldr	r1, [r3, #12]
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	781a      	ldrb	r2, [r3, #0]
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	695b      	ldr	r3, [r3, #20]
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f000 f9e2 	bl	80062a4 <USB_WritePacket>
 8005ee0:	e0ba      	b.n	8006058 <USB_EPStartXfer+0x3a8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005ee2:	693b      	ldr	r3, [r7, #16]
 8005ee4:	015a      	lsls	r2, r3, #5
 8005ee6:	697b      	ldr	r3, [r7, #20]
 8005ee8:	4413      	add	r3, r2
 8005eea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005eee:	691b      	ldr	r3, [r3, #16]
 8005ef0:	693a      	ldr	r2, [r7, #16]
 8005ef2:	0151      	lsls	r1, r2, #5
 8005ef4:	697a      	ldr	r2, [r7, #20]
 8005ef6:	440a      	add	r2, r1
 8005ef8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005efc:	0cdb      	lsrs	r3, r3, #19
 8005efe:	04db      	lsls	r3, r3, #19
 8005f00:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	015a      	lsls	r2, r3, #5
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	4413      	add	r3, r2
 8005f0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f0e:	691b      	ldr	r3, [r3, #16]
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	0151      	lsls	r1, r2, #5
 8005f14:	697a      	ldr	r2, [r7, #20]
 8005f16:	440a      	add	r2, r1
 8005f18:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f1c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8005f20:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8005f24:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	695b      	ldr	r3, [r3, #20]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d123      	bne.n	8005f76 <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	015a      	lsls	r2, r3, #5
 8005f32:	697b      	ldr	r3, [r7, #20]
 8005f34:	4413      	add	r3, r2
 8005f36:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f3a:	691a      	ldr	r2, [r3, #16]
 8005f3c:	683b      	ldr	r3, [r7, #0]
 8005f3e:	689b      	ldr	r3, [r3, #8]
 8005f40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f44:	6939      	ldr	r1, [r7, #16]
 8005f46:	0148      	lsls	r0, r1, #5
 8005f48:	6979      	ldr	r1, [r7, #20]
 8005f4a:	4401      	add	r1, r0
 8005f4c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005f50:	4313      	orrs	r3, r2
 8005f52:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	015a      	lsls	r2, r3, #5
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	4413      	add	r3, r2
 8005f5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f60:	691b      	ldr	r3, [r3, #16]
 8005f62:	693a      	ldr	r2, [r7, #16]
 8005f64:	0151      	lsls	r1, r2, #5
 8005f66:	697a      	ldr	r2, [r7, #20]
 8005f68:	440a      	add	r2, r1
 8005f6a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005f6e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8005f72:	6113      	str	r3, [r2, #16]
 8005f74:	e033      	b.n	8005fde <USB_EPStartXfer+0x32e>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005f76:	683b      	ldr	r3, [r7, #0]
 8005f78:	695a      	ldr	r2, [r3, #20]
 8005f7a:	683b      	ldr	r3, [r7, #0]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	4413      	add	r3, r2
 8005f80:	1e5a      	subs	r2, r3, #1
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	689b      	ldr	r3, [r3, #8]
 8005f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f8a:	81fb      	strh	r3, [r7, #14]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	015a      	lsls	r2, r3, #5
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	4413      	add	r3, r2
 8005f94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005f98:	691a      	ldr	r2, [r3, #16]
 8005f9a:	89fb      	ldrh	r3, [r7, #14]
 8005f9c:	04d9      	lsls	r1, r3, #19
 8005f9e:	4b31      	ldr	r3, [pc, #196]	; (8006064 <USB_EPStartXfer+0x3b4>)
 8005fa0:	400b      	ands	r3, r1
 8005fa2:	6939      	ldr	r1, [r7, #16]
 8005fa4:	0148      	lsls	r0, r1, #5
 8005fa6:	6979      	ldr	r1, [r7, #20]
 8005fa8:	4401      	add	r1, r0
 8005faa:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8005fb2:	693b      	ldr	r3, [r7, #16]
 8005fb4:	015a      	lsls	r2, r3, #5
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	4413      	add	r3, r2
 8005fba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005fbe:	691a      	ldr	r2, [r3, #16]
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	689b      	ldr	r3, [r3, #8]
 8005fc4:	89f9      	ldrh	r1, [r7, #14]
 8005fc6:	fb01 f303 	mul.w	r3, r1, r3
 8005fca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fce:	6939      	ldr	r1, [r7, #16]
 8005fd0:	0148      	lsls	r0, r1, #5
 8005fd2:	6979      	ldr	r1, [r7, #20]
 8005fd4:	4401      	add	r1, r0
 8005fd6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	78db      	ldrb	r3, [r3, #3]
 8005fe2:	2b01      	cmp	r3, #1
 8005fe4:	d128      	bne.n	8006038 <USB_EPStartXfer+0x388>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005fec:	689b      	ldr	r3, [r3, #8]
 8005fee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d110      	bne.n	8006018 <USB_EPStartXfer+0x368>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	015a      	lsls	r2, r3, #5
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	4413      	add	r3, r2
 8005ffe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	693a      	ldr	r2, [r7, #16]
 8006006:	0151      	lsls	r1, r2, #5
 8006008:	697a      	ldr	r2, [r7, #20]
 800600a:	440a      	add	r2, r1
 800600c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006010:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006014:	6013      	str	r3, [r2, #0]
 8006016:	e00f      	b.n	8006038 <USB_EPStartXfer+0x388>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	015a      	lsls	r2, r3, #5
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	4413      	add	r3, r2
 8006020:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	693a      	ldr	r2, [r7, #16]
 8006028:	0151      	lsls	r1, r2, #5
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	440a      	add	r2, r1
 800602e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006032:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006036:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006038:	693b      	ldr	r3, [r7, #16]
 800603a:	015a      	lsls	r2, r3, #5
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	4413      	add	r3, r2
 8006040:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	693a      	ldr	r2, [r7, #16]
 8006048:	0151      	lsls	r1, r2, #5
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	440a      	add	r2, r1
 800604e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006052:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006056:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3718      	adds	r7, #24
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}
 8006062:	bf00      	nop
 8006064:	1ff80000 	.word	0x1ff80000

08006068 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006068:	b480      	push	{r7}
 800606a:	b085      	sub	sp, #20
 800606c:	af00      	add	r7, sp, #0
 800606e:	6078      	str	r0, [r7, #4]
 8006070:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	781b      	ldrb	r3, [r3, #0]
 800607a:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800607c:	683b      	ldr	r3, [r7, #0]
 800607e:	785b      	ldrb	r3, [r3, #1]
 8006080:	2b01      	cmp	r3, #1
 8006082:	f040 80ab 	bne.w	80061dc <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006086:	683b      	ldr	r3, [r7, #0]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d132      	bne.n	80060f4 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800608e:	68bb      	ldr	r3, [r7, #8]
 8006090:	015a      	lsls	r2, r3, #5
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	4413      	add	r3, r2
 8006096:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800609a:	691b      	ldr	r3, [r3, #16]
 800609c:	68ba      	ldr	r2, [r7, #8]
 800609e:	0151      	lsls	r1, r2, #5
 80060a0:	68fa      	ldr	r2, [r7, #12]
 80060a2:	440a      	add	r2, r1
 80060a4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060a8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80060ac:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80060b0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	015a      	lsls	r2, r3, #5
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	4413      	add	r3, r2
 80060ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060be:	691b      	ldr	r3, [r3, #16]
 80060c0:	68ba      	ldr	r2, [r7, #8]
 80060c2:	0151      	lsls	r1, r2, #5
 80060c4:	68fa      	ldr	r2, [r7, #12]
 80060c6:	440a      	add	r2, r1
 80060c8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060cc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80060d0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	015a      	lsls	r2, r3, #5
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	4413      	add	r3, r2
 80060da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80060de:	691b      	ldr	r3, [r3, #16]
 80060e0:	68ba      	ldr	r2, [r7, #8]
 80060e2:	0151      	lsls	r1, r2, #5
 80060e4:	68fa      	ldr	r2, [r7, #12]
 80060e6:	440a      	add	r2, r1
 80060e8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80060ec:	0cdb      	lsrs	r3, r3, #19
 80060ee:	04db      	lsls	r3, r3, #19
 80060f0:	6113      	str	r3, [r2, #16]
 80060f2:	e04e      	b.n	8006192 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80060f4:	68bb      	ldr	r3, [r7, #8]
 80060f6:	015a      	lsls	r2, r3, #5
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	4413      	add	r3, r2
 80060fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006100:	691b      	ldr	r3, [r3, #16]
 8006102:	68ba      	ldr	r2, [r7, #8]
 8006104:	0151      	lsls	r1, r2, #5
 8006106:	68fa      	ldr	r2, [r7, #12]
 8006108:	440a      	add	r2, r1
 800610a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800610e:	0cdb      	lsrs	r3, r3, #19
 8006110:	04db      	lsls	r3, r3, #19
 8006112:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006114:	68bb      	ldr	r3, [r7, #8]
 8006116:	015a      	lsls	r2, r3, #5
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	4413      	add	r3, r2
 800611c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006120:	691b      	ldr	r3, [r3, #16]
 8006122:	68ba      	ldr	r2, [r7, #8]
 8006124:	0151      	lsls	r1, r2, #5
 8006126:	68fa      	ldr	r2, [r7, #12]
 8006128:	440a      	add	r2, r1
 800612a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800612e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006132:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006136:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	695a      	ldr	r2, [r3, #20]
 800613c:	683b      	ldr	r3, [r7, #0]
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	429a      	cmp	r2, r3
 8006142:	d903      	bls.n	800614c <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	689a      	ldr	r2, [r3, #8]
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	015a      	lsls	r2, r3, #5
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	4413      	add	r3, r2
 8006154:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006158:	691b      	ldr	r3, [r3, #16]
 800615a:	68ba      	ldr	r2, [r7, #8]
 800615c:	0151      	lsls	r1, r2, #5
 800615e:	68fa      	ldr	r2, [r7, #12]
 8006160:	440a      	add	r2, r1
 8006162:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006166:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800616a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800616c:	68bb      	ldr	r3, [r7, #8]
 800616e:	015a      	lsls	r2, r3, #5
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	4413      	add	r3, r2
 8006174:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006178:	691a      	ldr	r2, [r3, #16]
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	695b      	ldr	r3, [r3, #20]
 800617e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006182:	68b9      	ldr	r1, [r7, #8]
 8006184:	0148      	lsls	r0, r1, #5
 8006186:	68f9      	ldr	r1, [r7, #12]
 8006188:	4401      	add	r1, r0
 800618a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800618e:	4313      	orrs	r3, r2
 8006190:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8006192:	68bb      	ldr	r3, [r7, #8]
 8006194:	015a      	lsls	r2, r3, #5
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	4413      	add	r3, r2
 800619a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	68ba      	ldr	r2, [r7, #8]
 80061a2:	0151      	lsls	r1, r2, #5
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	440a      	add	r2, r1
 80061a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80061ac:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80061b0:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	695b      	ldr	r3, [r3, #20]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d06d      	beq.n	8006296 <USB_EP0StartXfer+0x22e>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80061c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80061c2:	683b      	ldr	r3, [r7, #0]
 80061c4:	781b      	ldrb	r3, [r3, #0]
 80061c6:	f003 030f 	and.w	r3, r3, #15
 80061ca:	2101      	movs	r1, #1
 80061cc:	fa01 f303 	lsl.w	r3, r1, r3
 80061d0:	68f9      	ldr	r1, [r7, #12]
 80061d2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80061d6:	4313      	orrs	r3, r2
 80061d8:	634b      	str	r3, [r1, #52]	; 0x34
 80061da:	e05c      	b.n	8006296 <USB_EP0StartXfer+0x22e>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	015a      	lsls	r2, r3, #5
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	4413      	add	r3, r2
 80061e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80061e8:	691b      	ldr	r3, [r3, #16]
 80061ea:	68ba      	ldr	r2, [r7, #8]
 80061ec:	0151      	lsls	r1, r2, #5
 80061ee:	68fa      	ldr	r2, [r7, #12]
 80061f0:	440a      	add	r2, r1
 80061f2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80061f6:	0cdb      	lsrs	r3, r3, #19
 80061f8:	04db      	lsls	r3, r3, #19
 80061fa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	015a      	lsls	r2, r3, #5
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	4413      	add	r3, r2
 8006204:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006208:	691b      	ldr	r3, [r3, #16]
 800620a:	68ba      	ldr	r2, [r7, #8]
 800620c:	0151      	lsls	r1, r2, #5
 800620e:	68fa      	ldr	r2, [r7, #12]
 8006210:	440a      	add	r2, r1
 8006212:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006216:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800621a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800621e:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	695b      	ldr	r3, [r3, #20]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d003      	beq.n	8006230 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	689a      	ldr	r2, [r3, #8]
 800622c:	683b      	ldr	r3, [r7, #0]
 800622e:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	015a      	lsls	r2, r3, #5
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	4413      	add	r3, r2
 8006238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800623c:	691b      	ldr	r3, [r3, #16]
 800623e:	68ba      	ldr	r2, [r7, #8]
 8006240:	0151      	lsls	r1, r2, #5
 8006242:	68fa      	ldr	r2, [r7, #12]
 8006244:	440a      	add	r2, r1
 8006246:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800624a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800624e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	015a      	lsls	r2, r3, #5
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	4413      	add	r3, r2
 8006258:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800625c:	691a      	ldr	r2, [r3, #16]
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006266:	68b9      	ldr	r1, [r7, #8]
 8006268:	0148      	lsls	r0, r1, #5
 800626a:	68f9      	ldr	r1, [r7, #12]
 800626c:	4401      	add	r1, r0
 800626e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8006272:	4313      	orrs	r3, r2
 8006274:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	015a      	lsls	r2, r3, #5
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	4413      	add	r3, r2
 800627e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68ba      	ldr	r2, [r7, #8]
 8006286:	0151      	lsls	r1, r2, #5
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	440a      	add	r2, r1
 800628c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006290:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8006294:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006296:	2300      	movs	r3, #0
}
 8006298:	4618      	mov	r0, r3
 800629a:	3714      	adds	r7, #20
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 80062a4:	b480      	push	{r7}
 80062a6:	b089      	sub	sp, #36	; 0x24
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	60f8      	str	r0, [r7, #12]
 80062ac:	60b9      	str	r1, [r7, #8]
 80062ae:	4611      	mov	r1, r2
 80062b0:	461a      	mov	r2, r3
 80062b2:	460b      	mov	r3, r1
 80062b4:	71fb      	strb	r3, [r7, #7]
 80062b6:	4613      	mov	r3, r2
 80062b8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 80062c2:	88bb      	ldrh	r3, [r7, #4]
 80062c4:	3303      	adds	r3, #3
 80062c6:	089b      	lsrs	r3, r3, #2
 80062c8:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 80062ca:	2300      	movs	r3, #0
 80062cc:	61bb      	str	r3, [r7, #24]
 80062ce:	e00f      	b.n	80062f0 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80062d0:	79fb      	ldrb	r3, [r7, #7]
 80062d2:	031a      	lsls	r2, r3, #12
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	4413      	add	r3, r2
 80062d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80062dc:	461a      	mov	r2, r3
 80062de:	69fb      	ldr	r3, [r7, #28]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	6013      	str	r3, [r2, #0]
    pSrc++;
 80062e4:	69fb      	ldr	r3, [r7, #28]
 80062e6:	3304      	adds	r3, #4
 80062e8:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	3301      	adds	r3, #1
 80062ee:	61bb      	str	r3, [r7, #24]
 80062f0:	69ba      	ldr	r2, [r7, #24]
 80062f2:	693b      	ldr	r3, [r7, #16]
 80062f4:	429a      	cmp	r2, r3
 80062f6:	d3eb      	bcc.n	80062d0 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 80062f8:	2300      	movs	r3, #0
}
 80062fa:	4618      	mov	r0, r3
 80062fc:	3724      	adds	r7, #36	; 0x24
 80062fe:	46bd      	mov	sp, r7
 8006300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006304:	4770      	bx	lr

08006306 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006306:	b480      	push	{r7}
 8006308:	b089      	sub	sp, #36	; 0x24
 800630a:	af00      	add	r7, sp, #0
 800630c:	60f8      	str	r0, [r7, #12]
 800630e:	60b9      	str	r1, [r7, #8]
 8006310:	4613      	mov	r3, r2
 8006312:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800631c:	88fb      	ldrh	r3, [r7, #6]
 800631e:	3303      	adds	r3, #3
 8006320:	089b      	lsrs	r3, r3, #2
 8006322:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8006324:	2300      	movs	r3, #0
 8006326:	61bb      	str	r3, [r7, #24]
 8006328:	e00b      	b.n	8006342 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800632a:	697b      	ldr	r3, [r7, #20]
 800632c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	601a      	str	r2, [r3, #0]
    pDest++;
 8006336:	69fb      	ldr	r3, [r7, #28]
 8006338:	3304      	adds	r3, #4
 800633a:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800633c:	69bb      	ldr	r3, [r7, #24]
 800633e:	3301      	adds	r3, #1
 8006340:	61bb      	str	r3, [r7, #24]
 8006342:	69ba      	ldr	r2, [r7, #24]
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	429a      	cmp	r2, r3
 8006348:	d3ef      	bcc.n	800632a <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800634a:	69fb      	ldr	r3, [r7, #28]
}
 800634c:	4618      	mov	r0, r3
 800634e:	3724      	adds	r7, #36	; 0x24
 8006350:	46bd      	mov	sp, r7
 8006352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006356:	4770      	bx	lr

08006358 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006358:	b480      	push	{r7}
 800635a:	b085      	sub	sp, #20
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
 8006360:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006366:	683b      	ldr	r3, [r7, #0]
 8006368:	781b      	ldrb	r3, [r3, #0]
 800636a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	785b      	ldrb	r3, [r3, #1]
 8006370:	2b01      	cmp	r3, #1
 8006372:	d12c      	bne.n	80063ce <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006374:	68bb      	ldr	r3, [r7, #8]
 8006376:	015a      	lsls	r2, r3, #5
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	4413      	add	r3, r2
 800637c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	2b00      	cmp	r3, #0
 8006384:	db12      	blt.n	80063ac <USB_EPSetStall+0x54>
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d00f      	beq.n	80063ac <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800638c:	68bb      	ldr	r3, [r7, #8]
 800638e:	015a      	lsls	r2, r3, #5
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	4413      	add	r3, r2
 8006394:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	68ba      	ldr	r2, [r7, #8]
 800639c:	0151      	lsls	r1, r2, #5
 800639e:	68fa      	ldr	r2, [r7, #12]
 80063a0:	440a      	add	r2, r1
 80063a2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80063a6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80063aa:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	015a      	lsls	r2, r3, #5
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	4413      	add	r3, r2
 80063b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	68ba      	ldr	r2, [r7, #8]
 80063bc:	0151      	lsls	r1, r2, #5
 80063be:	68fa      	ldr	r2, [r7, #12]
 80063c0:	440a      	add	r2, r1
 80063c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80063c6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80063ca:	6013      	str	r3, [r2, #0]
 80063cc:	e02b      	b.n	8006426 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	015a      	lsls	r2, r3, #5
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	4413      	add	r3, r2
 80063d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	db12      	blt.n	8006406 <USB_EPSetStall+0xae>
 80063e0:	68bb      	ldr	r3, [r7, #8]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d00f      	beq.n	8006406 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80063e6:	68bb      	ldr	r3, [r7, #8]
 80063e8:	015a      	lsls	r2, r3, #5
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	4413      	add	r3, r2
 80063ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	68ba      	ldr	r2, [r7, #8]
 80063f6:	0151      	lsls	r1, r2, #5
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	440a      	add	r2, r1
 80063fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006400:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006404:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006406:	68bb      	ldr	r3, [r7, #8]
 8006408:	015a      	lsls	r2, r3, #5
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	4413      	add	r3, r2
 800640e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	68ba      	ldr	r2, [r7, #8]
 8006416:	0151      	lsls	r1, r2, #5
 8006418:	68fa      	ldr	r2, [r7, #12]
 800641a:	440a      	add	r2, r1
 800641c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006420:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006424:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3714      	adds	r7, #20
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006434:	b480      	push	{r7}
 8006436:	b085      	sub	sp, #20
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	781b      	ldrb	r3, [r3, #0]
 8006446:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	785b      	ldrb	r3, [r3, #1]
 800644c:	2b01      	cmp	r3, #1
 800644e:	d128      	bne.n	80064a2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006450:	68bb      	ldr	r3, [r7, #8]
 8006452:	015a      	lsls	r2, r3, #5
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	4413      	add	r3, r2
 8006458:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68ba      	ldr	r2, [r7, #8]
 8006460:	0151      	lsls	r1, r2, #5
 8006462:	68fa      	ldr	r2, [r7, #12]
 8006464:	440a      	add	r2, r1
 8006466:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800646a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800646e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	78db      	ldrb	r3, [r3, #3]
 8006474:	2b03      	cmp	r3, #3
 8006476:	d003      	beq.n	8006480 <USB_EPClearStall+0x4c>
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	78db      	ldrb	r3, [r3, #3]
 800647c:	2b02      	cmp	r3, #2
 800647e:	d138      	bne.n	80064f2 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	015a      	lsls	r2, r3, #5
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	4413      	add	r3, r2
 8006488:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68ba      	ldr	r2, [r7, #8]
 8006490:	0151      	lsls	r1, r2, #5
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	440a      	add	r2, r1
 8006496:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800649a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800649e:	6013      	str	r3, [r2, #0]
 80064a0:	e027      	b.n	80064f2 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80064a2:	68bb      	ldr	r3, [r7, #8]
 80064a4:	015a      	lsls	r2, r3, #5
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	4413      	add	r3, r2
 80064aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	68ba      	ldr	r2, [r7, #8]
 80064b2:	0151      	lsls	r1, r2, #5
 80064b4:	68fa      	ldr	r2, [r7, #12]
 80064b6:	440a      	add	r2, r1
 80064b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064bc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80064c0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80064c2:	683b      	ldr	r3, [r7, #0]
 80064c4:	78db      	ldrb	r3, [r3, #3]
 80064c6:	2b03      	cmp	r3, #3
 80064c8:	d003      	beq.n	80064d2 <USB_EPClearStall+0x9e>
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	78db      	ldrb	r3, [r3, #3]
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d10f      	bne.n	80064f2 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80064d2:	68bb      	ldr	r3, [r7, #8]
 80064d4:	015a      	lsls	r2, r3, #5
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	4413      	add	r3, r2
 80064da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	68ba      	ldr	r2, [r7, #8]
 80064e2:	0151      	lsls	r1, r2, #5
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	440a      	add	r2, r1
 80064e8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80064ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80064f0:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80064f2:	2300      	movs	r3, #0
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	3714      	adds	r7, #20
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006500:	b480      	push	{r7}
 8006502:	b085      	sub	sp, #20
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	460b      	mov	r3, r1
 800650a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800651e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006522:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	78fb      	ldrb	r3, [r7, #3]
 800652e:	011b      	lsls	r3, r3, #4
 8006530:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8006534:	68f9      	ldr	r1, [r7, #12]
 8006536:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800653a:	4313      	orrs	r3, r2
 800653c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3714      	adds	r7, #20
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr

0800654c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800654c:	b480      	push	{r7}
 800654e:	b085      	sub	sp, #20
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8006566:	f023 0303 	bic.w	r3, r3, #3
 800656a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	68fa      	ldr	r2, [r7, #12]
 8006576:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800657a:	f023 0302 	bic.w	r3, r3, #2
 800657e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006580:	2300      	movs	r3, #0
}
 8006582:	4618      	mov	r0, r3
 8006584:	3714      	adds	r7, #20
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr

0800658e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800658e:	b480      	push	{r7}
 8006590:	b085      	sub	sp, #20
 8006592:	af00      	add	r7, sp, #0
 8006594:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	68fa      	ldr	r2, [r7, #12]
 80065a4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80065a8:	f023 0303 	bic.w	r3, r3, #3
 80065ac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80065b4:	685b      	ldr	r3, [r3, #4]
 80065b6:	68fa      	ldr	r2, [r7, #12]
 80065b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80065bc:	f043 0302 	orr.w	r3, r3, #2
 80065c0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80065c2:	2300      	movs	r3, #0
}
 80065c4:	4618      	mov	r0, r3
 80065c6:	3714      	adds	r7, #20
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80065d0:	b480      	push	{r7}
 80065d2:	b085      	sub	sp, #20
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	695b      	ldr	r3, [r3, #20]
 80065dc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	699b      	ldr	r3, [r3, #24]
 80065e2:	68fa      	ldr	r2, [r7, #12]
 80065e4:	4013      	ands	r3, r2
 80065e6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80065e8:	68fb      	ldr	r3, [r7, #12]
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3714      	adds	r7, #20
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr

080065f6 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80065f6:	b480      	push	{r7}
 80065f8:	b085      	sub	sp, #20
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006608:	699b      	ldr	r3, [r3, #24]
 800660a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006612:	69db      	ldr	r3, [r3, #28]
 8006614:	68ba      	ldr	r2, [r7, #8]
 8006616:	4013      	ands	r3, r2
 8006618:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	0c1b      	lsrs	r3, r3, #16
}
 800661e:	4618      	mov	r0, r3
 8006620:	3714      	adds	r7, #20
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr

0800662a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800662a:	b480      	push	{r7}
 800662c:	b085      	sub	sp, #20
 800662e:	af00      	add	r7, sp, #0
 8006630:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800663c:	699b      	ldr	r3, [r3, #24]
 800663e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006646:	69db      	ldr	r3, [r3, #28]
 8006648:	68ba      	ldr	r2, [r7, #8]
 800664a:	4013      	ands	r3, r2
 800664c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800664e:	68bb      	ldr	r3, [r7, #8]
 8006650:	b29b      	uxth	r3, r3
}
 8006652:	4618      	mov	r0, r3
 8006654:	3714      	adds	r7, #20
 8006656:	46bd      	mov	sp, r7
 8006658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665c:	4770      	bx	lr

0800665e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800665e:	b480      	push	{r7}
 8006660:	b085      	sub	sp, #20
 8006662:	af00      	add	r7, sp, #0
 8006664:	6078      	str	r0, [r7, #4]
 8006666:	460b      	mov	r3, r1
 8006668:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800666e:	78fb      	ldrb	r3, [r7, #3]
 8006670:	015a      	lsls	r2, r3, #5
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	4413      	add	r3, r2
 8006676:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800667a:	689b      	ldr	r3, [r3, #8]
 800667c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006684:	695b      	ldr	r3, [r3, #20]
 8006686:	68ba      	ldr	r2, [r7, #8]
 8006688:	4013      	ands	r3, r2
 800668a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800668c:	68bb      	ldr	r3, [r7, #8]
}
 800668e:	4618      	mov	r0, r3
 8006690:	3714      	adds	r7, #20
 8006692:	46bd      	mov	sp, r7
 8006694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006698:	4770      	bx	lr

0800669a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800669a:	b480      	push	{r7}
 800669c:	b087      	sub	sp, #28
 800669e:	af00      	add	r7, sp, #0
 80066a0:	6078      	str	r0, [r7, #4]
 80066a2:	460b      	mov	r3, r1
 80066a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066b0:	691b      	ldr	r3, [r3, #16]
 80066b2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80066b4:	697b      	ldr	r3, [r7, #20]
 80066b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80066ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066bc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80066be:	78fb      	ldrb	r3, [r7, #3]
 80066c0:	f003 030f 	and.w	r3, r3, #15
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	fa22 f303 	lsr.w	r3, r2, r3
 80066ca:	01db      	lsls	r3, r3, #7
 80066cc:	b2db      	uxtb	r3, r3
 80066ce:	693a      	ldr	r2, [r7, #16]
 80066d0:	4313      	orrs	r3, r2
 80066d2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80066d4:	78fb      	ldrb	r3, [r7, #3]
 80066d6:	015a      	lsls	r2, r3, #5
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	4413      	add	r3, r2
 80066dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80066e0:	689b      	ldr	r3, [r3, #8]
 80066e2:	693a      	ldr	r2, [r7, #16]
 80066e4:	4013      	ands	r3, r2
 80066e6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80066e8:	68bb      	ldr	r3, [r7, #8]
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	371c      	adds	r7, #28
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr

080066f6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80066f6:	b480      	push	{r7}
 80066f8:	b083      	sub	sp, #12
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	695b      	ldr	r3, [r3, #20]
 8006702:	f003 0301 	and.w	r3, r3, #1
}
 8006706:	4618      	mov	r0, r3
 8006708:	370c      	adds	r7, #12
 800670a:	46bd      	mov	sp, r7
 800670c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006710:	4770      	bx	lr

08006712 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8006712:	b480      	push	{r7}
 8006714:	b085      	sub	sp, #20
 8006716:	af00      	add	r7, sp, #0
 8006718:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	68fa      	ldr	r2, [r7, #12]
 8006728:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800672c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006730:	f023 0307 	bic.w	r3, r3, #7
 8006734:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006736:	68fb      	ldr	r3, [r7, #12]
 8006738:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	68fa      	ldr	r2, [r7, #12]
 8006740:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006744:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006748:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800674a:	2300      	movs	r3, #0
}
 800674c:	4618      	mov	r0, r3
 800674e:	3714      	adds	r7, #20
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	333c      	adds	r3, #60	; 0x3c
 800676a:	3304      	adds	r3, #4
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006770:	68bb      	ldr	r3, [r7, #8]
 8006772:	4a1c      	ldr	r2, [pc, #112]	; (80067e4 <USB_EP0_OutStart+0x8c>)
 8006774:	4293      	cmp	r3, r2
 8006776:	d90a      	bls.n	800678e <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006784:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006788:	d101      	bne.n	800678e <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800678a:	2300      	movs	r3, #0
 800678c:	e024      	b.n	80067d8 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006794:	461a      	mov	r2, r3
 8006796:	2300      	movs	r3, #0
 8006798:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	68fa      	ldr	r2, [r7, #12]
 80067a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067a8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80067ac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067b4:	691b      	ldr	r3, [r3, #16]
 80067b6:	68fa      	ldr	r2, [r7, #12]
 80067b8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067bc:	f043 0318 	orr.w	r3, r3, #24
 80067c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80067c8:	691b      	ldr	r3, [r3, #16]
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80067d0:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80067d4:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80067d6:	2300      	movs	r3, #0
}
 80067d8:	4618      	mov	r0, r3
 80067da:	3714      	adds	r7, #20
 80067dc:	46bd      	mov	sp, r7
 80067de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e2:	4770      	bx	lr
 80067e4:	4f54300a 	.word	0x4f54300a

080067e8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80067e8:	b480      	push	{r7}
 80067ea:	b085      	sub	sp, #20
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80067f0:	2300      	movs	r3, #0
 80067f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	3301      	adds	r3, #1
 80067f8:	60fb      	str	r3, [r7, #12]
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	4a13      	ldr	r2, [pc, #76]	; (800684c <USB_CoreReset+0x64>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d901      	bls.n	8006806 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006802:	2303      	movs	r3, #3
 8006804:	e01b      	b.n	800683e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	691b      	ldr	r3, [r3, #16]
 800680a:	2b00      	cmp	r3, #0
 800680c:	daf2      	bge.n	80067f4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800680e:	2300      	movs	r3, #0
 8006810:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	691b      	ldr	r3, [r3, #16]
 8006816:	f043 0201 	orr.w	r2, r3, #1
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	3301      	adds	r3, #1
 8006822:	60fb      	str	r3, [r7, #12]
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	4a09      	ldr	r2, [pc, #36]	; (800684c <USB_CoreReset+0x64>)
 8006828:	4293      	cmp	r3, r2
 800682a:	d901      	bls.n	8006830 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800682c:	2303      	movs	r3, #3
 800682e:	e006      	b.n	800683e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	691b      	ldr	r3, [r3, #16]
 8006834:	f003 0301 	and.w	r3, r3, #1
 8006838:	2b01      	cmp	r3, #1
 800683a:	d0f0      	beq.n	800681e <USB_CoreReset+0x36>

  return HAL_OK;
 800683c:	2300      	movs	r3, #0
}
 800683e:	4618      	mov	r0, r3
 8006840:	3714      	adds	r7, #20
 8006842:	46bd      	mov	sp, r7
 8006844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop
 800684c:	00030d40 	.word	0x00030d40

08006850 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b084      	sub	sp, #16
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]
 8006858:	460b      	mov	r3, r1
 800685a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  USBD_HID_HandleTypeDef *hhid;

  hhid = USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 800685c:	2010      	movs	r0, #16
 800685e:	f002 fe7b 	bl	8009558 <USBD_static_malloc>
 8006862:	60f8      	str	r0, [r7, #12]

  if (hhid == NULL)
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d105      	bne.n	8006876 <USBD_HID_Init+0x26>
  {
    pdev->pClassData = NULL;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2200      	movs	r2, #0
 800686e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8006872:	2302      	movs	r3, #2
 8006874:	e01b      	b.n	80068ae <USBD_HID_Init+0x5e>
  }

  pdev->pClassData = (void *)hhid;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	68fa      	ldr	r2, [r7, #12]
 800687a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	7c1b      	ldrb	r3, [r3, #16]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d103      	bne.n	800688e <USBD_HID_Init+0x3e>
  {
    pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = HID_HS_BINTERVAL;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	2207      	movs	r2, #7
 800688a:	875a      	strh	r2, [r3, #58]	; 0x3a
 800688c:	e002      	b.n	8006894 <USBD_HID_Init+0x44>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = HID_FS_BINTERVAL;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	220a      	movs	r2, #10
 8006892:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

  /* Open EP IN */
  (void)USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 8006894:	2304      	movs	r3, #4
 8006896:	2203      	movs	r2, #3
 8006898:	2181      	movs	r1, #129	; 0x81
 800689a:	6878      	ldr	r0, [r7, #4]
 800689c:	f002 fc5c 	bl	8009158 <USBD_LL_OpenEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 1U;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	2201      	movs	r2, #1
 80068a4:	871a      	strh	r2, [r3, #56]	; 0x38

  hhid->state = HID_IDLE;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	2200      	movs	r2, #0
 80068aa:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 80068ac:	2300      	movs	r3, #0
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3710      	adds	r7, #16
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}

080068b6 <USBD_HID_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_HID_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80068b6:	b580      	push	{r7, lr}
 80068b8:	b082      	sub	sp, #8
 80068ba:	af00      	add	r7, sp, #0
 80068bc:	6078      	str	r0, [r7, #4]
 80068be:	460b      	mov	r3, r1
 80068c0:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close HID EPs */
  (void)USBD_LL_CloseEP(pdev, HID_EPIN_ADDR);
 80068c2:	2181      	movs	r1, #129	; 0x81
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f002 fc85 	bl	80091d4 <USBD_LL_CloseEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 0U;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2200      	movs	r2, #0
 80068ce:	871a      	strh	r2, [r3, #56]	; 0x38
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].bInterval = 0U;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Free allocated memory */
  if (pdev->pClassData != NULL)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d009      	beq.n	80068f4 <USBD_HID_DeInit+0x3e>
  {
    (void)USBD_free(pdev->pClassData);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80068e6:	4618      	mov	r0, r3
 80068e8:	f002 fe44 	bl	8009574 <USBD_static_free>
    pdev->pClassData = NULL;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2200      	movs	r2, #0
 80068f0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80068f4:	2300      	movs	r3, #0
}
 80068f6:	4618      	mov	r0, r3
 80068f8:	3708      	adds	r7, #8
 80068fa:	46bd      	mov	sp, r7
 80068fc:	bd80      	pop	{r7, pc}
	...

08006900 <USBD_HID_Setup>:
  * @param  pdev: instance
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_HID_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b086      	sub	sp, #24
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006910:	60fb      	str	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 8006912:	2300      	movs	r3, #0
 8006914:	75fb      	strb	r3, [r7, #23]
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8006916:	2300      	movs	r3, #0
 8006918:	817b      	strh	r3, [r7, #10]

  if (hhid == NULL)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2b00      	cmp	r3, #0
 800691e:	d101      	bne.n	8006924 <USBD_HID_Setup+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006920:	2303      	movs	r3, #3
 8006922:	e0e8      	b.n	8006af6 <USBD_HID_Setup+0x1f6>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006924:	683b      	ldr	r3, [r7, #0]
 8006926:	781b      	ldrb	r3, [r3, #0]
 8006928:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800692c:	2b00      	cmp	r3, #0
 800692e:	d046      	beq.n	80069be <USBD_HID_Setup+0xbe>
 8006930:	2b20      	cmp	r3, #32
 8006932:	f040 80d8 	bne.w	8006ae6 <USBD_HID_Setup+0x1e6>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 8006936:	683b      	ldr	r3, [r7, #0]
 8006938:	785b      	ldrb	r3, [r3, #1]
 800693a:	3b02      	subs	r3, #2
 800693c:	2b09      	cmp	r3, #9
 800693e:	d836      	bhi.n	80069ae <USBD_HID_Setup+0xae>
 8006940:	a201      	add	r2, pc, #4	; (adr r2, 8006948 <USBD_HID_Setup+0x48>)
 8006942:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006946:	bf00      	nop
 8006948:	0800699f 	.word	0x0800699f
 800694c:	0800697f 	.word	0x0800697f
 8006950:	080069af 	.word	0x080069af
 8006954:	080069af 	.word	0x080069af
 8006958:	080069af 	.word	0x080069af
 800695c:	080069af 	.word	0x080069af
 8006960:	080069af 	.word	0x080069af
 8006964:	080069af 	.word	0x080069af
 8006968:	0800698d 	.word	0x0800698d
 800696c:	08006971 	.word	0x08006971
      {
        case HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 8006970:	683b      	ldr	r3, [r7, #0]
 8006972:	885b      	ldrh	r3, [r3, #2]
 8006974:	b2db      	uxtb	r3, r3
 8006976:	461a      	mov	r2, r3
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	601a      	str	r2, [r3, #0]
          break;
 800697c:	e01e      	b.n	80069bc <USBD_HID_Setup+0xbc>

        case HID_REQ_GET_PROTOCOL:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->Protocol, 1U);
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	2201      	movs	r2, #1
 8006982:	4619      	mov	r1, r3
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f001 fa4c 	bl	8007e22 <USBD_CtlSendData>
          break;
 800698a:	e017      	b.n	80069bc <USBD_HID_Setup+0xbc>

        case HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	885b      	ldrh	r3, [r3, #2]
 8006990:	0a1b      	lsrs	r3, r3, #8
 8006992:	b29b      	uxth	r3, r3
 8006994:	b2db      	uxtb	r3, r3
 8006996:	461a      	mov	r2, r3
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	605a      	str	r2, [r3, #4]
          break;
 800699c:	e00e      	b.n	80069bc <USBD_HID_Setup+0xbc>

        case HID_REQ_GET_IDLE:
          (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->IdleState, 1U);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	3304      	adds	r3, #4
 80069a2:	2201      	movs	r2, #1
 80069a4:	4619      	mov	r1, r3
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f001 fa3b 	bl	8007e22 <USBD_CtlSendData>
          break;
 80069ac:	e006      	b.n	80069bc <USBD_HID_Setup+0xbc>

        default:
          USBD_CtlError(pdev, req);
 80069ae:	6839      	ldr	r1, [r7, #0]
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f001 f9c5 	bl	8007d40 <USBD_CtlError>
          ret = USBD_FAIL;
 80069b6:	2303      	movs	r3, #3
 80069b8:	75fb      	strb	r3, [r7, #23]
          break;
 80069ba:	bf00      	nop
      }
      break;
 80069bc:	e09a      	b.n	8006af4 <USBD_HID_Setup+0x1f4>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	785b      	ldrb	r3, [r3, #1]
 80069c2:	2b0b      	cmp	r3, #11
 80069c4:	f200 8086 	bhi.w	8006ad4 <USBD_HID_Setup+0x1d4>
 80069c8:	a201      	add	r2, pc, #4	; (adr r2, 80069d0 <USBD_HID_Setup+0xd0>)
 80069ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ce:	bf00      	nop
 80069d0:	08006a01 	.word	0x08006a01
 80069d4:	08006ae3 	.word	0x08006ae3
 80069d8:	08006ad5 	.word	0x08006ad5
 80069dc:	08006ad5 	.word	0x08006ad5
 80069e0:	08006ad5 	.word	0x08006ad5
 80069e4:	08006ad5 	.word	0x08006ad5
 80069e8:	08006a2b 	.word	0x08006a2b
 80069ec:	08006ad5 	.word	0x08006ad5
 80069f0:	08006ad5 	.word	0x08006ad5
 80069f4:	08006ad5 	.word	0x08006ad5
 80069f8:	08006a83 	.word	0x08006a83
 80069fc:	08006aad 	.word	0x08006aad
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	2b03      	cmp	r3, #3
 8006a0a:	d107      	bne.n	8006a1c <USBD_HID_Setup+0x11c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006a0c:	f107 030a 	add.w	r3, r7, #10
 8006a10:	2202      	movs	r2, #2
 8006a12:	4619      	mov	r1, r3
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f001 fa04 	bl	8007e22 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006a1a:	e063      	b.n	8006ae4 <USBD_HID_Setup+0x1e4>
            USBD_CtlError(pdev, req);
 8006a1c:	6839      	ldr	r1, [r7, #0]
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f001 f98e 	bl	8007d40 <USBD_CtlError>
            ret = USBD_FAIL;
 8006a24:	2303      	movs	r3, #3
 8006a26:	75fb      	strb	r3, [r7, #23]
          break;
 8006a28:	e05c      	b.n	8006ae4 <USBD_HID_Setup+0x1e4>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == HID_REPORT_DESC)
 8006a2a:	683b      	ldr	r3, [r7, #0]
 8006a2c:	885b      	ldrh	r3, [r3, #2]
 8006a2e:	0a1b      	lsrs	r3, r3, #8
 8006a30:	b29b      	uxth	r3, r3
 8006a32:	2b22      	cmp	r3, #34	; 0x22
 8006a34:	d108      	bne.n	8006a48 <USBD_HID_Setup+0x148>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	88db      	ldrh	r3, [r3, #6]
 8006a3a:	2b4a      	cmp	r3, #74	; 0x4a
 8006a3c:	bf28      	it	cs
 8006a3e:	234a      	movcs	r3, #74	; 0x4a
 8006a40:	82bb      	strh	r3, [r7, #20]
            pbuf = HID_MOUSE_ReportDesc;
 8006a42:	4b2f      	ldr	r3, [pc, #188]	; (8006b00 <USBD_HID_Setup+0x200>)
 8006a44:	613b      	str	r3, [r7, #16]
 8006a46:	e015      	b.n	8006a74 <USBD_HID_Setup+0x174>
          }
          else if ((req->wValue >> 8) == HID_DESCRIPTOR_TYPE)
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	885b      	ldrh	r3, [r3, #2]
 8006a4c:	0a1b      	lsrs	r3, r3, #8
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	2b21      	cmp	r3, #33	; 0x21
 8006a52:	d108      	bne.n	8006a66 <USBD_HID_Setup+0x166>
          {
            pbuf = USBD_HID_Desc;
 8006a54:	4b2b      	ldr	r3, [pc, #172]	; (8006b04 <USBD_HID_Setup+0x204>)
 8006a56:	613b      	str	r3, [r7, #16]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 8006a58:	683b      	ldr	r3, [r7, #0]
 8006a5a:	88db      	ldrh	r3, [r3, #6]
 8006a5c:	2b09      	cmp	r3, #9
 8006a5e:	bf28      	it	cs
 8006a60:	2309      	movcs	r3, #9
 8006a62:	82bb      	strh	r3, [r7, #20]
 8006a64:	e006      	b.n	8006a74 <USBD_HID_Setup+0x174>
          }
          else
          {
            USBD_CtlError(pdev, req);
 8006a66:	6839      	ldr	r1, [r7, #0]
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f001 f969 	bl	8007d40 <USBD_CtlError>
            ret = USBD_FAIL;
 8006a6e:	2303      	movs	r3, #3
 8006a70:	75fb      	strb	r3, [r7, #23]
            break;
 8006a72:	e037      	b.n	8006ae4 <USBD_HID_Setup+0x1e4>
          }
          (void)USBD_CtlSendData(pdev, pbuf, len);
 8006a74:	8abb      	ldrh	r3, [r7, #20]
 8006a76:	461a      	mov	r2, r3
 8006a78:	6939      	ldr	r1, [r7, #16]
 8006a7a:	6878      	ldr	r0, [r7, #4]
 8006a7c:	f001 f9d1 	bl	8007e22 <USBD_CtlSendData>
          break;
 8006a80:	e030      	b.n	8006ae4 <USBD_HID_Setup+0x1e4>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b03      	cmp	r3, #3
 8006a8c:	d107      	bne.n	8006a9e <USBD_HID_Setup+0x19e>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hhid->AltSetting, 1U);
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	3308      	adds	r3, #8
 8006a92:	2201      	movs	r2, #1
 8006a94:	4619      	mov	r1, r3
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f001 f9c3 	bl	8007e22 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006a9c:	e022      	b.n	8006ae4 <USBD_HID_Setup+0x1e4>
            USBD_CtlError(pdev, req);
 8006a9e:	6839      	ldr	r1, [r7, #0]
 8006aa0:	6878      	ldr	r0, [r7, #4]
 8006aa2:	f001 f94d 	bl	8007d40 <USBD_CtlError>
            ret = USBD_FAIL;
 8006aa6:	2303      	movs	r3, #3
 8006aa8:	75fb      	strb	r3, [r7, #23]
          break;
 8006aaa:	e01b      	b.n	8006ae4 <USBD_HID_Setup+0x1e4>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	2b03      	cmp	r3, #3
 8006ab6:	d106      	bne.n	8006ac6 <USBD_HID_Setup+0x1c6>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	885b      	ldrh	r3, [r3, #2]
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	461a      	mov	r2, r3
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006ac4:	e00e      	b.n	8006ae4 <USBD_HID_Setup+0x1e4>
            USBD_CtlError(pdev, req);
 8006ac6:	6839      	ldr	r1, [r7, #0]
 8006ac8:	6878      	ldr	r0, [r7, #4]
 8006aca:	f001 f939 	bl	8007d40 <USBD_CtlError>
            ret = USBD_FAIL;
 8006ace:	2303      	movs	r3, #3
 8006ad0:	75fb      	strb	r3, [r7, #23]
          break;
 8006ad2:	e007      	b.n	8006ae4 <USBD_HID_Setup+0x1e4>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006ad4:	6839      	ldr	r1, [r7, #0]
 8006ad6:	6878      	ldr	r0, [r7, #4]
 8006ad8:	f001 f932 	bl	8007d40 <USBD_CtlError>
          ret = USBD_FAIL;
 8006adc:	2303      	movs	r3, #3
 8006ade:	75fb      	strb	r3, [r7, #23]
          break;
 8006ae0:	e000      	b.n	8006ae4 <USBD_HID_Setup+0x1e4>
          break;
 8006ae2:	bf00      	nop
      }
      break;
 8006ae4:	e006      	b.n	8006af4 <USBD_HID_Setup+0x1f4>

    default:
      USBD_CtlError(pdev, req);
 8006ae6:	6839      	ldr	r1, [r7, #0]
 8006ae8:	6878      	ldr	r0, [r7, #4]
 8006aea:	f001 f929 	bl	8007d40 <USBD_CtlError>
      ret = USBD_FAIL;
 8006aee:	2303      	movs	r3, #3
 8006af0:	75fb      	strb	r3, [r7, #23]
      break;
 8006af2:	bf00      	nop
  }

  return (uint8_t)ret;
 8006af4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006af6:	4618      	mov	r0, r3
 8006af8:	3718      	adds	r7, #24
 8006afa:	46bd      	mov	sp, r7
 8006afc:	bd80      	pop	{r7, pc}
 8006afe:	bf00      	nop
 8006b00:	200000c4 	.word	0x200000c4
 8006b04:	200000ac 	.word	0x200000ac

08006b08 <USBD_HID_SendReport>:
  * @param  pdev: device instance
  * @param  buff: pointer to report
  * @retval status
  */
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef *pdev, uint8_t *report, uint16_t len)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b086      	sub	sp, #24
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	60f8      	str	r0, [r7, #12]
 8006b10:	60b9      	str	r1, [r7, #8]
 8006b12:	4613      	mov	r3, r2
 8006b14:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006b1c:	617b      	str	r3, [r7, #20]

  if (hhid == NULL)
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d101      	bne.n	8006b28 <USBD_HID_SendReport+0x20>
  {
    return (uint8_t)USBD_FAIL;
 8006b24:	2303      	movs	r3, #3
 8006b26:	e013      	b.n	8006b50 <USBD_HID_SendReport+0x48>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006b2e:	b2db      	uxtb	r3, r3
 8006b30:	2b03      	cmp	r3, #3
 8006b32:	d10c      	bne.n	8006b4e <USBD_HID_SendReport+0x46>
  {
    if (hhid->state == HID_IDLE)
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	7b1b      	ldrb	r3, [r3, #12]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d108      	bne.n	8006b4e <USBD_HID_SendReport+0x46>
    {
      hhid->state = HID_BUSY;
 8006b3c:	697b      	ldr	r3, [r7, #20]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	731a      	strb	r2, [r3, #12]
      (void)USBD_LL_Transmit(pdev, HID_EPIN_ADDR, report, len);
 8006b42:	88fb      	ldrh	r3, [r7, #6]
 8006b44:	68ba      	ldr	r2, [r7, #8]
 8006b46:	2181      	movs	r1, #129	; 0x81
 8006b48:	68f8      	ldr	r0, [r7, #12]
 8006b4a:	f002 fc47 	bl	80093dc <USBD_LL_Transmit>
    }
  }

  return (uint8_t)USBD_OK;
 8006b4e:	2300      	movs	r3, #0
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3718      	adds	r7, #24
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_CfgFSDesc);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2222      	movs	r2, #34	; 0x22
 8006b64:	801a      	strh	r2, [r3, #0]

  return USBD_HID_CfgFSDesc;
 8006b66:	4b03      	ldr	r3, [pc, #12]	; (8006b74 <USBD_HID_GetFSCfgDesc+0x1c>)
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	370c      	adds	r7, #12
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b72:	4770      	bx	lr
 8006b74:	20000040 	.word	0x20000040

08006b78 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b083      	sub	sp, #12
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_CfgHSDesc);
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	2222      	movs	r2, #34	; 0x22
 8006b84:	801a      	strh	r2, [r3, #0]

  return USBD_HID_CfgHSDesc;
 8006b86:	4b03      	ldr	r3, [pc, #12]	; (8006b94 <USBD_HID_GetHSCfgDesc+0x1c>)
}
 8006b88:	4618      	mov	r0, r3
 8006b8a:	370c      	adds	r7, #12
 8006b8c:	46bd      	mov	sp, r7
 8006b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b92:	4770      	bx	lr
 8006b94:	20000064 	.word	0x20000064

08006b98 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b083      	sub	sp, #12
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_OtherSpeedCfgDesc);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	2222      	movs	r2, #34	; 0x22
 8006ba4:	801a      	strh	r2, [r3, #0]

  return USBD_HID_OtherSpeedCfgDesc;
 8006ba6:	4b03      	ldr	r3, [pc, #12]	; (8006bb4 <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	370c      	adds	r7, #12
 8006bac:	46bd      	mov	sp, r7
 8006bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb2:	4770      	bx	lr
 8006bb4:	20000088 	.word	0x20000088

08006bb8 <USBD_HID_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_HID_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b083      	sub	sp, #12
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	460b      	mov	r3, r1
 8006bc2:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);
  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8006bca:	2200      	movs	r2, #0
 8006bcc:	731a      	strb	r2, [r3, #12]

  return (uint8_t)USBD_OK;
 8006bce:	2300      	movs	r3, #0
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr

08006bdc <USBD_HID_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 8006bdc:	b480      	push	{r7}
 8006bde:	b083      	sub	sp, #12
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_HID_DeviceQualifierDesc);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	220a      	movs	r2, #10
 8006be8:	801a      	strh	r2, [r3, #0]

  return USBD_HID_DeviceQualifierDesc;
 8006bea:	4b03      	ldr	r3, [pc, #12]	; (8006bf8 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	370c      	adds	r7, #12
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr
 8006bf8:	200000b8 	.word	0x200000b8

08006bfc <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	b086      	sub	sp, #24
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	60f8      	str	r0, [r7, #12]
 8006c04:	60b9      	str	r1, [r7, #8]
 8006c06:	4613      	mov	r3, r2
 8006c08:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d101      	bne.n	8006c14 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8006c10:	2303      	movs	r3, #3
 8006c12:	e01f      	b.n	8006c54 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	2200      	movs	r2, #0
 8006c18:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2200      	movs	r2, #0
 8006c20:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	2200      	movs	r2, #0
 8006c28:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d003      	beq.n	8006c3a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	68ba      	ldr	r2, [r7, #8]
 8006c36:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2201      	movs	r2, #1
 8006c3e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	79fa      	ldrb	r2, [r7, #7]
 8006c46:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006c48:	68f8      	ldr	r0, [r7, #12]
 8006c4a:	f002 fa07 	bl	800905c <USBD_LL_Init>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006c52:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c54:	4618      	mov	r0, r3
 8006c56:	3718      	adds	r7, #24
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}

08006c5c <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b084      	sub	sp, #16
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
 8006c64:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006c66:	2300      	movs	r3, #0
 8006c68:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d101      	bne.n	8006c74 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 8006c70:	2303      	movs	r3, #3
 8006c72:	e016      	b.n	8006ca2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	683a      	ldr	r2, [r7, #0]
 8006c78:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d00b      	beq.n	8006ca0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c90:	f107 020e 	add.w	r2, r7, #14
 8006c94:	4610      	mov	r0, r2
 8006c96:	4798      	blx	r3
 8006c98:	4602      	mov	r2, r0
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8006ca0:	2300      	movs	r3, #0
}
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	3710      	adds	r7, #16
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	bd80      	pop	{r7, pc}

08006caa <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8006caa:	b580      	push	{r7, lr}
 8006cac:	b082      	sub	sp, #8
 8006cae:	af00      	add	r7, sp, #0
 8006cb0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006cb2:	6878      	ldr	r0, [r7, #4]
 8006cb4:	f002 fa1e 	bl	80090f4 <USBD_LL_Start>
 8006cb8:	4603      	mov	r3, r0
}
 8006cba:	4618      	mov	r0, r3
 8006cbc:	3708      	adds	r7, #8
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}

08006cc2 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8006cc2:	b480      	push	{r7}
 8006cc4:	b083      	sub	sp, #12
 8006cc6:	af00      	add	r7, sp, #0
 8006cc8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8006cca:	2300      	movs	r3, #0
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	370c      	adds	r7, #12
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr

08006cd8 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b084      	sub	sp, #16
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8006ce4:	2303      	movs	r3, #3
 8006ce6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d009      	beq.n	8006d06 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	78fa      	ldrb	r2, [r7, #3]
 8006cfc:	4611      	mov	r1, r2
 8006cfe:	6878      	ldr	r0, [r7, #4]
 8006d00:	4798      	blx	r3
 8006d02:	4603      	mov	r3, r0
 8006d04:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8006d06:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3710      	adds	r7, #16
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}

08006d10 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b082      	sub	sp, #8
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
 8006d18:	460b      	mov	r3, r1
 8006d1a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d007      	beq.n	8006d36 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006d2c:	685b      	ldr	r3, [r3, #4]
 8006d2e:	78fa      	ldrb	r2, [r7, #3]
 8006d30:	4611      	mov	r1, r2
 8006d32:	6878      	ldr	r0, [r7, #4]
 8006d34:	4798      	blx	r3
  }

  return USBD_OK;
 8006d36:	2300      	movs	r3, #0
}
 8006d38:	4618      	mov	r0, r3
 8006d3a:	3708      	adds	r7, #8
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}

08006d40 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006d50:	6839      	ldr	r1, [r7, #0]
 8006d52:	4618      	mov	r0, r3
 8006d54:	f000 ffba 	bl	8007ccc <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8006d66:	461a      	mov	r2, r3
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006d74:	f003 031f 	and.w	r3, r3, #31
 8006d78:	2b02      	cmp	r3, #2
 8006d7a:	d01a      	beq.n	8006db2 <USBD_LL_SetupStage+0x72>
 8006d7c:	2b02      	cmp	r3, #2
 8006d7e:	d822      	bhi.n	8006dc6 <USBD_LL_SetupStage+0x86>
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d002      	beq.n	8006d8a <USBD_LL_SetupStage+0x4a>
 8006d84:	2b01      	cmp	r3, #1
 8006d86:	d00a      	beq.n	8006d9e <USBD_LL_SetupStage+0x5e>
 8006d88:	e01d      	b.n	8006dc6 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006d90:	4619      	mov	r1, r3
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f000 fa62 	bl	800725c <USBD_StdDevReq>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	73fb      	strb	r3, [r7, #15]
      break;
 8006d9c:	e020      	b.n	8006de0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006da4:	4619      	mov	r1, r3
 8006da6:	6878      	ldr	r0, [r7, #4]
 8006da8:	f000 fac6 	bl	8007338 <USBD_StdItfReq>
 8006dac:	4603      	mov	r3, r0
 8006dae:	73fb      	strb	r3, [r7, #15]
      break;
 8006db0:	e016      	b.n	8006de0 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8006db8:	4619      	mov	r1, r3
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	f000 fb05 	bl	80073ca <USBD_StdEPReq>
 8006dc0:	4603      	mov	r3, r0
 8006dc2:	73fb      	strb	r3, [r7, #15]
      break;
 8006dc4:	e00c      	b.n	8006de0 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8006dcc:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	4619      	mov	r1, r3
 8006dd4:	6878      	ldr	r0, [r7, #4]
 8006dd6:	f002 fa33 	bl	8009240 <USBD_LL_StallEP>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	73fb      	strb	r3, [r7, #15]
      break;
 8006dde:	bf00      	nop
  }

  return ret;
 8006de0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006de2:	4618      	mov	r0, r3
 8006de4:	3710      	adds	r7, #16
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}

08006dea <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006dea:	b580      	push	{r7, lr}
 8006dec:	b086      	sub	sp, #24
 8006dee:	af00      	add	r7, sp, #0
 8006df0:	60f8      	str	r0, [r7, #12]
 8006df2:	460b      	mov	r3, r1
 8006df4:	607a      	str	r2, [r7, #4]
 8006df6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006df8:	7afb      	ldrb	r3, [r7, #11]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d138      	bne.n	8006e70 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8006e04:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006e0c:	2b03      	cmp	r3, #3
 8006e0e:	d14a      	bne.n	8006ea6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	689a      	ldr	r2, [r3, #8]
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	429a      	cmp	r2, r3
 8006e1a:	d913      	bls.n	8006e44 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006e1c:	693b      	ldr	r3, [r7, #16]
 8006e1e:	689a      	ldr	r2, [r3, #8]
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	68db      	ldr	r3, [r3, #12]
 8006e24:	1ad2      	subs	r2, r2, r3
 8006e26:	693b      	ldr	r3, [r7, #16]
 8006e28:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8006e2a:	693b      	ldr	r3, [r7, #16]
 8006e2c:	68da      	ldr	r2, [r3, #12]
 8006e2e:	693b      	ldr	r3, [r7, #16]
 8006e30:	689b      	ldr	r3, [r3, #8]
 8006e32:	4293      	cmp	r3, r2
 8006e34:	bf28      	it	cs
 8006e36:	4613      	movcs	r3, r2
 8006e38:	461a      	mov	r2, r3
 8006e3a:	6879      	ldr	r1, [r7, #4]
 8006e3c:	68f8      	ldr	r0, [r7, #12]
 8006e3e:	f001 f81c 	bl	8007e7a <USBD_CtlContinueRx>
 8006e42:	e030      	b.n	8006ea6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e4a:	b2db      	uxtb	r3, r3
 8006e4c:	2b03      	cmp	r3, #3
 8006e4e:	d10b      	bne.n	8006e68 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e56:	691b      	ldr	r3, [r3, #16]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d005      	beq.n	8006e68 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e62:	691b      	ldr	r3, [r3, #16]
 8006e64:	68f8      	ldr	r0, [r7, #12]
 8006e66:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006e68:	68f8      	ldr	r0, [r7, #12]
 8006e6a:	f001 f817 	bl	8007e9c <USBD_CtlSendStatus>
 8006e6e:	e01a      	b.n	8006ea6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	2b03      	cmp	r3, #3
 8006e7a:	d114      	bne.n	8006ea6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e82:	699b      	ldr	r3, [r3, #24]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d00e      	beq.n	8006ea6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006e8e:	699b      	ldr	r3, [r3, #24]
 8006e90:	7afa      	ldrb	r2, [r7, #11]
 8006e92:	4611      	mov	r1, r2
 8006e94:	68f8      	ldr	r0, [r7, #12]
 8006e96:	4798      	blx	r3
 8006e98:	4603      	mov	r3, r0
 8006e9a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8006e9c:	7dfb      	ldrb	r3, [r7, #23]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d001      	beq.n	8006ea6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 8006ea2:	7dfb      	ldrb	r3, [r7, #23]
 8006ea4:	e000      	b.n	8006ea8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 8006ea6:	2300      	movs	r3, #0
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	3718      	adds	r7, #24
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bd80      	pop	{r7, pc}

08006eb0 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b086      	sub	sp, #24
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	60f8      	str	r0, [r7, #12]
 8006eb8:	460b      	mov	r3, r1
 8006eba:	607a      	str	r2, [r7, #4]
 8006ebc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8006ebe:	7afb      	ldrb	r3, [r7, #11]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d16b      	bne.n	8006f9c <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	3314      	adds	r3, #20
 8006ec8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8006ed0:	2b02      	cmp	r3, #2
 8006ed2:	d156      	bne.n	8006f82 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 8006ed4:	693b      	ldr	r3, [r7, #16]
 8006ed6:	689a      	ldr	r2, [r3, #8]
 8006ed8:	693b      	ldr	r3, [r7, #16]
 8006eda:	68db      	ldr	r3, [r3, #12]
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d914      	bls.n	8006f0a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8006ee0:	693b      	ldr	r3, [r7, #16]
 8006ee2:	689a      	ldr	r2, [r3, #8]
 8006ee4:	693b      	ldr	r3, [r7, #16]
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	1ad2      	subs	r2, r2, r3
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8006eee:	693b      	ldr	r3, [r7, #16]
 8006ef0:	689b      	ldr	r3, [r3, #8]
 8006ef2:	461a      	mov	r2, r3
 8006ef4:	6879      	ldr	r1, [r7, #4]
 8006ef6:	68f8      	ldr	r0, [r7, #12]
 8006ef8:	f000 ffae 	bl	8007e58 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006efc:	2300      	movs	r3, #0
 8006efe:	2200      	movs	r2, #0
 8006f00:	2100      	movs	r1, #0
 8006f02:	68f8      	ldr	r0, [r7, #12]
 8006f04:	f002 faa2 	bl	800944c <USBD_LL_PrepareReceive>
 8006f08:	e03b      	b.n	8006f82 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006f0a:	693b      	ldr	r3, [r7, #16]
 8006f0c:	68da      	ldr	r2, [r3, #12]
 8006f0e:	693b      	ldr	r3, [r7, #16]
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	429a      	cmp	r2, r3
 8006f14:	d11c      	bne.n	8006f50 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8006f16:	693b      	ldr	r3, [r7, #16]
 8006f18:	685a      	ldr	r2, [r3, #4]
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006f1e:	429a      	cmp	r2, r3
 8006f20:	d316      	bcc.n	8006f50 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8006f22:	693b      	ldr	r3, [r7, #16]
 8006f24:	685a      	ldr	r2, [r3, #4]
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006f2c:	429a      	cmp	r2, r3
 8006f2e:	d20f      	bcs.n	8006f50 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8006f30:	2200      	movs	r2, #0
 8006f32:	2100      	movs	r1, #0
 8006f34:	68f8      	ldr	r0, [r7, #12]
 8006f36:	f000 ff8f 	bl	8007e58 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006f42:	2300      	movs	r3, #0
 8006f44:	2200      	movs	r2, #0
 8006f46:	2100      	movs	r1, #0
 8006f48:	68f8      	ldr	r0, [r7, #12]
 8006f4a:	f002 fa7f 	bl	800944c <USBD_LL_PrepareReceive>
 8006f4e:	e018      	b.n	8006f82 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	2b03      	cmp	r3, #3
 8006f5a:	d10b      	bne.n	8006f74 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f62:	68db      	ldr	r3, [r3, #12]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d005      	beq.n	8006f74 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006f6e:	68db      	ldr	r3, [r3, #12]
 8006f70:	68f8      	ldr	r0, [r7, #12]
 8006f72:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8006f74:	2180      	movs	r1, #128	; 0x80
 8006f76:	68f8      	ldr	r0, [r7, #12]
 8006f78:	f002 f962 	bl	8009240 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8006f7c:	68f8      	ldr	r0, [r7, #12]
 8006f7e:	f000 ffa0 	bl	8007ec2 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8006f88:	2b01      	cmp	r3, #1
 8006f8a:	d122      	bne.n	8006fd2 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8006f8c:	68f8      	ldr	r0, [r7, #12]
 8006f8e:	f7ff fe98 	bl	8006cc2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2200      	movs	r2, #0
 8006f96:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8006f9a:	e01a      	b.n	8006fd2 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006fa2:	b2db      	uxtb	r3, r3
 8006fa4:	2b03      	cmp	r3, #3
 8006fa6:	d114      	bne.n	8006fd2 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006fae:	695b      	ldr	r3, [r3, #20]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d00e      	beq.n	8006fd2 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006fba:	695b      	ldr	r3, [r3, #20]
 8006fbc:	7afa      	ldrb	r2, [r7, #11]
 8006fbe:	4611      	mov	r1, r2
 8006fc0:	68f8      	ldr	r0, [r7, #12]
 8006fc2:	4798      	blx	r3
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 8006fc8:	7dfb      	ldrb	r3, [r7, #23]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d001      	beq.n	8006fd2 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 8006fce:	7dfb      	ldrb	r3, [r7, #23]
 8006fd0:	e000      	b.n	8006fd4 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 8006fd2:	2300      	movs	r3, #0
}
 8006fd4:	4618      	mov	r0, r3
 8006fd6:	3718      	adds	r7, #24
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	bd80      	pop	{r7, pc}

08006fdc <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8006fdc:	b580      	push	{r7, lr}
 8006fde:	b082      	sub	sp, #8
 8006fe0:	af00      	add	r7, sp, #0
 8006fe2:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007008:	2b00      	cmp	r3, #0
 800700a:	d101      	bne.n	8007010 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800700c:	2303      	movs	r3, #3
 800700e:	e02f      	b.n	8007070 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007016:	2b00      	cmp	r3, #0
 8007018:	d00f      	beq.n	800703a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	2b00      	cmp	r3, #0
 8007024:	d009      	beq.n	800703a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	687a      	ldr	r2, [r7, #4]
 8007030:	6852      	ldr	r2, [r2, #4]
 8007032:	b2d2      	uxtb	r2, r2
 8007034:	4611      	mov	r1, r2
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800703a:	2340      	movs	r3, #64	; 0x40
 800703c:	2200      	movs	r2, #0
 800703e:	2100      	movs	r1, #0
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f002 f889 	bl	8009158 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2201      	movs	r2, #1
 800704a:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	2240      	movs	r2, #64	; 0x40
 8007052:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007056:	2340      	movs	r3, #64	; 0x40
 8007058:	2200      	movs	r2, #0
 800705a:	2180      	movs	r1, #128	; 0x80
 800705c:	6878      	ldr	r0, [r7, #4]
 800705e:	f002 f87b 	bl	8009158 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	2201      	movs	r2, #1
 8007066:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2240      	movs	r2, #64	; 0x40
 800706c:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800706e:	2300      	movs	r3, #0
}
 8007070:	4618      	mov	r0, r3
 8007072:	3708      	adds	r7, #8
 8007074:	46bd      	mov	sp, r7
 8007076:	bd80      	pop	{r7, pc}

08007078 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
 8007080:	460b      	mov	r3, r1
 8007082:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	78fa      	ldrb	r2, [r7, #3]
 8007088:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800708a:	2300      	movs	r3, #0
}
 800708c:	4618      	mov	r0, r3
 800708e:	370c      	adds	r7, #12
 8007090:	46bd      	mov	sp, r7
 8007092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007096:	4770      	bx	lr

08007098 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007098:	b480      	push	{r7}
 800709a:	b083      	sub	sp, #12
 800709c:	af00      	add	r7, sp, #0
 800709e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80070a6:	b2da      	uxtb	r2, r3
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	2204      	movs	r2, #4
 80070b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 80070b6:	2300      	movs	r3, #0
}
 80070b8:	4618      	mov	r0, r3
 80070ba:	370c      	adds	r7, #12
 80070bc:	46bd      	mov	sp, r7
 80070be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c2:	4770      	bx	lr

080070c4 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 80070c4:	b480      	push	{r7}
 80070c6:	b083      	sub	sp, #12
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80070d2:	b2db      	uxtb	r3, r3
 80070d4:	2b04      	cmp	r3, #4
 80070d6:	d106      	bne.n	80070e6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 80070de:	b2da      	uxtb	r2, r3
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 80070e6:	2300      	movs	r3, #0
}
 80070e8:	4618      	mov	r0, r3
 80070ea:	370c      	adds	r7, #12
 80070ec:	46bd      	mov	sp, r7
 80070ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070f2:	4770      	bx	lr

080070f4 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80070f4:	b580      	push	{r7, lr}
 80070f6:	b082      	sub	sp, #8
 80070f8:	af00      	add	r7, sp, #0
 80070fa:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007102:	2b00      	cmp	r3, #0
 8007104:	d101      	bne.n	800710a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 8007106:	2303      	movs	r3, #3
 8007108:	e012      	b.n	8007130 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007110:	b2db      	uxtb	r3, r3
 8007112:	2b03      	cmp	r3, #3
 8007114:	d10b      	bne.n	800712e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800711c:	69db      	ldr	r3, [r3, #28]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d005      	beq.n	800712e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007128:	69db      	ldr	r3, [r3, #28]
 800712a:	6878      	ldr	r0, [r7, #4]
 800712c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800712e:	2300      	movs	r3, #0
}
 8007130:	4618      	mov	r0, r3
 8007132:	3708      	adds	r7, #8
 8007134:	46bd      	mov	sp, r7
 8007136:	bd80      	pop	{r7, pc}

08007138 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b082      	sub	sp, #8
 800713c:	af00      	add	r7, sp, #0
 800713e:	6078      	str	r0, [r7, #4]
 8007140:	460b      	mov	r3, r1
 8007142:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800714a:	2b00      	cmp	r3, #0
 800714c:	d101      	bne.n	8007152 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800714e:	2303      	movs	r3, #3
 8007150:	e014      	b.n	800717c <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007158:	b2db      	uxtb	r3, r3
 800715a:	2b03      	cmp	r3, #3
 800715c:	d10d      	bne.n	800717a <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007164:	6a1b      	ldr	r3, [r3, #32]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d007      	beq.n	800717a <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007170:	6a1b      	ldr	r3, [r3, #32]
 8007172:	78fa      	ldrb	r2, [r7, #3]
 8007174:	4611      	mov	r1, r2
 8007176:	6878      	ldr	r0, [r7, #4]
 8007178:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800717a:	2300      	movs	r3, #0
}
 800717c:	4618      	mov	r0, r3
 800717e:	3708      	adds	r7, #8
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}

08007184 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b082      	sub	sp, #8
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	460b      	mov	r3, r1
 800718e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007196:	2b00      	cmp	r3, #0
 8007198:	d101      	bne.n	800719e <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800719a:	2303      	movs	r3, #3
 800719c:	e014      	b.n	80071c8 <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80071a4:	b2db      	uxtb	r3, r3
 80071a6:	2b03      	cmp	r3, #3
 80071a8:	d10d      	bne.n	80071c6 <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80071b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d007      	beq.n	80071c6 <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80071bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071be:	78fa      	ldrb	r2, [r7, #3]
 80071c0:	4611      	mov	r1, r2
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80071c6:	2300      	movs	r3, #0
}
 80071c8:	4618      	mov	r0, r3
 80071ca:	3708      	adds	r7, #8
 80071cc:	46bd      	mov	sp, r7
 80071ce:	bd80      	pop	{r7, pc}

080071d0 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80071d0:	b480      	push	{r7}
 80071d2:	b083      	sub	sp, #12
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80071d8:	2300      	movs	r3, #0
}
 80071da:	4618      	mov	r0, r3
 80071dc:	370c      	adds	r7, #12
 80071de:	46bd      	mov	sp, r7
 80071e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e4:	4770      	bx	lr

080071e6 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80071e6:	b580      	push	{r7, lr}
 80071e8:	b082      	sub	sp, #8
 80071ea:	af00      	add	r7, sp, #0
 80071ec:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2201      	movs	r2, #1
 80071f2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d009      	beq.n	8007214 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	687a      	ldr	r2, [r7, #4]
 800720a:	6852      	ldr	r2, [r2, #4]
 800720c:	b2d2      	uxtb	r2, r2
 800720e:	4611      	mov	r1, r2
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	4798      	blx	r3
  }

  return USBD_OK;
 8007214:	2300      	movs	r3, #0
}
 8007216:	4618      	mov	r0, r3
 8007218:	3708      	adds	r7, #8
 800721a:	46bd      	mov	sp, r7
 800721c:	bd80      	pop	{r7, pc}

0800721e <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800721e:	b480      	push	{r7}
 8007220:	b087      	sub	sp, #28
 8007222:	af00      	add	r7, sp, #0
 8007224:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	781b      	ldrb	r3, [r3, #0]
 800722e:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	3301      	adds	r3, #1
 8007234:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	781b      	ldrb	r3, [r3, #0]
 800723a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800723c:	8a3b      	ldrh	r3, [r7, #16]
 800723e:	021b      	lsls	r3, r3, #8
 8007240:	b21a      	sxth	r2, r3
 8007242:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007246:	4313      	orrs	r3, r2
 8007248:	b21b      	sxth	r3, r3
 800724a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800724c:	89fb      	ldrh	r3, [r7, #14]
}
 800724e:	4618      	mov	r0, r3
 8007250:	371c      	adds	r7, #28
 8007252:	46bd      	mov	sp, r7
 8007254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007258:	4770      	bx	lr
	...

0800725c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b084      	sub	sp, #16
 8007260:	af00      	add	r7, sp, #0
 8007262:	6078      	str	r0, [r7, #4]
 8007264:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007266:	2300      	movs	r3, #0
 8007268:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	781b      	ldrb	r3, [r3, #0]
 800726e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007272:	2b40      	cmp	r3, #64	; 0x40
 8007274:	d005      	beq.n	8007282 <USBD_StdDevReq+0x26>
 8007276:	2b40      	cmp	r3, #64	; 0x40
 8007278:	d853      	bhi.n	8007322 <USBD_StdDevReq+0xc6>
 800727a:	2b00      	cmp	r3, #0
 800727c:	d00b      	beq.n	8007296 <USBD_StdDevReq+0x3a>
 800727e:	2b20      	cmp	r3, #32
 8007280:	d14f      	bne.n	8007322 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	6839      	ldr	r1, [r7, #0]
 800728c:	6878      	ldr	r0, [r7, #4]
 800728e:	4798      	blx	r3
 8007290:	4603      	mov	r3, r0
 8007292:	73fb      	strb	r3, [r7, #15]
      break;
 8007294:	e04a      	b.n	800732c <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	785b      	ldrb	r3, [r3, #1]
 800729a:	2b09      	cmp	r3, #9
 800729c:	d83b      	bhi.n	8007316 <USBD_StdDevReq+0xba>
 800729e:	a201      	add	r2, pc, #4	; (adr r2, 80072a4 <USBD_StdDevReq+0x48>)
 80072a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072a4:	080072f9 	.word	0x080072f9
 80072a8:	0800730d 	.word	0x0800730d
 80072ac:	08007317 	.word	0x08007317
 80072b0:	08007303 	.word	0x08007303
 80072b4:	08007317 	.word	0x08007317
 80072b8:	080072d7 	.word	0x080072d7
 80072bc:	080072cd 	.word	0x080072cd
 80072c0:	08007317 	.word	0x08007317
 80072c4:	080072ef 	.word	0x080072ef
 80072c8:	080072e1 	.word	0x080072e1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80072cc:	6839      	ldr	r1, [r7, #0]
 80072ce:	6878      	ldr	r0, [r7, #4]
 80072d0:	f000 f9de 	bl	8007690 <USBD_GetDescriptor>
          break;
 80072d4:	e024      	b.n	8007320 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80072d6:	6839      	ldr	r1, [r7, #0]
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f000 fb6d 	bl	80079b8 <USBD_SetAddress>
          break;
 80072de:	e01f      	b.n	8007320 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80072e0:	6839      	ldr	r1, [r7, #0]
 80072e2:	6878      	ldr	r0, [r7, #4]
 80072e4:	f000 fbac 	bl	8007a40 <USBD_SetConfig>
 80072e8:	4603      	mov	r3, r0
 80072ea:	73fb      	strb	r3, [r7, #15]
          break;
 80072ec:	e018      	b.n	8007320 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80072ee:	6839      	ldr	r1, [r7, #0]
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 fc4b 	bl	8007b8c <USBD_GetConfig>
          break;
 80072f6:	e013      	b.n	8007320 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80072f8:	6839      	ldr	r1, [r7, #0]
 80072fa:	6878      	ldr	r0, [r7, #4]
 80072fc:	f000 fc7c 	bl	8007bf8 <USBD_GetStatus>
          break;
 8007300:	e00e      	b.n	8007320 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007302:	6839      	ldr	r1, [r7, #0]
 8007304:	6878      	ldr	r0, [r7, #4]
 8007306:	f000 fcab 	bl	8007c60 <USBD_SetFeature>
          break;
 800730a:	e009      	b.n	8007320 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800730c:	6839      	ldr	r1, [r7, #0]
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 fcba 	bl	8007c88 <USBD_ClrFeature>
          break;
 8007314:	e004      	b.n	8007320 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 8007316:	6839      	ldr	r1, [r7, #0]
 8007318:	6878      	ldr	r0, [r7, #4]
 800731a:	f000 fd11 	bl	8007d40 <USBD_CtlError>
          break;
 800731e:	bf00      	nop
      }
      break;
 8007320:	e004      	b.n	800732c <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 8007322:	6839      	ldr	r1, [r7, #0]
 8007324:	6878      	ldr	r0, [r7, #4]
 8007326:	f000 fd0b 	bl	8007d40 <USBD_CtlError>
      break;
 800732a:	bf00      	nop
  }

  return ret;
 800732c:	7bfb      	ldrb	r3, [r7, #15]
}
 800732e:	4618      	mov	r0, r3
 8007330:	3710      	adds	r7, #16
 8007332:	46bd      	mov	sp, r7
 8007334:	bd80      	pop	{r7, pc}
 8007336:	bf00      	nop

08007338 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007338:	b580      	push	{r7, lr}
 800733a:	b084      	sub	sp, #16
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
 8007340:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007342:	2300      	movs	r3, #0
 8007344:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	781b      	ldrb	r3, [r3, #0]
 800734a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800734e:	2b40      	cmp	r3, #64	; 0x40
 8007350:	d005      	beq.n	800735e <USBD_StdItfReq+0x26>
 8007352:	2b40      	cmp	r3, #64	; 0x40
 8007354:	d82f      	bhi.n	80073b6 <USBD_StdItfReq+0x7e>
 8007356:	2b00      	cmp	r3, #0
 8007358:	d001      	beq.n	800735e <USBD_StdItfReq+0x26>
 800735a:	2b20      	cmp	r3, #32
 800735c:	d12b      	bne.n	80073b6 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007364:	b2db      	uxtb	r3, r3
 8007366:	3b01      	subs	r3, #1
 8007368:	2b02      	cmp	r3, #2
 800736a:	d81d      	bhi.n	80073a8 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	889b      	ldrh	r3, [r3, #4]
 8007370:	b2db      	uxtb	r3, r3
 8007372:	2b01      	cmp	r3, #1
 8007374:	d813      	bhi.n	800739e <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800737c:	689b      	ldr	r3, [r3, #8]
 800737e:	6839      	ldr	r1, [r7, #0]
 8007380:	6878      	ldr	r0, [r7, #4]
 8007382:	4798      	blx	r3
 8007384:	4603      	mov	r3, r0
 8007386:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	88db      	ldrh	r3, [r3, #6]
 800738c:	2b00      	cmp	r3, #0
 800738e:	d110      	bne.n	80073b2 <USBD_StdItfReq+0x7a>
 8007390:	7bfb      	ldrb	r3, [r7, #15]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d10d      	bne.n	80073b2 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 fd80 	bl	8007e9c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800739c:	e009      	b.n	80073b2 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800739e:	6839      	ldr	r1, [r7, #0]
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 fccd 	bl	8007d40 <USBD_CtlError>
          break;
 80073a6:	e004      	b.n	80073b2 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 80073a8:	6839      	ldr	r1, [r7, #0]
 80073aa:	6878      	ldr	r0, [r7, #4]
 80073ac:	f000 fcc8 	bl	8007d40 <USBD_CtlError>
          break;
 80073b0:	e000      	b.n	80073b4 <USBD_StdItfReq+0x7c>
          break;
 80073b2:	bf00      	nop
      }
      break;
 80073b4:	e004      	b.n	80073c0 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 80073b6:	6839      	ldr	r1, [r7, #0]
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f000 fcc1 	bl	8007d40 <USBD_CtlError>
      break;
 80073be:	bf00      	nop
  }

  return ret;
 80073c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80073c2:	4618      	mov	r0, r3
 80073c4:	3710      	adds	r7, #16
 80073c6:	46bd      	mov	sp, r7
 80073c8:	bd80      	pop	{r7, pc}

080073ca <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073ca:	b580      	push	{r7, lr}
 80073cc:	b084      	sub	sp, #16
 80073ce:	af00      	add	r7, sp, #0
 80073d0:	6078      	str	r0, [r7, #4]
 80073d2:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80073d4:	2300      	movs	r3, #0
 80073d6:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 80073d8:	683b      	ldr	r3, [r7, #0]
 80073da:	889b      	ldrh	r3, [r3, #4]
 80073dc:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	781b      	ldrb	r3, [r3, #0]
 80073e2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80073e6:	2b40      	cmp	r3, #64	; 0x40
 80073e8:	d007      	beq.n	80073fa <USBD_StdEPReq+0x30>
 80073ea:	2b40      	cmp	r3, #64	; 0x40
 80073ec:	f200 8145 	bhi.w	800767a <USBD_StdEPReq+0x2b0>
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d00c      	beq.n	800740e <USBD_StdEPReq+0x44>
 80073f4:	2b20      	cmp	r3, #32
 80073f6:	f040 8140 	bne.w	800767a <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007400:	689b      	ldr	r3, [r3, #8]
 8007402:	6839      	ldr	r1, [r7, #0]
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	4798      	blx	r3
 8007408:	4603      	mov	r3, r0
 800740a:	73fb      	strb	r3, [r7, #15]
      break;
 800740c:	e13a      	b.n	8007684 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	785b      	ldrb	r3, [r3, #1]
 8007412:	2b03      	cmp	r3, #3
 8007414:	d007      	beq.n	8007426 <USBD_StdEPReq+0x5c>
 8007416:	2b03      	cmp	r3, #3
 8007418:	f300 8129 	bgt.w	800766e <USBD_StdEPReq+0x2a4>
 800741c:	2b00      	cmp	r3, #0
 800741e:	d07f      	beq.n	8007520 <USBD_StdEPReq+0x156>
 8007420:	2b01      	cmp	r3, #1
 8007422:	d03c      	beq.n	800749e <USBD_StdEPReq+0xd4>
 8007424:	e123      	b.n	800766e <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800742c:	b2db      	uxtb	r3, r3
 800742e:	2b02      	cmp	r3, #2
 8007430:	d002      	beq.n	8007438 <USBD_StdEPReq+0x6e>
 8007432:	2b03      	cmp	r3, #3
 8007434:	d016      	beq.n	8007464 <USBD_StdEPReq+0x9a>
 8007436:	e02c      	b.n	8007492 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007438:	7bbb      	ldrb	r3, [r7, #14]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d00d      	beq.n	800745a <USBD_StdEPReq+0x90>
 800743e:	7bbb      	ldrb	r3, [r7, #14]
 8007440:	2b80      	cmp	r3, #128	; 0x80
 8007442:	d00a      	beq.n	800745a <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007444:	7bbb      	ldrb	r3, [r7, #14]
 8007446:	4619      	mov	r1, r3
 8007448:	6878      	ldr	r0, [r7, #4]
 800744a:	f001 fef9 	bl	8009240 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800744e:	2180      	movs	r1, #128	; 0x80
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f001 fef5 	bl	8009240 <USBD_LL_StallEP>
 8007456:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007458:	e020      	b.n	800749c <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800745a:	6839      	ldr	r1, [r7, #0]
 800745c:	6878      	ldr	r0, [r7, #4]
 800745e:	f000 fc6f 	bl	8007d40 <USBD_CtlError>
              break;
 8007462:	e01b      	b.n	800749c <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	885b      	ldrh	r3, [r3, #2]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d10e      	bne.n	800748a <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800746c:	7bbb      	ldrb	r3, [r7, #14]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d00b      	beq.n	800748a <USBD_StdEPReq+0xc0>
 8007472:	7bbb      	ldrb	r3, [r7, #14]
 8007474:	2b80      	cmp	r3, #128	; 0x80
 8007476:	d008      	beq.n	800748a <USBD_StdEPReq+0xc0>
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	88db      	ldrh	r3, [r3, #6]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d104      	bne.n	800748a <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007480:	7bbb      	ldrb	r3, [r7, #14]
 8007482:	4619      	mov	r1, r3
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f001 fedb 	bl	8009240 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 fd06 	bl	8007e9c <USBD_CtlSendStatus>

              break;
 8007490:	e004      	b.n	800749c <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 8007492:	6839      	ldr	r1, [r7, #0]
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	f000 fc53 	bl	8007d40 <USBD_CtlError>
              break;
 800749a:	bf00      	nop
          }
          break;
 800749c:	e0ec      	b.n	8007678 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80074a4:	b2db      	uxtb	r3, r3
 80074a6:	2b02      	cmp	r3, #2
 80074a8:	d002      	beq.n	80074b0 <USBD_StdEPReq+0xe6>
 80074aa:	2b03      	cmp	r3, #3
 80074ac:	d016      	beq.n	80074dc <USBD_StdEPReq+0x112>
 80074ae:	e030      	b.n	8007512 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80074b0:	7bbb      	ldrb	r3, [r7, #14]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d00d      	beq.n	80074d2 <USBD_StdEPReq+0x108>
 80074b6:	7bbb      	ldrb	r3, [r7, #14]
 80074b8:	2b80      	cmp	r3, #128	; 0x80
 80074ba:	d00a      	beq.n	80074d2 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80074bc:	7bbb      	ldrb	r3, [r7, #14]
 80074be:	4619      	mov	r1, r3
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f001 febd 	bl	8009240 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80074c6:	2180      	movs	r1, #128	; 0x80
 80074c8:	6878      	ldr	r0, [r7, #4]
 80074ca:	f001 feb9 	bl	8009240 <USBD_LL_StallEP>
 80074ce:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80074d0:	e025      	b.n	800751e <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 80074d2:	6839      	ldr	r1, [r7, #0]
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	f000 fc33 	bl	8007d40 <USBD_CtlError>
              break;
 80074da:	e020      	b.n	800751e <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	885b      	ldrh	r3, [r3, #2]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d11b      	bne.n	800751c <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80074e4:	7bbb      	ldrb	r3, [r7, #14]
 80074e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d004      	beq.n	80074f8 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80074ee:	7bbb      	ldrb	r3, [r7, #14]
 80074f0:	4619      	mov	r1, r3
 80074f2:	6878      	ldr	r0, [r7, #4]
 80074f4:	f001 feda 	bl	80092ac <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 80074f8:	6878      	ldr	r0, [r7, #4]
 80074fa:	f000 fccf 	bl	8007e9c <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007504:	689b      	ldr	r3, [r3, #8]
 8007506:	6839      	ldr	r1, [r7, #0]
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	4798      	blx	r3
 800750c:	4603      	mov	r3, r0
 800750e:	73fb      	strb	r3, [r7, #15]
              }
              break;
 8007510:	e004      	b.n	800751c <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 8007512:	6839      	ldr	r1, [r7, #0]
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f000 fc13 	bl	8007d40 <USBD_CtlError>
              break;
 800751a:	e000      	b.n	800751e <USBD_StdEPReq+0x154>
              break;
 800751c:	bf00      	nop
          }
          break;
 800751e:	e0ab      	b.n	8007678 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007526:	b2db      	uxtb	r3, r3
 8007528:	2b02      	cmp	r3, #2
 800752a:	d002      	beq.n	8007532 <USBD_StdEPReq+0x168>
 800752c:	2b03      	cmp	r3, #3
 800752e:	d032      	beq.n	8007596 <USBD_StdEPReq+0x1cc>
 8007530:	e097      	b.n	8007662 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007532:	7bbb      	ldrb	r3, [r7, #14]
 8007534:	2b00      	cmp	r3, #0
 8007536:	d007      	beq.n	8007548 <USBD_StdEPReq+0x17e>
 8007538:	7bbb      	ldrb	r3, [r7, #14]
 800753a:	2b80      	cmp	r3, #128	; 0x80
 800753c:	d004      	beq.n	8007548 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800753e:	6839      	ldr	r1, [r7, #0]
 8007540:	6878      	ldr	r0, [r7, #4]
 8007542:	f000 fbfd 	bl	8007d40 <USBD_CtlError>
                break;
 8007546:	e091      	b.n	800766c <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007548:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800754c:	2b00      	cmp	r3, #0
 800754e:	da0b      	bge.n	8007568 <USBD_StdEPReq+0x19e>
 8007550:	7bbb      	ldrb	r3, [r7, #14]
 8007552:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007556:	4613      	mov	r3, r2
 8007558:	009b      	lsls	r3, r3, #2
 800755a:	4413      	add	r3, r2
 800755c:	009b      	lsls	r3, r3, #2
 800755e:	3310      	adds	r3, #16
 8007560:	687a      	ldr	r2, [r7, #4]
 8007562:	4413      	add	r3, r2
 8007564:	3304      	adds	r3, #4
 8007566:	e00b      	b.n	8007580 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007568:	7bbb      	ldrb	r3, [r7, #14]
 800756a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800756e:	4613      	mov	r3, r2
 8007570:	009b      	lsls	r3, r3, #2
 8007572:	4413      	add	r3, r2
 8007574:	009b      	lsls	r3, r3, #2
 8007576:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800757a:	687a      	ldr	r2, [r7, #4]
 800757c:	4413      	add	r3, r2
 800757e:	3304      	adds	r3, #4
 8007580:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	2200      	movs	r2, #0
 8007586:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	2202      	movs	r2, #2
 800758c:	4619      	mov	r1, r3
 800758e:	6878      	ldr	r0, [r7, #4]
 8007590:	f000 fc47 	bl	8007e22 <USBD_CtlSendData>
              break;
 8007594:	e06a      	b.n	800766c <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007596:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800759a:	2b00      	cmp	r3, #0
 800759c:	da11      	bge.n	80075c2 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800759e:	7bbb      	ldrb	r3, [r7, #14]
 80075a0:	f003 020f 	and.w	r2, r3, #15
 80075a4:	6879      	ldr	r1, [r7, #4]
 80075a6:	4613      	mov	r3, r2
 80075a8:	009b      	lsls	r3, r3, #2
 80075aa:	4413      	add	r3, r2
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	440b      	add	r3, r1
 80075b0:	3324      	adds	r3, #36	; 0x24
 80075b2:	881b      	ldrh	r3, [r3, #0]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d117      	bne.n	80075e8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80075b8:	6839      	ldr	r1, [r7, #0]
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f000 fbc0 	bl	8007d40 <USBD_CtlError>
                  break;
 80075c0:	e054      	b.n	800766c <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80075c2:	7bbb      	ldrb	r3, [r7, #14]
 80075c4:	f003 020f 	and.w	r2, r3, #15
 80075c8:	6879      	ldr	r1, [r7, #4]
 80075ca:	4613      	mov	r3, r2
 80075cc:	009b      	lsls	r3, r3, #2
 80075ce:	4413      	add	r3, r2
 80075d0:	009b      	lsls	r3, r3, #2
 80075d2:	440b      	add	r3, r1
 80075d4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 80075d8:	881b      	ldrh	r3, [r3, #0]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d104      	bne.n	80075e8 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 80075de:	6839      	ldr	r1, [r7, #0]
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f000 fbad 	bl	8007d40 <USBD_CtlError>
                  break;
 80075e6:	e041      	b.n	800766c <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80075e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	da0b      	bge.n	8007608 <USBD_StdEPReq+0x23e>
 80075f0:	7bbb      	ldrb	r3, [r7, #14]
 80075f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80075f6:	4613      	mov	r3, r2
 80075f8:	009b      	lsls	r3, r3, #2
 80075fa:	4413      	add	r3, r2
 80075fc:	009b      	lsls	r3, r3, #2
 80075fe:	3310      	adds	r3, #16
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	4413      	add	r3, r2
 8007604:	3304      	adds	r3, #4
 8007606:	e00b      	b.n	8007620 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007608:	7bbb      	ldrb	r3, [r7, #14]
 800760a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800760e:	4613      	mov	r3, r2
 8007610:	009b      	lsls	r3, r3, #2
 8007612:	4413      	add	r3, r2
 8007614:	009b      	lsls	r3, r3, #2
 8007616:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800761a:	687a      	ldr	r2, [r7, #4]
 800761c:	4413      	add	r3, r2
 800761e:	3304      	adds	r3, #4
 8007620:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007622:	7bbb      	ldrb	r3, [r7, #14]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d002      	beq.n	800762e <USBD_StdEPReq+0x264>
 8007628:	7bbb      	ldrb	r3, [r7, #14]
 800762a:	2b80      	cmp	r3, #128	; 0x80
 800762c:	d103      	bne.n	8007636 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	2200      	movs	r2, #0
 8007632:	601a      	str	r2, [r3, #0]
 8007634:	e00e      	b.n	8007654 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007636:	7bbb      	ldrb	r3, [r7, #14]
 8007638:	4619      	mov	r1, r3
 800763a:	6878      	ldr	r0, [r7, #4]
 800763c:	f001 fe6c 	bl	8009318 <USBD_LL_IsStallEP>
 8007640:	4603      	mov	r3, r0
 8007642:	2b00      	cmp	r3, #0
 8007644:	d003      	beq.n	800764e <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	2201      	movs	r2, #1
 800764a:	601a      	str	r2, [r3, #0]
 800764c:	e002      	b.n	8007654 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	2200      	movs	r2, #0
 8007652:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	2202      	movs	r2, #2
 8007658:	4619      	mov	r1, r3
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 fbe1 	bl	8007e22 <USBD_CtlSendData>
              break;
 8007660:	e004      	b.n	800766c <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 8007662:	6839      	ldr	r1, [r7, #0]
 8007664:	6878      	ldr	r0, [r7, #4]
 8007666:	f000 fb6b 	bl	8007d40 <USBD_CtlError>
              break;
 800766a:	bf00      	nop
          }
          break;
 800766c:	e004      	b.n	8007678 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800766e:	6839      	ldr	r1, [r7, #0]
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f000 fb65 	bl	8007d40 <USBD_CtlError>
          break;
 8007676:	bf00      	nop
      }
      break;
 8007678:	e004      	b.n	8007684 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800767a:	6839      	ldr	r1, [r7, #0]
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f000 fb5f 	bl	8007d40 <USBD_CtlError>
      break;
 8007682:	bf00      	nop
  }

  return ret;
 8007684:	7bfb      	ldrb	r3, [r7, #15]
}
 8007686:	4618      	mov	r0, r3
 8007688:	3710      	adds	r7, #16
 800768a:	46bd      	mov	sp, r7
 800768c:	bd80      	pop	{r7, pc}
	...

08007690 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
 8007696:	6078      	str	r0, [r7, #4]
 8007698:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800769a:	2300      	movs	r3, #0
 800769c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800769e:	2300      	movs	r3, #0
 80076a0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80076a2:	2300      	movs	r3, #0
 80076a4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	885b      	ldrh	r3, [r3, #2]
 80076aa:	0a1b      	lsrs	r3, r3, #8
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	3b01      	subs	r3, #1
 80076b0:	2b0e      	cmp	r3, #14
 80076b2:	f200 8152 	bhi.w	800795a <USBD_GetDescriptor+0x2ca>
 80076b6:	a201      	add	r2, pc, #4	; (adr r2, 80076bc <USBD_GetDescriptor+0x2c>)
 80076b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076bc:	0800772d 	.word	0x0800772d
 80076c0:	08007745 	.word	0x08007745
 80076c4:	08007785 	.word	0x08007785
 80076c8:	0800795b 	.word	0x0800795b
 80076cc:	0800795b 	.word	0x0800795b
 80076d0:	080078fb 	.word	0x080078fb
 80076d4:	08007927 	.word	0x08007927
 80076d8:	0800795b 	.word	0x0800795b
 80076dc:	0800795b 	.word	0x0800795b
 80076e0:	0800795b 	.word	0x0800795b
 80076e4:	0800795b 	.word	0x0800795b
 80076e8:	0800795b 	.word	0x0800795b
 80076ec:	0800795b 	.word	0x0800795b
 80076f0:	0800795b 	.word	0x0800795b
 80076f4:	080076f9 	.word	0x080076f9
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80076fe:	69db      	ldr	r3, [r3, #28]
 8007700:	2b00      	cmp	r3, #0
 8007702:	d00b      	beq.n	800771c <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800770a:	69db      	ldr	r3, [r3, #28]
 800770c:	687a      	ldr	r2, [r7, #4]
 800770e:	7c12      	ldrb	r2, [r2, #16]
 8007710:	f107 0108 	add.w	r1, r7, #8
 8007714:	4610      	mov	r0, r2
 8007716:	4798      	blx	r3
 8007718:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800771a:	e126      	b.n	800796a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800771c:	6839      	ldr	r1, [r7, #0]
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f000 fb0e 	bl	8007d40 <USBD_CtlError>
        err++;
 8007724:	7afb      	ldrb	r3, [r7, #11]
 8007726:	3301      	adds	r3, #1
 8007728:	72fb      	strb	r3, [r7, #11]
      break;
 800772a:	e11e      	b.n	800796a <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	7c12      	ldrb	r2, [r2, #16]
 8007738:	f107 0108 	add.w	r1, r7, #8
 800773c:	4610      	mov	r0, r2
 800773e:	4798      	blx	r3
 8007740:	60f8      	str	r0, [r7, #12]
      break;
 8007742:	e112      	b.n	800796a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	7c1b      	ldrb	r3, [r3, #16]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d10d      	bne.n	8007768 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007754:	f107 0208 	add.w	r2, r7, #8
 8007758:	4610      	mov	r0, r2
 800775a:	4798      	blx	r3
 800775c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	3301      	adds	r3, #1
 8007762:	2202      	movs	r2, #2
 8007764:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007766:	e100      	b.n	800796a <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800776e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007770:	f107 0208 	add.w	r2, r7, #8
 8007774:	4610      	mov	r0, r2
 8007776:	4798      	blx	r3
 8007778:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	3301      	adds	r3, #1
 800777e:	2202      	movs	r2, #2
 8007780:	701a      	strb	r2, [r3, #0]
      break;
 8007782:	e0f2      	b.n	800796a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007784:	683b      	ldr	r3, [r7, #0]
 8007786:	885b      	ldrh	r3, [r3, #2]
 8007788:	b2db      	uxtb	r3, r3
 800778a:	2b05      	cmp	r3, #5
 800778c:	f200 80ac 	bhi.w	80078e8 <USBD_GetDescriptor+0x258>
 8007790:	a201      	add	r2, pc, #4	; (adr r2, 8007798 <USBD_GetDescriptor+0x108>)
 8007792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007796:	bf00      	nop
 8007798:	080077b1 	.word	0x080077b1
 800779c:	080077e5 	.word	0x080077e5
 80077a0:	08007819 	.word	0x08007819
 80077a4:	0800784d 	.word	0x0800784d
 80077a8:	08007881 	.word	0x08007881
 80077ac:	080078b5 	.word	0x080078b5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077b6:	685b      	ldr	r3, [r3, #4]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d00b      	beq.n	80077d4 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077c2:	685b      	ldr	r3, [r3, #4]
 80077c4:	687a      	ldr	r2, [r7, #4]
 80077c6:	7c12      	ldrb	r2, [r2, #16]
 80077c8:	f107 0108 	add.w	r1, r7, #8
 80077cc:	4610      	mov	r0, r2
 80077ce:	4798      	blx	r3
 80077d0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80077d2:	e091      	b.n	80078f8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80077d4:	6839      	ldr	r1, [r7, #0]
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f000 fab2 	bl	8007d40 <USBD_CtlError>
            err++;
 80077dc:	7afb      	ldrb	r3, [r7, #11]
 80077de:	3301      	adds	r3, #1
 80077e0:	72fb      	strb	r3, [r7, #11]
          break;
 80077e2:	e089      	b.n	80078f8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d00b      	beq.n	8007808 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80077f6:	689b      	ldr	r3, [r3, #8]
 80077f8:	687a      	ldr	r2, [r7, #4]
 80077fa:	7c12      	ldrb	r2, [r2, #16]
 80077fc:	f107 0108 	add.w	r1, r7, #8
 8007800:	4610      	mov	r0, r2
 8007802:	4798      	blx	r3
 8007804:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007806:	e077      	b.n	80078f8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007808:	6839      	ldr	r1, [r7, #0]
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 fa98 	bl	8007d40 <USBD_CtlError>
            err++;
 8007810:	7afb      	ldrb	r3, [r7, #11]
 8007812:	3301      	adds	r3, #1
 8007814:	72fb      	strb	r3, [r7, #11]
          break;
 8007816:	e06f      	b.n	80078f8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800781e:	68db      	ldr	r3, [r3, #12]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d00b      	beq.n	800783c <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800782a:	68db      	ldr	r3, [r3, #12]
 800782c:	687a      	ldr	r2, [r7, #4]
 800782e:	7c12      	ldrb	r2, [r2, #16]
 8007830:	f107 0108 	add.w	r1, r7, #8
 8007834:	4610      	mov	r0, r2
 8007836:	4798      	blx	r3
 8007838:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800783a:	e05d      	b.n	80078f8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800783c:	6839      	ldr	r1, [r7, #0]
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f000 fa7e 	bl	8007d40 <USBD_CtlError>
            err++;
 8007844:	7afb      	ldrb	r3, [r7, #11]
 8007846:	3301      	adds	r3, #1
 8007848:	72fb      	strb	r3, [r7, #11]
          break;
 800784a:	e055      	b.n	80078f8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007852:	691b      	ldr	r3, [r3, #16]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d00b      	beq.n	8007870 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800785e:	691b      	ldr	r3, [r3, #16]
 8007860:	687a      	ldr	r2, [r7, #4]
 8007862:	7c12      	ldrb	r2, [r2, #16]
 8007864:	f107 0108 	add.w	r1, r7, #8
 8007868:	4610      	mov	r0, r2
 800786a:	4798      	blx	r3
 800786c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800786e:	e043      	b.n	80078f8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007870:	6839      	ldr	r1, [r7, #0]
 8007872:	6878      	ldr	r0, [r7, #4]
 8007874:	f000 fa64 	bl	8007d40 <USBD_CtlError>
            err++;
 8007878:	7afb      	ldrb	r3, [r7, #11]
 800787a:	3301      	adds	r3, #1
 800787c:	72fb      	strb	r3, [r7, #11]
          break;
 800787e:	e03b      	b.n	80078f8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007886:	695b      	ldr	r3, [r3, #20]
 8007888:	2b00      	cmp	r3, #0
 800788a:	d00b      	beq.n	80078a4 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007892:	695b      	ldr	r3, [r3, #20]
 8007894:	687a      	ldr	r2, [r7, #4]
 8007896:	7c12      	ldrb	r2, [r2, #16]
 8007898:	f107 0108 	add.w	r1, r7, #8
 800789c:	4610      	mov	r0, r2
 800789e:	4798      	blx	r3
 80078a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80078a2:	e029      	b.n	80078f8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80078a4:	6839      	ldr	r1, [r7, #0]
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f000 fa4a 	bl	8007d40 <USBD_CtlError>
            err++;
 80078ac:	7afb      	ldrb	r3, [r7, #11]
 80078ae:	3301      	adds	r3, #1
 80078b0:	72fb      	strb	r3, [r7, #11]
          break;
 80078b2:	e021      	b.n	80078f8 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80078ba:	699b      	ldr	r3, [r3, #24]
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d00b      	beq.n	80078d8 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80078c6:	699b      	ldr	r3, [r3, #24]
 80078c8:	687a      	ldr	r2, [r7, #4]
 80078ca:	7c12      	ldrb	r2, [r2, #16]
 80078cc:	f107 0108 	add.w	r1, r7, #8
 80078d0:	4610      	mov	r0, r2
 80078d2:	4798      	blx	r3
 80078d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80078d6:	e00f      	b.n	80078f8 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80078d8:	6839      	ldr	r1, [r7, #0]
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f000 fa30 	bl	8007d40 <USBD_CtlError>
            err++;
 80078e0:	7afb      	ldrb	r3, [r7, #11]
 80078e2:	3301      	adds	r3, #1
 80078e4:	72fb      	strb	r3, [r7, #11]
          break;
 80078e6:	e007      	b.n	80078f8 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80078e8:	6839      	ldr	r1, [r7, #0]
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f000 fa28 	bl	8007d40 <USBD_CtlError>
          err++;
 80078f0:	7afb      	ldrb	r3, [r7, #11]
 80078f2:	3301      	adds	r3, #1
 80078f4:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 80078f6:	bf00      	nop
      }
      break;
 80078f8:	e037      	b.n	800796a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	7c1b      	ldrb	r3, [r3, #16]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d109      	bne.n	8007916 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007908:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800790a:	f107 0208 	add.w	r2, r7, #8
 800790e:	4610      	mov	r0, r2
 8007910:	4798      	blx	r3
 8007912:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007914:	e029      	b.n	800796a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007916:	6839      	ldr	r1, [r7, #0]
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f000 fa11 	bl	8007d40 <USBD_CtlError>
        err++;
 800791e:	7afb      	ldrb	r3, [r7, #11]
 8007920:	3301      	adds	r3, #1
 8007922:	72fb      	strb	r3, [r7, #11]
      break;
 8007924:	e021      	b.n	800796a <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	7c1b      	ldrb	r3, [r3, #16]
 800792a:	2b00      	cmp	r3, #0
 800792c:	d10d      	bne.n	800794a <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007936:	f107 0208 	add.w	r2, r7, #8
 800793a:	4610      	mov	r0, r2
 800793c:	4798      	blx	r3
 800793e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	3301      	adds	r3, #1
 8007944:	2207      	movs	r2, #7
 8007946:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007948:	e00f      	b.n	800796a <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800794a:	6839      	ldr	r1, [r7, #0]
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f000 f9f7 	bl	8007d40 <USBD_CtlError>
        err++;
 8007952:	7afb      	ldrb	r3, [r7, #11]
 8007954:	3301      	adds	r3, #1
 8007956:	72fb      	strb	r3, [r7, #11]
      break;
 8007958:	e007      	b.n	800796a <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800795a:	6839      	ldr	r1, [r7, #0]
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	f000 f9ef 	bl	8007d40 <USBD_CtlError>
      err++;
 8007962:	7afb      	ldrb	r3, [r7, #11]
 8007964:	3301      	adds	r3, #1
 8007966:	72fb      	strb	r3, [r7, #11]
      break;
 8007968:	bf00      	nop
  }

  if (err != 0U)
 800796a:	7afb      	ldrb	r3, [r7, #11]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d11e      	bne.n	80079ae <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	88db      	ldrh	r3, [r3, #6]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d016      	beq.n	80079a6 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8007978:	893b      	ldrh	r3, [r7, #8]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d00e      	beq.n	800799c <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	88da      	ldrh	r2, [r3, #6]
 8007982:	893b      	ldrh	r3, [r7, #8]
 8007984:	4293      	cmp	r3, r2
 8007986:	bf28      	it	cs
 8007988:	4613      	movcs	r3, r2
 800798a:	b29b      	uxth	r3, r3
 800798c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800798e:	893b      	ldrh	r3, [r7, #8]
 8007990:	461a      	mov	r2, r3
 8007992:	68f9      	ldr	r1, [r7, #12]
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f000 fa44 	bl	8007e22 <USBD_CtlSendData>
 800799a:	e009      	b.n	80079b0 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800799c:	6839      	ldr	r1, [r7, #0]
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f000 f9ce 	bl	8007d40 <USBD_CtlError>
 80079a4:	e004      	b.n	80079b0 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80079a6:	6878      	ldr	r0, [r7, #4]
 80079a8:	f000 fa78 	bl	8007e9c <USBD_CtlSendStatus>
 80079ac:	e000      	b.n	80079b0 <USBD_GetDescriptor+0x320>
    return;
 80079ae:	bf00      	nop
  }
}
 80079b0:	3710      	adds	r7, #16
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}
 80079b6:	bf00      	nop

080079b8 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b084      	sub	sp, #16
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	889b      	ldrh	r3, [r3, #4]
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d131      	bne.n	8007a2e <USBD_SetAddress+0x76>
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	88db      	ldrh	r3, [r3, #6]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d12d      	bne.n	8007a2e <USBD_SetAddress+0x76>
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	885b      	ldrh	r3, [r3, #2]
 80079d6:	2b7f      	cmp	r3, #127	; 0x7f
 80079d8:	d829      	bhi.n	8007a2e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	885b      	ldrh	r3, [r3, #2]
 80079de:	b2db      	uxtb	r3, r3
 80079e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80079e4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80079ec:	b2db      	uxtb	r3, r3
 80079ee:	2b03      	cmp	r3, #3
 80079f0:	d104      	bne.n	80079fc <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80079f2:	6839      	ldr	r1, [r7, #0]
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f000 f9a3 	bl	8007d40 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80079fa:	e01d      	b.n	8007a38 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	7bfa      	ldrb	r2, [r7, #15]
 8007a00:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8007a04:	7bfb      	ldrb	r3, [r7, #15]
 8007a06:	4619      	mov	r1, r3
 8007a08:	6878      	ldr	r0, [r7, #4]
 8007a0a:	f001 fcb1 	bl	8009370 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8007a0e:	6878      	ldr	r0, [r7, #4]
 8007a10:	f000 fa44 	bl	8007e9c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8007a14:	7bfb      	ldrb	r3, [r7, #15]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d004      	beq.n	8007a24 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	2202      	movs	r2, #2
 8007a1e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a22:	e009      	b.n	8007a38 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	2201      	movs	r2, #1
 8007a28:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007a2c:	e004      	b.n	8007a38 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8007a2e:	6839      	ldr	r1, [r7, #0]
 8007a30:	6878      	ldr	r0, [r7, #4]
 8007a32:	f000 f985 	bl	8007d40 <USBD_CtlError>
  }
}
 8007a36:	bf00      	nop
 8007a38:	bf00      	nop
 8007a3a:	3710      	adds	r7, #16
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	bd80      	pop	{r7, pc}

08007a40 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007a40:	b580      	push	{r7, lr}
 8007a42:	b084      	sub	sp, #16
 8007a44:	af00      	add	r7, sp, #0
 8007a46:	6078      	str	r0, [r7, #4]
 8007a48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007a4e:	683b      	ldr	r3, [r7, #0]
 8007a50:	885b      	ldrh	r3, [r3, #2]
 8007a52:	b2da      	uxtb	r2, r3
 8007a54:	4b4c      	ldr	r3, [pc, #304]	; (8007b88 <USBD_SetConfig+0x148>)
 8007a56:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8007a58:	4b4b      	ldr	r3, [pc, #300]	; (8007b88 <USBD_SetConfig+0x148>)
 8007a5a:	781b      	ldrb	r3, [r3, #0]
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d905      	bls.n	8007a6c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007a60:	6839      	ldr	r1, [r7, #0]
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 f96c 	bl	8007d40 <USBD_CtlError>
    return USBD_FAIL;
 8007a68:	2303      	movs	r3, #3
 8007a6a:	e088      	b.n	8007b7e <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007a72:	b2db      	uxtb	r3, r3
 8007a74:	2b02      	cmp	r3, #2
 8007a76:	d002      	beq.n	8007a7e <USBD_SetConfig+0x3e>
 8007a78:	2b03      	cmp	r3, #3
 8007a7a:	d025      	beq.n	8007ac8 <USBD_SetConfig+0x88>
 8007a7c:	e071      	b.n	8007b62 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007a7e:	4b42      	ldr	r3, [pc, #264]	; (8007b88 <USBD_SetConfig+0x148>)
 8007a80:	781b      	ldrb	r3, [r3, #0]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d01c      	beq.n	8007ac0 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 8007a86:	4b40      	ldr	r3, [pc, #256]	; (8007b88 <USBD_SetConfig+0x148>)
 8007a88:	781b      	ldrb	r3, [r3, #0]
 8007a8a:	461a      	mov	r2, r3
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007a90:	4b3d      	ldr	r3, [pc, #244]	; (8007b88 <USBD_SetConfig+0x148>)
 8007a92:	781b      	ldrb	r3, [r3, #0]
 8007a94:	4619      	mov	r1, r3
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f7ff f91e 	bl	8006cd8 <USBD_SetClassConfig>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007aa0:	7bfb      	ldrb	r3, [r7, #15]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d004      	beq.n	8007ab0 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 8007aa6:	6839      	ldr	r1, [r7, #0]
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f000 f949 	bl	8007d40 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007aae:	e065      	b.n	8007b7c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f000 f9f3 	bl	8007e9c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2203      	movs	r2, #3
 8007aba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007abe:	e05d      	b.n	8007b7c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8007ac0:	6878      	ldr	r0, [r7, #4]
 8007ac2:	f000 f9eb 	bl	8007e9c <USBD_CtlSendStatus>
      break;
 8007ac6:	e059      	b.n	8007b7c <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007ac8:	4b2f      	ldr	r3, [pc, #188]	; (8007b88 <USBD_SetConfig+0x148>)
 8007aca:	781b      	ldrb	r3, [r3, #0]
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d112      	bne.n	8007af6 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	2202      	movs	r2, #2
 8007ad4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8007ad8:	4b2b      	ldr	r3, [pc, #172]	; (8007b88 <USBD_SetConfig+0x148>)
 8007ada:	781b      	ldrb	r3, [r3, #0]
 8007adc:	461a      	mov	r2, r3
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007ae2:	4b29      	ldr	r3, [pc, #164]	; (8007b88 <USBD_SetConfig+0x148>)
 8007ae4:	781b      	ldrb	r3, [r3, #0]
 8007ae6:	4619      	mov	r1, r3
 8007ae8:	6878      	ldr	r0, [r7, #4]
 8007aea:	f7ff f911 	bl	8006d10 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8007aee:	6878      	ldr	r0, [r7, #4]
 8007af0:	f000 f9d4 	bl	8007e9c <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8007af4:	e042      	b.n	8007b7c <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 8007af6:	4b24      	ldr	r3, [pc, #144]	; (8007b88 <USBD_SetConfig+0x148>)
 8007af8:	781b      	ldrb	r3, [r3, #0]
 8007afa:	461a      	mov	r2, r3
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	429a      	cmp	r2, r3
 8007b02:	d02a      	beq.n	8007b5a <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	b2db      	uxtb	r3, r3
 8007b0a:	4619      	mov	r1, r3
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f7ff f8ff 	bl	8006d10 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007b12:	4b1d      	ldr	r3, [pc, #116]	; (8007b88 <USBD_SetConfig+0x148>)
 8007b14:	781b      	ldrb	r3, [r3, #0]
 8007b16:	461a      	mov	r2, r3
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007b1c:	4b1a      	ldr	r3, [pc, #104]	; (8007b88 <USBD_SetConfig+0x148>)
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	4619      	mov	r1, r3
 8007b22:	6878      	ldr	r0, [r7, #4]
 8007b24:	f7ff f8d8 	bl	8006cd8 <USBD_SetClassConfig>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8007b2c:	7bfb      	ldrb	r3, [r7, #15]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d00f      	beq.n	8007b52 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 8007b32:	6839      	ldr	r1, [r7, #0]
 8007b34:	6878      	ldr	r0, [r7, #4]
 8007b36:	f000 f903 	bl	8007d40 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	b2db      	uxtb	r3, r3
 8007b40:	4619      	mov	r1, r3
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f7ff f8e4 	bl	8006d10 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2202      	movs	r2, #2
 8007b4c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 8007b50:	e014      	b.n	8007b7c <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 f9a2 	bl	8007e9c <USBD_CtlSendStatus>
      break;
 8007b58:	e010      	b.n	8007b7c <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8007b5a:	6878      	ldr	r0, [r7, #4]
 8007b5c:	f000 f99e 	bl	8007e9c <USBD_CtlSendStatus>
      break;
 8007b60:	e00c      	b.n	8007b7c <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007b62:	6839      	ldr	r1, [r7, #0]
 8007b64:	6878      	ldr	r0, [r7, #4]
 8007b66:	f000 f8eb 	bl	8007d40 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007b6a:	4b07      	ldr	r3, [pc, #28]	; (8007b88 <USBD_SetConfig+0x148>)
 8007b6c:	781b      	ldrb	r3, [r3, #0]
 8007b6e:	4619      	mov	r1, r3
 8007b70:	6878      	ldr	r0, [r7, #4]
 8007b72:	f7ff f8cd 	bl	8006d10 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007b76:	2303      	movs	r3, #3
 8007b78:	73fb      	strb	r3, [r7, #15]
      break;
 8007b7a:	bf00      	nop
  }

  return ret;
 8007b7c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3710      	adds	r7, #16
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop
 8007b88:	20000228 	.word	0x20000228

08007b8c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b082      	sub	sp, #8
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
 8007b94:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	88db      	ldrh	r3, [r3, #6]
 8007b9a:	2b01      	cmp	r3, #1
 8007b9c:	d004      	beq.n	8007ba8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8007b9e:	6839      	ldr	r1, [r7, #0]
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f000 f8cd 	bl	8007d40 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007ba6:	e023      	b.n	8007bf0 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007bae:	b2db      	uxtb	r3, r3
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	dc02      	bgt.n	8007bba <USBD_GetConfig+0x2e>
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	dc03      	bgt.n	8007bc0 <USBD_GetConfig+0x34>
 8007bb8:	e015      	b.n	8007be6 <USBD_GetConfig+0x5a>
 8007bba:	2b03      	cmp	r3, #3
 8007bbc:	d00b      	beq.n	8007bd6 <USBD_GetConfig+0x4a>
 8007bbe:	e012      	b.n	8007be6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2200      	movs	r2, #0
 8007bc4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	3308      	adds	r3, #8
 8007bca:	2201      	movs	r2, #1
 8007bcc:	4619      	mov	r1, r3
 8007bce:	6878      	ldr	r0, [r7, #4]
 8007bd0:	f000 f927 	bl	8007e22 <USBD_CtlSendData>
        break;
 8007bd4:	e00c      	b.n	8007bf0 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	3304      	adds	r3, #4
 8007bda:	2201      	movs	r2, #1
 8007bdc:	4619      	mov	r1, r3
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f000 f91f 	bl	8007e22 <USBD_CtlSendData>
        break;
 8007be4:	e004      	b.n	8007bf0 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8007be6:	6839      	ldr	r1, [r7, #0]
 8007be8:	6878      	ldr	r0, [r7, #4]
 8007bea:	f000 f8a9 	bl	8007d40 <USBD_CtlError>
        break;
 8007bee:	bf00      	nop
}
 8007bf0:	bf00      	nop
 8007bf2:	3708      	adds	r7, #8
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}

08007bf8 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b082      	sub	sp, #8
 8007bfc:	af00      	add	r7, sp, #0
 8007bfe:	6078      	str	r0, [r7, #4]
 8007c00:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c08:	b2db      	uxtb	r3, r3
 8007c0a:	3b01      	subs	r3, #1
 8007c0c:	2b02      	cmp	r3, #2
 8007c0e:	d81e      	bhi.n	8007c4e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	88db      	ldrh	r3, [r3, #6]
 8007c14:	2b02      	cmp	r3, #2
 8007c16:	d004      	beq.n	8007c22 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8007c18:	6839      	ldr	r1, [r7, #0]
 8007c1a:	6878      	ldr	r0, [r7, #4]
 8007c1c:	f000 f890 	bl	8007d40 <USBD_CtlError>
        break;
 8007c20:	e01a      	b.n	8007c58 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2201      	movs	r2, #1
 8007c26:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d005      	beq.n	8007c3e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	68db      	ldr	r3, [r3, #12]
 8007c36:	f043 0202 	orr.w	r2, r3, #2
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	330c      	adds	r3, #12
 8007c42:	2202      	movs	r2, #2
 8007c44:	4619      	mov	r1, r3
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f000 f8eb 	bl	8007e22 <USBD_CtlSendData>
      break;
 8007c4c:	e004      	b.n	8007c58 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8007c4e:	6839      	ldr	r1, [r7, #0]
 8007c50:	6878      	ldr	r0, [r7, #4]
 8007c52:	f000 f875 	bl	8007d40 <USBD_CtlError>
      break;
 8007c56:	bf00      	nop
  }
}
 8007c58:	bf00      	nop
 8007c5a:	3708      	adds	r7, #8
 8007c5c:	46bd      	mov	sp, r7
 8007c5e:	bd80      	pop	{r7, pc}

08007c60 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b082      	sub	sp, #8
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	6078      	str	r0, [r7, #4]
 8007c68:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	885b      	ldrh	r3, [r3, #2]
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d106      	bne.n	8007c80 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	2201      	movs	r2, #1
 8007c76:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007c7a:	6878      	ldr	r0, [r7, #4]
 8007c7c:	f000 f90e 	bl	8007e9c <USBD_CtlSendStatus>
  }
}
 8007c80:	bf00      	nop
 8007c82:	3708      	adds	r7, #8
 8007c84:	46bd      	mov	sp, r7
 8007c86:	bd80      	pop	{r7, pc}

08007c88 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007c88:	b580      	push	{r7, lr}
 8007c8a:	b082      	sub	sp, #8
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	6078      	str	r0, [r7, #4]
 8007c90:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007c98:	b2db      	uxtb	r3, r3
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	2b02      	cmp	r3, #2
 8007c9e:	d80b      	bhi.n	8007cb8 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	885b      	ldrh	r3, [r3, #2]
 8007ca4:	2b01      	cmp	r3, #1
 8007ca6:	d10c      	bne.n	8007cc2 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	2200      	movs	r2, #0
 8007cac:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f000 f8f3 	bl	8007e9c <USBD_CtlSendStatus>
      }
      break;
 8007cb6:	e004      	b.n	8007cc2 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8007cb8:	6839      	ldr	r1, [r7, #0]
 8007cba:	6878      	ldr	r0, [r7, #4]
 8007cbc:	f000 f840 	bl	8007d40 <USBD_CtlError>
      break;
 8007cc0:	e000      	b.n	8007cc4 <USBD_ClrFeature+0x3c>
      break;
 8007cc2:	bf00      	nop
  }
}
 8007cc4:	bf00      	nop
 8007cc6:	3708      	adds	r7, #8
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}

08007ccc <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b084      	sub	sp, #16
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
 8007cd4:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	781a      	ldrb	r2, [r3, #0]
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	781a      	ldrb	r2, [r3, #0]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8007cf6:	68f8      	ldr	r0, [r7, #12]
 8007cf8:	f7ff fa91 	bl	800721e <SWAPBYTE>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	461a      	mov	r2, r3
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	3301      	adds	r3, #1
 8007d08:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	3301      	adds	r3, #1
 8007d0e:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8007d10:	68f8      	ldr	r0, [r7, #12]
 8007d12:	f7ff fa84 	bl	800721e <SWAPBYTE>
 8007d16:	4603      	mov	r3, r0
 8007d18:	461a      	mov	r2, r3
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	3301      	adds	r3, #1
 8007d22:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	3301      	adds	r3, #1
 8007d28:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007d2a:	68f8      	ldr	r0, [r7, #12]
 8007d2c:	f7ff fa77 	bl	800721e <SWAPBYTE>
 8007d30:	4603      	mov	r3, r0
 8007d32:	461a      	mov	r2, r3
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	80da      	strh	r2, [r3, #6]
}
 8007d38:	bf00      	nop
 8007d3a:	3710      	adds	r7, #16
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b082      	sub	sp, #8
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007d4a:	2180      	movs	r1, #128	; 0x80
 8007d4c:	6878      	ldr	r0, [r7, #4]
 8007d4e:	f001 fa77 	bl	8009240 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007d52:	2100      	movs	r1, #0
 8007d54:	6878      	ldr	r0, [r7, #4]
 8007d56:	f001 fa73 	bl	8009240 <USBD_LL_StallEP>
}
 8007d5a:	bf00      	nop
 8007d5c:	3708      	adds	r7, #8
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	bd80      	pop	{r7, pc}

08007d62 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007d62:	b580      	push	{r7, lr}
 8007d64:	b086      	sub	sp, #24
 8007d66:	af00      	add	r7, sp, #0
 8007d68:	60f8      	str	r0, [r7, #12]
 8007d6a:	60b9      	str	r1, [r7, #8]
 8007d6c:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007d6e:	2300      	movs	r3, #0
 8007d70:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d036      	beq.n	8007de6 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8007d7c:	6938      	ldr	r0, [r7, #16]
 8007d7e:	f000 f836 	bl	8007dee <USBD_GetLen>
 8007d82:	4603      	mov	r3, r0
 8007d84:	3301      	adds	r3, #1
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	005b      	lsls	r3, r3, #1
 8007d8a:	b29a      	uxth	r2, r3
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8007d90:	7dfb      	ldrb	r3, [r7, #23]
 8007d92:	68ba      	ldr	r2, [r7, #8]
 8007d94:	4413      	add	r3, r2
 8007d96:	687a      	ldr	r2, [r7, #4]
 8007d98:	7812      	ldrb	r2, [r2, #0]
 8007d9a:	701a      	strb	r2, [r3, #0]
  idx++;
 8007d9c:	7dfb      	ldrb	r3, [r7, #23]
 8007d9e:	3301      	adds	r3, #1
 8007da0:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8007da2:	7dfb      	ldrb	r3, [r7, #23]
 8007da4:	68ba      	ldr	r2, [r7, #8]
 8007da6:	4413      	add	r3, r2
 8007da8:	2203      	movs	r2, #3
 8007daa:	701a      	strb	r2, [r3, #0]
  idx++;
 8007dac:	7dfb      	ldrb	r3, [r7, #23]
 8007dae:	3301      	adds	r3, #1
 8007db0:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8007db2:	e013      	b.n	8007ddc <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8007db4:	7dfb      	ldrb	r3, [r7, #23]
 8007db6:	68ba      	ldr	r2, [r7, #8]
 8007db8:	4413      	add	r3, r2
 8007dba:	693a      	ldr	r2, [r7, #16]
 8007dbc:	7812      	ldrb	r2, [r2, #0]
 8007dbe:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8007dc0:	693b      	ldr	r3, [r7, #16]
 8007dc2:	3301      	adds	r3, #1
 8007dc4:	613b      	str	r3, [r7, #16]
    idx++;
 8007dc6:	7dfb      	ldrb	r3, [r7, #23]
 8007dc8:	3301      	adds	r3, #1
 8007dca:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8007dcc:	7dfb      	ldrb	r3, [r7, #23]
 8007dce:	68ba      	ldr	r2, [r7, #8]
 8007dd0:	4413      	add	r3, r2
 8007dd2:	2200      	movs	r2, #0
 8007dd4:	701a      	strb	r2, [r3, #0]
    idx++;
 8007dd6:	7dfb      	ldrb	r3, [r7, #23]
 8007dd8:	3301      	adds	r3, #1
 8007dda:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8007ddc:	693b      	ldr	r3, [r7, #16]
 8007dde:	781b      	ldrb	r3, [r3, #0]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d1e7      	bne.n	8007db4 <USBD_GetString+0x52>
 8007de4:	e000      	b.n	8007de8 <USBD_GetString+0x86>
    return;
 8007de6:	bf00      	nop
  }
}
 8007de8:	3718      	adds	r7, #24
 8007dea:	46bd      	mov	sp, r7
 8007dec:	bd80      	pop	{r7, pc}

08007dee <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007dee:	b480      	push	{r7}
 8007df0:	b085      	sub	sp, #20
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8007df6:	2300      	movs	r3, #0
 8007df8:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8007dfe:	e005      	b.n	8007e0c <USBD_GetLen+0x1e>
  {
    len++;
 8007e00:	7bfb      	ldrb	r3, [r7, #15]
 8007e02:	3301      	adds	r3, #1
 8007e04:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	3301      	adds	r3, #1
 8007e0a:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	781b      	ldrb	r3, [r3, #0]
 8007e10:	2b00      	cmp	r3, #0
 8007e12:	d1f5      	bne.n	8007e00 <USBD_GetLen+0x12>
  }

  return len;
 8007e14:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3714      	adds	r7, #20
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e20:	4770      	bx	lr

08007e22 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007e22:	b580      	push	{r7, lr}
 8007e24:	b084      	sub	sp, #16
 8007e26:	af00      	add	r7, sp, #0
 8007e28:	60f8      	str	r0, [r7, #12]
 8007e2a:	60b9      	str	r1, [r7, #8]
 8007e2c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	2202      	movs	r2, #2
 8007e32:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	687a      	ldr	r2, [r7, #4]
 8007e3a:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	68ba      	ldr	r2, [r7, #8]
 8007e46:	2100      	movs	r1, #0
 8007e48:	68f8      	ldr	r0, [r7, #12]
 8007e4a:	f001 fac7 	bl	80093dc <USBD_LL_Transmit>

  return USBD_OK;
 8007e4e:	2300      	movs	r3, #0
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	3710      	adds	r7, #16
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}

08007e58 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b084      	sub	sp, #16
 8007e5c:	af00      	add	r7, sp, #0
 8007e5e:	60f8      	str	r0, [r7, #12]
 8007e60:	60b9      	str	r1, [r7, #8]
 8007e62:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	68ba      	ldr	r2, [r7, #8]
 8007e68:	2100      	movs	r1, #0
 8007e6a:	68f8      	ldr	r0, [r7, #12]
 8007e6c:	f001 fab6 	bl	80093dc <USBD_LL_Transmit>

  return USBD_OK;
 8007e70:	2300      	movs	r3, #0
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3710      	adds	r7, #16
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bd80      	pop	{r7, pc}

08007e7a <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8007e7a:	b580      	push	{r7, lr}
 8007e7c:	b084      	sub	sp, #16
 8007e7e:	af00      	add	r7, sp, #0
 8007e80:	60f8      	str	r0, [r7, #12]
 8007e82:	60b9      	str	r1, [r7, #8]
 8007e84:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	68ba      	ldr	r2, [r7, #8]
 8007e8a:	2100      	movs	r1, #0
 8007e8c:	68f8      	ldr	r0, [r7, #12]
 8007e8e:	f001 fadd 	bl	800944c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007e92:	2300      	movs	r3, #0
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3710      	adds	r7, #16
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b082      	sub	sp, #8
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2204      	movs	r2, #4
 8007ea8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007eac:	2300      	movs	r3, #0
 8007eae:	2200      	movs	r2, #0
 8007eb0:	2100      	movs	r1, #0
 8007eb2:	6878      	ldr	r0, [r7, #4]
 8007eb4:	f001 fa92 	bl	80093dc <USBD_LL_Transmit>

  return USBD_OK;
 8007eb8:	2300      	movs	r3, #0
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3708      	adds	r7, #8
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}

08007ec2 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007ec2:	b580      	push	{r7, lr}
 8007ec4:	b082      	sub	sp, #8
 8007ec6:	af00      	add	r7, sp, #0
 8007ec8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2205      	movs	r2, #5
 8007ece:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	2100      	movs	r1, #0
 8007ed8:	6878      	ldr	r0, [r7, #4]
 8007eda:	f001 fab7 	bl	800944c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007ede:	2300      	movs	r3, #0
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	3708      	adds	r7, #8
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd80      	pop	{r7, pc}

08007ee8 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8007ee8:	b580      	push	{r7, lr}
 8007eea:	b084      	sub	sp, #16
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	4603      	mov	r3, r0
 8007ef0:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8007ef6:	2110      	movs	r1, #16
 8007ef8:	20d4      	movs	r0, #212	; 0xd4
 8007efa:	f000 fc81 	bl	8008800 <SENSOR_IO_Read>
 8007efe:	4603      	mov	r3, r0
 8007f00:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8007f02:	88fb      	ldrh	r3, [r7, #6]
 8007f04:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8007f06:	7bbb      	ldrb	r3, [r7, #14]
 8007f08:	f003 0303 	and.w	r3, r3, #3
 8007f0c:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8007f0e:	7bba      	ldrb	r2, [r7, #14]
 8007f10:	7bfb      	ldrb	r3, [r7, #15]
 8007f12:	4313      	orrs	r3, r2
 8007f14:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8007f16:	7bbb      	ldrb	r3, [r7, #14]
 8007f18:	461a      	mov	r2, r3
 8007f1a:	2110      	movs	r1, #16
 8007f1c:	20d4      	movs	r0, #212	; 0xd4
 8007f1e:	f000 fc55 	bl	80087cc <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8007f22:	2112      	movs	r1, #18
 8007f24:	20d4      	movs	r0, #212	; 0xd4
 8007f26:	f000 fc6b 	bl	8008800 <SENSOR_IO_Read>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8007f2e:	88fb      	ldrh	r3, [r7, #6]
 8007f30:	0a1b      	lsrs	r3, r3, #8
 8007f32:	b29b      	uxth	r3, r3
 8007f34:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8007f36:	7bbb      	ldrb	r3, [r7, #14]
 8007f38:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8007f3c:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8007f3e:	7bba      	ldrb	r2, [r7, #14]
 8007f40:	7bfb      	ldrb	r3, [r7, #15]
 8007f42:	4313      	orrs	r3, r2
 8007f44:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8007f46:	7bbb      	ldrb	r3, [r7, #14]
 8007f48:	461a      	mov	r2, r3
 8007f4a:	2112      	movs	r1, #18
 8007f4c:	20d4      	movs	r0, #212	; 0xd4
 8007f4e:	f000 fc3d 	bl	80087cc <SENSOR_IO_Write>
}
 8007f52:	bf00      	nop
 8007f54:	3710      	adds	r7, #16
 8007f56:	46bd      	mov	sp, r7
 8007f58:	bd80      	pop	{r7, pc}

08007f5a <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8007f5a:	b580      	push	{r7, lr}
 8007f5c:	b082      	sub	sp, #8
 8007f5e:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8007f60:	2300      	movs	r3, #0
 8007f62:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8007f64:	2110      	movs	r1, #16
 8007f66:	20d4      	movs	r0, #212	; 0xd4
 8007f68:	f000 fc4a 	bl	8008800 <SENSOR_IO_Read>
 8007f6c:	4603      	mov	r3, r0
 8007f6e:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8007f70:	79fb      	ldrb	r3, [r7, #7]
 8007f72:	f003 030f 	and.w	r3, r3, #15
 8007f76:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8007f78:	79fb      	ldrb	r3, [r7, #7]
 8007f7a:	461a      	mov	r2, r3
 8007f7c:	2110      	movs	r1, #16
 8007f7e:	20d4      	movs	r0, #212	; 0xd4
 8007f80:	f000 fc24 	bl	80087cc <SENSOR_IO_Write>
}
 8007f84:	bf00      	nop
 8007f86:	3708      	adds	r7, #8
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	bd80      	pop	{r7, pc}

08007f8c <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8007f8c:	b580      	push	{r7, lr}
 8007f8e:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8007f90:	f000 fc12 	bl	80087b8 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8007f94:	210f      	movs	r1, #15
 8007f96:	20d4      	movs	r0, #212	; 0xd4
 8007f98:	f000 fc32 	bl	8008800 <SENSOR_IO_Read>
 8007f9c:	4603      	mov	r3, r0
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	bd80      	pop	{r7, pc}

08007fa2 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8007fa2:	b580      	push	{r7, lr}
 8007fa4:	b084      	sub	sp, #16
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	4603      	mov	r3, r0
 8007faa:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8007fac:	2300      	movs	r3, #0
 8007fae:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8007fb0:	2115      	movs	r1, #21
 8007fb2:	20d4      	movs	r0, #212	; 0xd4
 8007fb4:	f000 fc24 	bl	8008800 <SENSOR_IO_Read>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8007fbc:	7bfb      	ldrb	r3, [r7, #15]
 8007fbe:	f023 0310 	bic.w	r3, r3, #16
 8007fc2:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8007fc4:	88fb      	ldrh	r3, [r7, #6]
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	d003      	beq.n	8007fd2 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8007fca:	7bfb      	ldrb	r3, [r7, #15]
 8007fcc:	f043 0310 	orr.w	r3, r3, #16
 8007fd0:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8007fd2:	7bfb      	ldrb	r3, [r7, #15]
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	2115      	movs	r1, #21
 8007fd8:	20d4      	movs	r0, #212	; 0xd4
 8007fda:	f000 fbf7 	bl	80087cc <SENSOR_IO_Write>
}
 8007fde:	bf00      	nop
 8007fe0:	3710      	adds	r7, #16
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	bd80      	pop	{r7, pc}
	...

08007fe8 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8007fe8:	b580      	push	{r7, lr}
 8007fea:	b088      	sub	sp, #32
 8007fec:	af00      	add	r7, sp, #0
 8007fee:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8007ff8:	f04f 0300 	mov.w	r3, #0
 8007ffc:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8007ffe:	2110      	movs	r1, #16
 8008000:	20d4      	movs	r0, #212	; 0xd4
 8008002:	f000 fbfd 	bl	8008800 <SENSOR_IO_Read>
 8008006:	4603      	mov	r3, r0
 8008008:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 800800a:	f107 0208 	add.w	r2, r7, #8
 800800e:	2306      	movs	r3, #6
 8008010:	2128      	movs	r1, #40	; 0x28
 8008012:	20d4      	movs	r0, #212	; 0xd4
 8008014:	f000 fc12 	bl	800883c <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8008018:	2300      	movs	r3, #0
 800801a:	77fb      	strb	r3, [r7, #31]
 800801c:	e01f      	b.n	800805e <LSM6DSL_AccReadXYZ+0x76>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800801e:	7ffb      	ldrb	r3, [r7, #31]
 8008020:	005b      	lsls	r3, r3, #1
 8008022:	3301      	adds	r3, #1
 8008024:	f107 0220 	add.w	r2, r7, #32
 8008028:	4413      	add	r3, r2
 800802a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800802e:	b29b      	uxth	r3, r3
 8008030:	021b      	lsls	r3, r3, #8
 8008032:	b29a      	uxth	r2, r3
 8008034:	7ffb      	ldrb	r3, [r7, #31]
 8008036:	005b      	lsls	r3, r3, #1
 8008038:	f107 0120 	add.w	r1, r7, #32
 800803c:	440b      	add	r3, r1
 800803e:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8008042:	b29b      	uxth	r3, r3
 8008044:	4413      	add	r3, r2
 8008046:	b29a      	uxth	r2, r3
 8008048:	7ffb      	ldrb	r3, [r7, #31]
 800804a:	b212      	sxth	r2, r2
 800804c:	005b      	lsls	r3, r3, #1
 800804e:	f107 0120 	add.w	r1, r7, #32
 8008052:	440b      	add	r3, r1
 8008054:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8008058:	7ffb      	ldrb	r3, [r7, #31]
 800805a:	3301      	adds	r3, #1
 800805c:	77fb      	strb	r3, [r7, #31]
 800805e:	7ffb      	ldrb	r3, [r7, #31]
 8008060:	2b02      	cmp	r3, #2
 8008062:	d9dc      	bls.n	800801e <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8008064:	7dfb      	ldrb	r3, [r7, #23]
 8008066:	f003 030c 	and.w	r3, r3, #12
 800806a:	2b0c      	cmp	r3, #12
 800806c:	d828      	bhi.n	80080c0 <LSM6DSL_AccReadXYZ+0xd8>
 800806e:	a201      	add	r2, pc, #4	; (adr r2, 8008074 <LSM6DSL_AccReadXYZ+0x8c>)
 8008070:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008074:	080080a9 	.word	0x080080a9
 8008078:	080080c1 	.word	0x080080c1
 800807c:	080080c1 	.word	0x080080c1
 8008080:	080080c1 	.word	0x080080c1
 8008084:	080080bb 	.word	0x080080bb
 8008088:	080080c1 	.word	0x080080c1
 800808c:	080080c1 	.word	0x080080c1
 8008090:	080080c1 	.word	0x080080c1
 8008094:	080080af 	.word	0x080080af
 8008098:	080080c1 	.word	0x080080c1
 800809c:	080080c1 	.word	0x080080c1
 80080a0:	080080c1 	.word	0x080080c1
 80080a4:	080080b5 	.word	0x080080b5
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 80080a8:	4b19      	ldr	r3, [pc, #100]	; (8008110 <LSM6DSL_AccReadXYZ+0x128>)
 80080aa:	61bb      	str	r3, [r7, #24]
    break;
 80080ac:	e008      	b.n	80080c0 <LSM6DSL_AccReadXYZ+0xd8>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 80080ae:	4b19      	ldr	r3, [pc, #100]	; (8008114 <LSM6DSL_AccReadXYZ+0x12c>)
 80080b0:	61bb      	str	r3, [r7, #24]
    break;
 80080b2:	e005      	b.n	80080c0 <LSM6DSL_AccReadXYZ+0xd8>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 80080b4:	4b18      	ldr	r3, [pc, #96]	; (8008118 <LSM6DSL_AccReadXYZ+0x130>)
 80080b6:	61bb      	str	r3, [r7, #24]
    break;
 80080b8:	e002      	b.n	80080c0 <LSM6DSL_AccReadXYZ+0xd8>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 80080ba:	4b18      	ldr	r3, [pc, #96]	; (800811c <LSM6DSL_AccReadXYZ+0x134>)
 80080bc:	61bb      	str	r3, [r7, #24]
    break;    
 80080be:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80080c0:	2300      	movs	r3, #0
 80080c2:	77fb      	strb	r3, [r7, #31]
 80080c4:	e01b      	b.n	80080fe <LSM6DSL_AccReadXYZ+0x116>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80080c6:	7ffb      	ldrb	r3, [r7, #31]
 80080c8:	005b      	lsls	r3, r3, #1
 80080ca:	f107 0220 	add.w	r2, r7, #32
 80080ce:	4413      	add	r3, r2
 80080d0:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80080d4:	ee07 3a90 	vmov	s15, r3
 80080d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80080dc:	edd7 7a06 	vldr	s15, [r7, #24]
 80080e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80080e4:	7ffb      	ldrb	r3, [r7, #31]
 80080e6:	005b      	lsls	r3, r3, #1
 80080e8:	687a      	ldr	r2, [r7, #4]
 80080ea:	4413      	add	r3, r2
 80080ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80080f0:	ee17 2a90 	vmov	r2, s15
 80080f4:	b212      	sxth	r2, r2
 80080f6:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80080f8:	7ffb      	ldrb	r3, [r7, #31]
 80080fa:	3301      	adds	r3, #1
 80080fc:	77fb      	strb	r3, [r7, #31]
 80080fe:	7ffb      	ldrb	r3, [r7, #31]
 8008100:	2b02      	cmp	r3, #2
 8008102:	d9e0      	bls.n	80080c6 <LSM6DSL_AccReadXYZ+0xde>
  }
}
 8008104:	bf00      	nop
 8008106:	bf00      	nop
 8008108:	3720      	adds	r7, #32
 800810a:	46bd      	mov	sp, r7
 800810c:	bd80      	pop	{r7, pc}
 800810e:	bf00      	nop
 8008110:	3d79db23 	.word	0x3d79db23
 8008114:	3df9db23 	.word	0x3df9db23
 8008118:	3e79db23 	.word	0x3e79db23
 800811c:	3ef9db23 	.word	0x3ef9db23

08008120 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008124:	f7f8 fa28 	bl	8000578 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008128:	f000 f838 	bl	800819c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800812c:	f000 f946 	bl	80083bc <MX_GPIO_Init>
  MX_I2C1_Init();
 8008130:	f000 f886 	bl	8008240 <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 8008134:	f000 fdd8 	bl	8008ce8 <MX_USB_DEVICE_Init>
  MX_USART1_UART_Init();
 8008138:	f000 f910 	bl	800835c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800813c:	f000 f8c0 	bl	80082c0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  BSP_ACCELERO_Init();
 8008140:	f000 fb9a 	bl	8008878 <BSP_ACCELERO_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8008144:	4810      	ldr	r0, [pc, #64]	; (8008188 <main+0x68>)
 8008146:	f7fc f843 	bl	80041d0 <HAL_TIM_Base_Start_IT>
  HAL_UART_Init(&huart1);
 800814a:	4810      	ldr	r0, [pc, #64]	; (800818c <main+0x6c>)
 800814c:	f7fc fc98 	bl	8004a80 <HAL_UART_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (button_flag==1)
 8008150:	4b0f      	ldr	r3, [pc, #60]	; (8008190 <main+0x70>)
 8008152:	781b      	ldrb	r3, [r3, #0]
 8008154:	2b01      	cmp	r3, #1
 8008156:	d1fb      	bne.n	8008150 <main+0x30>
	  {
	   mousehid.button = 1;
 8008158:	4b0e      	ldr	r3, [pc, #56]	; (8008194 <main+0x74>)
 800815a:	2201      	movs	r2, #1
 800815c:	701a      	strb	r2, [r3, #0]
	   USBD_HID_SendReport(&hUsbDeviceFS, &mousehid, sizeof (mousehid));
 800815e:	2204      	movs	r2, #4
 8008160:	490c      	ldr	r1, [pc, #48]	; (8008194 <main+0x74>)
 8008162:	480d      	ldr	r0, [pc, #52]	; (8008198 <main+0x78>)
 8008164:	f7fe fcd0 	bl	8006b08 <USBD_HID_SendReport>
	   HAL_Delay (50);
 8008168:	2032      	movs	r0, #50	; 0x32
 800816a:	f7f8 fa79 	bl	8000660 <HAL_Delay>
	   mousehid.button = 0;
 800816e:	4b09      	ldr	r3, [pc, #36]	; (8008194 <main+0x74>)
 8008170:	2200      	movs	r2, #0
 8008172:	701a      	strb	r2, [r3, #0]

	   USBD_HID_SendReport(&hUsbDeviceFS,&mousehid, sizeof (mousehid));
 8008174:	2204      	movs	r2, #4
 8008176:	4907      	ldr	r1, [pc, #28]	; (8008194 <main+0x74>)
 8008178:	4807      	ldr	r0, [pc, #28]	; (8008198 <main+0x78>)
 800817a:	f7fe fcc5 	bl	8006b08 <USBD_HID_SendReport>
	   button_flag =0;
 800817e:	4b04      	ldr	r3, [pc, #16]	; (8008190 <main+0x70>)
 8008180:	2200      	movs	r2, #0
 8008182:	701a      	strb	r2, [r3, #0]
	  if (button_flag==1)
 8008184:	e7e4      	b.n	8008150 <main+0x30>
 8008186:	bf00      	nop
 8008188:	20000334 	.word	0x20000334
 800818c:	200002b0 	.word	0x200002b0
 8008190:	20000230 	.word	0x20000230
 8008194:	2000022c 	.word	0x2000022c
 8008198:	20000450 	.word	0x20000450

0800819c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b096      	sub	sp, #88	; 0x58
 80081a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80081a2:	f107 0314 	add.w	r3, r7, #20
 80081a6:	2244      	movs	r2, #68	; 0x44
 80081a8:	2100      	movs	r1, #0
 80081aa:	4618      	mov	r0, r3
 80081ac:	f001 fb68 	bl	8009880 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80081b0:	463b      	mov	r3, r7
 80081b2:	2200      	movs	r2, #0
 80081b4:	601a      	str	r2, [r3, #0]
 80081b6:	605a      	str	r2, [r3, #4]
 80081b8:	609a      	str	r2, [r3, #8]
 80081ba:	60da      	str	r2, [r3, #12]
 80081bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80081be:	f44f 7000 	mov.w	r0, #512	; 0x200
 80081c2:	f7fa fc9f 	bl	8002b04 <HAL_PWREx_ControlVoltageScaling>
 80081c6:	4603      	mov	r3, r0
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d001      	beq.n	80081d0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80081cc:	f000 f9f6 	bl	80085bc <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80081d0:	2310      	movs	r3, #16
 80081d2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80081d4:	2301      	movs	r3, #1
 80081d6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80081d8:	2300      	movs	r3, #0
 80081da:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80081dc:	2360      	movs	r3, #96	; 0x60
 80081de:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80081e0:	2302      	movs	r3, #2
 80081e2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80081e4:	2301      	movs	r3, #1
 80081e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80081e8:	2301      	movs	r3, #1
 80081ea:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 80081ec:	2328      	movs	r3, #40	; 0x28
 80081ee:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80081f0:	2307      	movs	r3, #7
 80081f2:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80081f4:	2302      	movs	r3, #2
 80081f6:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80081f8:	2302      	movs	r3, #2
 80081fa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80081fc:	f107 0314 	add.w	r3, r7, #20
 8008200:	4618      	mov	r0, r3
 8008202:	f7fa fce5 	bl	8002bd0 <HAL_RCC_OscConfig>
 8008206:	4603      	mov	r3, r0
 8008208:	2b00      	cmp	r3, #0
 800820a:	d001      	beq.n	8008210 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800820c:	f000 f9d6 	bl	80085bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008210:	230f      	movs	r3, #15
 8008212:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008214:	2303      	movs	r3, #3
 8008216:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008218:	2300      	movs	r3, #0
 800821a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800821c:	2300      	movs	r3, #0
 800821e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8008220:	2300      	movs	r3, #0
 8008222:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8008224:	463b      	mov	r3, r7
 8008226:	2104      	movs	r1, #4
 8008228:	4618      	mov	r0, r3
 800822a:	f7fb f8b7 	bl	800339c <HAL_RCC_ClockConfig>
 800822e:	4603      	mov	r3, r0
 8008230:	2b00      	cmp	r3, #0
 8008232:	d001      	beq.n	8008238 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8008234:	f000 f9c2 	bl	80085bc <Error_Handler>
  }
}
 8008238:	bf00      	nop
 800823a:	3758      	adds	r7, #88	; 0x58
 800823c:	46bd      	mov	sp, r7
 800823e:	bd80      	pop	{r7, pc}

08008240 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8008244:	4b1b      	ldr	r3, [pc, #108]	; (80082b4 <MX_I2C1_Init+0x74>)
 8008246:	4a1c      	ldr	r2, [pc, #112]	; (80082b8 <MX_I2C1_Init+0x78>)
 8008248:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10909CEC;
 800824a:	4b1a      	ldr	r3, [pc, #104]	; (80082b4 <MX_I2C1_Init+0x74>)
 800824c:	4a1b      	ldr	r2, [pc, #108]	; (80082bc <MX_I2C1_Init+0x7c>)
 800824e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8008250:	4b18      	ldr	r3, [pc, #96]	; (80082b4 <MX_I2C1_Init+0x74>)
 8008252:	2200      	movs	r2, #0
 8008254:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8008256:	4b17      	ldr	r3, [pc, #92]	; (80082b4 <MX_I2C1_Init+0x74>)
 8008258:	2201      	movs	r2, #1
 800825a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800825c:	4b15      	ldr	r3, [pc, #84]	; (80082b4 <MX_I2C1_Init+0x74>)
 800825e:	2200      	movs	r2, #0
 8008260:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8008262:	4b14      	ldr	r3, [pc, #80]	; (80082b4 <MX_I2C1_Init+0x74>)
 8008264:	2200      	movs	r2, #0
 8008266:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8008268:	4b12      	ldr	r3, [pc, #72]	; (80082b4 <MX_I2C1_Init+0x74>)
 800826a:	2200      	movs	r2, #0
 800826c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800826e:	4b11      	ldr	r3, [pc, #68]	; (80082b4 <MX_I2C1_Init+0x74>)
 8008270:	2200      	movs	r2, #0
 8008272:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8008274:	4b0f      	ldr	r3, [pc, #60]	; (80082b4 <MX_I2C1_Init+0x74>)
 8008276:	2200      	movs	r2, #0
 8008278:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800827a:	480e      	ldr	r0, [pc, #56]	; (80082b4 <MX_I2C1_Init+0x74>)
 800827c:	f7f8 fe0e 	bl	8000e9c <HAL_I2C_Init>
 8008280:	4603      	mov	r3, r0
 8008282:	2b00      	cmp	r3, #0
 8008284:	d001      	beq.n	800828a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8008286:	f000 f999 	bl	80085bc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800828a:	2100      	movs	r1, #0
 800828c:	4809      	ldr	r0, [pc, #36]	; (80082b4 <MX_I2C1_Init+0x74>)
 800828e:	f7f9 fb0d 	bl	80018ac <HAL_I2CEx_ConfigAnalogFilter>
 8008292:	4603      	mov	r3, r0
 8008294:	2b00      	cmp	r3, #0
 8008296:	d001      	beq.n	800829c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8008298:	f000 f990 	bl	80085bc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800829c:	2100      	movs	r1, #0
 800829e:	4805      	ldr	r0, [pc, #20]	; (80082b4 <MX_I2C1_Init+0x74>)
 80082a0:	f7f9 fb4f 	bl	8001942 <HAL_I2CEx_ConfigDigitalFilter>
 80082a4:	4603      	mov	r3, r0
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d001      	beq.n	80082ae <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80082aa:	f000 f987 	bl	80085bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80082ae:	bf00      	nop
 80082b0:	bd80      	pop	{r7, pc}
 80082b2:	bf00      	nop
 80082b4:	20000264 	.word	0x20000264
 80082b8:	40005400 	.word	0x40005400
 80082bc:	10909cec 	.word	0x10909cec

080082c0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80082c0:	b580      	push	{r7, lr}
 80082c2:	b088      	sub	sp, #32
 80082c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80082c6:	f107 0310 	add.w	r3, r7, #16
 80082ca:	2200      	movs	r2, #0
 80082cc:	601a      	str	r2, [r3, #0]
 80082ce:	605a      	str	r2, [r3, #4]
 80082d0:	609a      	str	r2, [r3, #8]
 80082d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80082d4:	1d3b      	adds	r3, r7, #4
 80082d6:	2200      	movs	r2, #0
 80082d8:	601a      	str	r2, [r3, #0]
 80082da:	605a      	str	r2, [r3, #4]
 80082dc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80082de:	4b1d      	ldr	r3, [pc, #116]	; (8008354 <MX_TIM2_Init+0x94>)
 80082e0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80082e4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80082e6:	4b1b      	ldr	r3, [pc, #108]	; (8008354 <MX_TIM2_Init+0x94>)
 80082e8:	2200      	movs	r2, #0
 80082ea:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80082ec:	4b19      	ldr	r3, [pc, #100]	; (8008354 <MX_TIM2_Init+0x94>)
 80082ee:	2200      	movs	r2, #0
 80082f0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 8000000;
 80082f2:	4b18      	ldr	r3, [pc, #96]	; (8008354 <MX_TIM2_Init+0x94>)
 80082f4:	4a18      	ldr	r2, [pc, #96]	; (8008358 <MX_TIM2_Init+0x98>)
 80082f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80082f8:	4b16      	ldr	r3, [pc, #88]	; (8008354 <MX_TIM2_Init+0x94>)
 80082fa:	2200      	movs	r2, #0
 80082fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80082fe:	4b15      	ldr	r3, [pc, #84]	; (8008354 <MX_TIM2_Init+0x94>)
 8008300:	2200      	movs	r2, #0
 8008302:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8008304:	4813      	ldr	r0, [pc, #76]	; (8008354 <MX_TIM2_Init+0x94>)
 8008306:	f7fb ff0b 	bl	8004120 <HAL_TIM_Base_Init>
 800830a:	4603      	mov	r3, r0
 800830c:	2b00      	cmp	r3, #0
 800830e:	d001      	beq.n	8008314 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8008310:	f000 f954 	bl	80085bc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008314:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008318:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800831a:	f107 0310 	add.w	r3, r7, #16
 800831e:	4619      	mov	r1, r3
 8008320:	480c      	ldr	r0, [pc, #48]	; (8008354 <MX_TIM2_Init+0x94>)
 8008322:	f7fc f8e4 	bl	80044ee <HAL_TIM_ConfigClockSource>
 8008326:	4603      	mov	r3, r0
 8008328:	2b00      	cmp	r3, #0
 800832a:	d001      	beq.n	8008330 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800832c:	f000 f946 	bl	80085bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8008330:	2320      	movs	r3, #32
 8008332:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008334:	2300      	movs	r3, #0
 8008336:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008338:	1d3b      	adds	r3, r7, #4
 800833a:	4619      	mov	r1, r3
 800833c:	4805      	ldr	r0, [pc, #20]	; (8008354 <MX_TIM2_Init+0x94>)
 800833e:	f7fc faf9 	bl	8004934 <HAL_TIMEx_MasterConfigSynchronization>
 8008342:	4603      	mov	r3, r0
 8008344:	2b00      	cmp	r3, #0
 8008346:	d001      	beq.n	800834c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8008348:	f000 f938 	bl	80085bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800834c:	bf00      	nop
 800834e:	3720      	adds	r7, #32
 8008350:	46bd      	mov	sp, r7
 8008352:	bd80      	pop	{r7, pc}
 8008354:	20000334 	.word	0x20000334
 8008358:	007a1200 	.word	0x007a1200

0800835c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8008360:	4b14      	ldr	r3, [pc, #80]	; (80083b4 <MX_USART1_UART_Init+0x58>)
 8008362:	4a15      	ldr	r2, [pc, #84]	; (80083b8 <MX_USART1_UART_Init+0x5c>)
 8008364:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8008366:	4b13      	ldr	r3, [pc, #76]	; (80083b4 <MX_USART1_UART_Init+0x58>)
 8008368:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800836c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800836e:	4b11      	ldr	r3, [pc, #68]	; (80083b4 <MX_USART1_UART_Init+0x58>)
 8008370:	2200      	movs	r2, #0
 8008372:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008374:	4b0f      	ldr	r3, [pc, #60]	; (80083b4 <MX_USART1_UART_Init+0x58>)
 8008376:	2200      	movs	r2, #0
 8008378:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800837a:	4b0e      	ldr	r3, [pc, #56]	; (80083b4 <MX_USART1_UART_Init+0x58>)
 800837c:	2200      	movs	r2, #0
 800837e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008380:	4b0c      	ldr	r3, [pc, #48]	; (80083b4 <MX_USART1_UART_Init+0x58>)
 8008382:	220c      	movs	r2, #12
 8008384:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008386:	4b0b      	ldr	r3, [pc, #44]	; (80083b4 <MX_USART1_UART_Init+0x58>)
 8008388:	2200      	movs	r2, #0
 800838a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800838c:	4b09      	ldr	r3, [pc, #36]	; (80083b4 <MX_USART1_UART_Init+0x58>)
 800838e:	2200      	movs	r2, #0
 8008390:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008392:	4b08      	ldr	r3, [pc, #32]	; (80083b4 <MX_USART1_UART_Init+0x58>)
 8008394:	2200      	movs	r2, #0
 8008396:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008398:	4b06      	ldr	r3, [pc, #24]	; (80083b4 <MX_USART1_UART_Init+0x58>)
 800839a:	2200      	movs	r2, #0
 800839c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800839e:	4805      	ldr	r0, [pc, #20]	; (80083b4 <MX_USART1_UART_Init+0x58>)
 80083a0:	f7fc fb6e 	bl	8004a80 <HAL_UART_Init>
 80083a4:	4603      	mov	r3, r0
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d001      	beq.n	80083ae <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80083aa:	f000 f907 	bl	80085bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80083ae:	bf00      	nop
 80083b0:	bd80      	pop	{r7, pc}
 80083b2:	bf00      	nop
 80083b4:	200002b0 	.word	0x200002b0
 80083b8:	40013800 	.word	0x40013800

080083bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80083bc:	b580      	push	{r7, lr}
 80083be:	b08a      	sub	sp, #40	; 0x28
 80083c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80083c2:	f107 0314 	add.w	r3, r7, #20
 80083c6:	2200      	movs	r2, #0
 80083c8:	601a      	str	r2, [r3, #0]
 80083ca:	605a      	str	r2, [r3, #4]
 80083cc:	609a      	str	r2, [r3, #8]
 80083ce:	60da      	str	r2, [r3, #12]
 80083d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80083d2:	4b4f      	ldr	r3, [pc, #316]	; (8008510 <MX_GPIO_Init+0x154>)
 80083d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083d6:	4a4e      	ldr	r2, [pc, #312]	; (8008510 <MX_GPIO_Init+0x154>)
 80083d8:	f043 0310 	orr.w	r3, r3, #16
 80083dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80083de:	4b4c      	ldr	r3, [pc, #304]	; (8008510 <MX_GPIO_Init+0x154>)
 80083e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083e2:	f003 0310 	and.w	r3, r3, #16
 80083e6:	613b      	str	r3, [r7, #16]
 80083e8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80083ea:	4b49      	ldr	r3, [pc, #292]	; (8008510 <MX_GPIO_Init+0x154>)
 80083ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083ee:	4a48      	ldr	r2, [pc, #288]	; (8008510 <MX_GPIO_Init+0x154>)
 80083f0:	f043 0304 	orr.w	r3, r3, #4
 80083f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80083f6:	4b46      	ldr	r3, [pc, #280]	; (8008510 <MX_GPIO_Init+0x154>)
 80083f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80083fa:	f003 0304 	and.w	r3, r3, #4
 80083fe:	60fb      	str	r3, [r7, #12]
 8008400:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008402:	4b43      	ldr	r3, [pc, #268]	; (8008510 <MX_GPIO_Init+0x154>)
 8008404:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008406:	4a42      	ldr	r2, [pc, #264]	; (8008510 <MX_GPIO_Init+0x154>)
 8008408:	f043 0302 	orr.w	r3, r3, #2
 800840c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800840e:	4b40      	ldr	r3, [pc, #256]	; (8008510 <MX_GPIO_Init+0x154>)
 8008410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008412:	f003 0302 	and.w	r3, r3, #2
 8008416:	60bb      	str	r3, [r7, #8]
 8008418:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800841a:	4b3d      	ldr	r3, [pc, #244]	; (8008510 <MX_GPIO_Init+0x154>)
 800841c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800841e:	4a3c      	ldr	r2, [pc, #240]	; (8008510 <MX_GPIO_Init+0x154>)
 8008420:	f043 0308 	orr.w	r3, r3, #8
 8008424:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008426:	4b3a      	ldr	r3, [pc, #232]	; (8008510 <MX_GPIO_Init+0x154>)
 8008428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800842a:	f003 0308 	and.w	r3, r3, #8
 800842e:	607b      	str	r3, [r7, #4]
 8008430:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008432:	4b37      	ldr	r3, [pc, #220]	; (8008510 <MX_GPIO_Init+0x154>)
 8008434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008436:	4a36      	ldr	r2, [pc, #216]	; (8008510 <MX_GPIO_Init+0x154>)
 8008438:	f043 0301 	orr.w	r3, r3, #1
 800843c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800843e:	4b34      	ldr	r3, [pc, #208]	; (8008510 <MX_GPIO_Init+0x154>)
 8008440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008442:	f003 0301 	and.w	r3, r3, #1
 8008446:	603b      	str	r3, [r7, #0]
 8008448:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, GPIO_PIN_SET);
 800844a:	2201      	movs	r2, #1
 800844c:	2108      	movs	r1, #8
 800844e:	4831      	ldr	r0, [pc, #196]	; (8008514 <MX_GPIO_Init+0x158>)
 8008450:	f7f8 fcda 	bl	8000e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8008454:	2200      	movs	r2, #0
 8008456:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800845a:	482f      	ldr	r0, [pc, #188]	; (8008518 <MX_GPIO_Init+0x15c>)
 800845c:	f7f8 fcd4 	bl	8000e08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_ERROR_Pin */
  GPIO_InitStruct.Pin = LED_ERROR_Pin;
 8008460:	2308      	movs	r3, #8
 8008462:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008464:	2301      	movs	r3, #1
 8008466:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008468:	2300      	movs	r3, #0
 800846a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800846c:	2300      	movs	r3, #0
 800846e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_ERROR_GPIO_Port, &GPIO_InitStruct);
 8008470:	f107 0314 	add.w	r3, r7, #20
 8008474:	4619      	mov	r1, r3
 8008476:	4827      	ldr	r0, [pc, #156]	; (8008514 <MX_GPIO_Init+0x158>)
 8008478:	f7f8 fa28 	bl	80008cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PUSHBUTTON_Pin */
  GPIO_InitStruct.Pin = PUSHBUTTON_Pin;
 800847c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008480:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008482:	4b26      	ldr	r3, [pc, #152]	; (800851c <MX_GPIO_Init+0x160>)
 8008484:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008486:	2300      	movs	r3, #0
 8008488:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PUSHBUTTON_GPIO_Port, &GPIO_InitStruct);
 800848a:	f107 0314 	add.w	r3, r7, #20
 800848e:	4619      	mov	r1, r3
 8008490:	4823      	ldr	r0, [pc, #140]	; (8008520 <MX_GPIO_Init+0x164>)
 8008492:	f7f8 fa1b 	bl	80008cc <HAL_GPIO_Init>

  /*Configure GPIO pin : test_push_Pin */
  GPIO_InitStruct.Pin = test_push_Pin;
 8008496:	2301      	movs	r3, #1
 8008498:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800849a:	4b20      	ldr	r3, [pc, #128]	; (800851c <MX_GPIO_Init+0x160>)
 800849c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800849e:	2302      	movs	r3, #2
 80084a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(test_push_GPIO_Port, &GPIO_InitStruct);
 80084a2:	f107 0314 	add.w	r3, r7, #20
 80084a6:	4619      	mov	r1, r3
 80084a8:	481d      	ldr	r0, [pc, #116]	; (8008520 <MX_GPIO_Init+0x164>)
 80084aa:	f7f8 fa0f 	bl	80008cc <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80084ae:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80084b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80084b4:	2301      	movs	r3, #1
 80084b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084b8:	2300      	movs	r3, #0
 80084ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80084bc:	2300      	movs	r3, #0
 80084be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80084c0:	f107 0314 	add.w	r3, r7, #20
 80084c4:	4619      	mov	r1, r3
 80084c6:	4814      	ldr	r0, [pc, #80]	; (8008518 <MX_GPIO_Init+0x15c>)
 80084c8:	f7f8 fa00 	bl	80008cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80084cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80084d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80084d2:	4b12      	ldr	r3, [pc, #72]	; (800851c <MX_GPIO_Init+0x160>)
 80084d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80084d6:	2300      	movs	r3, #0
 80084d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80084da:	f107 0314 	add.w	r3, r7, #20
 80084de:	4619      	mov	r1, r3
 80084e0:	4810      	ldr	r0, [pc, #64]	; (8008524 <MX_GPIO_Init+0x168>)
 80084e2:	f7f8 f9f3 	bl	80008cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80084e6:	2200      	movs	r2, #0
 80084e8:	2100      	movs	r1, #0
 80084ea:	2006      	movs	r0, #6
 80084ec:	f7f8 f9b7 	bl	800085e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80084f0:	2006      	movs	r0, #6
 80084f2:	f7f8 f9d0 	bl	8000896 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80084f6:	2200      	movs	r2, #0
 80084f8:	2100      	movs	r1, #0
 80084fa:	2028      	movs	r0, #40	; 0x28
 80084fc:	f7f8 f9af 	bl	800085e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8008500:	2028      	movs	r0, #40	; 0x28
 8008502:	f7f8 f9c8 	bl	8000896 <HAL_NVIC_EnableIRQ>

}
 8008506:	bf00      	nop
 8008508:	3728      	adds	r7, #40	; 0x28
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	40021000 	.word	0x40021000
 8008514:	48001000 	.word	0x48001000
 8008518:	48000400 	.word	0x48000400
 800851c:	10110000 	.word	0x10110000
 8008520:	48000800 	.word	0x48000800
 8008524:	48000c00 	.word	0x48000c00

08008528 <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 4 */
/**
 * @brief Push-button Handler
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b082      	sub	sp, #8
 800852c:	af00      	add	r7, sp, #0
 800852e:	4603      	mov	r3, r0
 8008530:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == PUSHBUTTON_Pin)
 8008532:	88fb      	ldrh	r3, [r7, #6]
 8008534:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008538:	d107      	bne.n	800854a <HAL_GPIO_EXTI_Callback+0x22>
	{
		 HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 800853a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800853e:	4805      	ldr	r0, [pc, #20]	; (8008554 <HAL_GPIO_EXTI_Callback+0x2c>)
 8008540:	f7f8 fc7a 	bl	8000e38 <HAL_GPIO_TogglePin>
		 button_flag = 1;
 8008544:	4b04      	ldr	r3, [pc, #16]	; (8008558 <HAL_GPIO_EXTI_Callback+0x30>)
 8008546:	2201      	movs	r2, #1
 8008548:	701a      	strb	r2, [r3, #0]
	}

}
 800854a:	bf00      	nop
 800854c:	3708      	adds	r7, #8
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}
 8008552:	bf00      	nop
 8008554:	48000400 	.word	0x48000400
 8008558:	20000230 	.word	0x20000230

0800855c <HAL_TIM_PeriodElapsedCallback>:
/**
 * @brief Interrupts Handler for TIM2
 *  At 80MHz system clock, prescaler = 0 and counter period = 8000000, this happens at 10Hz
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800855c:	b580      	push	{r7, lr}
 800855e:	b098      	sub	sp, #96	; 0x60
 8008560:	af02      	add	r7, sp, #8
 8008562:	6078      	str	r0, [r7, #4]
	// Read acclerometer values, store in acceleroResults array
	BSP_ACCELERO_AccGetXYZ(acceleroResults);
 8008564:	4812      	ldr	r0, [pc, #72]	; (80085b0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8008566:	f000 f9c5 	bl	80088f4 <BSP_ACCELERO_AccGetXYZ>
	// Format: (X, Y, Z), if printf is to be reconfigured (Cumbersome!)
	// printf("(%d, %d, %d)\n", acceleroResults[0], acceleroResults[1], acceleroResults[2]);
	char XYZ[80];
	sprintf(XYZ, "%d, %d, %d, End\r", acceleroResults[0], acceleroResults[1], acceleroResults[2]);
 800856a:	4b11      	ldr	r3, [pc, #68]	; (80085b0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800856c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008570:	461a      	mov	r2, r3
 8008572:	4b0f      	ldr	r3, [pc, #60]	; (80085b0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8008574:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8008578:	4619      	mov	r1, r3
 800857a:	4b0d      	ldr	r3, [pc, #52]	; (80085b0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 800857c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8008580:	f107 0008 	add.w	r0, r7, #8
 8008584:	9300      	str	r3, [sp, #0]
 8008586:	460b      	mov	r3, r1
 8008588:	490a      	ldr	r1, [pc, #40]	; (80085b4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800858a:	f001 f981 	bl	8009890 <siprintf>
	HAL_UART_Transmit(&huart1, XYZ, (uint16_t)strlen(XYZ), 10);
 800858e:	f107 0308 	add.w	r3, r7, #8
 8008592:	4618      	mov	r0, r3
 8008594:	f7f7 fe1c 	bl	80001d0 <strlen>
 8008598:	4603      	mov	r3, r0
 800859a:	b29a      	uxth	r2, r3
 800859c:	f107 0108 	add.w	r1, r7, #8
 80085a0:	230a      	movs	r3, #10
 80085a2:	4805      	ldr	r0, [pc, #20]	; (80085b8 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80085a4:	f7fc faba 	bl	8004b1c <HAL_UART_Transmit>
}
 80085a8:	bf00      	nop
 80085aa:	3758      	adds	r7, #88	; 0x58
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}
 80085b0:	2000025c 	.word	0x2000025c
 80085b4:	0800a104 	.word	0x0800a104
 80085b8:	200002b0 	.word	0x200002b0

080085bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  HAL_GPIO_WritePin(LED_ERROR_GPIO_Port, LED_ERROR_Pin, GPIO_PIN_RESET);
 80085c0:	2200      	movs	r2, #0
 80085c2:	2108      	movs	r1, #8
 80085c4:	4803      	ldr	r0, [pc, #12]	; (80085d4 <Error_Handler+0x18>)
 80085c6:	f7f8 fc1f 	bl	8000e08 <HAL_GPIO_WritePin>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80085ca:	b672      	cpsid	i
}
 80085cc:	bf00      	nop
  __disable_irq();
  __BKPT();
 80085ce:	be00      	bkpt	0x0000
  while (1)
 80085d0:	e7fe      	b.n	80085d0 <Error_Handler+0x14>
 80085d2:	bf00      	nop
 80085d4:	48001000 	.word	0x48001000

080085d8 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80085d8:	b580      	push	{r7, lr}
 80085da:	b08a      	sub	sp, #40	; 0x28
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80085e0:	4b27      	ldr	r3, [pc, #156]	; (8008680 <I2Cx_MspInit+0xa8>)
 80085e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085e4:	4a26      	ldr	r2, [pc, #152]	; (8008680 <I2Cx_MspInit+0xa8>)
 80085e6:	f043 0302 	orr.w	r3, r3, #2
 80085ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80085ec:	4b24      	ldr	r3, [pc, #144]	; (8008680 <I2Cx_MspInit+0xa8>)
 80085ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80085f0:	f003 0302 	and.w	r3, r3, #2
 80085f4:	613b      	str	r3, [r7, #16]
 80085f6:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80085f8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80085fc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80085fe:	2312      	movs	r3, #18
 8008600:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8008602:	2301      	movs	r3, #1
 8008604:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008606:	2303      	movs	r3, #3
 8008608:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800860a:	2304      	movs	r3, #4
 800860c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800860e:	f107 0314 	add.w	r3, r7, #20
 8008612:	4619      	mov	r1, r3
 8008614:	481b      	ldr	r0, [pc, #108]	; (8008684 <I2Cx_MspInit+0xac>)
 8008616:	f7f8 f959 	bl	80008cc <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800861a:	f107 0314 	add.w	r3, r7, #20
 800861e:	4619      	mov	r1, r3
 8008620:	4818      	ldr	r0, [pc, #96]	; (8008684 <I2Cx_MspInit+0xac>)
 8008622:	f7f8 f953 	bl	80008cc <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8008626:	4b16      	ldr	r3, [pc, #88]	; (8008680 <I2Cx_MspInit+0xa8>)
 8008628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800862a:	4a15      	ldr	r2, [pc, #84]	; (8008680 <I2Cx_MspInit+0xa8>)
 800862c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008630:	6593      	str	r3, [r2, #88]	; 0x58
 8008632:	4b13      	ldr	r3, [pc, #76]	; (8008680 <I2Cx_MspInit+0xa8>)
 8008634:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008636:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800863a:	60fb      	str	r3, [r7, #12]
 800863c:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800863e:	4b10      	ldr	r3, [pc, #64]	; (8008680 <I2Cx_MspInit+0xa8>)
 8008640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008642:	4a0f      	ldr	r2, [pc, #60]	; (8008680 <I2Cx_MspInit+0xa8>)
 8008644:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008648:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800864a:	4b0d      	ldr	r3, [pc, #52]	; (8008680 <I2Cx_MspInit+0xa8>)
 800864c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800864e:	4a0c      	ldr	r2, [pc, #48]	; (8008680 <I2Cx_MspInit+0xa8>)
 8008650:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8008654:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8008656:	2200      	movs	r2, #0
 8008658:	210f      	movs	r1, #15
 800865a:	2021      	movs	r0, #33	; 0x21
 800865c:	f7f8 f8ff 	bl	800085e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8008660:	2021      	movs	r0, #33	; 0x21
 8008662:	f7f8 f918 	bl	8000896 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8008666:	2200      	movs	r2, #0
 8008668:	210f      	movs	r1, #15
 800866a:	2022      	movs	r0, #34	; 0x22
 800866c:	f7f8 f8f7 	bl	800085e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8008670:	2022      	movs	r0, #34	; 0x22
 8008672:	f7f8 f910 	bl	8000896 <HAL_NVIC_EnableIRQ>
}
 8008676:	bf00      	nop
 8008678:	3728      	adds	r7, #40	; 0x28
 800867a:	46bd      	mov	sp, r7
 800867c:	bd80      	pop	{r7, pc}
 800867e:	bf00      	nop
 8008680:	40021000 	.word	0x40021000
 8008684:	48000400 	.word	0x48000400

08008688 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b082      	sub	sp, #8
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	4a12      	ldr	r2, [pc, #72]	; (80086dc <I2Cx_Init+0x54>)
 8008694:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	4a11      	ldr	r2, [pc, #68]	; (80086e0 <I2Cx_Init+0x58>)
 800869a:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2200      	movs	r2, #0
 80086a0:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2201      	movs	r2, #1
 80086a6:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2200      	movs	r2, #0
 80086ac:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2200      	movs	r2, #0
 80086b2:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2200      	movs	r2, #0
 80086b8:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2200      	movs	r2, #0
 80086be:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f7ff ff89 	bl	80085d8 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80086c6:	6878      	ldr	r0, [r7, #4]
 80086c8:	f7f8 fbe8 	bl	8000e9c <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80086cc:	2100      	movs	r1, #0
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	f7f9 f8ec 	bl	80018ac <HAL_I2CEx_ConfigAnalogFilter>
}
 80086d4:	bf00      	nop
 80086d6:	3708      	adds	r7, #8
 80086d8:	46bd      	mov	sp, r7
 80086da:	bd80      	pop	{r7, pc}
 80086dc:	40005800 	.word	0x40005800
 80086e0:	00702681 	.word	0x00702681

080086e4 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b08a      	sub	sp, #40	; 0x28
 80086e8:	af04      	add	r7, sp, #16
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	4608      	mov	r0, r1
 80086ee:	4611      	mov	r1, r2
 80086f0:	461a      	mov	r2, r3
 80086f2:	4603      	mov	r3, r0
 80086f4:	72fb      	strb	r3, [r7, #11]
 80086f6:	460b      	mov	r3, r1
 80086f8:	813b      	strh	r3, [r7, #8]
 80086fa:	4613      	mov	r3, r2
 80086fc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80086fe:	2300      	movs	r3, #0
 8008700:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8008702:	7afb      	ldrb	r3, [r7, #11]
 8008704:	b299      	uxth	r1, r3
 8008706:	88f8      	ldrh	r0, [r7, #6]
 8008708:	893a      	ldrh	r2, [r7, #8]
 800870a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800870e:	9302      	str	r3, [sp, #8]
 8008710:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008712:	9301      	str	r3, [sp, #4]
 8008714:	6a3b      	ldr	r3, [r7, #32]
 8008716:	9300      	str	r3, [sp, #0]
 8008718:	4603      	mov	r3, r0
 800871a:	68f8      	ldr	r0, [r7, #12]
 800871c:	f7f8 fd90 	bl	8001240 <HAL_I2C_Mem_Read>
 8008720:	4603      	mov	r3, r0
 8008722:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8008724:	7dfb      	ldrb	r3, [r7, #23]
 8008726:	2b00      	cmp	r3, #0
 8008728:	d004      	beq.n	8008734 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800872a:	7afb      	ldrb	r3, [r7, #11]
 800872c:	4619      	mov	r1, r3
 800872e:	68f8      	ldr	r0, [r7, #12]
 8008730:	f000 f832 	bl	8008798 <I2Cx_Error>
  }
  return status;
 8008734:	7dfb      	ldrb	r3, [r7, #23]
}
 8008736:	4618      	mov	r0, r3
 8008738:	3718      	adds	r7, #24
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}

0800873e <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800873e:	b580      	push	{r7, lr}
 8008740:	b08a      	sub	sp, #40	; 0x28
 8008742:	af04      	add	r7, sp, #16
 8008744:	60f8      	str	r0, [r7, #12]
 8008746:	4608      	mov	r0, r1
 8008748:	4611      	mov	r1, r2
 800874a:	461a      	mov	r2, r3
 800874c:	4603      	mov	r3, r0
 800874e:	72fb      	strb	r3, [r7, #11]
 8008750:	460b      	mov	r3, r1
 8008752:	813b      	strh	r3, [r7, #8]
 8008754:	4613      	mov	r3, r2
 8008756:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8008758:	2300      	movs	r3, #0
 800875a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800875c:	7afb      	ldrb	r3, [r7, #11]
 800875e:	b299      	uxth	r1, r3
 8008760:	88f8      	ldrh	r0, [r7, #6]
 8008762:	893a      	ldrh	r2, [r7, #8]
 8008764:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008768:	9302      	str	r3, [sp, #8]
 800876a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800876c:	9301      	str	r3, [sp, #4]
 800876e:	6a3b      	ldr	r3, [r7, #32]
 8008770:	9300      	str	r3, [sp, #0]
 8008772:	4603      	mov	r3, r0
 8008774:	68f8      	ldr	r0, [r7, #12]
 8008776:	f7f8 fc4f 	bl	8001018 <HAL_I2C_Mem_Write>
 800877a:	4603      	mov	r3, r0
 800877c:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800877e:	7dfb      	ldrb	r3, [r7, #23]
 8008780:	2b00      	cmp	r3, #0
 8008782:	d004      	beq.n	800878e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8008784:	7afb      	ldrb	r3, [r7, #11]
 8008786:	4619      	mov	r1, r3
 8008788:	68f8      	ldr	r0, [r7, #12]
 800878a:	f000 f805 	bl	8008798 <I2Cx_Error>
  }
  return status;
 800878e:	7dfb      	ldrb	r3, [r7, #23]
}
 8008790:	4618      	mov	r0, r3
 8008792:	3718      	adds	r7, #24
 8008794:	46bd      	mov	sp, r7
 8008796:	bd80      	pop	{r7, pc}

08008798 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8008798:	b580      	push	{r7, lr}
 800879a:	b082      	sub	sp, #8
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
 80087a0:	460b      	mov	r3, r1
 80087a2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80087a4:	6878      	ldr	r0, [r7, #4]
 80087a6:	f7f8 fc08 	bl	8000fba <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80087aa:	6878      	ldr	r0, [r7, #4]
 80087ac:	f7ff ff6c 	bl	8008688 <I2Cx_Init>
}
 80087b0:	bf00      	nop
 80087b2:	3708      	adds	r7, #8
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}

080087b8 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80087bc:	4802      	ldr	r0, [pc, #8]	; (80087c8 <SENSOR_IO_Init+0x10>)
 80087be:	f7ff ff63 	bl	8008688 <I2Cx_Init>
}
 80087c2:	bf00      	nop
 80087c4:	bd80      	pop	{r7, pc}
 80087c6:	bf00      	nop
 80087c8:	20000404 	.word	0x20000404

080087cc <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b084      	sub	sp, #16
 80087d0:	af02      	add	r7, sp, #8
 80087d2:	4603      	mov	r3, r0
 80087d4:	71fb      	strb	r3, [r7, #7]
 80087d6:	460b      	mov	r3, r1
 80087d8:	71bb      	strb	r3, [r7, #6]
 80087da:	4613      	mov	r3, r2
 80087dc:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80087de:	79bb      	ldrb	r3, [r7, #6]
 80087e0:	b29a      	uxth	r2, r3
 80087e2:	79f9      	ldrb	r1, [r7, #7]
 80087e4:	2301      	movs	r3, #1
 80087e6:	9301      	str	r3, [sp, #4]
 80087e8:	1d7b      	adds	r3, r7, #5
 80087ea:	9300      	str	r3, [sp, #0]
 80087ec:	2301      	movs	r3, #1
 80087ee:	4803      	ldr	r0, [pc, #12]	; (80087fc <SENSOR_IO_Write+0x30>)
 80087f0:	f7ff ffa5 	bl	800873e <I2Cx_WriteMultiple>
}
 80087f4:	bf00      	nop
 80087f6:	3708      	adds	r7, #8
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}
 80087fc:	20000404 	.word	0x20000404

08008800 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b086      	sub	sp, #24
 8008804:	af02      	add	r7, sp, #8
 8008806:	4603      	mov	r3, r0
 8008808:	460a      	mov	r2, r1
 800880a:	71fb      	strb	r3, [r7, #7]
 800880c:	4613      	mov	r3, r2
 800880e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8008810:	2300      	movs	r3, #0
 8008812:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8008814:	79bb      	ldrb	r3, [r7, #6]
 8008816:	b29a      	uxth	r2, r3
 8008818:	79f9      	ldrb	r1, [r7, #7]
 800881a:	2301      	movs	r3, #1
 800881c:	9301      	str	r3, [sp, #4]
 800881e:	f107 030f 	add.w	r3, r7, #15
 8008822:	9300      	str	r3, [sp, #0]
 8008824:	2301      	movs	r3, #1
 8008826:	4804      	ldr	r0, [pc, #16]	; (8008838 <SENSOR_IO_Read+0x38>)
 8008828:	f7ff ff5c 	bl	80086e4 <I2Cx_ReadMultiple>

  return read_value;
 800882c:	7bfb      	ldrb	r3, [r7, #15]
}
 800882e:	4618      	mov	r0, r3
 8008830:	3710      	adds	r7, #16
 8008832:	46bd      	mov	sp, r7
 8008834:	bd80      	pop	{r7, pc}
 8008836:	bf00      	nop
 8008838:	20000404 	.word	0x20000404

0800883c <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 800883c:	b580      	push	{r7, lr}
 800883e:	b084      	sub	sp, #16
 8008840:	af02      	add	r7, sp, #8
 8008842:	603a      	str	r2, [r7, #0]
 8008844:	461a      	mov	r2, r3
 8008846:	4603      	mov	r3, r0
 8008848:	71fb      	strb	r3, [r7, #7]
 800884a:	460b      	mov	r3, r1
 800884c:	71bb      	strb	r3, [r7, #6]
 800884e:	4613      	mov	r3, r2
 8008850:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8008852:	79bb      	ldrb	r3, [r7, #6]
 8008854:	b29a      	uxth	r2, r3
 8008856:	79f9      	ldrb	r1, [r7, #7]
 8008858:	88bb      	ldrh	r3, [r7, #4]
 800885a:	9301      	str	r3, [sp, #4]
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	9300      	str	r3, [sp, #0]
 8008860:	2301      	movs	r3, #1
 8008862:	4804      	ldr	r0, [pc, #16]	; (8008874 <SENSOR_IO_ReadMultiple+0x38>)
 8008864:	f7ff ff3e 	bl	80086e4 <I2Cx_ReadMultiple>
 8008868:	4603      	mov	r3, r0
 800886a:	b29b      	uxth	r3, r3
}
 800886c:	4618      	mov	r0, r3
 800886e:	3708      	adds	r7, #8
 8008870:	46bd      	mov	sp, r7
 8008872:	bd80      	pop	{r7, pc}
 8008874:	20000404 	.word	0x20000404

08008878 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8008878:	b580      	push	{r7, lr}
 800887a:	b084      	sub	sp, #16
 800887c:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 800887e:	2300      	movs	r3, #0
 8008880:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8008882:	2300      	movs	r3, #0
 8008884:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8008886:	4b19      	ldr	r3, [pc, #100]	; (80088ec <BSP_ACCELERO_Init+0x74>)
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	4798      	blx	r3
 800888c:	4603      	mov	r3, r0
 800888e:	2b6a      	cmp	r3, #106	; 0x6a
 8008890:	d002      	beq.n	8008898 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8008892:	2301      	movs	r3, #1
 8008894:	73fb      	strb	r3, [r7, #15]
 8008896:	e024      	b.n	80088e2 <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8008898:	4b15      	ldr	r3, [pc, #84]	; (80088f0 <BSP_ACCELERO_Init+0x78>)
 800889a:	4a14      	ldr	r2, [pc, #80]	; (80088ec <BSP_ACCELERO_Init+0x74>)
 800889c:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 800889e:	2330      	movs	r3, #48	; 0x30
 80088a0:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 80088a2:	2300      	movs	r3, #0
 80088a4:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 80088a6:	2300      	movs	r3, #0
 80088a8:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80088aa:	2340      	movs	r3, #64	; 0x40
 80088ac:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 80088ae:	2300      	movs	r3, #0
 80088b0:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 80088b2:	2300      	movs	r3, #0
 80088b4:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 80088b6:	797a      	ldrb	r2, [r7, #5]
 80088b8:	7abb      	ldrb	r3, [r7, #10]
 80088ba:	4313      	orrs	r3, r2
 80088bc:	b2db      	uxtb	r3, r3
 80088be:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80088c0:	7a3b      	ldrb	r3, [r7, #8]
 80088c2:	f043 0304 	orr.w	r3, r3, #4
 80088c6:	b2db      	uxtb	r3, r3
 80088c8:	021b      	lsls	r3, r3, #8
 80088ca:	b21a      	sxth	r2, r3
 80088cc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80088d0:	4313      	orrs	r3, r2
 80088d2:	b21b      	sxth	r3, r3
 80088d4:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80088d6:	4b06      	ldr	r3, [pc, #24]	; (80088f0 <BSP_ACCELERO_Init+0x78>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	89ba      	ldrh	r2, [r7, #12]
 80088de:	4610      	mov	r0, r2
 80088e0:	4798      	blx	r3
  }  

  return ret;
 80088e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80088e4:	4618      	mov	r0, r3
 80088e6:	3710      	adds	r7, #16
 80088e8:	46bd      	mov	sp, r7
 80088ea:	bd80      	pop	{r7, pc}
 80088ec:	20000110 	.word	0x20000110
 80088f0:	20000234 	.word	0x20000234

080088f4 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 80088f4:	b580      	push	{r7, lr}
 80088f6:	b082      	sub	sp, #8
 80088f8:	af00      	add	r7, sp, #0
 80088fa:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 80088fc:	4b08      	ldr	r3, [pc, #32]	; (8008920 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	2b00      	cmp	r3, #0
 8008902:	d009      	beq.n	8008918 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8008904:	4b06      	ldr	r3, [pc, #24]	; (8008920 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800890a:	2b00      	cmp	r3, #0
 800890c:	d004      	beq.n	8008918 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 800890e:	4b04      	ldr	r3, [pc, #16]	; (8008920 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008914:	6878      	ldr	r0, [r7, #4]
 8008916:	4798      	blx	r3
    }
  }
}
 8008918:	bf00      	nop
 800891a:	3708      	adds	r7, #8
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}
 8008920:	20000234 	.word	0x20000234

08008924 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008924:	b480      	push	{r7}
 8008926:	b083      	sub	sp, #12
 8008928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800892a:	4b0f      	ldr	r3, [pc, #60]	; (8008968 <HAL_MspInit+0x44>)
 800892c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800892e:	4a0e      	ldr	r2, [pc, #56]	; (8008968 <HAL_MspInit+0x44>)
 8008930:	f043 0301 	orr.w	r3, r3, #1
 8008934:	6613      	str	r3, [r2, #96]	; 0x60
 8008936:	4b0c      	ldr	r3, [pc, #48]	; (8008968 <HAL_MspInit+0x44>)
 8008938:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800893a:	f003 0301 	and.w	r3, r3, #1
 800893e:	607b      	str	r3, [r7, #4]
 8008940:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8008942:	4b09      	ldr	r3, [pc, #36]	; (8008968 <HAL_MspInit+0x44>)
 8008944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008946:	4a08      	ldr	r2, [pc, #32]	; (8008968 <HAL_MspInit+0x44>)
 8008948:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800894c:	6593      	str	r3, [r2, #88]	; 0x58
 800894e:	4b06      	ldr	r3, [pc, #24]	; (8008968 <HAL_MspInit+0x44>)
 8008950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008952:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008956:	603b      	str	r3, [r7, #0]
 8008958:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800895a:	bf00      	nop
 800895c:	370c      	adds	r7, #12
 800895e:	46bd      	mov	sp, r7
 8008960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008964:	4770      	bx	lr
 8008966:	bf00      	nop
 8008968:	40021000 	.word	0x40021000

0800896c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b0ac      	sub	sp, #176	; 0xb0
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008974:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8008978:	2200      	movs	r2, #0
 800897a:	601a      	str	r2, [r3, #0]
 800897c:	605a      	str	r2, [r3, #4]
 800897e:	609a      	str	r2, [r3, #8]
 8008980:	60da      	str	r2, [r3, #12]
 8008982:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008984:	f107 0314 	add.w	r3, r7, #20
 8008988:	2288      	movs	r2, #136	; 0x88
 800898a:	2100      	movs	r1, #0
 800898c:	4618      	mov	r0, r3
 800898e:	f000 ff77 	bl	8009880 <memset>
  if(hi2c->Instance==I2C1)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	4a21      	ldr	r2, [pc, #132]	; (8008a1c <HAL_I2C_MspInit+0xb0>)
 8008998:	4293      	cmp	r3, r2
 800899a:	d13b      	bne.n	8008a14 <HAL_I2C_MspInit+0xa8>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800899c:	2340      	movs	r3, #64	; 0x40
 800899e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80089a0:	2300      	movs	r3, #0
 80089a2:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80089a4:	f107 0314 	add.w	r3, r7, #20
 80089a8:	4618      	mov	r0, r3
 80089aa:	f7fa fefd 	bl	80037a8 <HAL_RCCEx_PeriphCLKConfig>
 80089ae:	4603      	mov	r3, r0
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d001      	beq.n	80089b8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80089b4:	f7ff fe02 	bl	80085bc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80089b8:	4b19      	ldr	r3, [pc, #100]	; (8008a20 <HAL_I2C_MspInit+0xb4>)
 80089ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089bc:	4a18      	ldr	r2, [pc, #96]	; (8008a20 <HAL_I2C_MspInit+0xb4>)
 80089be:	f043 0302 	orr.w	r3, r3, #2
 80089c2:	64d3      	str	r3, [r2, #76]	; 0x4c
 80089c4:	4b16      	ldr	r3, [pc, #88]	; (8008a20 <HAL_I2C_MspInit+0xb4>)
 80089c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089c8:	f003 0302 	and.w	r3, r3, #2
 80089cc:	613b      	str	r3, [r7, #16]
 80089ce:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80089d0:	f44f 7340 	mov.w	r3, #768	; 0x300
 80089d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80089d8:	2312      	movs	r3, #18
 80089da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80089de:	2300      	movs	r3, #0
 80089e0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80089e4:	2303      	movs	r3, #3
 80089e6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80089ea:	2304      	movs	r3, #4
 80089ec:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80089f0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80089f4:	4619      	mov	r1, r3
 80089f6:	480b      	ldr	r0, [pc, #44]	; (8008a24 <HAL_I2C_MspInit+0xb8>)
 80089f8:	f7f7 ff68 	bl	80008cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80089fc:	4b08      	ldr	r3, [pc, #32]	; (8008a20 <HAL_I2C_MspInit+0xb4>)
 80089fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a00:	4a07      	ldr	r2, [pc, #28]	; (8008a20 <HAL_I2C_MspInit+0xb4>)
 8008a02:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008a06:	6593      	str	r3, [r2, #88]	; 0x58
 8008a08:	4b05      	ldr	r3, [pc, #20]	; (8008a20 <HAL_I2C_MspInit+0xb4>)
 8008a0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008a10:	60fb      	str	r3, [r7, #12]
 8008a12:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8008a14:	bf00      	nop
 8008a16:	37b0      	adds	r7, #176	; 0xb0
 8008a18:	46bd      	mov	sp, r7
 8008a1a:	bd80      	pop	{r7, pc}
 8008a1c:	40005400 	.word	0x40005400
 8008a20:	40021000 	.word	0x40021000
 8008a24:	48000400 	.word	0x48000400

08008a28 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b082      	sub	sp, #8
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a0b      	ldr	r2, [pc, #44]	; (8008a64 <HAL_I2C_MspDeInit+0x3c>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d10f      	bne.n	8008a5a <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8008a3a:	4b0b      	ldr	r3, [pc, #44]	; (8008a68 <HAL_I2C_MspDeInit+0x40>)
 8008a3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a3e:	4a0a      	ldr	r2, [pc, #40]	; (8008a68 <HAL_I2C_MspDeInit+0x40>)
 8008a40:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008a44:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8008a46:	f44f 7180 	mov.w	r1, #256	; 0x100
 8008a4a:	4808      	ldr	r0, [pc, #32]	; (8008a6c <HAL_I2C_MspDeInit+0x44>)
 8008a4c:	f7f8 f8e8 	bl	8000c20 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8008a50:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008a54:	4805      	ldr	r0, [pc, #20]	; (8008a6c <HAL_I2C_MspDeInit+0x44>)
 8008a56:	f7f8 f8e3 	bl	8000c20 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8008a5a:	bf00      	nop
 8008a5c:	3708      	adds	r7, #8
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}
 8008a62:	bf00      	nop
 8008a64:	40005400 	.word	0x40005400
 8008a68:	40021000 	.word	0x40021000
 8008a6c:	48000400 	.word	0x48000400

08008a70 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b084      	sub	sp, #16
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a80:	d113      	bne.n	8008aaa <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008a82:	4b0c      	ldr	r3, [pc, #48]	; (8008ab4 <HAL_TIM_Base_MspInit+0x44>)
 8008a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a86:	4a0b      	ldr	r2, [pc, #44]	; (8008ab4 <HAL_TIM_Base_MspInit+0x44>)
 8008a88:	f043 0301 	orr.w	r3, r3, #1
 8008a8c:	6593      	str	r3, [r2, #88]	; 0x58
 8008a8e:	4b09      	ldr	r3, [pc, #36]	; (8008ab4 <HAL_TIM_Base_MspInit+0x44>)
 8008a90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a92:	f003 0301 	and.w	r3, r3, #1
 8008a96:	60fb      	str	r3, [r7, #12]
 8008a98:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8008a9a:	2200      	movs	r2, #0
 8008a9c:	2100      	movs	r1, #0
 8008a9e:	201c      	movs	r0, #28
 8008aa0:	f7f7 fedd 	bl	800085e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8008aa4:	201c      	movs	r0, #28
 8008aa6:	f7f7 fef6 	bl	8000896 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8008aaa:	bf00      	nop
 8008aac:	3710      	adds	r7, #16
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	bd80      	pop	{r7, pc}
 8008ab2:	bf00      	nop
 8008ab4:	40021000 	.word	0x40021000

08008ab8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b0ac      	sub	sp, #176	; 0xb0
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008ac0:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	601a      	str	r2, [r3, #0]
 8008ac8:	605a      	str	r2, [r3, #4]
 8008aca:	609a      	str	r2, [r3, #8]
 8008acc:	60da      	str	r2, [r3, #12]
 8008ace:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008ad0:	f107 0314 	add.w	r3, r7, #20
 8008ad4:	2288      	movs	r2, #136	; 0x88
 8008ad6:	2100      	movs	r1, #0
 8008ad8:	4618      	mov	r0, r3
 8008ada:	f000 fed1 	bl	8009880 <memset>
  if(huart->Instance==USART1)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a21      	ldr	r2, [pc, #132]	; (8008b68 <HAL_UART_MspInit+0xb0>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d13a      	bne.n	8008b5e <HAL_UART_MspInit+0xa6>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8008ae8:	2301      	movs	r3, #1
 8008aea:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8008aec:	2300      	movs	r3, #0
 8008aee:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008af0:	f107 0314 	add.w	r3, r7, #20
 8008af4:	4618      	mov	r0, r3
 8008af6:	f7fa fe57 	bl	80037a8 <HAL_RCCEx_PeriphCLKConfig>
 8008afa:	4603      	mov	r3, r0
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d001      	beq.n	8008b04 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8008b00:	f7ff fd5c 	bl	80085bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008b04:	4b19      	ldr	r3, [pc, #100]	; (8008b6c <HAL_UART_MspInit+0xb4>)
 8008b06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b08:	4a18      	ldr	r2, [pc, #96]	; (8008b6c <HAL_UART_MspInit+0xb4>)
 8008b0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008b0e:	6613      	str	r3, [r2, #96]	; 0x60
 8008b10:	4b16      	ldr	r3, [pc, #88]	; (8008b6c <HAL_UART_MspInit+0xb4>)
 8008b12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008b14:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008b18:	613b      	str	r3, [r7, #16]
 8008b1a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008b1c:	4b13      	ldr	r3, [pc, #76]	; (8008b6c <HAL_UART_MspInit+0xb4>)
 8008b1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b20:	4a12      	ldr	r2, [pc, #72]	; (8008b6c <HAL_UART_MspInit+0xb4>)
 8008b22:	f043 0302 	orr.w	r3, r3, #2
 8008b26:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008b28:	4b10      	ldr	r3, [pc, #64]	; (8008b6c <HAL_UART_MspInit+0xb4>)
 8008b2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008b2c:	f003 0302 	and.w	r3, r3, #2
 8008b30:	60fb      	str	r3, [r7, #12]
 8008b32:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008b34:	23c0      	movs	r3, #192	; 0xc0
 8008b36:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008b3a:	2302      	movs	r3, #2
 8008b3c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008b40:	2300      	movs	r3, #0
 8008b42:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008b46:	2303      	movs	r3, #3
 8008b48:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008b4c:	2307      	movs	r3, #7
 8008b4e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008b52:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8008b56:	4619      	mov	r1, r3
 8008b58:	4805      	ldr	r0, [pc, #20]	; (8008b70 <HAL_UART_MspInit+0xb8>)
 8008b5a:	f7f7 feb7 	bl	80008cc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8008b5e:	bf00      	nop
 8008b60:	37b0      	adds	r7, #176	; 0xb0
 8008b62:	46bd      	mov	sp, r7
 8008b64:	bd80      	pop	{r7, pc}
 8008b66:	bf00      	nop
 8008b68:	40013800 	.word	0x40013800
 8008b6c:	40021000 	.word	0x40021000
 8008b70:	48000400 	.word	0x48000400

08008b74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008b74:	b480      	push	{r7}
 8008b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008b78:	e7fe      	b.n	8008b78 <NMI_Handler+0x4>

08008b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008b7a:	b480      	push	{r7}
 8008b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008b7e:	e7fe      	b.n	8008b7e <HardFault_Handler+0x4>

08008b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008b80:	b480      	push	{r7}
 8008b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008b84:	e7fe      	b.n	8008b84 <MemManage_Handler+0x4>

08008b86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008b86:	b480      	push	{r7}
 8008b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008b8a:	e7fe      	b.n	8008b8a <BusFault_Handler+0x4>

08008b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008b90:	e7fe      	b.n	8008b90 <UsageFault_Handler+0x4>

08008b92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008b92:	b480      	push	{r7}
 8008b94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008b96:	bf00      	nop
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008ba4:	bf00      	nop
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bac:	4770      	bx	lr

08008bae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8008bae:	b480      	push	{r7}
 8008bb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8008bb2:	bf00      	nop
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr

08008bbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008bc0:	f7f7 fd2e 	bl	8000620 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008bc4:	bf00      	nop
 8008bc6:	bd80      	pop	{r7, pc}

08008bc8 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8008bcc:	2001      	movs	r0, #1
 8008bce:	f7f8 f94d 	bl	8000e6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8008bd2:	bf00      	nop
 8008bd4:	bd80      	pop	{r7, pc}
	...

08008bd8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8008bd8:	b580      	push	{r7, lr}
 8008bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8008bdc:	4802      	ldr	r0, [pc, #8]	; (8008be8 <TIM2_IRQHandler+0x10>)
 8008bde:	f7fb fb67 	bl	80042b0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8008be2:	bf00      	nop
 8008be4:	bd80      	pop	{r7, pc}
 8008be6:	bf00      	nop
 8008be8:	20000334 	.word	0x20000334

08008bec <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8008bf0:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008bf4:	f7f8 f93a 	bl	8000e6c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8008bf8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8008bfc:	f7f8 f936 	bl	8000e6c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8008c00:	bf00      	nop
 8008c02:	bd80      	pop	{r7, pc}

08008c04 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8008c04:	b580      	push	{r7, lr}
 8008c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8008c08:	4802      	ldr	r0, [pc, #8]	; (8008c14 <OTG_FS_IRQHandler+0x10>)
 8008c0a:	f7f9 f839 	bl	8001c80 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8008c0e:	bf00      	nop
 8008c10:	bd80      	pop	{r7, pc}
 8008c12:	bf00      	nop
 8008c14:	20000720 	.word	0x20000720

08008c18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b086      	sub	sp, #24
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8008c20:	4a14      	ldr	r2, [pc, #80]	; (8008c74 <_sbrk+0x5c>)
 8008c22:	4b15      	ldr	r3, [pc, #84]	; (8008c78 <_sbrk+0x60>)
 8008c24:	1ad3      	subs	r3, r2, r3
 8008c26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8008c28:	697b      	ldr	r3, [r7, #20]
 8008c2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8008c2c:	4b13      	ldr	r3, [pc, #76]	; (8008c7c <_sbrk+0x64>)
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d102      	bne.n	8008c3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8008c34:	4b11      	ldr	r3, [pc, #68]	; (8008c7c <_sbrk+0x64>)
 8008c36:	4a12      	ldr	r2, [pc, #72]	; (8008c80 <_sbrk+0x68>)
 8008c38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8008c3a:	4b10      	ldr	r3, [pc, #64]	; (8008c7c <_sbrk+0x64>)
 8008c3c:	681a      	ldr	r2, [r3, #0]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	4413      	add	r3, r2
 8008c42:	693a      	ldr	r2, [r7, #16]
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d207      	bcs.n	8008c58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8008c48:	f000 fdf0 	bl	800982c <__errno>
 8008c4c:	4603      	mov	r3, r0
 8008c4e:	220c      	movs	r2, #12
 8008c50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8008c52:	f04f 33ff 	mov.w	r3, #4294967295
 8008c56:	e009      	b.n	8008c6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8008c58:	4b08      	ldr	r3, [pc, #32]	; (8008c7c <_sbrk+0x64>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8008c5e:	4b07      	ldr	r3, [pc, #28]	; (8008c7c <_sbrk+0x64>)
 8008c60:	681a      	ldr	r2, [r3, #0]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	4413      	add	r3, r2
 8008c66:	4a05      	ldr	r2, [pc, #20]	; (8008c7c <_sbrk+0x64>)
 8008c68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
}
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	3718      	adds	r7, #24
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}
 8008c74:	20018000 	.word	0x20018000
 8008c78:	00000400 	.word	0x00000400
 8008c7c:	20000238 	.word	0x20000238
 8008c80:	20000d38 	.word	0x20000d38

08008c84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8008c84:	b480      	push	{r7}
 8008c86:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8008c88:	4b15      	ldr	r3, [pc, #84]	; (8008ce0 <SystemInit+0x5c>)
 8008c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c8e:	4a14      	ldr	r2, [pc, #80]	; (8008ce0 <SystemInit+0x5c>)
 8008c90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008c94:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8008c98:	4b12      	ldr	r3, [pc, #72]	; (8008ce4 <SystemInit+0x60>)
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a11      	ldr	r2, [pc, #68]	; (8008ce4 <SystemInit+0x60>)
 8008c9e:	f043 0301 	orr.w	r3, r3, #1
 8008ca2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8008ca4:	4b0f      	ldr	r3, [pc, #60]	; (8008ce4 <SystemInit+0x60>)
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8008caa:	4b0e      	ldr	r3, [pc, #56]	; (8008ce4 <SystemInit+0x60>)
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a0d      	ldr	r2, [pc, #52]	; (8008ce4 <SystemInit+0x60>)
 8008cb0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8008cb4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8008cb8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8008cba:	4b0a      	ldr	r3, [pc, #40]	; (8008ce4 <SystemInit+0x60>)
 8008cbc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008cc0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8008cc2:	4b08      	ldr	r3, [pc, #32]	; (8008ce4 <SystemInit+0x60>)
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4a07      	ldr	r2, [pc, #28]	; (8008ce4 <SystemInit+0x60>)
 8008cc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008ccc:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8008cce:	4b05      	ldr	r3, [pc, #20]	; (8008ce4 <SystemInit+0x60>)
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	619a      	str	r2, [r3, #24]
}
 8008cd4:	bf00      	nop
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cdc:	4770      	bx	lr
 8008cde:	bf00      	nop
 8008ce0:	e000ed00 	.word	0xe000ed00
 8008ce4:	40021000 	.word	0x40021000

08008ce8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008cec:	2200      	movs	r2, #0
 8008cee:	490e      	ldr	r1, [pc, #56]	; (8008d28 <MX_USB_DEVICE_Init+0x40>)
 8008cf0:	480e      	ldr	r0, [pc, #56]	; (8008d2c <MX_USB_DEVICE_Init+0x44>)
 8008cf2:	f7fd ff83 	bl	8006bfc <USBD_Init>
 8008cf6:	4603      	mov	r3, r0
 8008cf8:	2b00      	cmp	r3, #0
 8008cfa:	d001      	beq.n	8008d00 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008cfc:	f7ff fc5e 	bl	80085bc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 8008d00:	490b      	ldr	r1, [pc, #44]	; (8008d30 <MX_USB_DEVICE_Init+0x48>)
 8008d02:	480a      	ldr	r0, [pc, #40]	; (8008d2c <MX_USB_DEVICE_Init+0x44>)
 8008d04:	f7fd ffaa 	bl	8006c5c <USBD_RegisterClass>
 8008d08:	4603      	mov	r3, r0
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d001      	beq.n	8008d12 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008d0e:	f7ff fc55 	bl	80085bc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008d12:	4806      	ldr	r0, [pc, #24]	; (8008d2c <MX_USB_DEVICE_Init+0x44>)
 8008d14:	f7fd ffc9 	bl	8006caa <USBD_Start>
 8008d18:	4603      	mov	r3, r0
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d001      	beq.n	8008d22 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 8008d1e:	f7ff fc4d 	bl	80085bc <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008d22:	bf00      	nop
 8008d24:	bd80      	pop	{r7, pc}
 8008d26:	bf00      	nop
 8008d28:	20000148 	.word	0x20000148
 8008d2c:	20000450 	.word	0x20000450
 8008d30:	20000008 	.word	0x20000008

08008d34 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b0ac      	sub	sp, #176	; 0xb0
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008d3c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8008d40:	2200      	movs	r2, #0
 8008d42:	601a      	str	r2, [r3, #0]
 8008d44:	605a      	str	r2, [r3, #4]
 8008d46:	609a      	str	r2, [r3, #8]
 8008d48:	60da      	str	r2, [r3, #12]
 8008d4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8008d4c:	f107 0314 	add.w	r3, r7, #20
 8008d50:	2288      	movs	r2, #136	; 0x88
 8008d52:	2100      	movs	r1, #0
 8008d54:	4618      	mov	r0, r3
 8008d56:	f000 fd93 	bl	8009880 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008d62:	d173      	bne.n	8008e4c <HAL_PCD_MspInit+0x118>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8008d64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008d68:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8008d6a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008d6e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8008d72:	2301      	movs	r3, #1
 8008d74:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8008d76:	2301      	movs	r3, #1
 8008d78:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8008d7a:	2318      	movs	r3, #24
 8008d7c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8008d7e:	2307      	movs	r3, #7
 8008d80:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8008d82:	2302      	movs	r3, #2
 8008d84:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8008d86:	2302      	movs	r3, #2
 8008d88:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8008d8a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008d8e:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008d90:	f107 0314 	add.w	r3, r7, #20
 8008d94:	4618      	mov	r0, r3
 8008d96:	f7fa fd07 	bl	80037a8 <HAL_RCCEx_PeriphCLKConfig>
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d001      	beq.n	8008da4 <HAL_PCD_MspInit+0x70>
    {
      Error_Handler();
 8008da0:	f7ff fc0c 	bl	80085bc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008da4:	4b2b      	ldr	r3, [pc, #172]	; (8008e54 <HAL_PCD_MspInit+0x120>)
 8008da6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008da8:	4a2a      	ldr	r2, [pc, #168]	; (8008e54 <HAL_PCD_MspInit+0x120>)
 8008daa:	f043 0301 	orr.w	r3, r3, #1
 8008dae:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008db0:	4b28      	ldr	r3, [pc, #160]	; (8008e54 <HAL_PCD_MspInit+0x120>)
 8008db2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008db4:	f003 0301 	and.w	r3, r3, #1
 8008db8:	613b      	str	r3, [r7, #16]
 8008dba:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008dbc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8008dc0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008dc4:	2302      	movs	r3, #2
 8008dc6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008dd0:	2303      	movs	r3, #3
 8008dd2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008dd6:	230a      	movs	r3, #10
 8008dd8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008ddc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8008de0:	4619      	mov	r1, r3
 8008de2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8008de6:	f7f7 fd71 	bl	80008cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008dea:	4b1a      	ldr	r3, [pc, #104]	; (8008e54 <HAL_PCD_MspInit+0x120>)
 8008dec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008dee:	4a19      	ldr	r2, [pc, #100]	; (8008e54 <HAL_PCD_MspInit+0x120>)
 8008df0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8008df4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8008df6:	4b17      	ldr	r3, [pc, #92]	; (8008e54 <HAL_PCD_MspInit+0x120>)
 8008df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008dfa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008dfe:	60fb      	str	r3, [r7, #12]
 8008e00:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008e02:	4b14      	ldr	r3, [pc, #80]	; (8008e54 <HAL_PCD_MspInit+0x120>)
 8008e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d114      	bne.n	8008e38 <HAL_PCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008e0e:	4b11      	ldr	r3, [pc, #68]	; (8008e54 <HAL_PCD_MspInit+0x120>)
 8008e10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e12:	4a10      	ldr	r2, [pc, #64]	; (8008e54 <HAL_PCD_MspInit+0x120>)
 8008e14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e18:	6593      	str	r3, [r2, #88]	; 0x58
 8008e1a:	4b0e      	ldr	r3, [pc, #56]	; (8008e54 <HAL_PCD_MspInit+0x120>)
 8008e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008e22:	60bb      	str	r3, [r7, #8]
 8008e24:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8008e26:	f7f9 fec3 	bl	8002bb0 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8008e2a:	4b0a      	ldr	r3, [pc, #40]	; (8008e54 <HAL_PCD_MspInit+0x120>)
 8008e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008e2e:	4a09      	ldr	r2, [pc, #36]	; (8008e54 <HAL_PCD_MspInit+0x120>)
 8008e30:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008e34:	6593      	str	r3, [r2, #88]	; 0x58
 8008e36:	e001      	b.n	8008e3c <HAL_PCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8008e38:	f7f9 feba 	bl	8002bb0 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	2100      	movs	r1, #0
 8008e40:	2043      	movs	r0, #67	; 0x43
 8008e42:	f7f7 fd0c 	bl	800085e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008e46:	2043      	movs	r0, #67	; 0x43
 8008e48:	f7f7 fd25 	bl	8000896 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008e4c:	bf00      	nop
 8008e4e:	37b0      	adds	r7, #176	; 0xb0
 8008e50:	46bd      	mov	sp, r7
 8008e52:	bd80      	pop	{r7, pc}
 8008e54:	40021000 	.word	0x40021000

08008e58 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b082      	sub	sp, #8
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008e6c:	4619      	mov	r1, r3
 8008e6e:	4610      	mov	r0, r2
 8008e70:	f7fd ff66 	bl	8006d40 <USBD_LL_SetupStage>
}
 8008e74:	bf00      	nop
 8008e76:	3708      	adds	r7, #8
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	bd80      	pop	{r7, pc}

08008e7c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b082      	sub	sp, #8
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
 8008e84:	460b      	mov	r3, r1
 8008e86:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8008e8e:	78fa      	ldrb	r2, [r7, #3]
 8008e90:	6879      	ldr	r1, [r7, #4]
 8008e92:	4613      	mov	r3, r2
 8008e94:	00db      	lsls	r3, r3, #3
 8008e96:	1a9b      	subs	r3, r3, r2
 8008e98:	009b      	lsls	r3, r3, #2
 8008e9a:	440b      	add	r3, r1
 8008e9c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008ea0:	681a      	ldr	r2, [r3, #0]
 8008ea2:	78fb      	ldrb	r3, [r7, #3]
 8008ea4:	4619      	mov	r1, r3
 8008ea6:	f7fd ffa0 	bl	8006dea <USBD_LL_DataOutStage>
}
 8008eaa:	bf00      	nop
 8008eac:	3708      	adds	r7, #8
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}

08008eb2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008eb2:	b580      	push	{r7, lr}
 8008eb4:	b082      	sub	sp, #8
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
 8008eba:	460b      	mov	r3, r1
 8008ebc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8008ec4:	78fa      	ldrb	r2, [r7, #3]
 8008ec6:	6879      	ldr	r1, [r7, #4]
 8008ec8:	4613      	mov	r3, r2
 8008eca:	00db      	lsls	r3, r3, #3
 8008ecc:	1a9b      	subs	r3, r3, r2
 8008ece:	009b      	lsls	r3, r3, #2
 8008ed0:	440b      	add	r3, r1
 8008ed2:	3348      	adds	r3, #72	; 0x48
 8008ed4:	681a      	ldr	r2, [r3, #0]
 8008ed6:	78fb      	ldrb	r3, [r7, #3]
 8008ed8:	4619      	mov	r1, r3
 8008eda:	f7fd ffe9 	bl	8006eb0 <USBD_LL_DataInStage>
}
 8008ede:	bf00      	nop
 8008ee0:	3708      	adds	r7, #8
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}

08008ee6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ee6:	b580      	push	{r7, lr}
 8008ee8:	b082      	sub	sp, #8
 8008eea:	af00      	add	r7, sp, #0
 8008eec:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	f7fe f8fd 	bl	80070f4 <USBD_LL_SOF>
}
 8008efa:	bf00      	nop
 8008efc:	3708      	adds	r7, #8
 8008efe:	46bd      	mov	sp, r7
 8008f00:	bd80      	pop	{r7, pc}

08008f02 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f02:	b580      	push	{r7, lr}
 8008f04:	b084      	sub	sp, #16
 8008f06:	af00      	add	r7, sp, #0
 8008f08:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	68db      	ldr	r3, [r3, #12]
 8008f12:	2b02      	cmp	r3, #2
 8008f14:	d001      	beq.n	8008f1a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008f16:	f7ff fb51 	bl	80085bc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008f20:	7bfa      	ldrb	r2, [r7, #15]
 8008f22:	4611      	mov	r1, r2
 8008f24:	4618      	mov	r0, r3
 8008f26:	f7fe f8a7 	bl	8007078 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008f30:	4618      	mov	r0, r3
 8008f32:	f7fe f853 	bl	8006fdc <USBD_LL_Reset>
}
 8008f36:	bf00      	nop
 8008f38:	3710      	adds	r7, #16
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	bd80      	pop	{r7, pc}
	...

08008f40 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f40:	b580      	push	{r7, lr}
 8008f42:	b082      	sub	sp, #8
 8008f44:	af00      	add	r7, sp, #0
 8008f46:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	687a      	ldr	r2, [r7, #4]
 8008f54:	6812      	ldr	r2, [r2, #0]
 8008f56:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008f5a:	f043 0301 	orr.w	r3, r3, #1
 8008f5e:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008f66:	4618      	mov	r0, r3
 8008f68:	f7fe f896 	bl	8007098 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	6a1b      	ldr	r3, [r3, #32]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d005      	beq.n	8008f80 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008f74:	4b04      	ldr	r3, [pc, #16]	; (8008f88 <HAL_PCD_SuspendCallback+0x48>)
 8008f76:	691b      	ldr	r3, [r3, #16]
 8008f78:	4a03      	ldr	r2, [pc, #12]	; (8008f88 <HAL_PCD_SuspendCallback+0x48>)
 8008f7a:	f043 0306 	orr.w	r3, r3, #6
 8008f7e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008f80:	bf00      	nop
 8008f82:	3708      	adds	r7, #8
 8008f84:	46bd      	mov	sp, r7
 8008f86:	bd80      	pop	{r7, pc}
 8008f88:	e000ed00 	.word	0xe000ed00

08008f8c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f8c:	b580      	push	{r7, lr}
 8008f8e:	b082      	sub	sp, #8
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	6812      	ldr	r2, [r2, #0]
 8008fa2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008fa6:	f023 0301 	bic.w	r3, r3, #1
 8008faa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6a1b      	ldr	r3, [r3, #32]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d007      	beq.n	8008fc4 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008fb4:	4b08      	ldr	r3, [pc, #32]	; (8008fd8 <HAL_PCD_ResumeCallback+0x4c>)
 8008fb6:	691b      	ldr	r3, [r3, #16]
 8008fb8:	4a07      	ldr	r2, [pc, #28]	; (8008fd8 <HAL_PCD_ResumeCallback+0x4c>)
 8008fba:	f023 0306 	bic.w	r3, r3, #6
 8008fbe:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8008fc0:	f000 fae2 	bl	8009588 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008fca:	4618      	mov	r0, r3
 8008fcc:	f7fe f87a 	bl	80070c4 <USBD_LL_Resume>
}
 8008fd0:	bf00      	nop
 8008fd2:	3708      	adds	r7, #8
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}
 8008fd8:	e000ed00 	.word	0xe000ed00

08008fdc <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008fdc:	b580      	push	{r7, lr}
 8008fde:	b082      	sub	sp, #8
 8008fe0:	af00      	add	r7, sp, #0
 8008fe2:	6078      	str	r0, [r7, #4]
 8008fe4:	460b      	mov	r3, r1
 8008fe6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8008fee:	78fa      	ldrb	r2, [r7, #3]
 8008ff0:	4611      	mov	r1, r2
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	f7fe f8c6 	bl	8007184 <USBD_LL_IsoOUTIncomplete>
}
 8008ff8:	bf00      	nop
 8008ffa:	3708      	adds	r7, #8
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b082      	sub	sp, #8
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
 8009008:	460b      	mov	r3, r1
 800900a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009012:	78fa      	ldrb	r2, [r7, #3]
 8009014:	4611      	mov	r1, r2
 8009016:	4618      	mov	r0, r3
 8009018:	f7fe f88e 	bl	8007138 <USBD_LL_IsoINIncomplete>
}
 800901c:	bf00      	nop
 800901e:	3708      	adds	r7, #8
 8009020:	46bd      	mov	sp, r7
 8009022:	bd80      	pop	{r7, pc}

08009024 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009024:	b580      	push	{r7, lr}
 8009026:	b082      	sub	sp, #8
 8009028:	af00      	add	r7, sp, #0
 800902a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009032:	4618      	mov	r0, r3
 8009034:	f7fe f8cc 	bl	80071d0 <USBD_LL_DevConnected>
}
 8009038:	bf00      	nop
 800903a:	3708      	adds	r7, #8
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}

08009040 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b082      	sub	sp, #8
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800904e:	4618      	mov	r0, r3
 8009050:	f7fe f8c9 	bl	80071e6 <USBD_LL_DevDisconnected>
}
 8009054:	bf00      	nop
 8009056:	3708      	adds	r7, #8
 8009058:	46bd      	mov	sp, r7
 800905a:	bd80      	pop	{r7, pc}

0800905c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	b082      	sub	sp, #8
 8009060:	af00      	add	r7, sp, #0
 8009062:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	781b      	ldrb	r3, [r3, #0]
 8009068:	2b00      	cmp	r3, #0
 800906a:	d13c      	bne.n	80090e6 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800906c:	4a20      	ldr	r2, [pc, #128]	; (80090f0 <USBD_LL_Init+0x94>)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	4a1e      	ldr	r2, [pc, #120]	; (80090f0 <USBD_LL_Init+0x94>)
 8009078:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800907c:	4b1c      	ldr	r3, [pc, #112]	; (80090f0 <USBD_LL_Init+0x94>)
 800907e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8009082:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8009084:	4b1a      	ldr	r3, [pc, #104]	; (80090f0 <USBD_LL_Init+0x94>)
 8009086:	2206      	movs	r2, #6
 8009088:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800908a:	4b19      	ldr	r3, [pc, #100]	; (80090f0 <USBD_LL_Init+0x94>)
 800908c:	2202      	movs	r2, #2
 800908e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8009090:	4b17      	ldr	r3, [pc, #92]	; (80090f0 <USBD_LL_Init+0x94>)
 8009092:	2202      	movs	r2, #2
 8009094:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009096:	4b16      	ldr	r3, [pc, #88]	; (80090f0 <USBD_LL_Init+0x94>)
 8009098:	2200      	movs	r2, #0
 800909a:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800909c:	4b14      	ldr	r3, [pc, #80]	; (80090f0 <USBD_LL_Init+0x94>)
 800909e:	2200      	movs	r2, #0
 80090a0:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80090a2:	4b13      	ldr	r3, [pc, #76]	; (80090f0 <USBD_LL_Init+0x94>)
 80090a4:	2200      	movs	r2, #0
 80090a6:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80090a8:	4b11      	ldr	r3, [pc, #68]	; (80090f0 <USBD_LL_Init+0x94>)
 80090aa:	2200      	movs	r2, #0
 80090ac:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80090ae:	4b10      	ldr	r3, [pc, #64]	; (80090f0 <USBD_LL_Init+0x94>)
 80090b0:	2200      	movs	r2, #0
 80090b2:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80090b4:	4b0e      	ldr	r3, [pc, #56]	; (80090f0 <USBD_LL_Init+0x94>)
 80090b6:	2200      	movs	r2, #0
 80090b8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80090ba:	480d      	ldr	r0, [pc, #52]	; (80090f0 <USBD_LL_Init+0x94>)
 80090bc:	f7f8 fc8d 	bl	80019da <HAL_PCD_Init>
 80090c0:	4603      	mov	r3, r0
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d001      	beq.n	80090ca <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 80090c6:	f7ff fa79 	bl	80085bc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80090ca:	2180      	movs	r1, #128	; 0x80
 80090cc:	4808      	ldr	r0, [pc, #32]	; (80090f0 <USBD_LL_Init+0x94>)
 80090ce:	f7f9 fcd6 	bl	8002a7e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80090d2:	2240      	movs	r2, #64	; 0x40
 80090d4:	2100      	movs	r1, #0
 80090d6:	4806      	ldr	r0, [pc, #24]	; (80090f0 <USBD_LL_Init+0x94>)
 80090d8:	f7f9 fc8a 	bl	80029f0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80090dc:	2280      	movs	r2, #128	; 0x80
 80090de:	2101      	movs	r1, #1
 80090e0:	4803      	ldr	r0, [pc, #12]	; (80090f0 <USBD_LL_Init+0x94>)
 80090e2:	f7f9 fc85 	bl	80029f0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80090e6:	2300      	movs	r3, #0
}
 80090e8:	4618      	mov	r0, r3
 80090ea:	3708      	adds	r7, #8
 80090ec:	46bd      	mov	sp, r7
 80090ee:	bd80      	pop	{r7, pc}
 80090f0:	20000720 	.word	0x20000720

080090f4 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b084      	sub	sp, #16
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090fc:	2300      	movs	r3, #0
 80090fe:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009100:	2300      	movs	r3, #0
 8009102:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800910a:	4618      	mov	r0, r3
 800910c:	f7f8 fd89 	bl	8001c22 <HAL_PCD_Start>
 8009110:	4603      	mov	r3, r0
 8009112:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009114:	7bbb      	ldrb	r3, [r7, #14]
 8009116:	2b03      	cmp	r3, #3
 8009118:	d816      	bhi.n	8009148 <USBD_LL_Start+0x54>
 800911a:	a201      	add	r2, pc, #4	; (adr r2, 8009120 <USBD_LL_Start+0x2c>)
 800911c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009120:	08009131 	.word	0x08009131
 8009124:	08009137 	.word	0x08009137
 8009128:	0800913d 	.word	0x0800913d
 800912c:	08009143 	.word	0x08009143
    case HAL_OK :
      usb_status = USBD_OK;
 8009130:	2300      	movs	r3, #0
 8009132:	73fb      	strb	r3, [r7, #15]
    break;
 8009134:	e00b      	b.n	800914e <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009136:	2303      	movs	r3, #3
 8009138:	73fb      	strb	r3, [r7, #15]
    break;
 800913a:	e008      	b.n	800914e <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800913c:	2301      	movs	r3, #1
 800913e:	73fb      	strb	r3, [r7, #15]
    break;
 8009140:	e005      	b.n	800914e <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009142:	2303      	movs	r3, #3
 8009144:	73fb      	strb	r3, [r7, #15]
    break;
 8009146:	e002      	b.n	800914e <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8009148:	2303      	movs	r3, #3
 800914a:	73fb      	strb	r3, [r7, #15]
    break;
 800914c:	bf00      	nop
  }
  return usb_status;
 800914e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009150:	4618      	mov	r0, r3
 8009152:	3710      	adds	r7, #16
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b084      	sub	sp, #16
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
 8009160:	4608      	mov	r0, r1
 8009162:	4611      	mov	r1, r2
 8009164:	461a      	mov	r2, r3
 8009166:	4603      	mov	r3, r0
 8009168:	70fb      	strb	r3, [r7, #3]
 800916a:	460b      	mov	r3, r1
 800916c:	70bb      	strb	r3, [r7, #2]
 800916e:	4613      	mov	r3, r2
 8009170:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009172:	2300      	movs	r3, #0
 8009174:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009176:	2300      	movs	r3, #0
 8009178:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8009180:	78bb      	ldrb	r3, [r7, #2]
 8009182:	883a      	ldrh	r2, [r7, #0]
 8009184:	78f9      	ldrb	r1, [r7, #3]
 8009186:	f7f9 f944 	bl	8002412 <HAL_PCD_EP_Open>
 800918a:	4603      	mov	r3, r0
 800918c:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800918e:	7bbb      	ldrb	r3, [r7, #14]
 8009190:	2b03      	cmp	r3, #3
 8009192:	d817      	bhi.n	80091c4 <USBD_LL_OpenEP+0x6c>
 8009194:	a201      	add	r2, pc, #4	; (adr r2, 800919c <USBD_LL_OpenEP+0x44>)
 8009196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800919a:	bf00      	nop
 800919c:	080091ad 	.word	0x080091ad
 80091a0:	080091b3 	.word	0x080091b3
 80091a4:	080091b9 	.word	0x080091b9
 80091a8:	080091bf 	.word	0x080091bf
    case HAL_OK :
      usb_status = USBD_OK;
 80091ac:	2300      	movs	r3, #0
 80091ae:	73fb      	strb	r3, [r7, #15]
    break;
 80091b0:	e00b      	b.n	80091ca <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80091b2:	2303      	movs	r3, #3
 80091b4:	73fb      	strb	r3, [r7, #15]
    break;
 80091b6:	e008      	b.n	80091ca <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80091b8:	2301      	movs	r3, #1
 80091ba:	73fb      	strb	r3, [r7, #15]
    break;
 80091bc:	e005      	b.n	80091ca <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80091be:	2303      	movs	r3, #3
 80091c0:	73fb      	strb	r3, [r7, #15]
    break;
 80091c2:	e002      	b.n	80091ca <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 80091c4:	2303      	movs	r3, #3
 80091c6:	73fb      	strb	r3, [r7, #15]
    break;
 80091c8:	bf00      	nop
  }
  return usb_status;
 80091ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80091cc:	4618      	mov	r0, r3
 80091ce:	3710      	adds	r7, #16
 80091d0:	46bd      	mov	sp, r7
 80091d2:	bd80      	pop	{r7, pc}

080091d4 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b084      	sub	sp, #16
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
 80091dc:	460b      	mov	r3, r1
 80091de:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80091e0:	2300      	movs	r3, #0
 80091e2:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80091e4:	2300      	movs	r3, #0
 80091e6:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80091ee:	78fa      	ldrb	r2, [r7, #3]
 80091f0:	4611      	mov	r1, r2
 80091f2:	4618      	mov	r0, r3
 80091f4:	f7f9 f975 	bl	80024e2 <HAL_PCD_EP_Close>
 80091f8:	4603      	mov	r3, r0
 80091fa:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80091fc:	7bbb      	ldrb	r3, [r7, #14]
 80091fe:	2b03      	cmp	r3, #3
 8009200:	d816      	bhi.n	8009230 <USBD_LL_CloseEP+0x5c>
 8009202:	a201      	add	r2, pc, #4	; (adr r2, 8009208 <USBD_LL_CloseEP+0x34>)
 8009204:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009208:	08009219 	.word	0x08009219
 800920c:	0800921f 	.word	0x0800921f
 8009210:	08009225 	.word	0x08009225
 8009214:	0800922b 	.word	0x0800922b
    case HAL_OK :
      usb_status = USBD_OK;
 8009218:	2300      	movs	r3, #0
 800921a:	73fb      	strb	r3, [r7, #15]
    break;
 800921c:	e00b      	b.n	8009236 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800921e:	2303      	movs	r3, #3
 8009220:	73fb      	strb	r3, [r7, #15]
    break;
 8009222:	e008      	b.n	8009236 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009224:	2301      	movs	r3, #1
 8009226:	73fb      	strb	r3, [r7, #15]
    break;
 8009228:	e005      	b.n	8009236 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800922a:	2303      	movs	r3, #3
 800922c:	73fb      	strb	r3, [r7, #15]
    break;
 800922e:	e002      	b.n	8009236 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8009230:	2303      	movs	r3, #3
 8009232:	73fb      	strb	r3, [r7, #15]
    break;
 8009234:	bf00      	nop
  }
  return usb_status;
 8009236:	7bfb      	ldrb	r3, [r7, #15]
}
 8009238:	4618      	mov	r0, r3
 800923a:	3710      	adds	r7, #16
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}

08009240 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009240:	b580      	push	{r7, lr}
 8009242:	b084      	sub	sp, #16
 8009244:	af00      	add	r7, sp, #0
 8009246:	6078      	str	r0, [r7, #4]
 8009248:	460b      	mov	r3, r1
 800924a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800924c:	2300      	movs	r3, #0
 800924e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009250:	2300      	movs	r3, #0
 8009252:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800925a:	78fa      	ldrb	r2, [r7, #3]
 800925c:	4611      	mov	r1, r2
 800925e:	4618      	mov	r0, r3
 8009260:	f7f9 fa04 	bl	800266c <HAL_PCD_EP_SetStall>
 8009264:	4603      	mov	r3, r0
 8009266:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009268:	7bbb      	ldrb	r3, [r7, #14]
 800926a:	2b03      	cmp	r3, #3
 800926c:	d816      	bhi.n	800929c <USBD_LL_StallEP+0x5c>
 800926e:	a201      	add	r2, pc, #4	; (adr r2, 8009274 <USBD_LL_StallEP+0x34>)
 8009270:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009274:	08009285 	.word	0x08009285
 8009278:	0800928b 	.word	0x0800928b
 800927c:	08009291 	.word	0x08009291
 8009280:	08009297 	.word	0x08009297
    case HAL_OK :
      usb_status = USBD_OK;
 8009284:	2300      	movs	r3, #0
 8009286:	73fb      	strb	r3, [r7, #15]
    break;
 8009288:	e00b      	b.n	80092a2 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800928a:	2303      	movs	r3, #3
 800928c:	73fb      	strb	r3, [r7, #15]
    break;
 800928e:	e008      	b.n	80092a2 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009290:	2301      	movs	r3, #1
 8009292:	73fb      	strb	r3, [r7, #15]
    break;
 8009294:	e005      	b.n	80092a2 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009296:	2303      	movs	r3, #3
 8009298:	73fb      	strb	r3, [r7, #15]
    break;
 800929a:	e002      	b.n	80092a2 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800929c:	2303      	movs	r3, #3
 800929e:	73fb      	strb	r3, [r7, #15]
    break;
 80092a0:	bf00      	nop
  }
  return usb_status;
 80092a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3710      	adds	r7, #16
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}

080092ac <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b084      	sub	sp, #16
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
 80092b4:	460b      	mov	r3, r1
 80092b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80092b8:	2300      	movs	r3, #0
 80092ba:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80092bc:	2300      	movs	r3, #0
 80092be:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80092c6:	78fa      	ldrb	r2, [r7, #3]
 80092c8:	4611      	mov	r1, r2
 80092ca:	4618      	mov	r0, r3
 80092cc:	f7f9 fa30 	bl	8002730 <HAL_PCD_EP_ClrStall>
 80092d0:	4603      	mov	r3, r0
 80092d2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80092d4:	7bbb      	ldrb	r3, [r7, #14]
 80092d6:	2b03      	cmp	r3, #3
 80092d8:	d816      	bhi.n	8009308 <USBD_LL_ClearStallEP+0x5c>
 80092da:	a201      	add	r2, pc, #4	; (adr r2, 80092e0 <USBD_LL_ClearStallEP+0x34>)
 80092dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092e0:	080092f1 	.word	0x080092f1
 80092e4:	080092f7 	.word	0x080092f7
 80092e8:	080092fd 	.word	0x080092fd
 80092ec:	08009303 	.word	0x08009303
    case HAL_OK :
      usb_status = USBD_OK;
 80092f0:	2300      	movs	r3, #0
 80092f2:	73fb      	strb	r3, [r7, #15]
    break;
 80092f4:	e00b      	b.n	800930e <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80092f6:	2303      	movs	r3, #3
 80092f8:	73fb      	strb	r3, [r7, #15]
    break;
 80092fa:	e008      	b.n	800930e <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80092fc:	2301      	movs	r3, #1
 80092fe:	73fb      	strb	r3, [r7, #15]
    break;
 8009300:	e005      	b.n	800930e <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009302:	2303      	movs	r3, #3
 8009304:	73fb      	strb	r3, [r7, #15]
    break;
 8009306:	e002      	b.n	800930e <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8009308:	2303      	movs	r3, #3
 800930a:	73fb      	strb	r3, [r7, #15]
    break;
 800930c:	bf00      	nop
  }
  return usb_status;
 800930e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009310:	4618      	mov	r0, r3
 8009312:	3710      	adds	r7, #16
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}

08009318 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009318:	b480      	push	{r7}
 800931a:	b085      	sub	sp, #20
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
 8009320:	460b      	mov	r3, r1
 8009322:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800932a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800932c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009330:	2b00      	cmp	r3, #0
 8009332:	da0b      	bge.n	800934c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009334:	78fb      	ldrb	r3, [r7, #3]
 8009336:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800933a:	68f9      	ldr	r1, [r7, #12]
 800933c:	4613      	mov	r3, r2
 800933e:	00db      	lsls	r3, r3, #3
 8009340:	1a9b      	subs	r3, r3, r2
 8009342:	009b      	lsls	r3, r3, #2
 8009344:	440b      	add	r3, r1
 8009346:	333e      	adds	r3, #62	; 0x3e
 8009348:	781b      	ldrb	r3, [r3, #0]
 800934a:	e00b      	b.n	8009364 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800934c:	78fb      	ldrb	r3, [r7, #3]
 800934e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009352:	68f9      	ldr	r1, [r7, #12]
 8009354:	4613      	mov	r3, r2
 8009356:	00db      	lsls	r3, r3, #3
 8009358:	1a9b      	subs	r3, r3, r2
 800935a:	009b      	lsls	r3, r3, #2
 800935c:	440b      	add	r3, r1
 800935e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8009362:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009364:	4618      	mov	r0, r3
 8009366:	3714      	adds	r7, #20
 8009368:	46bd      	mov	sp, r7
 800936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936e:	4770      	bx	lr

08009370 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8009370:	b580      	push	{r7, lr}
 8009372:	b084      	sub	sp, #16
 8009374:	af00      	add	r7, sp, #0
 8009376:	6078      	str	r0, [r7, #4]
 8009378:	460b      	mov	r3, r1
 800937a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800937c:	2300      	movs	r3, #0
 800937e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009380:	2300      	movs	r3, #0
 8009382:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800938a:	78fa      	ldrb	r2, [r7, #3]
 800938c:	4611      	mov	r1, r2
 800938e:	4618      	mov	r0, r3
 8009390:	f7f9 f81a 	bl	80023c8 <HAL_PCD_SetAddress>
 8009394:	4603      	mov	r3, r0
 8009396:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8009398:	7bbb      	ldrb	r3, [r7, #14]
 800939a:	2b03      	cmp	r3, #3
 800939c:	d816      	bhi.n	80093cc <USBD_LL_SetUSBAddress+0x5c>
 800939e:	a201      	add	r2, pc, #4	; (adr r2, 80093a4 <USBD_LL_SetUSBAddress+0x34>)
 80093a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80093a4:	080093b5 	.word	0x080093b5
 80093a8:	080093bb 	.word	0x080093bb
 80093ac:	080093c1 	.word	0x080093c1
 80093b0:	080093c7 	.word	0x080093c7
    case HAL_OK :
      usb_status = USBD_OK;
 80093b4:	2300      	movs	r3, #0
 80093b6:	73fb      	strb	r3, [r7, #15]
    break;
 80093b8:	e00b      	b.n	80093d2 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80093ba:	2303      	movs	r3, #3
 80093bc:	73fb      	strb	r3, [r7, #15]
    break;
 80093be:	e008      	b.n	80093d2 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80093c0:	2301      	movs	r3, #1
 80093c2:	73fb      	strb	r3, [r7, #15]
    break;
 80093c4:	e005      	b.n	80093d2 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80093c6:	2303      	movs	r3, #3
 80093c8:	73fb      	strb	r3, [r7, #15]
    break;
 80093ca:	e002      	b.n	80093d2 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 80093cc:	2303      	movs	r3, #3
 80093ce:	73fb      	strb	r3, [r7, #15]
    break;
 80093d0:	bf00      	nop
  }
  return usb_status;
 80093d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80093d4:	4618      	mov	r0, r3
 80093d6:	3710      	adds	r7, #16
 80093d8:	46bd      	mov	sp, r7
 80093da:	bd80      	pop	{r7, pc}

080093dc <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b086      	sub	sp, #24
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	60f8      	str	r0, [r7, #12]
 80093e4:	607a      	str	r2, [r7, #4]
 80093e6:	603b      	str	r3, [r7, #0]
 80093e8:	460b      	mov	r3, r1
 80093ea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80093ec:	2300      	movs	r3, #0
 80093ee:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80093f0:	2300      	movs	r3, #0
 80093f2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80093fa:	7af9      	ldrb	r1, [r7, #11]
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	687a      	ldr	r2, [r7, #4]
 8009400:	f7f9 f8f7 	bl	80025f2 <HAL_PCD_EP_Transmit>
 8009404:	4603      	mov	r3, r0
 8009406:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8009408:	7dbb      	ldrb	r3, [r7, #22]
 800940a:	2b03      	cmp	r3, #3
 800940c:	d816      	bhi.n	800943c <USBD_LL_Transmit+0x60>
 800940e:	a201      	add	r2, pc, #4	; (adr r2, 8009414 <USBD_LL_Transmit+0x38>)
 8009410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009414:	08009425 	.word	0x08009425
 8009418:	0800942b 	.word	0x0800942b
 800941c:	08009431 	.word	0x08009431
 8009420:	08009437 	.word	0x08009437
    case HAL_OK :
      usb_status = USBD_OK;
 8009424:	2300      	movs	r3, #0
 8009426:	75fb      	strb	r3, [r7, #23]
    break;
 8009428:	e00b      	b.n	8009442 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800942a:	2303      	movs	r3, #3
 800942c:	75fb      	strb	r3, [r7, #23]
    break;
 800942e:	e008      	b.n	8009442 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009430:	2301      	movs	r3, #1
 8009432:	75fb      	strb	r3, [r7, #23]
    break;
 8009434:	e005      	b.n	8009442 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009436:	2303      	movs	r3, #3
 8009438:	75fb      	strb	r3, [r7, #23]
    break;
 800943a:	e002      	b.n	8009442 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800943c:	2303      	movs	r3, #3
 800943e:	75fb      	strb	r3, [r7, #23]
    break;
 8009440:	bf00      	nop
  }
  return usb_status;
 8009442:	7dfb      	ldrb	r3, [r7, #23]
}
 8009444:	4618      	mov	r0, r3
 8009446:	3718      	adds	r7, #24
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b086      	sub	sp, #24
 8009450:	af00      	add	r7, sp, #0
 8009452:	60f8      	str	r0, [r7, #12]
 8009454:	607a      	str	r2, [r7, #4]
 8009456:	603b      	str	r3, [r7, #0]
 8009458:	460b      	mov	r3, r1
 800945a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800945c:	2300      	movs	r3, #0
 800945e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009460:	2300      	movs	r3, #0
 8009462:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800946a:	7af9      	ldrb	r1, [r7, #11]
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	687a      	ldr	r2, [r7, #4]
 8009470:	f7f9 f881 	bl	8002576 <HAL_PCD_EP_Receive>
 8009474:	4603      	mov	r3, r0
 8009476:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8009478:	7dbb      	ldrb	r3, [r7, #22]
 800947a:	2b03      	cmp	r3, #3
 800947c:	d816      	bhi.n	80094ac <USBD_LL_PrepareReceive+0x60>
 800947e:	a201      	add	r2, pc, #4	; (adr r2, 8009484 <USBD_LL_PrepareReceive+0x38>)
 8009480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009484:	08009495 	.word	0x08009495
 8009488:	0800949b 	.word	0x0800949b
 800948c:	080094a1 	.word	0x080094a1
 8009490:	080094a7 	.word	0x080094a7
    case HAL_OK :
      usb_status = USBD_OK;
 8009494:	2300      	movs	r3, #0
 8009496:	75fb      	strb	r3, [r7, #23]
    break;
 8009498:	e00b      	b.n	80094b2 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800949a:	2303      	movs	r3, #3
 800949c:	75fb      	strb	r3, [r7, #23]
    break;
 800949e:	e008      	b.n	80094b2 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80094a0:	2301      	movs	r3, #1
 80094a2:	75fb      	strb	r3, [r7, #23]
    break;
 80094a4:	e005      	b.n	80094b2 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80094a6:	2303      	movs	r3, #3
 80094a8:	75fb      	strb	r3, [r7, #23]
    break;
 80094aa:	e002      	b.n	80094b2 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 80094ac:	2303      	movs	r3, #3
 80094ae:	75fb      	strb	r3, [r7, #23]
    break;
 80094b0:	bf00      	nop
  }
  return usb_status;
 80094b2:	7dfb      	ldrb	r3, [r7, #23]
}
 80094b4:	4618      	mov	r0, r3
 80094b6:	3718      	adds	r7, #24
 80094b8:	46bd      	mov	sp, r7
 80094ba:	bd80      	pop	{r7, pc}

080094bc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80094bc:	b580      	push	{r7, lr}
 80094be:	b082      	sub	sp, #8
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
 80094c4:	460b      	mov	r3, r1
 80094c6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80094c8:	78fb      	ldrb	r3, [r7, #3]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d002      	beq.n	80094d4 <HAL_PCDEx_LPM_Callback+0x18>
 80094ce:	2b01      	cmp	r3, #1
 80094d0:	d01f      	beq.n	8009512 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 80094d2:	e03b      	b.n	800954c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	6a1b      	ldr	r3, [r3, #32]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d007      	beq.n	80094ec <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 80094dc:	f000 f854 	bl	8009588 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80094e0:	4b1c      	ldr	r3, [pc, #112]	; (8009554 <HAL_PCDEx_LPM_Callback+0x98>)
 80094e2:	691b      	ldr	r3, [r3, #16]
 80094e4:	4a1b      	ldr	r2, [pc, #108]	; (8009554 <HAL_PCDEx_LPM_Callback+0x98>)
 80094e6:	f023 0306 	bic.w	r3, r3, #6
 80094ea:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	687a      	ldr	r2, [r7, #4]
 80094f8:	6812      	ldr	r2, [r2, #0]
 80094fa:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80094fe:	f023 0301 	bic.w	r3, r3, #1
 8009502:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800950a:	4618      	mov	r0, r3
 800950c:	f7fd fdda 	bl	80070c4 <USBD_LL_Resume>
    break;
 8009510:	e01c      	b.n	800954c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	687a      	ldr	r2, [r7, #4]
 800951e:	6812      	ldr	r2, [r2, #0]
 8009520:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009524:	f043 0301 	orr.w	r3, r3, #1
 8009528:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8009530:	4618      	mov	r0, r3
 8009532:	f7fd fdb1 	bl	8007098 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6a1b      	ldr	r3, [r3, #32]
 800953a:	2b00      	cmp	r3, #0
 800953c:	d005      	beq.n	800954a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800953e:	4b05      	ldr	r3, [pc, #20]	; (8009554 <HAL_PCDEx_LPM_Callback+0x98>)
 8009540:	691b      	ldr	r3, [r3, #16]
 8009542:	4a04      	ldr	r2, [pc, #16]	; (8009554 <HAL_PCDEx_LPM_Callback+0x98>)
 8009544:	f043 0306 	orr.w	r3, r3, #6
 8009548:	6113      	str	r3, [r2, #16]
    break;
 800954a:	bf00      	nop
}
 800954c:	bf00      	nop
 800954e:	3708      	adds	r7, #8
 8009550:	46bd      	mov	sp, r7
 8009552:	bd80      	pop	{r7, pc}
 8009554:	e000ed00 	.word	0xe000ed00

08009558 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009558:	b480      	push	{r7}
 800955a:	b083      	sub	sp, #12
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009560:	4b03      	ldr	r3, [pc, #12]	; (8009570 <USBD_static_malloc+0x18>)
}
 8009562:	4618      	mov	r0, r3
 8009564:	370c      	adds	r7, #12
 8009566:	46bd      	mov	sp, r7
 8009568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	2000023c 	.word	0x2000023c

08009574 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009574:	b480      	push	{r7}
 8009576:	b083      	sub	sp, #12
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]

}
 800957c:	bf00      	nop
 800957e:	370c      	adds	r7, #12
 8009580:	46bd      	mov	sp, r7
 8009582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009586:	4770      	bx	lr

08009588 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009588:	b580      	push	{r7, lr}
 800958a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800958c:	f7fe fe06 	bl	800819c <SystemClock_Config>
}
 8009590:	bf00      	nop
 8009592:	bd80      	pop	{r7, pc}

08009594 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009594:	b480      	push	{r7}
 8009596:	b083      	sub	sp, #12
 8009598:	af00      	add	r7, sp, #0
 800959a:	4603      	mov	r3, r0
 800959c:	6039      	str	r1, [r7, #0]
 800959e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	2212      	movs	r2, #18
 80095a4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80095a6:	4b03      	ldr	r3, [pc, #12]	; (80095b4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80095a8:	4618      	mov	r0, r3
 80095aa:	370c      	adds	r7, #12
 80095ac:	46bd      	mov	sp, r7
 80095ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b2:	4770      	bx	lr
 80095b4:	20000168 	.word	0x20000168

080095b8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095b8:	b480      	push	{r7}
 80095ba:	b083      	sub	sp, #12
 80095bc:	af00      	add	r7, sp, #0
 80095be:	4603      	mov	r3, r0
 80095c0:	6039      	str	r1, [r7, #0]
 80095c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	2204      	movs	r2, #4
 80095c8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80095ca:	4b03      	ldr	r3, [pc, #12]	; (80095d8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80095cc:	4618      	mov	r0, r3
 80095ce:	370c      	adds	r7, #12
 80095d0:	46bd      	mov	sp, r7
 80095d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d6:	4770      	bx	lr
 80095d8:	20000188 	.word	0x20000188

080095dc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b082      	sub	sp, #8
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	4603      	mov	r3, r0
 80095e4:	6039      	str	r1, [r7, #0]
 80095e6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80095e8:	79fb      	ldrb	r3, [r7, #7]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d105      	bne.n	80095fa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80095ee:	683a      	ldr	r2, [r7, #0]
 80095f0:	4907      	ldr	r1, [pc, #28]	; (8009610 <USBD_FS_ProductStrDescriptor+0x34>)
 80095f2:	4808      	ldr	r0, [pc, #32]	; (8009614 <USBD_FS_ProductStrDescriptor+0x38>)
 80095f4:	f7fe fbb5 	bl	8007d62 <USBD_GetString>
 80095f8:	e004      	b.n	8009604 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80095fa:	683a      	ldr	r2, [r7, #0]
 80095fc:	4904      	ldr	r1, [pc, #16]	; (8009610 <USBD_FS_ProductStrDescriptor+0x34>)
 80095fe:	4805      	ldr	r0, [pc, #20]	; (8009614 <USBD_FS_ProductStrDescriptor+0x38>)
 8009600:	f7fe fbaf 	bl	8007d62 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009604:	4b02      	ldr	r3, [pc, #8]	; (8009610 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8009606:	4618      	mov	r0, r3
 8009608:	3708      	adds	r7, #8
 800960a:	46bd      	mov	sp, r7
 800960c:	bd80      	pop	{r7, pc}
 800960e:	bf00      	nop
 8009610:	20000b28 	.word	0x20000b28
 8009614:	0800a118 	.word	0x0800a118

08009618 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b082      	sub	sp, #8
 800961c:	af00      	add	r7, sp, #0
 800961e:	4603      	mov	r3, r0
 8009620:	6039      	str	r1, [r7, #0]
 8009622:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009624:	683a      	ldr	r2, [r7, #0]
 8009626:	4904      	ldr	r1, [pc, #16]	; (8009638 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8009628:	4804      	ldr	r0, [pc, #16]	; (800963c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800962a:	f7fe fb9a 	bl	8007d62 <USBD_GetString>
  return USBD_StrDesc;
 800962e:	4b02      	ldr	r3, [pc, #8]	; (8009638 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8009630:	4618      	mov	r0, r3
 8009632:	3708      	adds	r7, #8
 8009634:	46bd      	mov	sp, r7
 8009636:	bd80      	pop	{r7, pc}
 8009638:	20000b28 	.word	0x20000b28
 800963c:	0800a130 	.word	0x0800a130

08009640 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b082      	sub	sp, #8
 8009644:	af00      	add	r7, sp, #0
 8009646:	4603      	mov	r3, r0
 8009648:	6039      	str	r1, [r7, #0]
 800964a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800964c:	683b      	ldr	r3, [r7, #0]
 800964e:	221a      	movs	r2, #26
 8009650:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009652:	f000 f855 	bl	8009700 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8009656:	4b02      	ldr	r3, [pc, #8]	; (8009660 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8009658:	4618      	mov	r0, r3
 800965a:	3708      	adds	r7, #8
 800965c:	46bd      	mov	sp, r7
 800965e:	bd80      	pop	{r7, pc}
 8009660:	2000018c 	.word	0x2000018c

08009664 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b082      	sub	sp, #8
 8009668:	af00      	add	r7, sp, #0
 800966a:	4603      	mov	r3, r0
 800966c:	6039      	str	r1, [r7, #0]
 800966e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009670:	79fb      	ldrb	r3, [r7, #7]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d105      	bne.n	8009682 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009676:	683a      	ldr	r2, [r7, #0]
 8009678:	4907      	ldr	r1, [pc, #28]	; (8009698 <USBD_FS_ConfigStrDescriptor+0x34>)
 800967a:	4808      	ldr	r0, [pc, #32]	; (800969c <USBD_FS_ConfigStrDescriptor+0x38>)
 800967c:	f7fe fb71 	bl	8007d62 <USBD_GetString>
 8009680:	e004      	b.n	800968c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8009682:	683a      	ldr	r2, [r7, #0]
 8009684:	4904      	ldr	r1, [pc, #16]	; (8009698 <USBD_FS_ConfigStrDescriptor+0x34>)
 8009686:	4805      	ldr	r0, [pc, #20]	; (800969c <USBD_FS_ConfigStrDescriptor+0x38>)
 8009688:	f7fe fb6b 	bl	8007d62 <USBD_GetString>
  }
  return USBD_StrDesc;
 800968c:	4b02      	ldr	r3, [pc, #8]	; (8009698 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800968e:	4618      	mov	r0, r3
 8009690:	3708      	adds	r7, #8
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}
 8009696:	bf00      	nop
 8009698:	20000b28 	.word	0x20000b28
 800969c:	0800a144 	.word	0x0800a144

080096a0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b082      	sub	sp, #8
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	4603      	mov	r3, r0
 80096a8:	6039      	str	r1, [r7, #0]
 80096aa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80096ac:	79fb      	ldrb	r3, [r7, #7]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d105      	bne.n	80096be <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80096b2:	683a      	ldr	r2, [r7, #0]
 80096b4:	4907      	ldr	r1, [pc, #28]	; (80096d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80096b6:	4808      	ldr	r0, [pc, #32]	; (80096d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80096b8:	f7fe fb53 	bl	8007d62 <USBD_GetString>
 80096bc:	e004      	b.n	80096c8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80096be:	683a      	ldr	r2, [r7, #0]
 80096c0:	4904      	ldr	r1, [pc, #16]	; (80096d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80096c2:	4805      	ldr	r0, [pc, #20]	; (80096d8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80096c4:	f7fe fb4d 	bl	8007d62 <USBD_GetString>
  }
  return USBD_StrDesc;
 80096c8:	4b02      	ldr	r3, [pc, #8]	; (80096d4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80096ca:	4618      	mov	r0, r3
 80096cc:	3708      	adds	r7, #8
 80096ce:	46bd      	mov	sp, r7
 80096d0:	bd80      	pop	{r7, pc}
 80096d2:	bf00      	nop
 80096d4:	20000b28 	.word	0x20000b28
 80096d8:	0800a150 	.word	0x0800a150

080096dc <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80096dc:	b480      	push	{r7}
 80096de:	b083      	sub	sp, #12
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	4603      	mov	r3, r0
 80096e4:	6039      	str	r1, [r7, #0]
 80096e6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80096e8:	683b      	ldr	r3, [r7, #0]
 80096ea:	220c      	movs	r2, #12
 80096ec:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80096ee:	4b03      	ldr	r3, [pc, #12]	; (80096fc <USBD_FS_USR_BOSDescriptor+0x20>)
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	370c      	adds	r7, #12
 80096f4:	46bd      	mov	sp, r7
 80096f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fa:	4770      	bx	lr
 80096fc:	2000017c 	.word	0x2000017c

08009700 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8009700:	b580      	push	{r7, lr}
 8009702:	b084      	sub	sp, #16
 8009704:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8009706:	4b0f      	ldr	r3, [pc, #60]	; (8009744 <Get_SerialNum+0x44>)
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800970c:	4b0e      	ldr	r3, [pc, #56]	; (8009748 <Get_SerialNum+0x48>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8009712:	4b0e      	ldr	r3, [pc, #56]	; (800974c <Get_SerialNum+0x4c>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009718:	68fa      	ldr	r2, [r7, #12]
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	4413      	add	r3, r2
 800971e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d009      	beq.n	800973a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009726:	2208      	movs	r2, #8
 8009728:	4909      	ldr	r1, [pc, #36]	; (8009750 <Get_SerialNum+0x50>)
 800972a:	68f8      	ldr	r0, [r7, #12]
 800972c:	f000 f814 	bl	8009758 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8009730:	2204      	movs	r2, #4
 8009732:	4908      	ldr	r1, [pc, #32]	; (8009754 <Get_SerialNum+0x54>)
 8009734:	68b8      	ldr	r0, [r7, #8]
 8009736:	f000 f80f 	bl	8009758 <IntToUnicode>
  }
}
 800973a:	bf00      	nop
 800973c:	3710      	adds	r7, #16
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}
 8009742:	bf00      	nop
 8009744:	1fff7590 	.word	0x1fff7590
 8009748:	1fff7594 	.word	0x1fff7594
 800974c:	1fff7598 	.word	0x1fff7598
 8009750:	2000018e 	.word	0x2000018e
 8009754:	2000019e 	.word	0x2000019e

08009758 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009758:	b480      	push	{r7}
 800975a:	b087      	sub	sp, #28
 800975c:	af00      	add	r7, sp, #0
 800975e:	60f8      	str	r0, [r7, #12]
 8009760:	60b9      	str	r1, [r7, #8]
 8009762:	4613      	mov	r3, r2
 8009764:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009766:	2300      	movs	r3, #0
 8009768:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800976a:	2300      	movs	r3, #0
 800976c:	75fb      	strb	r3, [r7, #23]
 800976e:	e027      	b.n	80097c0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	0f1b      	lsrs	r3, r3, #28
 8009774:	2b09      	cmp	r3, #9
 8009776:	d80b      	bhi.n	8009790 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	0f1b      	lsrs	r3, r3, #28
 800977c:	b2da      	uxtb	r2, r3
 800977e:	7dfb      	ldrb	r3, [r7, #23]
 8009780:	005b      	lsls	r3, r3, #1
 8009782:	4619      	mov	r1, r3
 8009784:	68bb      	ldr	r3, [r7, #8]
 8009786:	440b      	add	r3, r1
 8009788:	3230      	adds	r2, #48	; 0x30
 800978a:	b2d2      	uxtb	r2, r2
 800978c:	701a      	strb	r2, [r3, #0]
 800978e:	e00a      	b.n	80097a6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	0f1b      	lsrs	r3, r3, #28
 8009794:	b2da      	uxtb	r2, r3
 8009796:	7dfb      	ldrb	r3, [r7, #23]
 8009798:	005b      	lsls	r3, r3, #1
 800979a:	4619      	mov	r1, r3
 800979c:	68bb      	ldr	r3, [r7, #8]
 800979e:	440b      	add	r3, r1
 80097a0:	3237      	adds	r2, #55	; 0x37
 80097a2:	b2d2      	uxtb	r2, r2
 80097a4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	011b      	lsls	r3, r3, #4
 80097aa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80097ac:	7dfb      	ldrb	r3, [r7, #23]
 80097ae:	005b      	lsls	r3, r3, #1
 80097b0:	3301      	adds	r3, #1
 80097b2:	68ba      	ldr	r2, [r7, #8]
 80097b4:	4413      	add	r3, r2
 80097b6:	2200      	movs	r2, #0
 80097b8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80097ba:	7dfb      	ldrb	r3, [r7, #23]
 80097bc:	3301      	adds	r3, #1
 80097be:	75fb      	strb	r3, [r7, #23]
 80097c0:	7dfa      	ldrb	r2, [r7, #23]
 80097c2:	79fb      	ldrb	r3, [r7, #7]
 80097c4:	429a      	cmp	r2, r3
 80097c6:	d3d3      	bcc.n	8009770 <IntToUnicode+0x18>
  }
}
 80097c8:	bf00      	nop
 80097ca:	bf00      	nop
 80097cc:	371c      	adds	r7, #28
 80097ce:	46bd      	mov	sp, r7
 80097d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d4:	4770      	bx	lr
	...

080097d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80097d8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009810 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80097dc:	f7ff fa52 	bl	8008c84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80097e0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80097e2:	e003      	b.n	80097ec <LoopCopyDataInit>

080097e4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80097e4:	4b0b      	ldr	r3, [pc, #44]	; (8009814 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80097e6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80097e8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80097ea:	3104      	adds	r1, #4

080097ec <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80097ec:	480a      	ldr	r0, [pc, #40]	; (8009818 <LoopForever+0xa>)
	ldr	r3, =_edata
 80097ee:	4b0b      	ldr	r3, [pc, #44]	; (800981c <LoopForever+0xe>)
	adds	r2, r0, r1
 80097f0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80097f2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80097f4:	d3f6      	bcc.n	80097e4 <CopyDataInit>
	ldr	r2, =_sbss
 80097f6:	4a0a      	ldr	r2, [pc, #40]	; (8009820 <LoopForever+0x12>)
	b	LoopFillZerobss
 80097f8:	e002      	b.n	8009800 <LoopFillZerobss>

080097fa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80097fa:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80097fc:	f842 3b04 	str.w	r3, [r2], #4

08009800 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8009800:	4b08      	ldr	r3, [pc, #32]	; (8009824 <LoopForever+0x16>)
	cmp	r2, r3
 8009802:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8009804:	d3f9      	bcc.n	80097fa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8009806:	f000 f817 	bl	8009838 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800980a:	f7fe fc89 	bl	8008120 <main>

0800980e <LoopForever>:

LoopForever:
    b LoopForever
 800980e:	e7fe      	b.n	800980e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8009810:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8009814:	0800a1ec 	.word	0x0800a1ec
	ldr	r0, =_sdata
 8009818:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800981c:	2000020c 	.word	0x2000020c
	ldr	r2, =_sbss
 8009820:	2000020c 	.word	0x2000020c
	ldr	r3, = _ebss
 8009824:	20000d38 	.word	0x20000d38

08009828 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8009828:	e7fe      	b.n	8009828 <ADC1_2_IRQHandler>
	...

0800982c <__errno>:
 800982c:	4b01      	ldr	r3, [pc, #4]	; (8009834 <__errno+0x8>)
 800982e:	6818      	ldr	r0, [r3, #0]
 8009830:	4770      	bx	lr
 8009832:	bf00      	nop
 8009834:	200001a8 	.word	0x200001a8

08009838 <__libc_init_array>:
 8009838:	b570      	push	{r4, r5, r6, lr}
 800983a:	4d0d      	ldr	r5, [pc, #52]	; (8009870 <__libc_init_array+0x38>)
 800983c:	4c0d      	ldr	r4, [pc, #52]	; (8009874 <__libc_init_array+0x3c>)
 800983e:	1b64      	subs	r4, r4, r5
 8009840:	10a4      	asrs	r4, r4, #2
 8009842:	2600      	movs	r6, #0
 8009844:	42a6      	cmp	r6, r4
 8009846:	d109      	bne.n	800985c <__libc_init_array+0x24>
 8009848:	4d0b      	ldr	r5, [pc, #44]	; (8009878 <__libc_init_array+0x40>)
 800984a:	4c0c      	ldr	r4, [pc, #48]	; (800987c <__libc_init_array+0x44>)
 800984c:	f000 fc4e 	bl	800a0ec <_init>
 8009850:	1b64      	subs	r4, r4, r5
 8009852:	10a4      	asrs	r4, r4, #2
 8009854:	2600      	movs	r6, #0
 8009856:	42a6      	cmp	r6, r4
 8009858:	d105      	bne.n	8009866 <__libc_init_array+0x2e>
 800985a:	bd70      	pop	{r4, r5, r6, pc}
 800985c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009860:	4798      	blx	r3
 8009862:	3601      	adds	r6, #1
 8009864:	e7ee      	b.n	8009844 <__libc_init_array+0xc>
 8009866:	f855 3b04 	ldr.w	r3, [r5], #4
 800986a:	4798      	blx	r3
 800986c:	3601      	adds	r6, #1
 800986e:	e7f2      	b.n	8009856 <__libc_init_array+0x1e>
 8009870:	0800a1e4 	.word	0x0800a1e4
 8009874:	0800a1e4 	.word	0x0800a1e4
 8009878:	0800a1e4 	.word	0x0800a1e4
 800987c:	0800a1e8 	.word	0x0800a1e8

08009880 <memset>:
 8009880:	4402      	add	r2, r0
 8009882:	4603      	mov	r3, r0
 8009884:	4293      	cmp	r3, r2
 8009886:	d100      	bne.n	800988a <memset+0xa>
 8009888:	4770      	bx	lr
 800988a:	f803 1b01 	strb.w	r1, [r3], #1
 800988e:	e7f9      	b.n	8009884 <memset+0x4>

08009890 <siprintf>:
 8009890:	b40e      	push	{r1, r2, r3}
 8009892:	b500      	push	{lr}
 8009894:	b09c      	sub	sp, #112	; 0x70
 8009896:	ab1d      	add	r3, sp, #116	; 0x74
 8009898:	9002      	str	r0, [sp, #8]
 800989a:	9006      	str	r0, [sp, #24]
 800989c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80098a0:	4809      	ldr	r0, [pc, #36]	; (80098c8 <siprintf+0x38>)
 80098a2:	9107      	str	r1, [sp, #28]
 80098a4:	9104      	str	r1, [sp, #16]
 80098a6:	4909      	ldr	r1, [pc, #36]	; (80098cc <siprintf+0x3c>)
 80098a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80098ac:	9105      	str	r1, [sp, #20]
 80098ae:	6800      	ldr	r0, [r0, #0]
 80098b0:	9301      	str	r3, [sp, #4]
 80098b2:	a902      	add	r1, sp, #8
 80098b4:	f000 f868 	bl	8009988 <_svfiprintf_r>
 80098b8:	9b02      	ldr	r3, [sp, #8]
 80098ba:	2200      	movs	r2, #0
 80098bc:	701a      	strb	r2, [r3, #0]
 80098be:	b01c      	add	sp, #112	; 0x70
 80098c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80098c4:	b003      	add	sp, #12
 80098c6:	4770      	bx	lr
 80098c8:	200001a8 	.word	0x200001a8
 80098cc:	ffff0208 	.word	0xffff0208

080098d0 <__ssputs_r>:
 80098d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098d4:	688e      	ldr	r6, [r1, #8]
 80098d6:	429e      	cmp	r6, r3
 80098d8:	4682      	mov	sl, r0
 80098da:	460c      	mov	r4, r1
 80098dc:	4690      	mov	r8, r2
 80098de:	461f      	mov	r7, r3
 80098e0:	d838      	bhi.n	8009954 <__ssputs_r+0x84>
 80098e2:	898a      	ldrh	r2, [r1, #12]
 80098e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80098e8:	d032      	beq.n	8009950 <__ssputs_r+0x80>
 80098ea:	6825      	ldr	r5, [r4, #0]
 80098ec:	6909      	ldr	r1, [r1, #16]
 80098ee:	eba5 0901 	sub.w	r9, r5, r1
 80098f2:	6965      	ldr	r5, [r4, #20]
 80098f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80098f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80098fc:	3301      	adds	r3, #1
 80098fe:	444b      	add	r3, r9
 8009900:	106d      	asrs	r5, r5, #1
 8009902:	429d      	cmp	r5, r3
 8009904:	bf38      	it	cc
 8009906:	461d      	movcc	r5, r3
 8009908:	0553      	lsls	r3, r2, #21
 800990a:	d531      	bpl.n	8009970 <__ssputs_r+0xa0>
 800990c:	4629      	mov	r1, r5
 800990e:	f000 fb47 	bl	8009fa0 <_malloc_r>
 8009912:	4606      	mov	r6, r0
 8009914:	b950      	cbnz	r0, 800992c <__ssputs_r+0x5c>
 8009916:	230c      	movs	r3, #12
 8009918:	f8ca 3000 	str.w	r3, [sl]
 800991c:	89a3      	ldrh	r3, [r4, #12]
 800991e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009922:	81a3      	strh	r3, [r4, #12]
 8009924:	f04f 30ff 	mov.w	r0, #4294967295
 8009928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800992c:	6921      	ldr	r1, [r4, #16]
 800992e:	464a      	mov	r2, r9
 8009930:	f000 fabe 	bl	8009eb0 <memcpy>
 8009934:	89a3      	ldrh	r3, [r4, #12]
 8009936:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800993a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800993e:	81a3      	strh	r3, [r4, #12]
 8009940:	6126      	str	r6, [r4, #16]
 8009942:	6165      	str	r5, [r4, #20]
 8009944:	444e      	add	r6, r9
 8009946:	eba5 0509 	sub.w	r5, r5, r9
 800994a:	6026      	str	r6, [r4, #0]
 800994c:	60a5      	str	r5, [r4, #8]
 800994e:	463e      	mov	r6, r7
 8009950:	42be      	cmp	r6, r7
 8009952:	d900      	bls.n	8009956 <__ssputs_r+0x86>
 8009954:	463e      	mov	r6, r7
 8009956:	4632      	mov	r2, r6
 8009958:	6820      	ldr	r0, [r4, #0]
 800995a:	4641      	mov	r1, r8
 800995c:	f000 fab6 	bl	8009ecc <memmove>
 8009960:	68a3      	ldr	r3, [r4, #8]
 8009962:	6822      	ldr	r2, [r4, #0]
 8009964:	1b9b      	subs	r3, r3, r6
 8009966:	4432      	add	r2, r6
 8009968:	60a3      	str	r3, [r4, #8]
 800996a:	6022      	str	r2, [r4, #0]
 800996c:	2000      	movs	r0, #0
 800996e:	e7db      	b.n	8009928 <__ssputs_r+0x58>
 8009970:	462a      	mov	r2, r5
 8009972:	f000 fb6f 	bl	800a054 <_realloc_r>
 8009976:	4606      	mov	r6, r0
 8009978:	2800      	cmp	r0, #0
 800997a:	d1e1      	bne.n	8009940 <__ssputs_r+0x70>
 800997c:	6921      	ldr	r1, [r4, #16]
 800997e:	4650      	mov	r0, sl
 8009980:	f000 fabe 	bl	8009f00 <_free_r>
 8009984:	e7c7      	b.n	8009916 <__ssputs_r+0x46>
	...

08009988 <_svfiprintf_r>:
 8009988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800998c:	4698      	mov	r8, r3
 800998e:	898b      	ldrh	r3, [r1, #12]
 8009990:	061b      	lsls	r3, r3, #24
 8009992:	b09d      	sub	sp, #116	; 0x74
 8009994:	4607      	mov	r7, r0
 8009996:	460d      	mov	r5, r1
 8009998:	4614      	mov	r4, r2
 800999a:	d50e      	bpl.n	80099ba <_svfiprintf_r+0x32>
 800999c:	690b      	ldr	r3, [r1, #16]
 800999e:	b963      	cbnz	r3, 80099ba <_svfiprintf_r+0x32>
 80099a0:	2140      	movs	r1, #64	; 0x40
 80099a2:	f000 fafd 	bl	8009fa0 <_malloc_r>
 80099a6:	6028      	str	r0, [r5, #0]
 80099a8:	6128      	str	r0, [r5, #16]
 80099aa:	b920      	cbnz	r0, 80099b6 <_svfiprintf_r+0x2e>
 80099ac:	230c      	movs	r3, #12
 80099ae:	603b      	str	r3, [r7, #0]
 80099b0:	f04f 30ff 	mov.w	r0, #4294967295
 80099b4:	e0d1      	b.n	8009b5a <_svfiprintf_r+0x1d2>
 80099b6:	2340      	movs	r3, #64	; 0x40
 80099b8:	616b      	str	r3, [r5, #20]
 80099ba:	2300      	movs	r3, #0
 80099bc:	9309      	str	r3, [sp, #36]	; 0x24
 80099be:	2320      	movs	r3, #32
 80099c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80099c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80099c8:	2330      	movs	r3, #48	; 0x30
 80099ca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009b74 <_svfiprintf_r+0x1ec>
 80099ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80099d2:	f04f 0901 	mov.w	r9, #1
 80099d6:	4623      	mov	r3, r4
 80099d8:	469a      	mov	sl, r3
 80099da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099de:	b10a      	cbz	r2, 80099e4 <_svfiprintf_r+0x5c>
 80099e0:	2a25      	cmp	r2, #37	; 0x25
 80099e2:	d1f9      	bne.n	80099d8 <_svfiprintf_r+0x50>
 80099e4:	ebba 0b04 	subs.w	fp, sl, r4
 80099e8:	d00b      	beq.n	8009a02 <_svfiprintf_r+0x7a>
 80099ea:	465b      	mov	r3, fp
 80099ec:	4622      	mov	r2, r4
 80099ee:	4629      	mov	r1, r5
 80099f0:	4638      	mov	r0, r7
 80099f2:	f7ff ff6d 	bl	80098d0 <__ssputs_r>
 80099f6:	3001      	adds	r0, #1
 80099f8:	f000 80aa 	beq.w	8009b50 <_svfiprintf_r+0x1c8>
 80099fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80099fe:	445a      	add	r2, fp
 8009a00:	9209      	str	r2, [sp, #36]	; 0x24
 8009a02:	f89a 3000 	ldrb.w	r3, [sl]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	f000 80a2 	beq.w	8009b50 <_svfiprintf_r+0x1c8>
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a16:	f10a 0a01 	add.w	sl, sl, #1
 8009a1a:	9304      	str	r3, [sp, #16]
 8009a1c:	9307      	str	r3, [sp, #28]
 8009a1e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a22:	931a      	str	r3, [sp, #104]	; 0x68
 8009a24:	4654      	mov	r4, sl
 8009a26:	2205      	movs	r2, #5
 8009a28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a2c:	4851      	ldr	r0, [pc, #324]	; (8009b74 <_svfiprintf_r+0x1ec>)
 8009a2e:	f7f6 fbd7 	bl	80001e0 <memchr>
 8009a32:	9a04      	ldr	r2, [sp, #16]
 8009a34:	b9d8      	cbnz	r0, 8009a6e <_svfiprintf_r+0xe6>
 8009a36:	06d0      	lsls	r0, r2, #27
 8009a38:	bf44      	itt	mi
 8009a3a:	2320      	movmi	r3, #32
 8009a3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a40:	0711      	lsls	r1, r2, #28
 8009a42:	bf44      	itt	mi
 8009a44:	232b      	movmi	r3, #43	; 0x2b
 8009a46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a4a:	f89a 3000 	ldrb.w	r3, [sl]
 8009a4e:	2b2a      	cmp	r3, #42	; 0x2a
 8009a50:	d015      	beq.n	8009a7e <_svfiprintf_r+0xf6>
 8009a52:	9a07      	ldr	r2, [sp, #28]
 8009a54:	4654      	mov	r4, sl
 8009a56:	2000      	movs	r0, #0
 8009a58:	f04f 0c0a 	mov.w	ip, #10
 8009a5c:	4621      	mov	r1, r4
 8009a5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a62:	3b30      	subs	r3, #48	; 0x30
 8009a64:	2b09      	cmp	r3, #9
 8009a66:	d94e      	bls.n	8009b06 <_svfiprintf_r+0x17e>
 8009a68:	b1b0      	cbz	r0, 8009a98 <_svfiprintf_r+0x110>
 8009a6a:	9207      	str	r2, [sp, #28]
 8009a6c:	e014      	b.n	8009a98 <_svfiprintf_r+0x110>
 8009a6e:	eba0 0308 	sub.w	r3, r0, r8
 8009a72:	fa09 f303 	lsl.w	r3, r9, r3
 8009a76:	4313      	orrs	r3, r2
 8009a78:	9304      	str	r3, [sp, #16]
 8009a7a:	46a2      	mov	sl, r4
 8009a7c:	e7d2      	b.n	8009a24 <_svfiprintf_r+0x9c>
 8009a7e:	9b03      	ldr	r3, [sp, #12]
 8009a80:	1d19      	adds	r1, r3, #4
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	9103      	str	r1, [sp, #12]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	bfbb      	ittet	lt
 8009a8a:	425b      	neglt	r3, r3
 8009a8c:	f042 0202 	orrlt.w	r2, r2, #2
 8009a90:	9307      	strge	r3, [sp, #28]
 8009a92:	9307      	strlt	r3, [sp, #28]
 8009a94:	bfb8      	it	lt
 8009a96:	9204      	strlt	r2, [sp, #16]
 8009a98:	7823      	ldrb	r3, [r4, #0]
 8009a9a:	2b2e      	cmp	r3, #46	; 0x2e
 8009a9c:	d10c      	bne.n	8009ab8 <_svfiprintf_r+0x130>
 8009a9e:	7863      	ldrb	r3, [r4, #1]
 8009aa0:	2b2a      	cmp	r3, #42	; 0x2a
 8009aa2:	d135      	bne.n	8009b10 <_svfiprintf_r+0x188>
 8009aa4:	9b03      	ldr	r3, [sp, #12]
 8009aa6:	1d1a      	adds	r2, r3, #4
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	9203      	str	r2, [sp, #12]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	bfb8      	it	lt
 8009ab0:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ab4:	3402      	adds	r4, #2
 8009ab6:	9305      	str	r3, [sp, #20]
 8009ab8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009b84 <_svfiprintf_r+0x1fc>
 8009abc:	7821      	ldrb	r1, [r4, #0]
 8009abe:	2203      	movs	r2, #3
 8009ac0:	4650      	mov	r0, sl
 8009ac2:	f7f6 fb8d 	bl	80001e0 <memchr>
 8009ac6:	b140      	cbz	r0, 8009ada <_svfiprintf_r+0x152>
 8009ac8:	2340      	movs	r3, #64	; 0x40
 8009aca:	eba0 000a 	sub.w	r0, r0, sl
 8009ace:	fa03 f000 	lsl.w	r0, r3, r0
 8009ad2:	9b04      	ldr	r3, [sp, #16]
 8009ad4:	4303      	orrs	r3, r0
 8009ad6:	3401      	adds	r4, #1
 8009ad8:	9304      	str	r3, [sp, #16]
 8009ada:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ade:	4826      	ldr	r0, [pc, #152]	; (8009b78 <_svfiprintf_r+0x1f0>)
 8009ae0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009ae4:	2206      	movs	r2, #6
 8009ae6:	f7f6 fb7b 	bl	80001e0 <memchr>
 8009aea:	2800      	cmp	r0, #0
 8009aec:	d038      	beq.n	8009b60 <_svfiprintf_r+0x1d8>
 8009aee:	4b23      	ldr	r3, [pc, #140]	; (8009b7c <_svfiprintf_r+0x1f4>)
 8009af0:	bb1b      	cbnz	r3, 8009b3a <_svfiprintf_r+0x1b2>
 8009af2:	9b03      	ldr	r3, [sp, #12]
 8009af4:	3307      	adds	r3, #7
 8009af6:	f023 0307 	bic.w	r3, r3, #7
 8009afa:	3308      	adds	r3, #8
 8009afc:	9303      	str	r3, [sp, #12]
 8009afe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b00:	4433      	add	r3, r6
 8009b02:	9309      	str	r3, [sp, #36]	; 0x24
 8009b04:	e767      	b.n	80099d6 <_svfiprintf_r+0x4e>
 8009b06:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b0a:	460c      	mov	r4, r1
 8009b0c:	2001      	movs	r0, #1
 8009b0e:	e7a5      	b.n	8009a5c <_svfiprintf_r+0xd4>
 8009b10:	2300      	movs	r3, #0
 8009b12:	3401      	adds	r4, #1
 8009b14:	9305      	str	r3, [sp, #20]
 8009b16:	4619      	mov	r1, r3
 8009b18:	f04f 0c0a 	mov.w	ip, #10
 8009b1c:	4620      	mov	r0, r4
 8009b1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b22:	3a30      	subs	r2, #48	; 0x30
 8009b24:	2a09      	cmp	r2, #9
 8009b26:	d903      	bls.n	8009b30 <_svfiprintf_r+0x1a8>
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d0c5      	beq.n	8009ab8 <_svfiprintf_r+0x130>
 8009b2c:	9105      	str	r1, [sp, #20]
 8009b2e:	e7c3      	b.n	8009ab8 <_svfiprintf_r+0x130>
 8009b30:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b34:	4604      	mov	r4, r0
 8009b36:	2301      	movs	r3, #1
 8009b38:	e7f0      	b.n	8009b1c <_svfiprintf_r+0x194>
 8009b3a:	ab03      	add	r3, sp, #12
 8009b3c:	9300      	str	r3, [sp, #0]
 8009b3e:	462a      	mov	r2, r5
 8009b40:	4b0f      	ldr	r3, [pc, #60]	; (8009b80 <_svfiprintf_r+0x1f8>)
 8009b42:	a904      	add	r1, sp, #16
 8009b44:	4638      	mov	r0, r7
 8009b46:	f3af 8000 	nop.w
 8009b4a:	1c42      	adds	r2, r0, #1
 8009b4c:	4606      	mov	r6, r0
 8009b4e:	d1d6      	bne.n	8009afe <_svfiprintf_r+0x176>
 8009b50:	89ab      	ldrh	r3, [r5, #12]
 8009b52:	065b      	lsls	r3, r3, #25
 8009b54:	f53f af2c 	bmi.w	80099b0 <_svfiprintf_r+0x28>
 8009b58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b5a:	b01d      	add	sp, #116	; 0x74
 8009b5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b60:	ab03      	add	r3, sp, #12
 8009b62:	9300      	str	r3, [sp, #0]
 8009b64:	462a      	mov	r2, r5
 8009b66:	4b06      	ldr	r3, [pc, #24]	; (8009b80 <_svfiprintf_r+0x1f8>)
 8009b68:	a904      	add	r1, sp, #16
 8009b6a:	4638      	mov	r0, r7
 8009b6c:	f000 f87a 	bl	8009c64 <_printf_i>
 8009b70:	e7eb      	b.n	8009b4a <_svfiprintf_r+0x1c2>
 8009b72:	bf00      	nop
 8009b74:	0800a1a8 	.word	0x0800a1a8
 8009b78:	0800a1b2 	.word	0x0800a1b2
 8009b7c:	00000000 	.word	0x00000000
 8009b80:	080098d1 	.word	0x080098d1
 8009b84:	0800a1ae 	.word	0x0800a1ae

08009b88 <_printf_common>:
 8009b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b8c:	4616      	mov	r6, r2
 8009b8e:	4699      	mov	r9, r3
 8009b90:	688a      	ldr	r2, [r1, #8]
 8009b92:	690b      	ldr	r3, [r1, #16]
 8009b94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009b98:	4293      	cmp	r3, r2
 8009b9a:	bfb8      	it	lt
 8009b9c:	4613      	movlt	r3, r2
 8009b9e:	6033      	str	r3, [r6, #0]
 8009ba0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009ba4:	4607      	mov	r7, r0
 8009ba6:	460c      	mov	r4, r1
 8009ba8:	b10a      	cbz	r2, 8009bae <_printf_common+0x26>
 8009baa:	3301      	adds	r3, #1
 8009bac:	6033      	str	r3, [r6, #0]
 8009bae:	6823      	ldr	r3, [r4, #0]
 8009bb0:	0699      	lsls	r1, r3, #26
 8009bb2:	bf42      	ittt	mi
 8009bb4:	6833      	ldrmi	r3, [r6, #0]
 8009bb6:	3302      	addmi	r3, #2
 8009bb8:	6033      	strmi	r3, [r6, #0]
 8009bba:	6825      	ldr	r5, [r4, #0]
 8009bbc:	f015 0506 	ands.w	r5, r5, #6
 8009bc0:	d106      	bne.n	8009bd0 <_printf_common+0x48>
 8009bc2:	f104 0a19 	add.w	sl, r4, #25
 8009bc6:	68e3      	ldr	r3, [r4, #12]
 8009bc8:	6832      	ldr	r2, [r6, #0]
 8009bca:	1a9b      	subs	r3, r3, r2
 8009bcc:	42ab      	cmp	r3, r5
 8009bce:	dc26      	bgt.n	8009c1e <_printf_common+0x96>
 8009bd0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009bd4:	1e13      	subs	r3, r2, #0
 8009bd6:	6822      	ldr	r2, [r4, #0]
 8009bd8:	bf18      	it	ne
 8009bda:	2301      	movne	r3, #1
 8009bdc:	0692      	lsls	r2, r2, #26
 8009bde:	d42b      	bmi.n	8009c38 <_printf_common+0xb0>
 8009be0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009be4:	4649      	mov	r1, r9
 8009be6:	4638      	mov	r0, r7
 8009be8:	47c0      	blx	r8
 8009bea:	3001      	adds	r0, #1
 8009bec:	d01e      	beq.n	8009c2c <_printf_common+0xa4>
 8009bee:	6823      	ldr	r3, [r4, #0]
 8009bf0:	68e5      	ldr	r5, [r4, #12]
 8009bf2:	6832      	ldr	r2, [r6, #0]
 8009bf4:	f003 0306 	and.w	r3, r3, #6
 8009bf8:	2b04      	cmp	r3, #4
 8009bfa:	bf08      	it	eq
 8009bfc:	1aad      	subeq	r5, r5, r2
 8009bfe:	68a3      	ldr	r3, [r4, #8]
 8009c00:	6922      	ldr	r2, [r4, #16]
 8009c02:	bf0c      	ite	eq
 8009c04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009c08:	2500      	movne	r5, #0
 8009c0a:	4293      	cmp	r3, r2
 8009c0c:	bfc4      	itt	gt
 8009c0e:	1a9b      	subgt	r3, r3, r2
 8009c10:	18ed      	addgt	r5, r5, r3
 8009c12:	2600      	movs	r6, #0
 8009c14:	341a      	adds	r4, #26
 8009c16:	42b5      	cmp	r5, r6
 8009c18:	d11a      	bne.n	8009c50 <_printf_common+0xc8>
 8009c1a:	2000      	movs	r0, #0
 8009c1c:	e008      	b.n	8009c30 <_printf_common+0xa8>
 8009c1e:	2301      	movs	r3, #1
 8009c20:	4652      	mov	r2, sl
 8009c22:	4649      	mov	r1, r9
 8009c24:	4638      	mov	r0, r7
 8009c26:	47c0      	blx	r8
 8009c28:	3001      	adds	r0, #1
 8009c2a:	d103      	bne.n	8009c34 <_printf_common+0xac>
 8009c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8009c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c34:	3501      	adds	r5, #1
 8009c36:	e7c6      	b.n	8009bc6 <_printf_common+0x3e>
 8009c38:	18e1      	adds	r1, r4, r3
 8009c3a:	1c5a      	adds	r2, r3, #1
 8009c3c:	2030      	movs	r0, #48	; 0x30
 8009c3e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009c42:	4422      	add	r2, r4
 8009c44:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009c48:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009c4c:	3302      	adds	r3, #2
 8009c4e:	e7c7      	b.n	8009be0 <_printf_common+0x58>
 8009c50:	2301      	movs	r3, #1
 8009c52:	4622      	mov	r2, r4
 8009c54:	4649      	mov	r1, r9
 8009c56:	4638      	mov	r0, r7
 8009c58:	47c0      	blx	r8
 8009c5a:	3001      	adds	r0, #1
 8009c5c:	d0e6      	beq.n	8009c2c <_printf_common+0xa4>
 8009c5e:	3601      	adds	r6, #1
 8009c60:	e7d9      	b.n	8009c16 <_printf_common+0x8e>
	...

08009c64 <_printf_i>:
 8009c64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009c68:	460c      	mov	r4, r1
 8009c6a:	4691      	mov	r9, r2
 8009c6c:	7e27      	ldrb	r7, [r4, #24]
 8009c6e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8009c70:	2f78      	cmp	r7, #120	; 0x78
 8009c72:	4680      	mov	r8, r0
 8009c74:	469a      	mov	sl, r3
 8009c76:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009c7a:	d807      	bhi.n	8009c8c <_printf_i+0x28>
 8009c7c:	2f62      	cmp	r7, #98	; 0x62
 8009c7e:	d80a      	bhi.n	8009c96 <_printf_i+0x32>
 8009c80:	2f00      	cmp	r7, #0
 8009c82:	f000 80d8 	beq.w	8009e36 <_printf_i+0x1d2>
 8009c86:	2f58      	cmp	r7, #88	; 0x58
 8009c88:	f000 80a3 	beq.w	8009dd2 <_printf_i+0x16e>
 8009c8c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009c90:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009c94:	e03a      	b.n	8009d0c <_printf_i+0xa8>
 8009c96:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009c9a:	2b15      	cmp	r3, #21
 8009c9c:	d8f6      	bhi.n	8009c8c <_printf_i+0x28>
 8009c9e:	a001      	add	r0, pc, #4	; (adr r0, 8009ca4 <_printf_i+0x40>)
 8009ca0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8009ca4:	08009cfd 	.word	0x08009cfd
 8009ca8:	08009d11 	.word	0x08009d11
 8009cac:	08009c8d 	.word	0x08009c8d
 8009cb0:	08009c8d 	.word	0x08009c8d
 8009cb4:	08009c8d 	.word	0x08009c8d
 8009cb8:	08009c8d 	.word	0x08009c8d
 8009cbc:	08009d11 	.word	0x08009d11
 8009cc0:	08009c8d 	.word	0x08009c8d
 8009cc4:	08009c8d 	.word	0x08009c8d
 8009cc8:	08009c8d 	.word	0x08009c8d
 8009ccc:	08009c8d 	.word	0x08009c8d
 8009cd0:	08009e1d 	.word	0x08009e1d
 8009cd4:	08009d41 	.word	0x08009d41
 8009cd8:	08009dff 	.word	0x08009dff
 8009cdc:	08009c8d 	.word	0x08009c8d
 8009ce0:	08009c8d 	.word	0x08009c8d
 8009ce4:	08009e3f 	.word	0x08009e3f
 8009ce8:	08009c8d 	.word	0x08009c8d
 8009cec:	08009d41 	.word	0x08009d41
 8009cf0:	08009c8d 	.word	0x08009c8d
 8009cf4:	08009c8d 	.word	0x08009c8d
 8009cf8:	08009e07 	.word	0x08009e07
 8009cfc:	680b      	ldr	r3, [r1, #0]
 8009cfe:	1d1a      	adds	r2, r3, #4
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	600a      	str	r2, [r1, #0]
 8009d04:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8009d08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	e0a3      	b.n	8009e58 <_printf_i+0x1f4>
 8009d10:	6825      	ldr	r5, [r4, #0]
 8009d12:	6808      	ldr	r0, [r1, #0]
 8009d14:	062e      	lsls	r6, r5, #24
 8009d16:	f100 0304 	add.w	r3, r0, #4
 8009d1a:	d50a      	bpl.n	8009d32 <_printf_i+0xce>
 8009d1c:	6805      	ldr	r5, [r0, #0]
 8009d1e:	600b      	str	r3, [r1, #0]
 8009d20:	2d00      	cmp	r5, #0
 8009d22:	da03      	bge.n	8009d2c <_printf_i+0xc8>
 8009d24:	232d      	movs	r3, #45	; 0x2d
 8009d26:	426d      	negs	r5, r5
 8009d28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d2c:	485e      	ldr	r0, [pc, #376]	; (8009ea8 <_printf_i+0x244>)
 8009d2e:	230a      	movs	r3, #10
 8009d30:	e019      	b.n	8009d66 <_printf_i+0x102>
 8009d32:	f015 0f40 	tst.w	r5, #64	; 0x40
 8009d36:	6805      	ldr	r5, [r0, #0]
 8009d38:	600b      	str	r3, [r1, #0]
 8009d3a:	bf18      	it	ne
 8009d3c:	b22d      	sxthne	r5, r5
 8009d3e:	e7ef      	b.n	8009d20 <_printf_i+0xbc>
 8009d40:	680b      	ldr	r3, [r1, #0]
 8009d42:	6825      	ldr	r5, [r4, #0]
 8009d44:	1d18      	adds	r0, r3, #4
 8009d46:	6008      	str	r0, [r1, #0]
 8009d48:	0628      	lsls	r0, r5, #24
 8009d4a:	d501      	bpl.n	8009d50 <_printf_i+0xec>
 8009d4c:	681d      	ldr	r5, [r3, #0]
 8009d4e:	e002      	b.n	8009d56 <_printf_i+0xf2>
 8009d50:	0669      	lsls	r1, r5, #25
 8009d52:	d5fb      	bpl.n	8009d4c <_printf_i+0xe8>
 8009d54:	881d      	ldrh	r5, [r3, #0]
 8009d56:	4854      	ldr	r0, [pc, #336]	; (8009ea8 <_printf_i+0x244>)
 8009d58:	2f6f      	cmp	r7, #111	; 0x6f
 8009d5a:	bf0c      	ite	eq
 8009d5c:	2308      	moveq	r3, #8
 8009d5e:	230a      	movne	r3, #10
 8009d60:	2100      	movs	r1, #0
 8009d62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009d66:	6866      	ldr	r6, [r4, #4]
 8009d68:	60a6      	str	r6, [r4, #8]
 8009d6a:	2e00      	cmp	r6, #0
 8009d6c:	bfa2      	ittt	ge
 8009d6e:	6821      	ldrge	r1, [r4, #0]
 8009d70:	f021 0104 	bicge.w	r1, r1, #4
 8009d74:	6021      	strge	r1, [r4, #0]
 8009d76:	b90d      	cbnz	r5, 8009d7c <_printf_i+0x118>
 8009d78:	2e00      	cmp	r6, #0
 8009d7a:	d04d      	beq.n	8009e18 <_printf_i+0x1b4>
 8009d7c:	4616      	mov	r6, r2
 8009d7e:	fbb5 f1f3 	udiv	r1, r5, r3
 8009d82:	fb03 5711 	mls	r7, r3, r1, r5
 8009d86:	5dc7      	ldrb	r7, [r0, r7]
 8009d88:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009d8c:	462f      	mov	r7, r5
 8009d8e:	42bb      	cmp	r3, r7
 8009d90:	460d      	mov	r5, r1
 8009d92:	d9f4      	bls.n	8009d7e <_printf_i+0x11a>
 8009d94:	2b08      	cmp	r3, #8
 8009d96:	d10b      	bne.n	8009db0 <_printf_i+0x14c>
 8009d98:	6823      	ldr	r3, [r4, #0]
 8009d9a:	07df      	lsls	r7, r3, #31
 8009d9c:	d508      	bpl.n	8009db0 <_printf_i+0x14c>
 8009d9e:	6923      	ldr	r3, [r4, #16]
 8009da0:	6861      	ldr	r1, [r4, #4]
 8009da2:	4299      	cmp	r1, r3
 8009da4:	bfde      	ittt	le
 8009da6:	2330      	movle	r3, #48	; 0x30
 8009da8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009dac:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009db0:	1b92      	subs	r2, r2, r6
 8009db2:	6122      	str	r2, [r4, #16]
 8009db4:	f8cd a000 	str.w	sl, [sp]
 8009db8:	464b      	mov	r3, r9
 8009dba:	aa03      	add	r2, sp, #12
 8009dbc:	4621      	mov	r1, r4
 8009dbe:	4640      	mov	r0, r8
 8009dc0:	f7ff fee2 	bl	8009b88 <_printf_common>
 8009dc4:	3001      	adds	r0, #1
 8009dc6:	d14c      	bne.n	8009e62 <_printf_i+0x1fe>
 8009dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8009dcc:	b004      	add	sp, #16
 8009dce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dd2:	4835      	ldr	r0, [pc, #212]	; (8009ea8 <_printf_i+0x244>)
 8009dd4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009dd8:	6823      	ldr	r3, [r4, #0]
 8009dda:	680e      	ldr	r6, [r1, #0]
 8009ddc:	061f      	lsls	r7, r3, #24
 8009dde:	f856 5b04 	ldr.w	r5, [r6], #4
 8009de2:	600e      	str	r6, [r1, #0]
 8009de4:	d514      	bpl.n	8009e10 <_printf_i+0x1ac>
 8009de6:	07d9      	lsls	r1, r3, #31
 8009de8:	bf44      	itt	mi
 8009dea:	f043 0320 	orrmi.w	r3, r3, #32
 8009dee:	6023      	strmi	r3, [r4, #0]
 8009df0:	b91d      	cbnz	r5, 8009dfa <_printf_i+0x196>
 8009df2:	6823      	ldr	r3, [r4, #0]
 8009df4:	f023 0320 	bic.w	r3, r3, #32
 8009df8:	6023      	str	r3, [r4, #0]
 8009dfa:	2310      	movs	r3, #16
 8009dfc:	e7b0      	b.n	8009d60 <_printf_i+0xfc>
 8009dfe:	6823      	ldr	r3, [r4, #0]
 8009e00:	f043 0320 	orr.w	r3, r3, #32
 8009e04:	6023      	str	r3, [r4, #0]
 8009e06:	2378      	movs	r3, #120	; 0x78
 8009e08:	4828      	ldr	r0, [pc, #160]	; (8009eac <_printf_i+0x248>)
 8009e0a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009e0e:	e7e3      	b.n	8009dd8 <_printf_i+0x174>
 8009e10:	065e      	lsls	r6, r3, #25
 8009e12:	bf48      	it	mi
 8009e14:	b2ad      	uxthmi	r5, r5
 8009e16:	e7e6      	b.n	8009de6 <_printf_i+0x182>
 8009e18:	4616      	mov	r6, r2
 8009e1a:	e7bb      	b.n	8009d94 <_printf_i+0x130>
 8009e1c:	680b      	ldr	r3, [r1, #0]
 8009e1e:	6826      	ldr	r6, [r4, #0]
 8009e20:	6960      	ldr	r0, [r4, #20]
 8009e22:	1d1d      	adds	r5, r3, #4
 8009e24:	600d      	str	r5, [r1, #0]
 8009e26:	0635      	lsls	r5, r6, #24
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	d501      	bpl.n	8009e30 <_printf_i+0x1cc>
 8009e2c:	6018      	str	r0, [r3, #0]
 8009e2e:	e002      	b.n	8009e36 <_printf_i+0x1d2>
 8009e30:	0671      	lsls	r1, r6, #25
 8009e32:	d5fb      	bpl.n	8009e2c <_printf_i+0x1c8>
 8009e34:	8018      	strh	r0, [r3, #0]
 8009e36:	2300      	movs	r3, #0
 8009e38:	6123      	str	r3, [r4, #16]
 8009e3a:	4616      	mov	r6, r2
 8009e3c:	e7ba      	b.n	8009db4 <_printf_i+0x150>
 8009e3e:	680b      	ldr	r3, [r1, #0]
 8009e40:	1d1a      	adds	r2, r3, #4
 8009e42:	600a      	str	r2, [r1, #0]
 8009e44:	681e      	ldr	r6, [r3, #0]
 8009e46:	6862      	ldr	r2, [r4, #4]
 8009e48:	2100      	movs	r1, #0
 8009e4a:	4630      	mov	r0, r6
 8009e4c:	f7f6 f9c8 	bl	80001e0 <memchr>
 8009e50:	b108      	cbz	r0, 8009e56 <_printf_i+0x1f2>
 8009e52:	1b80      	subs	r0, r0, r6
 8009e54:	6060      	str	r0, [r4, #4]
 8009e56:	6863      	ldr	r3, [r4, #4]
 8009e58:	6123      	str	r3, [r4, #16]
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e60:	e7a8      	b.n	8009db4 <_printf_i+0x150>
 8009e62:	6923      	ldr	r3, [r4, #16]
 8009e64:	4632      	mov	r2, r6
 8009e66:	4649      	mov	r1, r9
 8009e68:	4640      	mov	r0, r8
 8009e6a:	47d0      	blx	sl
 8009e6c:	3001      	adds	r0, #1
 8009e6e:	d0ab      	beq.n	8009dc8 <_printf_i+0x164>
 8009e70:	6823      	ldr	r3, [r4, #0]
 8009e72:	079b      	lsls	r3, r3, #30
 8009e74:	d413      	bmi.n	8009e9e <_printf_i+0x23a>
 8009e76:	68e0      	ldr	r0, [r4, #12]
 8009e78:	9b03      	ldr	r3, [sp, #12]
 8009e7a:	4298      	cmp	r0, r3
 8009e7c:	bfb8      	it	lt
 8009e7e:	4618      	movlt	r0, r3
 8009e80:	e7a4      	b.n	8009dcc <_printf_i+0x168>
 8009e82:	2301      	movs	r3, #1
 8009e84:	4632      	mov	r2, r6
 8009e86:	4649      	mov	r1, r9
 8009e88:	4640      	mov	r0, r8
 8009e8a:	47d0      	blx	sl
 8009e8c:	3001      	adds	r0, #1
 8009e8e:	d09b      	beq.n	8009dc8 <_printf_i+0x164>
 8009e90:	3501      	adds	r5, #1
 8009e92:	68e3      	ldr	r3, [r4, #12]
 8009e94:	9903      	ldr	r1, [sp, #12]
 8009e96:	1a5b      	subs	r3, r3, r1
 8009e98:	42ab      	cmp	r3, r5
 8009e9a:	dcf2      	bgt.n	8009e82 <_printf_i+0x21e>
 8009e9c:	e7eb      	b.n	8009e76 <_printf_i+0x212>
 8009e9e:	2500      	movs	r5, #0
 8009ea0:	f104 0619 	add.w	r6, r4, #25
 8009ea4:	e7f5      	b.n	8009e92 <_printf_i+0x22e>
 8009ea6:	bf00      	nop
 8009ea8:	0800a1b9 	.word	0x0800a1b9
 8009eac:	0800a1ca 	.word	0x0800a1ca

08009eb0 <memcpy>:
 8009eb0:	440a      	add	r2, r1
 8009eb2:	4291      	cmp	r1, r2
 8009eb4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009eb8:	d100      	bne.n	8009ebc <memcpy+0xc>
 8009eba:	4770      	bx	lr
 8009ebc:	b510      	push	{r4, lr}
 8009ebe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ec2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ec6:	4291      	cmp	r1, r2
 8009ec8:	d1f9      	bne.n	8009ebe <memcpy+0xe>
 8009eca:	bd10      	pop	{r4, pc}

08009ecc <memmove>:
 8009ecc:	4288      	cmp	r0, r1
 8009ece:	b510      	push	{r4, lr}
 8009ed0:	eb01 0402 	add.w	r4, r1, r2
 8009ed4:	d902      	bls.n	8009edc <memmove+0x10>
 8009ed6:	4284      	cmp	r4, r0
 8009ed8:	4623      	mov	r3, r4
 8009eda:	d807      	bhi.n	8009eec <memmove+0x20>
 8009edc:	1e43      	subs	r3, r0, #1
 8009ede:	42a1      	cmp	r1, r4
 8009ee0:	d008      	beq.n	8009ef4 <memmove+0x28>
 8009ee2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ee6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009eea:	e7f8      	b.n	8009ede <memmove+0x12>
 8009eec:	4402      	add	r2, r0
 8009eee:	4601      	mov	r1, r0
 8009ef0:	428a      	cmp	r2, r1
 8009ef2:	d100      	bne.n	8009ef6 <memmove+0x2a>
 8009ef4:	bd10      	pop	{r4, pc}
 8009ef6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009efa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009efe:	e7f7      	b.n	8009ef0 <memmove+0x24>

08009f00 <_free_r>:
 8009f00:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009f02:	2900      	cmp	r1, #0
 8009f04:	d048      	beq.n	8009f98 <_free_r+0x98>
 8009f06:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f0a:	9001      	str	r0, [sp, #4]
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	f1a1 0404 	sub.w	r4, r1, #4
 8009f12:	bfb8      	it	lt
 8009f14:	18e4      	addlt	r4, r4, r3
 8009f16:	f000 f8d3 	bl	800a0c0 <__malloc_lock>
 8009f1a:	4a20      	ldr	r2, [pc, #128]	; (8009f9c <_free_r+0x9c>)
 8009f1c:	9801      	ldr	r0, [sp, #4]
 8009f1e:	6813      	ldr	r3, [r2, #0]
 8009f20:	4615      	mov	r5, r2
 8009f22:	b933      	cbnz	r3, 8009f32 <_free_r+0x32>
 8009f24:	6063      	str	r3, [r4, #4]
 8009f26:	6014      	str	r4, [r2, #0]
 8009f28:	b003      	add	sp, #12
 8009f2a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009f2e:	f000 b8cd 	b.w	800a0cc <__malloc_unlock>
 8009f32:	42a3      	cmp	r3, r4
 8009f34:	d90b      	bls.n	8009f4e <_free_r+0x4e>
 8009f36:	6821      	ldr	r1, [r4, #0]
 8009f38:	1862      	adds	r2, r4, r1
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	bf04      	itt	eq
 8009f3e:	681a      	ldreq	r2, [r3, #0]
 8009f40:	685b      	ldreq	r3, [r3, #4]
 8009f42:	6063      	str	r3, [r4, #4]
 8009f44:	bf04      	itt	eq
 8009f46:	1852      	addeq	r2, r2, r1
 8009f48:	6022      	streq	r2, [r4, #0]
 8009f4a:	602c      	str	r4, [r5, #0]
 8009f4c:	e7ec      	b.n	8009f28 <_free_r+0x28>
 8009f4e:	461a      	mov	r2, r3
 8009f50:	685b      	ldr	r3, [r3, #4]
 8009f52:	b10b      	cbz	r3, 8009f58 <_free_r+0x58>
 8009f54:	42a3      	cmp	r3, r4
 8009f56:	d9fa      	bls.n	8009f4e <_free_r+0x4e>
 8009f58:	6811      	ldr	r1, [r2, #0]
 8009f5a:	1855      	adds	r5, r2, r1
 8009f5c:	42a5      	cmp	r5, r4
 8009f5e:	d10b      	bne.n	8009f78 <_free_r+0x78>
 8009f60:	6824      	ldr	r4, [r4, #0]
 8009f62:	4421      	add	r1, r4
 8009f64:	1854      	adds	r4, r2, r1
 8009f66:	42a3      	cmp	r3, r4
 8009f68:	6011      	str	r1, [r2, #0]
 8009f6a:	d1dd      	bne.n	8009f28 <_free_r+0x28>
 8009f6c:	681c      	ldr	r4, [r3, #0]
 8009f6e:	685b      	ldr	r3, [r3, #4]
 8009f70:	6053      	str	r3, [r2, #4]
 8009f72:	4421      	add	r1, r4
 8009f74:	6011      	str	r1, [r2, #0]
 8009f76:	e7d7      	b.n	8009f28 <_free_r+0x28>
 8009f78:	d902      	bls.n	8009f80 <_free_r+0x80>
 8009f7a:	230c      	movs	r3, #12
 8009f7c:	6003      	str	r3, [r0, #0]
 8009f7e:	e7d3      	b.n	8009f28 <_free_r+0x28>
 8009f80:	6825      	ldr	r5, [r4, #0]
 8009f82:	1961      	adds	r1, r4, r5
 8009f84:	428b      	cmp	r3, r1
 8009f86:	bf04      	itt	eq
 8009f88:	6819      	ldreq	r1, [r3, #0]
 8009f8a:	685b      	ldreq	r3, [r3, #4]
 8009f8c:	6063      	str	r3, [r4, #4]
 8009f8e:	bf04      	itt	eq
 8009f90:	1949      	addeq	r1, r1, r5
 8009f92:	6021      	streq	r1, [r4, #0]
 8009f94:	6054      	str	r4, [r2, #4]
 8009f96:	e7c7      	b.n	8009f28 <_free_r+0x28>
 8009f98:	b003      	add	sp, #12
 8009f9a:	bd30      	pop	{r4, r5, pc}
 8009f9c:	20000250 	.word	0x20000250

08009fa0 <_malloc_r>:
 8009fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fa2:	1ccd      	adds	r5, r1, #3
 8009fa4:	f025 0503 	bic.w	r5, r5, #3
 8009fa8:	3508      	adds	r5, #8
 8009faa:	2d0c      	cmp	r5, #12
 8009fac:	bf38      	it	cc
 8009fae:	250c      	movcc	r5, #12
 8009fb0:	2d00      	cmp	r5, #0
 8009fb2:	4606      	mov	r6, r0
 8009fb4:	db01      	blt.n	8009fba <_malloc_r+0x1a>
 8009fb6:	42a9      	cmp	r1, r5
 8009fb8:	d903      	bls.n	8009fc2 <_malloc_r+0x22>
 8009fba:	230c      	movs	r3, #12
 8009fbc:	6033      	str	r3, [r6, #0]
 8009fbe:	2000      	movs	r0, #0
 8009fc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fc2:	f000 f87d 	bl	800a0c0 <__malloc_lock>
 8009fc6:	4921      	ldr	r1, [pc, #132]	; (800a04c <_malloc_r+0xac>)
 8009fc8:	680a      	ldr	r2, [r1, #0]
 8009fca:	4614      	mov	r4, r2
 8009fcc:	b99c      	cbnz	r4, 8009ff6 <_malloc_r+0x56>
 8009fce:	4f20      	ldr	r7, [pc, #128]	; (800a050 <_malloc_r+0xb0>)
 8009fd0:	683b      	ldr	r3, [r7, #0]
 8009fd2:	b923      	cbnz	r3, 8009fde <_malloc_r+0x3e>
 8009fd4:	4621      	mov	r1, r4
 8009fd6:	4630      	mov	r0, r6
 8009fd8:	f000 f862 	bl	800a0a0 <_sbrk_r>
 8009fdc:	6038      	str	r0, [r7, #0]
 8009fde:	4629      	mov	r1, r5
 8009fe0:	4630      	mov	r0, r6
 8009fe2:	f000 f85d 	bl	800a0a0 <_sbrk_r>
 8009fe6:	1c43      	adds	r3, r0, #1
 8009fe8:	d123      	bne.n	800a032 <_malloc_r+0x92>
 8009fea:	230c      	movs	r3, #12
 8009fec:	6033      	str	r3, [r6, #0]
 8009fee:	4630      	mov	r0, r6
 8009ff0:	f000 f86c 	bl	800a0cc <__malloc_unlock>
 8009ff4:	e7e3      	b.n	8009fbe <_malloc_r+0x1e>
 8009ff6:	6823      	ldr	r3, [r4, #0]
 8009ff8:	1b5b      	subs	r3, r3, r5
 8009ffa:	d417      	bmi.n	800a02c <_malloc_r+0x8c>
 8009ffc:	2b0b      	cmp	r3, #11
 8009ffe:	d903      	bls.n	800a008 <_malloc_r+0x68>
 800a000:	6023      	str	r3, [r4, #0]
 800a002:	441c      	add	r4, r3
 800a004:	6025      	str	r5, [r4, #0]
 800a006:	e004      	b.n	800a012 <_malloc_r+0x72>
 800a008:	6863      	ldr	r3, [r4, #4]
 800a00a:	42a2      	cmp	r2, r4
 800a00c:	bf0c      	ite	eq
 800a00e:	600b      	streq	r3, [r1, #0]
 800a010:	6053      	strne	r3, [r2, #4]
 800a012:	4630      	mov	r0, r6
 800a014:	f000 f85a 	bl	800a0cc <__malloc_unlock>
 800a018:	f104 000b 	add.w	r0, r4, #11
 800a01c:	1d23      	adds	r3, r4, #4
 800a01e:	f020 0007 	bic.w	r0, r0, #7
 800a022:	1ac2      	subs	r2, r0, r3
 800a024:	d0cc      	beq.n	8009fc0 <_malloc_r+0x20>
 800a026:	1a1b      	subs	r3, r3, r0
 800a028:	50a3      	str	r3, [r4, r2]
 800a02a:	e7c9      	b.n	8009fc0 <_malloc_r+0x20>
 800a02c:	4622      	mov	r2, r4
 800a02e:	6864      	ldr	r4, [r4, #4]
 800a030:	e7cc      	b.n	8009fcc <_malloc_r+0x2c>
 800a032:	1cc4      	adds	r4, r0, #3
 800a034:	f024 0403 	bic.w	r4, r4, #3
 800a038:	42a0      	cmp	r0, r4
 800a03a:	d0e3      	beq.n	800a004 <_malloc_r+0x64>
 800a03c:	1a21      	subs	r1, r4, r0
 800a03e:	4630      	mov	r0, r6
 800a040:	f000 f82e 	bl	800a0a0 <_sbrk_r>
 800a044:	3001      	adds	r0, #1
 800a046:	d1dd      	bne.n	800a004 <_malloc_r+0x64>
 800a048:	e7cf      	b.n	8009fea <_malloc_r+0x4a>
 800a04a:	bf00      	nop
 800a04c:	20000250 	.word	0x20000250
 800a050:	20000254 	.word	0x20000254

0800a054 <_realloc_r>:
 800a054:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a056:	4607      	mov	r7, r0
 800a058:	4614      	mov	r4, r2
 800a05a:	460e      	mov	r6, r1
 800a05c:	b921      	cbnz	r1, 800a068 <_realloc_r+0x14>
 800a05e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a062:	4611      	mov	r1, r2
 800a064:	f7ff bf9c 	b.w	8009fa0 <_malloc_r>
 800a068:	b922      	cbnz	r2, 800a074 <_realloc_r+0x20>
 800a06a:	f7ff ff49 	bl	8009f00 <_free_r>
 800a06e:	4625      	mov	r5, r4
 800a070:	4628      	mov	r0, r5
 800a072:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a074:	f000 f830 	bl	800a0d8 <_malloc_usable_size_r>
 800a078:	42a0      	cmp	r0, r4
 800a07a:	d20f      	bcs.n	800a09c <_realloc_r+0x48>
 800a07c:	4621      	mov	r1, r4
 800a07e:	4638      	mov	r0, r7
 800a080:	f7ff ff8e 	bl	8009fa0 <_malloc_r>
 800a084:	4605      	mov	r5, r0
 800a086:	2800      	cmp	r0, #0
 800a088:	d0f2      	beq.n	800a070 <_realloc_r+0x1c>
 800a08a:	4631      	mov	r1, r6
 800a08c:	4622      	mov	r2, r4
 800a08e:	f7ff ff0f 	bl	8009eb0 <memcpy>
 800a092:	4631      	mov	r1, r6
 800a094:	4638      	mov	r0, r7
 800a096:	f7ff ff33 	bl	8009f00 <_free_r>
 800a09a:	e7e9      	b.n	800a070 <_realloc_r+0x1c>
 800a09c:	4635      	mov	r5, r6
 800a09e:	e7e7      	b.n	800a070 <_realloc_r+0x1c>

0800a0a0 <_sbrk_r>:
 800a0a0:	b538      	push	{r3, r4, r5, lr}
 800a0a2:	4d06      	ldr	r5, [pc, #24]	; (800a0bc <_sbrk_r+0x1c>)
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	4604      	mov	r4, r0
 800a0a8:	4608      	mov	r0, r1
 800a0aa:	602b      	str	r3, [r5, #0]
 800a0ac:	f7fe fdb4 	bl	8008c18 <_sbrk>
 800a0b0:	1c43      	adds	r3, r0, #1
 800a0b2:	d102      	bne.n	800a0ba <_sbrk_r+0x1a>
 800a0b4:	682b      	ldr	r3, [r5, #0]
 800a0b6:	b103      	cbz	r3, 800a0ba <_sbrk_r+0x1a>
 800a0b8:	6023      	str	r3, [r4, #0]
 800a0ba:	bd38      	pop	{r3, r4, r5, pc}
 800a0bc:	20000d28 	.word	0x20000d28

0800a0c0 <__malloc_lock>:
 800a0c0:	4801      	ldr	r0, [pc, #4]	; (800a0c8 <__malloc_lock+0x8>)
 800a0c2:	f000 b811 	b.w	800a0e8 <__retarget_lock_acquire_recursive>
 800a0c6:	bf00      	nop
 800a0c8:	20000d30 	.word	0x20000d30

0800a0cc <__malloc_unlock>:
 800a0cc:	4801      	ldr	r0, [pc, #4]	; (800a0d4 <__malloc_unlock+0x8>)
 800a0ce:	f000 b80c 	b.w	800a0ea <__retarget_lock_release_recursive>
 800a0d2:	bf00      	nop
 800a0d4:	20000d30 	.word	0x20000d30

0800a0d8 <_malloc_usable_size_r>:
 800a0d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a0dc:	1f18      	subs	r0, r3, #4
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	bfbc      	itt	lt
 800a0e2:	580b      	ldrlt	r3, [r1, r0]
 800a0e4:	18c0      	addlt	r0, r0, r3
 800a0e6:	4770      	bx	lr

0800a0e8 <__retarget_lock_acquire_recursive>:
 800a0e8:	4770      	bx	lr

0800a0ea <__retarget_lock_release_recursive>:
 800a0ea:	4770      	bx	lr

0800a0ec <_init>:
 800a0ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ee:	bf00      	nop
 800a0f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0f2:	bc08      	pop	{r3}
 800a0f4:	469e      	mov	lr, r3
 800a0f6:	4770      	bx	lr

0800a0f8 <_fini>:
 800a0f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0fa:	bf00      	nop
 800a0fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0fe:	bc08      	pop	{r3}
 800a100:	469e      	mov	lr, r3
 800a102:	4770      	bx	lr
