<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-2" LaunchTime="1748419109">
  <File Type="PA-TCL" Name="system_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="system_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="system_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="system_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="system_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="system_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="system_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="system_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="system_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../tcp_test_freertos/project_1/project_1.srcs/sources_1/bd/system/system.bd"/>
        <Attr Name="ImportTime" Val="1733278941"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/system/hdl/system_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/system/ip/system_Pro_FPGA_ctrl_0_2/hdl/coe_file/angle_c.coe">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="system_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/Navigator.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/constrs_1/new/Navigator.xdc"/>
        <Attr Name="ImportTime" Val="1747709192"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/Navigator.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_AreaMultThresholdDSP" Flow="Vivado Synthesis 2018">
      <Desc>Default options plus the AreaMultThresholdDSP directive which will lower the threshold for inference of multipliers into DSP blocks</Desc>
    </StratHandle>
    <Step Id="synth_design">
      <Option Id="Directive">5</Option>
      <Option Id="GatedClockConversion">2</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="system_Pro_FPGA_ctrl_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="system_rst_ps7_0_125M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_auto_pc_0"/>
</GenRun>
