{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699513405420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699513405426 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 00:03:25 2023 " "Processing started: Thu Nov 09 00:03:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699513405426 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513405426 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513405426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699513405938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file basic_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 basic_mem " "Found entity 1: basic_mem" {  } { { "basic_mem.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/basic_mem.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf " "Found entity 1: alu_rf" {  } { { "alu_rf.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rf_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_rf_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_rf_tb " "Found entity 1: alu_rf_tb" {  } { { "alu_rf_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/alu_rf_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 5 5 " "Found 5 design units, including 5 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416142 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416142 ""} { "Info" "ISGN_ENTITY_NAME" "3 flopenr " "Found entity 3: flopenr" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416142 ""} { "Info" "ISGN_ENTITY_NAME" "4 flopr " "Found entity 4: flopr" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416142 ""} { "Info" "ISGN_ENTITY_NAME" "5 zerodetect " "Found entity 5: zerodetect" {  } { { "muxes.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/muxes.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_reg " "Found entity 1: instruction_reg" {  } { { "instruction_reg.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/instruction_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bananachine " "Found entity 1: Bananachine" {  } { { "Bananachine.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Bananachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bananachine_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file bananachine_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bananachine_tb " "Found entity 1: Bananachine_tb" {  } { { "Bananachine_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Bananachine_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite " "Found entity 1: sprite" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprite_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_async " "Found entity 1: rom_async" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BitGen " "Found entity 1: BitGen" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgacontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file vgacontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_control " "Found entity 1: vga_control" {  } { { "VgaControl.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/VgaControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_480p.v 1 1 " "Found 1 design units, including 1 entities, in source file display_480p.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_480p " "Found entity 1: display_480p" {  } { { "display_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_480p.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_480p.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_480p " "Found entity 1: clock_480p" {  } { { "clock_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clock_480p.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699513416188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416188 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699513416245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitGen BitGen:bits " "Elaborating entity \"BitGen\" for hierarchy \"BitGen:bits\"" {  } { { "vga.v" "bits" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699513416278 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(65) " "Verilog HDL assignment warning at BitGen.v(65): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416280 "|vga|BitGen:bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(68) " "Verilog HDL assignment warning at BitGen.v(68): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416280 "|vga|BitGen:bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(72) " "Verilog HDL assignment warning at BitGen.v(72): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416280 "|vga|BitGen:bits"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 BitGen.v(73) " "Verilog HDL assignment warning at BitGen.v(73): truncated value with size 32 to match size of target (16)" {  } { { "BitGen.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416280 "|vga|BitGen:bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_480p BitGen:bits\|clock_480p:clock_pix_inst " "Elaborating entity \"clock_480p\" for hierarchy \"BitGen:bits\|clock_480p:clock_pix_inst\"" {  } { { "BitGen.v" "clock_pix_inst" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699513416297 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "locked clock_480p.v(18) " "Verilog HDL warning at clock_480p.v(18): object locked used but never assigned" {  } { { "clock_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clock_480p.v" 18 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1699513416298 "|vga|BitGen:bits|clock_480p:clock_pix_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock_480p.v(51) " "Verilog HDL assignment warning at clock_480p.v(51): truncated value with size 32 to match size of target (1)" {  } { { "clock_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clock_480p.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416299 "|vga|BitGen:bits|clock_480p:clock_pix_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "v_count clock_480p.v(34) " "Verilog HDL Always Construct warning at clock_480p.v(34): inferring latch(es) for variable \"v_count\", which holds its previous value in one or more paths through the always construct" {  } { { "clock_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clock_480p.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1699513416299 "|vga|BitGen:bits|clock_480p:clock_pix_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "locked 0 clock_480p.v(18) " "Net \"locked\" at clock_480p.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "clock_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/clock_480p.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699513416300 "|vga|BitGen:bits|clock_480p:clock_pix_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_480p BitGen:bits\|display_480p:display_inst " "Elaborating entity \"display_480p\" for hierarchy \"BitGen:bits\|display_480p:display_inst\"" {  } { { "BitGen.v" "display_inst" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699513416311 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display_480p.v(46) " "Verilog HDL assignment warning at display_480p.v(46): truncated value with size 32 to match size of target (1)" {  } { { "display_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416312 "|vga|BitGen:bits|display_480p:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 display_480p.v(47) " "Verilog HDL assignment warning at display_480p.v(47): truncated value with size 32 to match size of target (1)" {  } { { "display_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416313 "|vga|BitGen:bits|display_480p:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display_480p.v(66) " "Verilog HDL assignment warning at display_480p.v(66): truncated value with size 32 to match size of target (16)" {  } { { "display_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416313 "|vga|BitGen:bits|display_480p:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display_480p.v(67) " "Verilog HDL assignment warning at display_480p.v(67): truncated value with size 32 to match size of target (16)" {  } { { "display_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416313 "|vga|BitGen:bits|display_480p:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display_480p.v(69) " "Verilog HDL assignment warning at display_480p.v(69): truncated value with size 32 to match size of target (16)" {  } { { "display_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416313 "|vga|BitGen:bits|display_480p:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display_480p.v(72) " "Verilog HDL assignment warning at display_480p.v(72): truncated value with size 32 to match size of target (16)" {  } { { "display_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416313 "|vga|BitGen:bits|display_480p:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display_480p.v(73) " "Verilog HDL assignment warning at display_480p.v(73): truncated value with size 32 to match size of target (16)" {  } { { "display_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416313 "|vga|BitGen:bits|display_480p:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display_480p.v(82) " "Verilog HDL assignment warning at display_480p.v(82): truncated value with size 32 to match size of target (16)" {  } { { "display_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416314 "|vga|BitGen:bits|display_480p:display_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display_480p.v(83) " "Verilog HDL assignment warning at display_480p.v(83): truncated value with size 32 to match size of target (16)" {  } { { "display_480p.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/display_480p.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416314 "|vga|BitGen:bits|display_480p:display_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite BitGen:bits\|sprite:sprite_f " "Elaborating entity \"sprite\" for hierarchy \"BitGen:bits\|sprite:sprite_f\"" {  } { { "BitGen.v" "sprite_f" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699513416326 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Sprite.v(82) " "Verilog HDL assignment warning at Sprite.v(82): truncated value with size 32 to match size of target (6)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416330 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Sprite.v(93) " "Verilog HDL assignment warning at Sprite.v(93): truncated value with size 32 to match size of target (6)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416330 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Sprite.v(94) " "Verilog HDL assignment warning at Sprite.v(94): truncated value with size 32 to match size of target (3)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416330 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Sprite.v(96) " "Verilog HDL assignment warning at Sprite.v(96): truncated value with size 32 to match size of target (4)" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416330 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Sprite.v(72) " "Verilog HDL Case Statement information at Sprite.v(72): all case item expressions in this case statement are onehot" {  } { { "Sprite.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1699513416330 "|vga|BitGen:bits|sprite:sprite_f"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_async BitGen:bits\|sprite:sprite_f\|rom_async:spr_rom " "Elaborating entity \"rom_async\" for hierarchy \"BitGen:bits\|sprite:sprite_f\|rom_async:spr_rom\"" {  } { { "Sprite.v" "spr_rom" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699513416331 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Creating rom_async from init file 'letter_f.mem'. Sprite_Rom.v(16) " "Verilog HDL Display System Task info at Sprite_Rom.v(16): Creating rom_async from init file 'letter_f.mem'." {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 16 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513416332 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(1) " "Verilog HDL assignment warning at letter_f.mem(1): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416334 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(2) " "Verilog HDL assignment warning at letter_f.mem(2): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416334 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(3) " "Verilog HDL assignment warning at letter_f.mem(3): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416334 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(4) " "Verilog HDL assignment warning at letter_f.mem(4): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416334 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(5) " "Verilog HDL assignment warning at letter_f.mem(5): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416335 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(6) " "Verilog HDL assignment warning at letter_f.mem(6): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416335 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(7) " "Verilog HDL assignment warning at letter_f.mem(7): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416335 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 letter_f.mem(8) " "Verilog HDL assignment warning at letter_f.mem(8): truncated value with size 4 to match size of target (1)" {  } { { "letter_f.mem" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/letter_f.mem" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1699513416335 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a\[0\] 0 Sprite_Rom.v(12) " "Net \"memory.data_a\[0\]\" at Sprite_Rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699513416337 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 Sprite_Rom.v(12) " "Net \"memory.waddr_a\" at Sprite_Rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699513416337 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 Sprite_Rom.v(12) " "Net \"memory.we_a\" at Sprite_Rom.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "Sprite_Rom.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/Sprite_Rom.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1699513416337 "|vga|BitGen:bits|sprite:sprite_f|rom_async:spr_rom"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "BitGen:bits\|clk_pix " "Net \"BitGen:bits\|clk_pix\" is missing source, defaulting to GND" {  } { { "BitGen.v" "clk_pix" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/BitGen.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1699513416371 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1699513416371 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "h_sync GND " "Pin \"h_sync\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|h_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "v_sync GND " "Pin \"v_sync\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|v_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n GND " "Pin \"sync_n\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|sync_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "blank_n VCC " "Pin \"blank_n\" is stuck at VCC" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|blank_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[0\] GND " "Pin \"red_out\[0\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|red_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[1\] GND " "Pin \"red_out\[1\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|red_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[2\] GND " "Pin \"red_out\[2\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|red_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[3\] GND " "Pin \"red_out\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|red_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[4\] GND " "Pin \"red_out\[4\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|red_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[5\] GND " "Pin \"red_out\[5\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|red_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[6\] GND " "Pin \"red_out\[6\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|red_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red_out\[7\] GND " "Pin \"red_out\[7\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|red_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[0\] GND " "Pin \"green_out\[0\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|green_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[1\] GND " "Pin \"green_out\[1\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|green_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[2\] GND " "Pin \"green_out\[2\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|green_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[3\] GND " "Pin \"green_out\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|green_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[4\] GND " "Pin \"green_out\[4\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|green_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[5\] GND " "Pin \"green_out\[5\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|green_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[6\] GND " "Pin \"green_out\[6\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|green_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green_out\[7\] GND " "Pin \"green_out\[7\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|green_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[0\] GND " "Pin \"blue_out\[0\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|blue_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[1\] GND " "Pin \"blue_out\[1\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|blue_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[2\] GND " "Pin \"blue_out\[2\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|blue_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[3\] GND " "Pin \"blue_out\[3\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|blue_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[4\] GND " "Pin \"blue_out\[4\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|blue_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[5\] GND " "Pin \"blue_out\[5\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|blue_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[6\] GND " "Pin \"blue_out\[6\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|blue_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue_out\[7\] GND " "Pin \"blue_out\[7\]\" is stuck at GND" {  } { { "vga.v" "" { Text "C:/intelFPGA_lite/18.1/Bananachine/ALU/vga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699513417013 "|vga|blue_out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699513417013 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699513417086 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699513417274 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699513417633 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699513417633 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699513417839 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699513417839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699513417839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699513417839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699513417867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 00:03:37 2023 " "Processing ended: Thu Nov 09 00:03:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699513417867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699513417867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699513417867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699513417867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1699513419691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699513419697 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 00:03:38 2023 " "Processing started: Thu Nov 09 00:03:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699513419697 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1699513419697 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1699513419698 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1699513421289 ""}
{ "Info" "0" "" "Project  = alu_rf" {  } {  } 0 0 "Project  = alu_rf" 0 0 "Fitter" 0 0 1699513421291 ""}
{ "Info" "0" "" "Revision = alu_rf" {  } {  } 0 0 "Revision = alu_rf" 0 0 "Fitter" 0 0 1699513421293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1699513421436 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu_rf 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"alu_rf\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1699513421447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699513421503 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1699513421503 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1699513421932 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1699513422019 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1699513422455 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "No exact pin location assignment(s) for 31 pins of 31 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1699513422735 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1699513432750 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699513432869 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1699513432903 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699513432905 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1699513432905 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1699513432905 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1699513432906 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1699513432906 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_rf.sdc " "Reading SDC File: 'alu_rf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1699513433843 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1699513433846 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1699513433848 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1699513433848 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1699513433848 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1699513433859 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1699513433859 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1699513433859 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699513433880 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reset " "Node \"reset\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1699513433880 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1699513433880 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699513433881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1699513438093 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1699513438303 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699513446580 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1699513451344 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1699513452878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699513452878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1699513453674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Bananachine/ALU/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1699513456612 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1699513456612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1699513456851 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1699513456851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699513456856 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1699513460792 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699513460847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699513461225 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1699513461225 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1699513461553 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1699513463945 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1699513464170 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Bananachine/ALU/output_files/alu_rf.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Bananachine/ALU/output_files/alu_rf.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1699513464269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7928 " "Peak virtual memory: 7928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699513464770 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 00:04:24 2023 " "Processing ended: Thu Nov 09 00:04:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699513464770 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699513464770 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699513464770 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1699513464770 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1699513466142 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699513466148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 00:04:26 2023 " "Processing started: Thu Nov 09 00:04:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699513466148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1699513466148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1699513466148 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1699513475255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699513475705 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 00:04:35 2023 " "Processing ended: Thu Nov 09 00:04:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699513475705 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699513475705 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699513475705 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1699513475705 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1699513476386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1699513477214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699513477221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 00:04:36 2023 " "Processing started: Thu Nov 09 00:04:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699513477221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1699513477221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu_rf -c alu_rf " "Command: quartus_sta alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1699513477222 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1699513477386 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1699513478079 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513478120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513478120 ""}
{ "Info" "ISTA_SDC_FOUND" "alu_rf.sdc " "Reading SDC File: 'alu_rf.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1699513478586 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513478589 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50MHz clk_50MHz " "create_clock -period 1.000 -name clk_50MHz clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1699513478590 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699513478590 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1699513478590 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699513478591 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1699513478594 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699513478612 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699513478626 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699513478626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.282 " "Worst-case setup slack is -0.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513478629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513478629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.282              -0.559 clk_50MHz  " "   -0.282              -0.559 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513478629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513478629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513478632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513478632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 clk_50MHz  " "    0.355               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513478632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513478632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699513478635 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699513478639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513478642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513478642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.095 clk_50MHz  " "   -0.394              -1.095 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513478642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513478642 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699513478650 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699513478686 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699513479339 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699513479391 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699513479397 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699513479397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.268 " "Worst-case setup slack is -0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513479400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513479400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.268              -0.530 clk_50MHz  " "   -0.268              -0.530 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513479400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513479400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.329 " "Worst-case hold slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513479405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513479405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 clk_50MHz  " "    0.329               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513479405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513479405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699513479410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699513479414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513479419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513479419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -1.120 clk_50MHz  " "   -0.394              -1.120 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513479419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513479419 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1699513479425 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1699513479580 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1699513480102 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699513480144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.097 " "Worst-case setup slack is 0.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097               0.000 clk_50MHz  " "    0.097               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513480148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 clk_50MHz  " "    0.147               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513480152 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699513480156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699513480160 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699513480160 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699513480160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.210 " "Worst-case minimum pulse width slack is -0.210" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.210              -0.419 clk_50MHz  " "   -0.210              -0.419 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513480163 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1699513480168 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1699513480307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.135 " "Worst-case setup slack is 0.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 clk_50MHz  " "    0.135               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513480310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.122 " "Worst-case hold slack is 0.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 clk_50MHz  " "    0.122               0.000 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513480313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699513480316 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1699513480320 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1699513480321 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1699513480321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.232 " "Worst-case minimum pulse width slack is -0.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480323 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.232              -0.461 clk_50MHz  " "   -0.232              -0.461 clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1699513480323 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1699513480323 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699513481748 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1699513481748 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5245 " "Peak virtual memory: 5245 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699513481804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 00:04:41 2023 " "Processing ended: Thu Nov 09 00:04:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699513481804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699513481804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699513481804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1699513481804 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1699513482982 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699513482988 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 00:04:42 2023 " "Processing started: Thu Nov 09 00:04:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699513482988 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699513482988 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu_rf -c alu_rf" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1699513482988 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_rf.vo C:/intelFPGA_lite/18.1/Bananachine/ALU/simulation/modelsim/ simulation " "Generated file alu_rf.vo in folder \"C:/intelFPGA_lite/18.1/Bananachine/ALU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1699513484068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4719 " "Peak virtual memory: 4719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699513484113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 00:04:44 2023 " "Processing ended: Thu Nov 09 00:04:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699513484113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699513484113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699513484113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699513484113 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus Prime Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1699513484790 ""}
