Integrated_processing_system7_0_1.v,verilog,xil_defaultlib,../../../bd/Integrated/ip/Integrated_processing_system7_0_1/sim/Integrated_processing_system7_0_1.v,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
Integrated_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Integrated/ip/Integrated_axi_gpio_0_0/sim/Integrated_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
Integrated_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Integrated/ip/Integrated_axi_bram_ctrl_0_0/sim/Integrated_axi_bram_ctrl_0_0.vhd,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
Integrated_blk_mem_gen_0_0.v,verilog,xil_defaultlib,../../../bd/Integrated/ip/Integrated_blk_mem_gen_0_0/sim/Integrated_blk_mem_gen_0_0.v,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
Integrated_axi_bram_ctrl_1_0.vhd,vhdl,xil_defaultlib,../../../bd/Integrated/ip/Integrated_axi_bram_ctrl_1_0/sim/Integrated_axi_bram_ctrl_1_0.vhd,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
Integrated_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/Integrated/ip/Integrated_proc_sys_reset_0_0/sim/Integrated_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
Integrated_Write_FIFO_0_0.v,verilog,xil_defaultlib,../../../bd/Integrated/ip/Integrated_Write_FIFO_0_0/sim/Integrated_Write_FIFO_0_0.v,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
Integrated_axi_bram_ctrl_0_1.vhd,vhdl,xil_defaultlib,../../../bd/Integrated/ip/Integrated_axi_bram_ctrl_0_1/sim/Integrated_axi_bram_ctrl_0_1.vhd,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
Integrated_blk_mem_gen_1_0.v,verilog,xil_defaultlib,../../../bd/Integrated/ip/Integrated_blk_mem_gen_1_0/sim/Integrated_blk_mem_gen_1_0.v,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
Integrated_RISCV_Proc_AXI_1_0.v,verilog,xil_defaultlib,../../../bd/Integrated/ip/Integrated_RISCV_Proc_AXI_1_0/sim/Integrated_RISCV_Proc_AXI_1_0.v,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
Integrated_xbar_0.v,verilog,xil_defaultlib,../../../bd/Integrated/ip/Integrated_xbar_0/sim/Integrated_xbar_0.v,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
Integrated_xbar_1.v,verilog,xil_defaultlib,../../../bd/Integrated/ip/Integrated_xbar_1/sim/Integrated_xbar_1.v,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
Integrated_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/Integrated/ip/Integrated_auto_pc_0/sim/Integrated_auto_pc_0.v,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
Integrated_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/Integrated/ip/Integrated_auto_pc_1/sim/Integrated_auto_pc_1.v,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
Integrated.v,verilog,xil_defaultlib,../../../bd/Integrated/hdl/Integrated.v,incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="$ref_dir/../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/2527/hdl"incdir="../../../../RISCV_Demo.srcs/sources_1/bd/Integrated/ipshared/7e3a/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
