<!-- Filename: 书签工具栏/study/处理器/risc-v/虚拟化/H Extension/内存/Hypervisor Memory-Management Fence Instructions - riscv-isa-manual_src_hypervisor.adoc at main · riscv_riscv-isa-manual (2025-09-24 17：19：36).html
 Page saved with X-Webpage-Conserve 
 url: https://github.com/riscv/riscv-isa-manual/blob/main/src/hypervisor.adoc#hypervisor-memory-management-fence-instructions
 Summary: 
-->
<html lang="en" data-color-mode="light" data-light-theme="light" data-dark-theme="dark" data-a11y-animated-images="system" data-a11y-link-underlines="true" class="js-focus-visible" data-js-focus-visible="" data-turbo-loaded=""><head><style type="text/css">.turbo-progress-bar {
  position: fixed;
  display: block;
  top: 0;
  left: 0;
  height: 3px;
  background: #0076ff;
  z-index: 2147483647;
  transition:
    width 300ms ease-out,
    opacity 150ms 150ms ease-in;
  transform: translate3d(0, 0, 0);
}
</style><style>
:root {
  --fontStack-monospace: "Monaspace Neon", ui-monospace, SFMono-Regular, SF Mono, Menlo, Consolas, Liberation Mono, monospace !important;
}
</style>




  
    <meta charset="utf-8">
  <link rel="dns-prefetch" href="https://github.githubassets.com">
  <link rel="dns-prefetch" href="https://avatars.githubusercontent.com">
  <link rel="dns-prefetch" href="https://github-cloud.s3.amazonaws.com">
  <link rel="dns-prefetch" href="https://user-images.githubusercontent.com/">
  <link rel="preconnect" href="https://github.githubassets.com" crossorigin="">
  <link rel="preconnect" href="https://avatars.githubusercontent.com">

  


  <link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/light-6448649c7147.css"><link data-color-theme="light_high_contrast" crossorigin="anonymous" media="all" rel="stylesheet" data-href="https://github.githubassets.com/assets/light_high_contrast-42fc7e3b06b7.css"><link data-color-theme="light_colorblind" crossorigin="anonymous" media="all" rel="stylesheet" data-href="https://github.githubassets.com/assets/light_colorblind-44cfaf0c8f7b.css"><link data-color-theme="light_colorblind_high_contrast" crossorigin="anonymous" media="all" rel="stylesheet" data-href="https://github.githubassets.com/assets/light_colorblind_high_contrast-979217efd93e.css"><link data-color-theme="light_tritanopia" crossorigin="anonymous" media="all" rel="stylesheet" data-href="https://github.githubassets.com/assets/light_tritanopia-4d5383026bfa.css"><link data-color-theme="light_tritanopia_high_contrast" crossorigin="anonymous" media="all" rel="stylesheet" data-href="https://github.githubassets.com/assets/light_tritanopia_high_contrast-ff6ff8532348.css"><link data-color-theme="dark" crossorigin="anonymous" media="all" rel="stylesheet" data-href="https://github.githubassets.com/assets/dark-d17b946fc2c5.css"><link data-color-theme="dark_high_contrast" crossorigin="anonymous" media="all" rel="stylesheet" data-href="https://github.githubassets.com/assets/dark_high_contrast-1b924088c83a.css"><link data-color-theme="dark_colorblind" crossorigin="anonymous" media="all" rel="stylesheet" data-href="https://github.githubassets.com/assets/dark_colorblind-654786382462.css"><link data-color-theme="dark_colorblind_high_contrast" crossorigin="anonymous" media="all" rel="stylesheet" data-href="https://github.githubassets.com/assets/dark_colorblind_high_contrast-ecca008c6f6e.css"><link data-color-theme="dark_tritanopia" crossorigin="anonymous" media="all" rel="stylesheet" data-href="https://github.githubassets.com/assets/dark_tritanopia-fff376053989.css"><link data-color-theme="dark_tritanopia_high_contrast" crossorigin="anonymous" media="all" rel="stylesheet" data-href="https://github.githubassets.com/assets/dark_tritanopia_high_contrast-49adf52571e5.css"><link data-color-theme="dark_dimmed" crossorigin="anonymous" media="all" rel="stylesheet" data-href="https://github.githubassets.com/assets/dark_dimmed-66d97c13c98a.css"><link data-color-theme="dark_dimmed_high_contrast" crossorigin="anonymous" media="all" rel="stylesheet" data-href="https://github.githubassets.com/assets/dark_dimmed_high_contrast-c58f1d0432b9.css">

  <style type="text/css">
    :root {
      --tab-size-preference: 4;
    }

    pre, code {
      tab-size: var(--tab-size-preference);
    }
  </style>

    <link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/primer-primitives-dc7ca6859caf.css">
    <link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/primer-f96b923db733.css">
    <link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/global-2744ca59d025.css">
    <link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/github-efdc4f8b5091.css">
  <link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/repository-5d735668c600.css">
<link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/code-9c9b8dc61e74.css">

  

  <script type="application/json" id="client-env">{"locale":"en","featureFlags":["alternate_user_config_repo","api_insights_show_missing_data_banner","attestations_filtering","attestations_sorting","billing_fixed_amount_metered_configured_discounts","billing_hard_budget_limits_for_licenses","client_version_header","codespaces_prebuild_region_target_update","contact_requests_implicit_opt_in","contact_sales_locale_utm_medium","contentful_lp_enterprise","contentful_lp_footnotes","copilot_agent_tasks_btn_code_nav","copilot_agent_tasks_btn_code_view","copilot_agent_tasks_btn_code_view_lines","copilot_agent_tasks_btn_file_reference","copilot_agent_tasks_btn_repo","copilot_api_agentic_issue_marshal_yaml","copilot_api_draft_issue_code_search","copilot_capi_error_response_telemetry","copilot_chat_attach_multiple_images","copilot_chat_disable_model_picker_while_streaming","copilot_chat_file_redirect","copilot_chat_opening_thread_switch","copilot_chat_reduce_quota_checks","copilot_chat_search_bar_redirect","copilot_chat_selection_attachments","copilot_chat_vision_in_claude","copilot_chat_vision_skip_thread_create","copilot_coding_agent_diff_stats","copilot_custom_copilots_feature_preview","copilot_custom_copilots_images","copilot_duplicate_thread","copilot_features_raycast_logo","copilot_free_to_paid_telem","copilot_ftp_hyperspace_upgrade_prompt","copilot_ftp_settings_upgrade","copilot_ftp_upgrade_to_pro_from_models","copilot_ftp_your_copilot_settings","copilot_generate_commit_message_blob_public_preview","copilot_global_overlay_v2","copilot_immersive_agent_branch_selection","copilot_immersive_structured_model_picker","copilot_issue_list_show_more","copilot_loops_share_button","copilot_no_floating_button","copilot_pipes_github_graphql_nodes","copilot_premium_request_quotas","copilot_read_shared_conversation","copilot_share_active_subthread","copilot_show_copilot_sub_issues_button_on_issues_page","copilot_spark_allow_empty_commit","copilot_spark_loading_webgl","copilot_spark_progressive_error_handling","copilot_spark_single_user_iteration","copilot_spark_use_billing_headers","copilot_spark_write_iteration_history_to_git","copilot_stable_conversation_view","copilot_workbench_agent_seed_tool","copilot_workbench_cache","copilot_workbench_connection_reload_banner","copilot_workbench_preview_analytics","copilot_workbench_ratelimit_fallback","copilot_workbench_refresh_on_wsod","copilot_workbench_synthetic_generation","dashboard_public_preview","direct_to_salesforce","dotcom_chat_client_side_skills","failbot_report_error_react_apps_on_page","fgpat_permissions_selector_redesign","ghost_pilot_confidence_truncation_25","ghost_pilot_confidence_truncation_40","github_models_scheduled_hydro_events","global_nav_copilot_a11y_fix","global_nav_reductive_user_menu","global_search_multi_orgs","global_sso_banner","hpc_improve_dom_insertion_observer","hyperspace_diff_view","inp_reduced_threshold","insert_before_patch","issue_fields_report_usage","issues_expanded_file_types","issues_react_blur_item_picker_on_close","issues_react_bots_timeline_pagination","issues_react_include_bots_in_pickers","issues_react_nested_picker_prevent_autoclose","issues_react_prohibit_title_fallback","issues_react_remove_placeholders","issues_sticky_sidebar","kb_semantic_api_migration","lifecycle_label_name_updates","link_contact_sales_swp_marketo","marketing_pages_search_explore_provider","mcp_registry_install","memex_mwl_filter_field_delimiter","memex_roadmap_drag_style","memex_search_assignees","migrate_toasts_to_banners_web_notifications","new_traffic_page_banner","override_pulse_legacy_url","primer_react_segmented_control_tooltip","primer_react_unified_portal_root","productivity_dashboard","record_sso_banner_metrics","releases_update_ref_selector","remove_child_patch","repos_insights_remove_new_url","repository_suggester_elastic_search","sample_network_conn_type","scheduled_reminders_updated_limits","show_edit_on_default_option","site_homepage_contentful","site_msbuild_webgl_hero","spark_commit_on_default_branch","spark_show_data_access_on_publish","spark_sync_repository_after_iteration","viewscreen_sandbox","webp_support","workbench_default_sonnet4","workbench_store_readonly"],"login":"BillXiang","copilotApiOverrideUrl":"https://api.individual.githubcopilot.com"}</script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/wp-runtime-f12c48a3a48a.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_oddbird_popover-polyfill_dist_popover-fn_js-468bf7cab607.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_stacktrace-parser_dist_stack-trace-parser_esm_js-node_modules_github_bro-2f4e04-280c10ec004d.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_arianotify-polyfill_ariaNotify-polyfill_js-node_modules_github_mi-c8eeba-690858154b11.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/environment-e36acb721009.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_primer_behaviors_dist_esm_index_mjs-7e8c9c5d642d.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_relative-time-element_dist_index_js-c98257dc79a7.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_selector-observer_dist_index_esm_js-7e4d99c9171d.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_auto-complete-element_dist_index_js-node_modules_github_catalyst_-0d7d60-96b4510b084a.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_text-expander-element_dist_index_js-754f5b5e9e7e.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_filter-input-element_dist_index_js-node_modules_github_remote-inp-b5f1d7-fd008e5636c7.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_markdown-toolbar-element_dist_index_js-d41270eb61be.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_file-attachment-element_dist_index_js-node_modules_primer_view-co-c63e9a-b1f4633cac7f.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/github-elements-e1b8d79d7efc.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/element-registry-5772e1a8a7de.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_mini-throttle_dist_index_js-node_modules_github_hydro-analytics-c-2a6094-2f3b5bfd7e3b.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_braintree_browser-detection_dist_browser-detection_js-node_modules_githu-bb80ec-4e90f1d1076c.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_lit-html_lit-html_js-06c8637a6071.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_morphdom_dist_morphdom-esm_js-node_modules_swc_helpers_esm__define_property_js-5c587dccb470.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_turbo_dist_turbo_es2017-esm_js-8eb9b2209bcd.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_remote-form_dist_index_js-node_modules_delegated-events_dist_inde-893f9f-cd5d89ebdb50.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_quote-selection_dist_index_js-node_modules_github_session-resume_-590a09-91fdc8802bfa.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_document-metadata_document-metadata_ts-packages_failbot_failbot_ts-b8e9eefcce78.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_updatable-content_updatable-content_ts-a743e72edcf2.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/app_assets_modules_github_behaviors_ajax-error_ts-app_assets_modules_github_behaviors_details-6493f1-b7112815a1fc.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/app_assets_modules_github_behaviors_task-list_ts-app_assets_modules_github_throttled-input_ts-047775-82bfe789bb2f.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/app_assets_modules_github_behaviors_commenting_edit_ts-app_assets_modules_github_behaviors_ht-83c235-6bc7a8849328.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/behaviors-6206313cbfca.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_delegated-events_dist_index_js-node_modules_github_catalyst_lib_index_js-ef6d0f-ee7f82e278f6.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/notifications-global-f5c28dea1388.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_mini-throttle_dist_index_js-node_modules_github_catalyst_lib_inde-96937f-bc1f2aa7a397.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/code-menu-f0fbee92a5e1.js" defer="defer"></script>
  
  <script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/primer-react-68db5c96d18f.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/react-core-f6571bc10d64.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/react-lib-17ccbc80f53b.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/octicons-react-0f0d82031c98.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_emotion_is-prop-valid_dist_emotion-is-prop-valid_esm_js-node_modules_emo-1fff13-a67dacb6db80.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_tanstack_query-core_build_modern_mutation_js-node_modules_tanstack_query-9bf7e4-a1bacdef8ef2.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_tanstack_query-core_build_modern_queryClient_js-node_modules_tanstack_re-d87a32-ae1d44ebdc99.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_dompurify_dist_purify_es_mjs-0294cfa498e7.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_lodash-es__Stack_js-node_modules_lodash-es__Uint8Array_js-node_modules_l-4faaa6-95511fe13c4b.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_lit-labs_react_index_js-node_modules_tanstack_react-virtual_dist_esm_index_js-44a2211e428b.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_swc_helpers_esm__define_property_js-node_modules_lodash-es__getAllKeys_j-86c8c2-f6bac8d2298f.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_focus-visible_dist_focus-visible_js-node_modules_github_hydro-analytics--425d03-af2be75f09b4.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_catalyst_lib_index_js-node_modules_primer_styled-react_dist_index-d380a0-4dcb8c5eae60.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_paths_index_ts-454af952061a.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_fetch-headers_fetch-headers_ts-packages_history_history_ts-packages_promise-with-res-c5198c-ef8c20fb4804.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_ref-selector_RefSelector_tsx-f3ee87e52467.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_commit-attribution_index_ts-packages_commit-checks-status_index_ts-packages_current--18e2dc-b3046fcc482e.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_code-view-shared_hooks_use-canonical-object_ts-packages_code-view-shared_hooks_use-f-37800a-180056e94977.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_app-uuid_app-uuid_ts-packages_repos-file-tree-view_repos-file-tree-view_ts-a7b891e293c8.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/app_assets_modules_react-code-view_utilities_lines_ts-fe703433a9e1.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_code-view-shared_utilities_web-worker_ts-packages_code-view-shared_worker-jobs_debou-52b466-441746302aac.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_code-nav_code-nav_ts-packages_filter-sort_filter-sort_ts-packages_fuzzy-filter_fuzzy-03fd45-02d3b07ec699.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/react-code-view-7f58dc6c42a8.js" defer="defer"></script>
<link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/primer-react.592b66644437c8ba4190.module.css">
<link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/react-code-view.8b7d2260c74f2a9b531c.module.css">


  <title>riscv-isa-manual/src/hypervisor.adoc at main · riscv/riscv-isa-manual</title>



  <meta name="route-pattern" content="/:user_id/:repository/blob/*name(/*path)" data-turbo-transient="">
  <meta name="route-controller" content="blob" data-turbo-transient="">
  <meta name="route-action" content="show" data-turbo-transient="">
  <meta name="fetch-nonce" content="v2:d2fd2c9d-e7a8-674e-5347-4a4d0adcbdca">

    
  <meta name="current-catalog-service-hash" content="f3abb0cc802f3d7b95fc8762b94bdcb13bf39634c40c357301c4aa1d67a256fb">


  <meta name="request-id" content="CCBA:3C57B1:70D258:80F06D:68D3B67F" data-turbo-transient="true"><meta name="html-safe-nonce" content="719ee703ce8e4c8bba878c3c7067d41863b0ef84232b7dbabfdc5146e590fccb" data-turbo-transient="true"><meta name="visitor-payload" content="eyJyZWZlcnJlciI6bnVsbCwicmVxdWVzdF9pZCI6IkNDQkE6M0M1N0IxOjcwRDI1ODo4MEYwNkQ6NjhEM0I2N0YiLCJ2aXNpdG9yX2lkIjoiNDk2MzE4OTI2NjEzMTE1OTYyMSIsInJlZ2lvbl9lZGdlIjoic291dGhlYXN0YXNpYSIsInJlZ2lvbl9yZW5kZXIiOiJpYWQifQ==" data-turbo-transient="true"><meta name="visitor-hmac" content="402f750d22a628be987aaf5d572a094bd7019027e9ee210247a9a4996def5190" data-turbo-transient="true">


    <meta name="hovercard-subject-tag" content="repository:80689539" data-turbo-transient="">


  <meta name="github-keyboard-shortcuts" content="repository,source-code,file-tree,copilot" data-turbo-transient="true">
  

  <meta name="selected-link" value="repo_source" data-turbo-transient="">
  <link rel="assets" href="https://github.githubassets.com/">

    <meta name="google-site-verification" content="Apib7-x98H0j5cPqHWwSMm6dNU4GmODRoqxLiDzdx9I">

<meta name="octolytics-url" content="https://collector.github.com/github/collect"><meta name="octolytics-actor-id" content="3753638"><meta name="octolytics-actor-login" content="BillXiang"><meta name="octolytics-actor-hash" content="081dee09d7db7006c41c15a4ad867733655c5565bf8d85b9c01f2b853e3b1976">

  <meta name="analytics-location" content="/&lt;user-name&gt;/&lt;repo-name&gt;/blob/show" data-turbo-transient="true">

  




    <meta name="user-login" content="BillXiang">

  <link rel="sudo-modal" href="/sessions/sudo_modal">

    <meta name="viewport" content="width=device-width">

    

      <meta name="description" content="RISC-V Instruction Set Manual. Contribute to riscv/riscv-isa-manual development by creating an account on GitHub.">

      <link rel="search" type="application/opensearchdescription+xml" href="/opensearch.xml" title="GitHub">

    <link rel="fluid-icon" href="https://github.com/fluidicon.png" title="GitHub">
    <meta property="fb:app_id" content="1401488693436528">
    <meta name="apple-itunes-app" content="app-id=1477376905, app-argument=https://github.com/riscv/riscv-isa-manual/blob/main/src/hypervisor.adoc">

      <meta name="twitter:image" content="https://opengraph.githubassets.com/c471b5a75a294596151234619ddca96cf1ab6f86a4c9d8b839e2971ab412df60/riscv/riscv-isa-manual"><meta name="twitter:site" content="@github"><meta name="twitter:card" content="summary_large_image"><meta name="twitter:title" content="riscv-isa-manual/src/hypervisor.adoc at main · riscv/riscv-isa-manual"><meta name="twitter:description" content="RISC-V Instruction Set Manual. Contribute to riscv/riscv-isa-manual development by creating an account on GitHub.">
  <meta property="og:image" content="https://opengraph.githubassets.com/c471b5a75a294596151234619ddca96cf1ab6f86a4c9d8b839e2971ab412df60/riscv/riscv-isa-manual"><meta property="og:image:alt" content="RISC-V Instruction Set Manual. Contribute to riscv/riscv-isa-manual development by creating an account on GitHub."><meta property="og:image:width" content="1200"><meta property="og:image:height" content="600"><meta property="og:site_name" content="GitHub"><meta property="og:type" content="object"><meta property="og:title" content="riscv-isa-manual/src/hypervisor.adoc at main · riscv/riscv-isa-manual"><meta property="og:url" content="https://github.com/riscv/riscv-isa-manual/blob/main/src/hypervisor.adoc"><meta property="og:description" content="RISC-V Instruction Set Manual. Contribute to riscv/riscv-isa-manual development by creating an account on GitHub.">
  


      <link rel="shared-web-socket" href="wss://alive.github.com/_sockets/u/3753638/ws?session=eyJ2IjoiVjMiLCJ1IjozNzUzNjM4LCJzIjoxNzk4NTI4ODA3LCJjIjozMDE2OTgwOTk3LCJ0IjoxNzU4NzA1MjgwfQ==--bb4bb1c80d475db66c8fddb33d4e0aaf45c4bab9aad1c0b371eb4d10449687bd" data-refresh-url="/_alive" data-session-id="ba009bf88a1d689137b02f770edf7b96575307f0e2278954e35fc7982649db9b">
      <link rel="shared-web-socket-src" href="/assets-cdn/worker/socket-worker-7db934acff24.js">


      <meta name="hostname" content="github.com">


      <meta name="keyboard-shortcuts-preference" content="all">
      <meta name="hovercards-preference" content="true">
      <meta name="announcement-preference-hovercard" content="true">

        <meta name="expected-hostname" content="github.com">


  <meta http-equiv="x-pjax-version" content="8bb04e694dff06c7476943a741bb4ed37bf2a54cd5cfd7c980194982890a9337" data-turbo-track="reload">
  <meta http-equiv="x-pjax-csp-version" content="c922ef32c4ab94f8b870c62883f3e41755ec705db76ec4efb0d343458f1e28c7" data-turbo-track="reload">
  <meta http-equiv="x-pjax-css-version" content="0bc51a290919c52cc62b3d8b4eed96609edf264f742d0409c975553b0cdc84a8" data-turbo-track="reload">
  <meta http-equiv="x-pjax-js-version" content="327c08d44a4074cc82ec4863842eb15858485e870bd3f244bf8c1c0621239b37" data-turbo-track="reload">

  <meta name="turbo-cache-control" content="no-preview" data-turbo-transient="">

      <meta name="turbo-cache-control" content="no-cache" data-turbo-transient="">

    <meta data-hydrostats="publish">

  <meta name="go-import" content="github.com/riscv/riscv-isa-manual git https://github.com/riscv/riscv-isa-manual.git">

  <meta name="octolytics-dimension-user_id" content="10872782"><meta name="octolytics-dimension-user_login" content="riscv"><meta name="octolytics-dimension-repository_id" content="80689539"><meta name="octolytics-dimension-repository_nwo" content="riscv/riscv-isa-manual"><meta name="octolytics-dimension-repository_public" content="true"><meta name="octolytics-dimension-repository_is_fork" content="false"><meta name="octolytics-dimension-repository_network_root_id" content="80689539"><meta name="octolytics-dimension-repository_network_root_nwo" content="riscv/riscv-isa-manual">



    

    <meta name="turbo-body-classes" content="logged-in env-production page-responsive">


  <meta name="browser-stats-url" content="https://api.github.com/_private/browser/stats">

  <meta name="browser-errors-url" content="https://api.github.com/_private/browser/errors">

  <meta name="release" content="40ffcd0b39532f848ce8011d5437afb207f17025">
  <meta name="ui-target" content="full">

  <link rel="mask-icon" href="https://github.githubassets.com/assets/pinned-octocat-093da3e6fa40.svg" color="#000000">
  <link rel="alternate icon" class="js-site-favicon" type="image/png" href="https://github.githubassets.com/favicons/favicon.png">
  <link rel="icon" class="js-site-favicon" type="image/svg+xml" href="https://github.githubassets.com/favicons/favicon.svg" data-base-href="https://github.githubassets.com/favicons/favicon">

<meta name="theme-color" content="#1e2327">
<meta name="color-scheme" content="light dark">


  <link rel="manifest" href="/manifest.json" crossorigin="use-credentials">

  <style data-styled="active" data-styled-version="5.3.11"></style><style data-id="immersive-translate-input-injected-css">.immersive-translate-input {
  position: absolute;
  top: 0;
  right: 0;
  left: 0;
  bottom: 0;
  z-index: 2147483647;
  display: flex;
  justify-content: center;
  align-items: center;
}
.immersive-translate-attach-loading::after {
  content: " ";

  --loading-color: #f78fb6;
  width: 6px;
  height: 6px;
  border-radius: 50%;
  display: block;
  margin: 12px auto;
  position: relative;
  color: white;
  left: -100px;
  box-sizing: border-box;
  animation: immersiveTranslateShadowRolling 1.5s linear infinite;

  position: absolute;
  top: 50%;
  left: 50%;
  transform: translate(-2000%, -50%);
  z-index: 100;
}

.immersive-translate-loading-spinner {
  vertical-align: middle !important;
  width: 10px !important;
  height: 10px !important;
  display: inline-block !important;
  margin: 0 4px !important;
  border: 2px rgba(221, 244, 255, 0.6) solid !important;
  border-top: 2px rgba(0, 0, 0, 0.375) solid !important;
  border-left: 2px rgba(0, 0, 0, 0.375) solid !important;
  border-radius: 50% !important;
  padding: 0 !important;
  -webkit-animation: immersive-translate-loading-animation 0.6s infinite linear !important;
  animation: immersive-translate-loading-animation 0.6s infinite linear !important;
}

@-webkit-keyframes immersive-translate-loading-animation {
  from {
    -webkit-transform: rotate(0deg);
  }

  to {
    -webkit-transform: rotate(359deg);
  }
}

@keyframes immersive-translate-loading-animation {
  from {
    transform: rotate(0deg);
  }

  to {
    transform: rotate(359deg);
  }
}

.immersive-translate-input-loading {
  --loading-color: #f78fb6;
  width: 6px;
  height: 6px;
  border-radius: 50%;
  display: block;
  margin: 12px auto;
  position: relative;
  color: white;
  left: -100px;
  box-sizing: border-box;
  animation: immersiveTranslateShadowRolling 1.5s linear infinite;
}

@keyframes immersiveTranslateShadowRolling {
  0% {
    box-shadow: 0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0),
      0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0);
  }

  12% {
    box-shadow: 100px 0 var(--loading-color), 0px 0 rgba(255, 255, 255, 0),
      0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0);
  }

  25% {
    box-shadow: 110px 0 var(--loading-color), 100px 0 var(--loading-color),
      0px 0 rgba(255, 255, 255, 0), 0px 0 rgba(255, 255, 255, 0);
  }

  36% {
    box-shadow: 120px 0 var(--loading-color), 110px 0 var(--loading-color),
      100px 0 var(--loading-color), 0px 0 rgba(255, 255, 255, 0);
  }

  50% {
    box-shadow: 130px 0 var(--loading-color), 120px 0 var(--loading-color),
      110px 0 var(--loading-color), 100px 0 var(--loading-color);
  }

  62% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 130px 0 var(--loading-color),
      120px 0 var(--loading-color), 110px 0 var(--loading-color);
  }

  75% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0),
      130px 0 var(--loading-color), 120px 0 var(--loading-color);
  }

  87% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0),
      200px 0 rgba(255, 255, 255, 0), 130px 0 var(--loading-color);
  }

  100% {
    box-shadow: 200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0),
      200px 0 rgba(255, 255, 255, 0), 200px 0 rgba(255, 255, 255, 0);
  }
}

.immersive-translate-toast {
  display: flex;
  position: fixed;
  z-index: 2147483647;
  left: 0;
  right: 0;
  top: 1%;
  width: fit-content;
  padding: 12px 20px;
  margin: auto;
  overflow: auto;
  background: #fef6f9;
  box-shadow: 0px 4px 10px 0px rgba(0, 10, 30, 0.06);
  font-size: 15px;
  border-radius: 8px;
  color: #333;
}

.immersive-translate-toast-content {
  display: flex;
  flex-direction: row;
  align-items: center;
}

.immersive-translate-toast-hidden {
  margin: 0 20px 0 72px;
  text-decoration: underline;
  cursor: pointer;
}

.immersive-translate-toast-close {
  color: #666666;
  font-size: 20px;
  font-weight: bold;
  padding: 0 10px;
  cursor: pointer;
}

@media screen and (max-width: 768px) {
  .immersive-translate-toast {
    top: 0;
    padding: 12px 0px 0 10px;
  }
  .immersive-translate-toast-content {
    flex-direction: column;
    text-align: center;
  }
  .immersive-translate-toast-hidden {
    margin: 10px auto;
  }
}

.immersive-translate-dialog {
  position: fixed;
  z-index: 2147483647;
  left: 0;
  top: 0;
  display: flex;
  width: 300px;
  flex-direction: column;
  align-items: center;
  font-size: 15px;
  left: 0;
  right: 0;
  top: 0;
  bottom: 0;
  margin: auto;
  height: fit-content;
  border-radius: 20px;
  background-color: #fff;
}

.immersive-translate-modal {
  display: none;
  position: fixed;
  z-index: 2147483647;
  left: 0;
  top: 0;
  width: 100%;
  height: 100%;
  overflow: auto;
  background-color: rgb(0, 0, 0);
  background-color: rgba(0, 0, 0, 0.4);
  font-size: 15px;
}

.immersive-translate-modal-content {
  background-color: #fefefe;
  margin: 10% auto;
  padding: 40px 24px 24px;
  border-radius: 12px;
  width: 350px;
  font-family: system-ui, -apple-system, "Segoe UI", "Roboto", "Ubuntu",
    "Cantarell", "Noto Sans", sans-serif, "Apple Color Emoji", "Segoe UI Emoji",
    "Segoe UI Symbol", "Noto Color Emoji";
  position: relative;
}

@media screen and (max-width: 768px) {
  .immersive-translate-modal-content {
    margin: 25% auto !important;
  }
}

@media screen and (max-width: 480px) {
  .immersive-translate-modal-content {
    width: 80vw !important;
    margin: 20vh auto !important;
    padding: 20px 12px 12px !important;
  }

  .immersive-translate-modal-title {
    font-size: 14px !important;
  }

  .immersive-translate-modal-body {
    font-size: 13px !important;
    max-height: 60vh !important;
  }

  .immersive-translate-btn {
    font-size: 13px !important;
    padding: 8px 16px !important;
    margin: 0 4px !important;
  }

  .immersive-translate-modal-footer {
    gap: 6px !important;
    margin-top: 16px !important;
  }
}

.immersive-translate-modal .immersive-translate-modal-content-in-input {
  max-width: 500px;
}
.immersive-translate-modal-content-in-input .immersive-translate-modal-body {
  text-align: left;
  max-height: unset;
}

.immersive-translate-modal-title {
  text-align: center;
  font-size: 16px;
  font-weight: 700;
  color: #333333;
}

.immersive-translate-modal-body {
  text-align: center;
  font-size: 14px;
  font-weight: 400;
  color: #333333;
  margin-top: 24px;
  word-break: break-all;
}

@media screen and (max-width: 768px) {
  .immersive-translate-modal-body {
    max-height: 250px;
    overflow-y: auto;
  }
}

.immersive-translate-close {
  color: #666666;
  position: absolute;
  right: 16px;
  top: 16px;
  font-size: 20px;
  font-weight: bold;
}

.immersive-translate-close:hover,
.immersive-translate-close:focus {
  text-decoration: none;
  cursor: pointer;
}

.immersive-translate-modal-footer {
  display: flex;
  justify-content: center;
  flex-wrap: wrap;
  margin-top: 24px;
}

.immersive-translate-btn {
  width: fit-content;
  color: #fff;
  background-color: #ea4c89;
  border: none;
  font-size: 14px;
  margin: 0 8px;
  padding: 9px 30px;
  border-radius: 5px;
  display: flex;
  align-items: center;
  justify-content: center;
  cursor: pointer;
  transition: background-color 0.3s ease;
}

.immersive-translate-btn-container {
  display: flex;
  flex-direction: column;
  align-items: center;
  justify-content: center;
  gap: 8px;
}

.immersive-translate-btn:hover {
  background-color: #f082ac;
}
.immersive-translate-btn:disabled {
  opacity: 0.6;
  cursor: not-allowed;
}
.immersive-translate-btn:disabled:hover {
  background-color: #ea4c89;
}

.immersive-translate-link-btn {
  background-color: transparent;
  color: #ea4c89;
  border: none;
  cursor: pointer;
  height: 30px;
  line-height: 30px;
}

.immersive-translate-cancel-btn {
  /* gray color */
  background-color: rgb(89, 107, 120);
}

.immersive-translate-cancel-btn:hover {
  background-color: hsl(205, 20%, 32%);
}

.immersive-translate-action-btn {
  background-color: transparent;
  color: #ea4c89;
  border: 1px solid #ea4c89;
}

.immersive-translate-btn svg {
  margin-right: 5px;
}

.immersive-translate-link {
  cursor: pointer;
  user-select: none;
  -webkit-user-drag: none;
  text-decoration: none;
  color: #ea4c89;
  -webkit-tap-highlight-color: rgba(0, 0, 0, 0.1);
}

.immersive-translate-primary-link {
  cursor: pointer;
  user-select: none;
  -webkit-user-drag: none;
  text-decoration: none;
  color: #ea4c89;
  -webkit-tap-highlight-color: rgba(0, 0, 0, 0.1);
}

.immersive-translate-modal input[type="radio"] {
  margin: 0 6px;
  cursor: pointer;
}

.immersive-translate-modal label {
  cursor: pointer;
}

.immersive-translate-close-action {
  position: absolute;
  top: 2px;
  right: 0px;
  cursor: pointer;
}

.imt-image-status {
  background-color: rgba(0, 0, 0, 0.5) !important;
  display: flex !important;
  flex-direction: column !important;
  align-items: center !important;
  justify-content: center !important;
  border-radius: 16px !important;
}
.imt-image-status img,
.imt-image-status svg,
.imt-img-loading {
  width: 28px !important;
  height: 28px !important;
  margin: 0 0 8px 0 !important;
  min-height: 28px !important;
  min-width: 28px !important;
  position: relative !important;
}
.imt-img-loading {
  background-image: url("data:image/png;base64,iVBORw0KGgoAAAANSUhEUgAAADgAAAA4CAMAAACfWMssAAAAtFBMVEUAAAD////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////oK74hAAAAPHRSTlMABBMIDyQXHwyBfFdDMSw+OjXCb+5RG51IvV/k0rOqlGRM6KKMhdvNyZBz9MaupmxpWyj437iYd/yJVNZeuUC7AAACt0lEQVRIx53T2XKiUBCA4QYOiyCbiAsuuGBcYtxiYtT3f6/pbqoYHVFO5r+iivpo6DpAWYpqeoFfr9f90DsYAuRSWkFnPO50OgR9PwiCUFcl2GEcx+N/YBh6pvKaefHlUgZd1zVe0NbYcQjGBfzrPE8Xz8aF+71D8gG6DHFPpc4a7xFiCDuhaWgKgGIJQ3d5IMGDrpS4S5KgpIm+en9f6PlAhKby4JwEIxlYJV9h5k5nee9GoxHJ2IDSNB0dwdad1NAxDJ/uXDHYmebdk4PdbkS58CIVHdYSUHTYYRWOJblWSyu2lmy3KNFVJNBhxcuGW4YBVCbYGRZwIooipHsNqjM4FbgOQqQqSKQQU9V8xmi1QlgHqQQ6DDBvRUVCDirs+EzGDGOQTCATgtYTnbCVLgsVgRE0T1QE0qHCFAht2z6dLvJQs3Lo2FQoDxWNUiBhaP4eRgwNkI+dAjVOA/kUrIDwf3CG8NfNOE0eiFotSuo+rBiq8tD9oY4Qzc6YJw99hl1wzpQvD7ef2M8QgnOGJfJw+EltQc+oX2yn907QB22WZcvlUpd143dqQu+8pCJZuGE4xCuPXJqqcs5sNpsI93Rmzym1k4Npk+oD1SH3/a3LOK/JpUBpWfqNySxWzCfNCUITuDG5dtuphrUJ1myeIE9bIsPiKrfqTai5WZxbhtNphYx6GEIHihyGFTI69lje/rxajdh0s0msZ0zYxyPLhYCb1CyHm9Qsd2H37Y3lugVwL9kNh8Ot8cha6fUNQ8nuXi5z9/ExsAO4zQrb/ev1yrCB7lGyQzgYDGuxq1toDN/JGvN+HyWNHKB7zEoK+PX11e12G431erGYzwmytAWU56fkMHY5JJnDRR2eZji3AwtIcrEV8Cojat/BdQ7XOwGV1e1hDjGGjXbdArm8uJZtCH5MbcctVX8A1WpqumJHwckAAAAASUVORK5CYII=");
  background-size: 28px 28px;
  animation: image-loading-rotate 1s linear infinite !important;
}

.imt-image-status span {
  color: var(--bg-2, #fff) !important;
  font-size: 14px !important;
  line-height: 14px !important;
  font-weight: 500 !important;
  font-family: "PingFang SC", Arial, sans-serif !important;
}

.imt-primary-button {
  display: flex;
  padding: 12px 80px;
  justify-content: center;
  align-items: center;
  gap: 8px;
  border-radius: 8px;
  background: #ea4c89;
  color: #fff;
  font-size: 16px;
  font-style: normal;
  font-weight: 700;
  line-height: 24px;
  border: none;
  cursor: pointer;
}

.imt-retry-text {
  color: #999;
  text-align: center;
  font-size: 14px;
  font-style: normal;
  font-weight: 400;
  line-height: 21px;
  cursor: pointer;
}

.imt-action-container {
  display: flex;
  flex-direction: column;
  gap: 12px;
}

.imt-modal-content-text {
  text-align: left;
  color: #333;
  font-size: 16px;
  font-weight: 400;
  line-height: 24px;
}

@keyframes image-loading-rotate {
  from {
    transform: rotate(360deg);
  }
  to {
    transform: rotate(0deg);
  }
}

.imt-linear-gradient-text {
  background: linear-gradient(90deg, #00a6ff 0%, #c369ff 52.4%, #ff4590 100%);
  background-clip: text;
  -webkit-background-clip: text;
  -webkit-text-fill-color: transparent;
}

.imt-flex-center {
  display: flex;
  align-items: center;
  justify-content: center;
}

.imt-linear-black-btn {
  border-radius: 50px;
  background: linear-gradient(66deg, #222 19%, #696969 94.25%);
  height: 48px;
  width: 100%;
  color: #fff;
  font-size: 16px;
  font-weight: 700;
  display: flex;
  align-items: center;
  cursor: pointer;
  justify-content: center;
}
</style><link rel="stylesheet" type="text/css" href="https://github.githubassets.com/assets/lazy-react-partial-keyboard-shortcuts-dialog.2de9c7d6456a311fce49.module.css" crossorigin="anonymous"><link rel="stylesheet" type="text/css" href="https://github.githubassets.com/assets/lazy-react-partial-global-copilot-menu.e8b96f8e81aaf397c759.module.css" crossorigin="anonymous"><link rel="stylesheet" type="text/css" href="https://github.githubassets.com/assets/lazy-react-partial-global-create-menu.091342d12267a9316908.module.css" crossorigin="anonymous"><link rel="stylesheet" type="text/css" href="https://github.githubassets.com/assets/lazy-react-partial-global-user-nav-drawer.04e117190f24a25f4c1c.module.css" crossorigin="anonymous"><style id="ms-consent-banner-main-styles">.w8hcgFksdo30C8w-bygqu{color:#000}.ydkKdaztSS0AeHWIeIHsQ a{color:#0067B8}.erL690_8JwUW-R4bJRcfl{background-color:#EBEBEB;border:none;color:#000}.erL690_8JwUW-R4bJRcfl:enabled:hover{color:#000;background-color:#DBDBDB;box-shadow:0px 4px 10px rgba(0,0,0,0.25);border:none}.erL690_8JwUW-R4bJRcfl:enabled:focus{background-color:#DBDBDB;box-shadow:0px 4px 10px rgba(0,0,0,0.25);border:2px solid #000}.erL690_8JwUW-R4bJRcfl:disabled{opacity:1;color:rgba(0,0,0,0.2);background-color:rgba(0,0,0,0.2);border:none}._1zNQOqxpBFSokeCLGi_hGr{border:none;background-color:#0067B8;color:#fff}._1zNQOqxpBFSokeCLGi_hGr:enabled:hover{color:#fff;background-color:#0067B8;box-shadow:0px 4px 10px rgba(0,0,0,0.25);border:none}._1zNQOqxpBFSokeCLGi_hGr:enabled:focus{background-color:#0067B8;box-shadow:0px 4px 10px rgba(0,0,0,0.25);border:2px solid #000}._1zNQOqxpBFSokeCLGi_hGr:disabled{opacity:1;color:rgba(0,0,0,0.2);background-color:rgba(0,120,215,0.2);border:none}._23tra1HsiiP6cT-Cka-ycB{position:relative;display:flex;z-index:9999;width:100%;background-color:#F2F2F2;justify-content:space-between;text-align:left}div[dir="rtl"]._23tra1HsiiP6cT-Cka-ycB{text-align:right}._1Upc2NjY8AlDn177YoVj0y{margin:0;padding-left:5%;padding-top:8px;padding-bottom:8px}div[dir="rtl"] ._1Upc2NjY8AlDn177YoVj0y{margin:0;padding:8px 5% 8px 0;float:none}._23tra1HsiiP6cT-Cka-ycB svg{fill:none;max-width:none;max-height:none}._1V_hlU-7jdtPiooHMu89BB{display:table-cell;padding:12px;width:24px;height:24px;font-family:Segoe UI, SegoeUI, Arial, sans-serif;font-style:normal;font-weight:normal;font-size:24px;line-height:0}.f6QKJD7fhSbnJLarTL-W-{display:table-cell;vertical-align:middle;padding:0;font-family:Segoe UI, SegoeUI, Arial, sans-serif;font-style:normal;font-weight:normal;font-size:13px;line-height:16px}.f6QKJD7fhSbnJLarTL-W- a{text-decoration:underline}._2j0fmugLb1FgYz6KPuB91w{display:inline-block;margin-left:5%;margin-right:5%;min-width:40%;min-width:calc((150px + 3 * 4px) * 2 + 150px);min-width:-webkit-fit-content;min-width:-moz-fit-content;min-width:fit-content;align-self:center;position:relative}._1XuCi2WhiqeWRUVp3pnFG3{margin:4px;padding:5px;min-width:150px;min-height:36px;vertical-align:top;cursor:pointer;font-family:Segoe UI, SegoeUI, Arial, sans-serif;font-style:normal;font-weight:normal;font-size:15px;line-height:20px;text-align:center}._1XuCi2WhiqeWRUVp3pnFG3:focus{box-sizing:border-box}._1XuCi2WhiqeWRUVp3pnFG3:disabled{cursor:not-allowed}._2bvsb3ubApyZ0UGoQA9O9T{display:block;position:fixed;z-index:10000;top:0;left:0;width:100%;height:100%;background-color:rgba(255,255,255,0.6);overflow:auto;text-align:left}div[dir="rtl"]._2bvsb3ubApyZ0UGoQA9O9T{text-align:right}div[dir="rtl"] ._2bvsb3ubApyZ0UGoQA9O9T{left:auto;right:0}.AFsJE948muYyzCMktdzuk{position:relative;top:8%;margin-bottom:40px;margin-left:auto;margin-right:auto;box-sizing:border-box;width:640px;background-color:#fff;border:1px solid #0067B8}._3kWyBRbW_dgnMiEyx06Fu4{float:right;z-index:1;margin:2px;padding:12px;border:none;cursor:pointer;font-family:Segoe UI, SegoeUI, Arial, sans-serif;font-style:normal;font-weight:normal;font-size:13px;line-height:13px;display:flex;align-items:center;text-align:center;color:#666;background-color:#fff}div[dir="rtl"] ._3kWyBRbW_dgnMiEyx06Fu4{margin:2px;padding:12px;float:left}.uCYvKvHXrhjNgflv1VqdD{position:static;margin-top:36px;margin-left:36px;margin-right:36px}._17pX1m9O_W--iZbDt3Ta5r{margin-top:0;margin-bottom:12px;font-family:Segoe UI, SegoeUI, Arial, sans-serif;font-style:normal;font-weight:600;font-size:20px;line-height:24px;text-transform:none}._1kBkHQ1V1wu3kl-YcLgUr6{height:446px;overflow:auto}._20_nXDf6uFs9Q6wxRXG-I-{margin-top:0;font-family:Segoe UI, SegoeUI, Arial, sans-serif;font-style:normal;font-weight:normal;font-size:15px;line-height:20px}._20_nXDf6uFs9Q6wxRXG-I- a{text-decoration:underline}dl._2a0NH_GDQEQe5Ynfo7suVH{margin-top:36px;margin-bottom:0;padding:0;list-style:none;text-transform:none}dt._3j_LCPv7fyXv3A8FIXVwZ4{margin-top:20px;float:none;font-family:Segoe UI, SegoeUI, Arial, sans-serif;font-style:normal;font-weight:600;font-size:18px;line-height:24px;list-style:none}.k-vxTGFbdq1aOZB2HHpjh{margin:0;padding:0;border:none}._2Bucyy75c_ogoU1g-liB5R{margin:0;padding:0;border-bottom:none;font-family:Segoe UI, SegoeUI, Arial, sans-serif;font-style:normal;font-weight:600;font-size:18px;line-height:24px;text-transform:none}._63gwfzV8dclrsl2cfd90r{display:inline-block;margin-top:0;margin-bottom:13px;font-family:Segoe UI, SegoeUI, Arial, sans-serif;font-style:normal;font-weight:normal;font-size:15px;line-height:20px}._1l8wM_4mRYGz3Iu7l3BZR7{display:block}._2UE03QS02aZGkslegN_F-i{display:inline-block;position:relative;left:5px;margin-bottom:13px;margin-right:34px;padding:3px}div[dir="rtl"] ._2UE03QS02aZGkslegN_F-i{margin:0 0 13px 34px;padding:3px;float:none}div[dir="rtl"] ._2UE03QS02aZGkslegN_F-i{left:auto;right:5px}._23tra1HsiiP6cT-Cka-ycB *::before,._2bvsb3ubApyZ0UGoQA9O9T *::before,._23tra1HsiiP6cT-Cka-ycB *::after,._2bvsb3ubApyZ0UGoQA9O9T *::after{box-sizing:inherit}._1HSFn0HzGo6w4ADApV8-c4{outline:2px solid rgba(0,0,0,0.8)}input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2{display:inline-block;position:relative;margin-top:0;margin-left:0;margin-right:0;height:0;width:0;border-radius:0;cursor:pointer;outline:none;box-sizing:border-box;-webkit-appearance:none;-moz-appearance:none;appearance:none}input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2+label::before{display:block;position:absolute;top:5px;left:3px;height:19px;width:19px;content:"";border-radius:50%;border:1px solid #000;background-color:#fff}div[dir="rtl"] input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2+label::before{left:auto;right:3px}input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2:not(:disabled)+label:hover::before{border:1px solid #0067B8}input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2:not(:disabled)+label:hover::after{display:block;position:absolute;top:10px;left:8px;height:9px;width:9px;content:"";border-radius:50%;background-color:rgba(0,0,0,0.8)}div[dir="rtl"] input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2:not(:disabled)+label:hover::after{left:auto;right:8px}input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2:not(:disabled)+label:focus::before{border:1px solid #0067B8}input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2:not(:disabled)+label:focus::after{display:block;position:absolute;top:10px;left:8px;height:9px;width:9px;content:"";border-radius:50%;background-color:#000}div[dir="rtl"] input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2:not(:disabled)+label:focus::after{left:auto;right:8px}input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2:checked+label::after{display:block;position:absolute;top:10px;left:8px;height:9px;width:9px;content:"";border-radius:50%;background-color:#000}div[dir="rtl"] input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2:checked+label::after{left:auto;right:8px}input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2:disabled+label{cursor:not-allowed}input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2:disabled+label::before{border:1px solid rgba(0,0,0,0.2);background-color:rgba(0,0,0,0.2)}._3RJzeL3l9Rl_lAQEm6VwdX{display:block;position:static;float:right;margin-top:0;margin-bottom:0;margin-left:19px;margin-right:0;padding-top:0;padding-bottom:0;padding-left:8px;padding-right:0;width:80%;width:calc(100% - 19px);font-family:Segoe UI, SegoeUI, Arial, sans-serif;font-style:normal;font-weight:normal;font-size:15px;line-height:20px;text-transform:none;cursor:pointer;box-sizing:border-box}div[dir="rtl"] ._3RJzeL3l9Rl_lAQEm6VwdX{margin:0 19px 0 0;padding:0 8px 0 0;float:left}.nohp3sIG12ZBhzcMnPala{margin-top:20px;margin-bottom:48px}._2uhaEsmeotZ3P-M0AXo2kF{padding:0;width:278px;height:36px;cursor:pointer;font-family:Segoe UI, SegoeUI, Arial, sans-serif;font-style:normal;font-weight:normal;font-size:15px;line-height:20px;text-align:center}._2uhaEsmeotZ3P-M0AXo2kF:focus{box-sizing:border-box}._2uhaEsmeotZ3P-M0AXo2kF:disabled{cursor:not-allowed}._3tOu1FJ59c_xz_PmI1lKV5{float:right;padding:0;width:278px;height:36px;cursor:pointer;font-family:Segoe UI, SegoeUI, Arial, sans-serif;font-style:normal;font-weight:normal;font-size:15px;line-height:20px;text-align:center}._3tOu1FJ59c_xz_PmI1lKV5:focus{box-sizing:border-box}._3tOu1FJ59c_xz_PmI1lKV5:disabled{cursor:not-allowed}div[dir="rtl"] ._3tOu1FJ59c_xz_PmI1lKV5{margin:0;padding:0;float:left}@media only screen and (max-width: 768px){._2j0fmugLb1FgYz6KPuB91w,._1Upc2NjY8AlDn177YoVj0y{padding-top:8px;padding-bottom:12px;padding-left:3.75%;padding-right:3.75%;margin:0;width:92.5%}._23tra1HsiiP6cT-Cka-ycB{display:block}._1XuCi2WhiqeWRUVp3pnFG3{margin-bottom:8px;margin-left:0;margin-right:0;width:100%}._2bvsb3ubApyZ0UGoQA9O9T{overflow:hidden}.AFsJE948muYyzCMktdzuk{top:1.8%;width:93.33%;height:96.4%;overflow:hidden}.uCYvKvHXrhjNgflv1VqdD{margin-top:24px;margin-left:24px;margin-right:24px;height:100%}._1kBkHQ1V1wu3kl-YcLgUr6{height:62%;height:calc(100% - 188px);min-height:50%}._2uhaEsmeotZ3P-M0AXo2kF{width:100%}._3tOu1FJ59c_xz_PmI1lKV5{margin-bottom:12px;margin-left:0;width:100%}div[dir="rtl"] ._3tOu1FJ59c_xz_PmI1lKV5{margin:0 0 12px 0;padding:0;float:none}}@media only screen and (max-width: 768px) and (orientation: landscape), only screen and (max-height: 260px), only screen and (max-width: 340px){.AFsJE948muYyzCMktdzuk{overflow:auto}}@media only screen and (max-height: 260px), only screen and (max-width: 340px){._1XuCi2WhiqeWRUVp3pnFG3{min-width:0}._3kWyBRbW_dgnMiEyx06Fu4{padding:3%}.uCYvKvHXrhjNgflv1VqdD{margin-top:3%;margin-left:3%;margin-right:3%}._17pX1m9O_W--iZbDt3Ta5r{margin-bottom:3%}._1kBkHQ1V1wu3kl-YcLgUr6{height:calc(79% - 64px)}.nohp3sIG12ZBhzcMnPala{margin-top:5%;margin-bottom:10%}._3tOu1FJ59c_xz_PmI1lKV5{margin-bottom:3%}div[dir="rtl"] ._3tOu1FJ59c_xz_PmI1lKV5{margin:0 0 3% 0;padding:0;float:none}}
</style><style type="text/css" id="ms-consent-banner-theme-styles">._23tra1HsiiP6cT-Cka-ycB {
            background-color: #24292f !important;
        }.w8hcgFksdo30C8w-bygqu {
            color: #ffffff !important;
        }.ydkKdaztSS0AeHWIeIHsQ a {
            color: #d8b9ff !important;
        }._2bvsb3ubApyZ0UGoQA9O9T {
            background-color: rgba(23, 23, 23, 0.8) !important;
        }.AFsJE948muYyzCMktdzuk {
            background-color: #24292f !important;
            border: 1px solid #d8b9ff !important;
        }._3kWyBRbW_dgnMiEyx06Fu4 {
            color: #d8b9ff !important;
            background-color: #24292f !important;
        }._1zNQOqxpBFSokeCLGi_hGr {
            border: 1px solid #ffffff !important;
            background-color: #ffffff !important;
            color: #1f2328 !important;
        }._1zNQOqxpBFSokeCLGi_hGr:enabled:hover {
            color: #1f2328 !important;
            background-color: #d8b9ff !important;
            box-shadow: none !important;
            border: 1px solid transparent !important;
        }._1zNQOqxpBFSokeCLGi_hGr:enabled:focus {
            background-color: #d8b9ff !important;
            box-shadow: none !important;
            border: 2px solid #ffffff !important;
        }._1zNQOqxpBFSokeCLGi_hGr:disabled {
            opacity: 0.5 !important;
            color: #1f2328 !important;
            background-color: #ffffff !important;
            border: 1px solid transparent !important;
        }.erL690_8JwUW-R4bJRcfl {
            border: 1px solid #eaeef2 !important;
            background-color: #32383f !important;
            color: #ffffff !important;
        }.erL690_8JwUW-R4bJRcfl:enabled:hover {
            color: #ffffff !important;
            background-color: #24292f !important;
            box-shadow: none !important;
            border: 1px solid #ffffff !important;
        }.erL690_8JwUW-R4bJRcfl:enabled:focus {
            background-color: #24292f !important;
            box-shadow: none !important;
            border: 2px solid #6e7781 !important;
        }.erL690_8JwUW-R4bJRcfl:disabled {
            opacity: 0.5 !important;
            color: #ffffff !important;
            background-color: #424a53 !important;
            border: 1px solid #6e7781 !important;
        }input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2 + label::before {
            border: 1px solid #d8b9ff !important;
            background-color: #24292f !important;
        }._1HSFn0HzGo6w4ADApV8-c4 {
            outline: 2px solid #ffffff !important;
        }input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2:checked + label::after {
            background-color: #d8b9ff !important;
        }input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2 + label:hover::before {
            border: 1px solid #ffffff !important;
        }input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2 + label:hover::after {
            background-color: #ffffff !important;
        }input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2 + label:focus::before {
            border: 1px solid #ffffff !important;
        }input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2 + label:focus::after {
            background-color: #d8b9ff !important;
        }input[type="radio"]._1dp8Vp5m3HwAqGx8qBmFV2:disabled + label::before {
            border: 1px solid rgba(227, 227, 227, 0.2) !important;
            background-color: rgba(227, 227, 227, 0.2) !important;
        }</style><link rel="stylesheet" type="text/css" href="https://github.githubassets.com/assets/lazy-react-partial-copilot-chat.84a51df592a2b82911e3.module.css" crossorigin="anonymous"></head>

  <body class="logged-in env-production page-responsive" style="overflow-wrap: break-word; --dialog-scrollgutter: 0px;">
    <div data-turbo-body="" class="logged-in env-production page-responsive" style="word-wrap: break-word;">
        <div id="__primerPortalRoot__" role="region" style="z-index: 1000; position: absolute; width: 100%;" data-turbo-permanent=""></div>
      



    <div class="position-relative header-wrapper js-header-wrapper ">
      <a href="#start-of-content" data-skip-target-assigned="false" class="p-3 color-bg-accent-emphasis color-fg-on-emphasis show-on-focus js-skip-to-content">Skip to content</a>

      <span data-view-component="true" class="progress-pjax-loader Progress position-fixed width-full">
    <span style="width: 0%;" data-view-component="true" class="Progress-item progress-pjax-loader-bar left-0 top-0 color-bg-accent-emphasis"></span>
</span>      
      
      <link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/primer-react.592b66644437c8ba4190.module.css">
<link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/keyboard-shortcuts-dialog.2de9c7d6456a311fce49.module.css">

<react-partial partial-name="keyboard-shortcuts-dialog" data-ssr="false" data-attempted-ssr="false" data-react-profiling="false" data-catalyst="" class="loaded">
  
  <script type="application/json" data-target="react-partial.embeddedData">{"props":{"docsUrl":"https://docs.github.com/get-started/accessibility/keyboard-shortcuts"}}</script>
  <div data-target="react-partial.reactRoot"><div class="d-none"></div><script type="application/json" id="__PRIMER_DATA_:r88:__">{"resolvedServerColorMode":"day"}</script></div>
</react-partial>





      

          

                  <header class="AppHeader" role="banner">
      <h2 class="sr-only">Navigation Menu</h2>


        

        <div class="AppHeader-globalBar pb-2 js-global-bar">
          <div class="AppHeader-globalBar-start responsive-context-region">
            <div class="">
                  <deferred-side-panel data-url="/_side-panels/global" data-catalyst="">
  <include-fragment data-target="deferred-side-panel.fragment" data-nonce="v2:d2fd2c9d-e7a8-674e-5347-4a4d0adcbdca" data-view-component="true">
  
          <button aria-label="Open global navigation menu" data-action="click:deferred-side-panel#loadPanel click:deferred-side-panel#panelOpened" data-show-dialog-id="dialog-7ab9e17a-ff14-4516-8c7a-a79fde807ec7" id="dialog-show-dialog-7ab9e17a-ff14-4516-8c7a-a79fde807ec7" type="button" data-view-component="true" class="Button Button--iconOnly Button--secondary Button--medium AppHeader-button p-0 color-fg-muted">  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-three-bars Button-visual">
    <path d="M1 2.75A.75.75 0 0 1 1.75 2h12.5a.75.75 0 0 1 0 1.5H1.75A.75.75 0 0 1 1 2.75Zm0 5A.75.75 0 0 1 1.75 7h12.5a.75.75 0 0 1 0 1.5H1.75A.75.75 0 0 1 1 7.75ZM1.75 12h12.5a.75.75 0 0 1 0 1.5H1.75a.75.75 0 0 1 0-1.5Z"></path>
</svg>
</button>

<dialog-helper>
  <dialog data-target="deferred-side-panel.panel" id="dialog-7ab9e17a-ff14-4516-8c7a-a79fde807ec7" aria-modal="true" aria-labelledby="dialog-7ab9e17a-ff14-4516-8c7a-a79fde807ec7-title" aria-describedby="dialog-7ab9e17a-ff14-4516-8c7a-a79fde807ec7-description" data-view-component="true" class="Overlay Overlay-whenNarrow Overlay--size-small-portrait Overlay--motion-scaleFade Overlay--placement-left SidePanel Overlay--disableScroll">
    <div styles="flex-direction: row;" data-view-component="true" class="Overlay-header">
  <div class="Overlay-headerContentWrap">
    <div class="Overlay-titleWrap">
      <h1 class="Overlay-title sr-only" id="dialog-7ab9e17a-ff14-4516-8c7a-a79fde807ec7-title">
        Global navigation
      </h1>
            <div data-view-component="true" class="d-flex">
      <div data-view-component="true" class="AppHeader-logo position-relative">
        <svg aria-hidden="true" height="24" viewBox="0 0 24 24" version="1.1" width="24" data-view-component="true" class="octicon octicon-mark-github">
    <path d="M12 1C5.923 1 1 5.923 1 12c0 4.867 3.149 8.979 7.521 10.436.55.096.756-.233.756-.522 0-.262-.013-1.128-.013-2.049-2.764.509-3.479-.674-3.699-1.292-.124-.317-.66-1.293-1.127-1.554-.385-.207-.936-.715-.014-.729.866-.014 1.485.797 1.691 1.128.99 1.663 2.571 1.196 3.204.907.096-.715.385-1.196.701-1.471-2.448-.275-5.005-1.224-5.005-5.432 0-1.196.426-2.186 1.128-2.956-.111-.275-.496-1.402.11-2.915 0 0 .921-.288 3.024 1.128a10.193 10.193 0 0 1 2.75-.371c.936 0 1.871.123 2.75.371 2.104-1.43 3.025-1.128 3.025-1.128.605 1.513.221 2.64.111 2.915.701.77 1.127 1.747 1.127 2.956 0 4.222-2.571 5.157-5.019 5.432.399.344.743 1.004.743 2.035 0 1.471-.014 2.654-.014 3.025 0 .289.206.632.756.522C19.851 20.979 23 16.854 23 12c0-6.077-4.922-11-11-11Z"></path>
</svg>
</div></div>
    </div>
    <div class="Overlay-actionWrap">
      <button data-close-dialog-id="dialog-7ab9e17a-ff14-4516-8c7a-a79fde807ec7" aria-label="Close" type="button" data-view-component="true" class="close-button Overlay-closeButton"><svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-x">
    <path d="M3.72 3.72a.75.75 0 0 1 1.06 0L8 6.94l3.22-3.22a.749.749 0 0 1 1.275.326.749.749 0 0 1-.215.734L9.06 8l3.22 3.22a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215L8 9.06l-3.22 3.22a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042L6.94 8 3.72 4.78a.75.75 0 0 1 0-1.06Z"></path>
</svg></button>
    </div>
  </div>
  
</div>
      <scrollable-region data-labelled-by="dialog-7ab9e17a-ff14-4516-8c7a-a79fde807ec7-title" data-catalyst="" style="overflow: auto;">
        <div data-view-component="true" class="Overlay-body d-flex flex-column px-2">    <div data-view-component="true" class="d-flex flex-column mb-3">
        <nav aria-label="Site navigation" data-view-component="true" class="ActionList">
  
  <nav-list data-catalyst="">
    <ul data-target="nav-list.topLevelList" data-view-component="true" class="ActionListWrap">
        
          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem">
    
    
    <a data-hotkey="g d" data-analytics-event="{&quot;category&quot;:&quot;Global navigation&quot;,&quot;action&quot;:&quot;HOME&quot;,&quot;label&quot;:null}" id="item-aa887a59-7ee4-4784-a25c-26a658475fef" href="/dashboard" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-home">
    <path d="M6.906.664a1.749 1.749 0 0 1 2.187 0l5.25 4.2c.415.332.657.835.657 1.367v7.019A1.75 1.75 0 0 1 13.25 15h-3.5a.75.75 0 0 1-.75-.75V9H7v5.25a.75.75 0 0 1-.75.75h-3.5A1.75 1.75 0 0 1 1 13.25V6.23c0-.531.242-1.034.657-1.366l5.25-4.2Zm1.25 1.171a.25.25 0 0 0-.312 0l-5.25 4.2a.25.25 0 0 0-.094.196v7.019c0 .138.112.25.25.25H5.5V8.25a.75.75 0 0 1 .75-.75h3.5a.75.75 0 0 1 .75.75v5.25h2.75a.25.25 0 0 0 .25-.25V6.23a.25.25 0 0 0-.094-.195Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Home
</span>      
</a>
  
</li>

        
          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem">
    
    
    <a data-hotkey="g i" data-analytics-event="{&quot;category&quot;:&quot;Global navigation&quot;,&quot;action&quot;:&quot;ISSUES&quot;,&quot;label&quot;:null}" id="item-3b1fafbb-17f5-415f-9ffb-fec3eed0191f" href="/issues" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-issue-opened">
    <path d="M8 9.5a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Z"></path><path d="M8 0a8 8 0 1 1 0 16A8 8 0 0 1 8 0ZM1.5 8a6.5 6.5 0 1 0 13 0 6.5 6.5 0 0 0-13 0Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Issues
</span>      
</a>
  
</li>

        
          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem">
    
    
    <a data-hotkey="g p" data-analytics-event="{&quot;category&quot;:&quot;Global navigation&quot;,&quot;action&quot;:&quot;PULL_REQUESTS&quot;,&quot;label&quot;:null}" id="item-929e5bab-5dcc-4be1-9b69-8eb19cc75b8f" href="/pulls" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-git-pull-request">
    <path d="M1.5 3.25a2.25 2.25 0 1 1 3 2.122v5.256a2.251 2.251 0 1 1-1.5 0V5.372A2.25 2.25 0 0 1 1.5 3.25Zm5.677-.177L9.573.677A.25.25 0 0 1 10 .854V2.5h1A2.5 2.5 0 0 1 13.5 5v5.628a2.251 2.251 0 1 1-1.5 0V5a1 1 0 0 0-1-1h-1v1.646a.25.25 0 0 1-.427.177L7.177 3.427a.25.25 0 0 1 0-.354ZM3.75 2.5a.75.75 0 1 0 0 1.5.75.75 0 0 0 0-1.5Zm0 9.5a.75.75 0 1 0 0 1.5.75.75 0 0 0 0-1.5Zm8.25.75a.75.75 0 1 0 1.5 0 .75.75 0 0 0-1.5 0Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Pull requests
</span>      
</a>
  
</li>

        
          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem">
    
    
    <a data-analytics-event="{&quot;category&quot;:&quot;Global navigation&quot;,&quot;action&quot;:&quot;PROJECTS&quot;,&quot;label&quot;:null}" id="item-c8ee5249-9aaa-46a6-8547-abf99b15e6c6" href="/projects" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-table">
    <path d="M0 1.75C0 .784.784 0 1.75 0h12.5C15.216 0 16 .784 16 1.75v12.5A1.75 1.75 0 0 1 14.25 16H1.75A1.75 1.75 0 0 1 0 14.25ZM6.5 6.5v8h7.75a.25.25 0 0 0 .25-.25V6.5Zm8-1.5V1.75a.25.25 0 0 0-.25-.25H6.5V5Zm-13 1.5v7.75c0 .138.112.25.25.25H5v-8ZM5 5V1.5H1.75a.25.25 0 0 0-.25.25V5Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Projects
</span>      
</a>
  
</li>

        
          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem">
    
    
    <a data-analytics-event="{&quot;category&quot;:&quot;Global navigation&quot;,&quot;action&quot;:&quot;DISCUSSIONS&quot;,&quot;label&quot;:null}" id="item-44a88d0a-5faf-4e1c-ab83-83f4917ef3a9" href="/discussions" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-comment-discussion">
    <path d="M1.75 1h8.5c.966 0 1.75.784 1.75 1.75v5.5A1.75 1.75 0 0 1 10.25 10H7.061l-2.574 2.573A1.458 1.458 0 0 1 2 11.543V10h-.25A1.75 1.75 0 0 1 0 8.25v-5.5C0 1.784.784 1 1.75 1ZM1.5 2.75v5.5c0 .138.112.25.25.25h1a.75.75 0 0 1 .75.75v2.19l2.72-2.72a.749.749 0 0 1 .53-.22h3.5a.25.25 0 0 0 .25-.25v-5.5a.25.25 0 0 0-.25-.25h-8.5a.25.25 0 0 0-.25.25Zm13 2a.25.25 0 0 0-.25-.25h-.5a.75.75 0 0 1 0-1.5h.5c.966 0 1.75.784 1.75 1.75v5.5A1.75 1.75 0 0 1 14.25 12H14v1.543a1.458 1.458 0 0 1-2.487 1.03L9.22 12.28a.749.749 0 0 1 .326-1.275.749.749 0 0 1 .734.215l2.22 2.22v-2.19a.75.75 0 0 1 .75-.75h1a.25.25 0 0 0 .25-.25Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Discussions
</span>      
</a>
  
</li>

        
          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem">
    
    
    <a data-analytics-event="{&quot;category&quot;:&quot;Global navigation&quot;,&quot;action&quot;:&quot;CODESPACES&quot;,&quot;label&quot;:null}" id="item-5497d97c-67fd-47bc-bef0-37a2c519d746" href="https://github.com/codespaces" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-codespaces">
    <path d="M0 11.25c0-.966.784-1.75 1.75-1.75h12.5c.966 0 1.75.784 1.75 1.75v3A1.75 1.75 0 0 1 14.25 16H1.75A1.75 1.75 0 0 1 0 14.25Zm2-9.5C2 .784 2.784 0 3.75 0h8.5C13.216 0 14 .784 14 1.75v5a1.75 1.75 0 0 1-1.75 1.75h-8.5A1.75 1.75 0 0 1 2 6.75Zm1.75-.25a.25.25 0 0 0-.25.25v5c0 .138.112.25.25.25h8.5a.25.25 0 0 0 .25-.25v-5a.25.25 0 0 0-.25-.25Zm-2 9.5a.25.25 0 0 0-.25.25v3c0 .138.112.25.25.25h12.5a.25.25 0 0 0 .25-.25v-3a.25.25 0 0 0-.25-.25Z"></path><path d="M7 12.75a.75.75 0 0 1 .75-.75h4.5a.75.75 0 0 1 0 1.5h-4.5a.75.75 0 0 1-.75-.75Zm-4 0a.75.75 0 0 1 .75-.75h.5a.75.75 0 0 1 0 1.5h-.5a.75.75 0 0 1-.75-.75Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Codespaces
</span>      
</a>
  
</li>

        
          <li role="presentation" aria-hidden="true" data-view-component="true" class="ActionList-sectionDivider hide-whenRegular"></li>
        
          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem">
    
    
    <a data-analytics-event="{&quot;category&quot;:&quot;Global navigation&quot;,&quot;action&quot;:&quot;COPILOT&quot;,&quot;label&quot;:null}" id="item-f8c713b8-2d26-4e00-84d1-87f143227d68" href="/copilot" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-copilot">
    <path d="M7.998 15.035c-4.562 0-7.873-2.914-7.998-3.749V9.338c.085-.628.677-1.686 1.588-2.065.013-.07.024-.143.036-.218.029-.183.06-.384.126-.612-.201-.508-.254-1.084-.254-1.656 0-.87.128-1.769.693-2.484.579-.733 1.494-1.124 2.724-1.261 1.206-.134 2.262.034 2.944.765.05.053.096.108.139.165.044-.057.094-.112.143-.165.682-.731 1.738-.899 2.944-.765 1.23.137 2.145.528 2.724 1.261.566.715.693 1.614.693 2.484 0 .572-.053 1.148-.254 1.656.066.228.098.429.126.612.012.076.024.148.037.218.924.385 1.522 1.471 1.591 2.095v1.872c0 .766-3.351 3.795-8.002 3.795Zm0-1.485c2.28 0 4.584-1.11 5.002-1.433V7.862l-.023-.116c-.49.21-1.075.291-1.727.291-1.146 0-2.059-.327-2.71-.991A3.222 3.222 0 0 1 8 6.303a3.24 3.24 0 0 1-.544.743c-.65.664-1.563.991-2.71.991-.652 0-1.236-.081-1.727-.291l-.023.116v4.255c.419.323 2.722 1.433 5.002 1.433ZM6.762 2.83c-.193-.206-.637-.413-1.682-.297-1.019.113-1.479.404-1.713.7-.247.312-.369.789-.369 1.554 0 .793.129 1.171.308 1.371.162.181.519.379 1.442.379.853 0 1.339-.235 1.638-.54.315-.322.527-.827.617-1.553.117-.935-.037-1.395-.241-1.614Zm4.155-.297c-1.044-.116-1.488.091-1.681.297-.204.219-.359.679-.242 1.614.091.726.303 1.231.618 1.553.299.305.784.54 1.638.54.922 0 1.28-.198 1.442-.379.179-.2.308-.578.308-1.371 0-.765-.123-1.242-.37-1.554-.233-.296-.693-.587-1.713-.7Z"></path><path d="M6.25 9.037a.75.75 0 0 1 .75.75v1.501a.75.75 0 0 1-1.5 0V9.787a.75.75 0 0 1 .75-.75Zm4.25.75v1.501a.75.75 0 0 1-1.5 0V9.787a.75.75 0 0 1 1.5 0Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Copilot
</span>      
</a>
  
</li>

        
          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem hide-whenRegular">
    
    
    <a id="item-7a78293b-d84a-41d5-a89e-fd0508afec69" href="/copilot/spaces" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-space">
    <path d="M0 13.25V2.75C0 1.784.784 1 1.75 1H5c.551 0 1.07.26 1.4.7l.9 1.2a.25.25 0 0 0 .2.1h6.75c.966 0 1.75.784 1.75 1.75v3.638a.75.75 0 0 1-1.5 0V4.75a.25.25 0 0 0-.25-.25H7.5a1.75 1.75 0 0 1-1.4-.7l-.9-1.2a.25.25 0 0 0-.2-.1H1.75a.25.25 0 0 0-.25.25v10.5c0 .138.112.25.25.25h5.663l.076.004a.75.75 0 0 1 0 1.492L7.413 15H1.75A1.75 1.75 0 0 1 0 13.25Z"></path><path d="M12.265 9.16a.248.248 0 0 1 .467 0l.237.649a3.726 3.726 0 0 0 2.219 2.218l.649.238a.249.249 0 0 1 0 .467l-.649.237a3.728 3.728 0 0 0-2.219 2.219l-.237.649a.249.249 0 0 1-.467 0l-.238-.649a3.726 3.726 0 0 0-2.218-2.219l-.649-.237a.248.248 0 0 1 0-.467l.649-.238a3.725 3.725 0 0 0 2.218-2.218l.238-.649Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Spaces
</span>      
</a>
  
</li>

        
          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem ActionListItem--hasSubItem hide-whenRegular">
    
    
    <button id="item-f05a8c05-f4b8-4bd4-82ef-cf99448c0ab6" type="button" aria-expanded="false" data-action="
            click:nav-list#handleItemWithSubItemClick
            keydown:nav-list#handleItemWithSubItemKeydown
          " data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-download">
    <path d="M2.75 14A1.75 1.75 0 0 1 1 12.25v-2.5a.75.75 0 0 1 1.5 0v2.5c0 .138.112.25.25.25h10.5a.25.25 0 0 0 .25-.25v-2.5a.75.75 0 0 1 1.5 0v2.5A1.75 1.75 0 0 1 13.25 14Z"></path><path d="M7.25 7.689V2a.75.75 0 0 1 1.5 0v5.689l1.97-1.969a.749.749 0 1 1 1.06 1.06l-3.25 3.25a.749.749 0 0 1-1.06 0L4.22 6.78a.749.749 0 1 1 1.06-1.06l1.97 1.969Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Download Copilot
</span>      
        <span class="ActionListItem-visual ActionListItem-action--trailing">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-chevron-down ActionListItem-collapseIcon">
    <path d="M12.78 5.22a.749.749 0 0 1 0 1.06l-4.25 4.25a.749.749 0 0 1-1.06 0L3.22 6.28a.749.749 0 1 1 1.06-1.06L8 8.939l3.72-3.719a.749.749 0 0 1 1.06 0Z"></path>
</svg>
        </span>
</button>
        <ul role="list" data-action="keydown:nav-list#handleItemWithSubItemKeydown" aria-labelledby="item-f05a8c05-f4b8-4bd4-82ef-cf99448c0ab6" data-view-component="true" class="ActionList ActionList--subGroup">
          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem--subItem ActionListItem">
    
    
    <a id="item-3ecab458-7821-497c-9015-f93485497395" href="https://marketplace.visualstudio.com/items?itemName=GitHub.copilot" data-view-component="true" class="ActionListContent">
      
        <span data-view-component="true" class="ActionListItem-label">
          Visual Studio Code
</span>      
</a>
  
</li>

          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem--subItem ActionListItem">
    
    
    <a id="item-09ea0001-9312-4b9c-acc4-470ffcec67f1" href="https://visualstudio.microsoft.com/github-copilot/" data-view-component="true" class="ActionListContent">
      
        <span data-view-component="true" class="ActionListItem-label">
          Visual Studio
</span>      
</a>
  
</li>

          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem--subItem ActionListItem">
    
    
    <a id="item-3e520c78-b3e7-43ac-a109-24a3bf7f7e9f" href="https://github.com/github/CopilotForXcode" data-view-component="true" class="ActionListContent">
      
        <span data-view-component="true" class="ActionListItem-label">
          Xcode
</span>      
</a>
  
</li>

          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem--subItem ActionListItem">
    
    
    <a id="item-8d19551c-1870-438e-ab13-2efcb8f15bd9" href="https://plugins.jetbrains.com/plugin/17718-github-copilot" data-view-component="true" class="ActionListContent">
      
        <span data-view-component="true" class="ActionListItem-label">
          JetBrains
</span>      
</a>
  
</li>

          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem--subItem ActionListItem">
    
    
    <a id="item-9395da12-345e-4089-b3fd-5c117854d388" href="https://github.com/github/copilot.vim" data-view-component="true" class="ActionListContent">
      
        <span data-view-component="true" class="ActionListItem-label">
          Neovim
</span>      
</a>
  
</li>

          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem--subItem ActionListItem">
    
    
    <a id="item-c834ee87-12ae-4986-99fc-ec3b540ef0d3" href="https://docs.github.com/en/copilot/how-tos/set-up/installing-github-copilot-in-the-cli" data-view-component="true" class="ActionListContent">
      
        <span data-view-component="true" class="ActionListItem-label">
          CLI
</span>      
</a>
  
</li>

</ul>
</li>

        
          <li role="presentation" aria-hidden="true" data-view-component="true" class="ActionList-sectionDivider"></li>
        
          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem">
    
    
    <a data-analytics-event="{&quot;category&quot;:&quot;Global navigation&quot;,&quot;action&quot;:&quot;EXPLORE&quot;,&quot;label&quot;:null}" id="item-32297300-a803-4175-b0f7-afcdbf158f7d" href="/explore" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-telescope">
    <path d="M14.184 1.143v-.001l1.422 2.464a1.75 1.75 0 0 1-.757 2.451L3.104 11.713a1.75 1.75 0 0 1-2.275-.702l-.447-.775a1.75 1.75 0 0 1 .53-2.32L11.682.573a1.748 1.748 0 0 1 2.502.57Zm-4.709 9.32h-.001l2.644 3.863a.75.75 0 1 1-1.238.848l-1.881-2.75v2.826a.75.75 0 0 1-1.5 0v-2.826l-1.881 2.75a.75.75 0 1 1-1.238-.848l2.049-2.992a.746.746 0 0 1 .293-.253l1.809-.87a.749.749 0 0 1 .944.252ZM9.436 3.92h-.001l-4.97 3.39.942 1.63 5.42-2.61Zm3.091-2.108h.001l-1.85 1.26 1.505 2.605 2.016-.97a.247.247 0 0 0 .13-.151.247.247 0 0 0-.022-.199l-1.422-2.464a.253.253 0 0 0-.161-.119.254.254 0 0 0-.197.038ZM1.756 9.157a.25.25 0 0 0-.075.33l.447.775a.25.25 0 0 0 .325.1l1.598-.769-.83-1.436-1.465 1Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Explore
</span>      
</a>
  
</li>

        
          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem">
    
    
    <a data-analytics-event="{&quot;category&quot;:&quot;Global navigation&quot;,&quot;action&quot;:&quot;MARKETPLACE&quot;,&quot;label&quot;:null}" id="item-123824f3-f4a1-4a98-859f-a4d8d1d5d1e9" href="/marketplace" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-gift">
    <path d="M2 2.75A2.75 2.75 0 0 1 4.75 0c.983 0 1.873.42 2.57 1.232.268.318.497.668.68 1.042.183-.375.411-.725.68-1.044C9.376.42 10.266 0 11.25 0a2.75 2.75 0 0 1 2.45 4h.55c.966 0 1.75.784 1.75 1.75v2c0 .698-.409 1.301-1 1.582v4.918A1.75 1.75 0 0 1 13.25 16H2.75A1.75 1.75 0 0 1 1 14.25V9.332C.409 9.05 0 8.448 0 7.75v-2C0 4.784.784 4 1.75 4h.55c-.192-.375-.3-.8-.3-1.25ZM7.25 9.5H2.5v4.75c0 .138.112.25.25.25h4.5Zm1.5 0v5h4.5a.25.25 0 0 0 .25-.25V9.5Zm0-4V8h5.5a.25.25 0 0 0 .25-.25v-2a.25.25 0 0 0-.25-.25Zm-7 0a.25.25 0 0 0-.25.25v2c0 .138.112.25.25.25h5.5V5.5h-5.5Zm3-4a1.25 1.25 0 0 0 0 2.5h2.309c-.233-.818-.542-1.401-.878-1.793-.43-.502-.915-.707-1.431-.707ZM8.941 4h2.309a1.25 1.25 0 0 0 0-2.5c-.516 0-1 .205-1.43.707-.337.392-.646.975-.879 1.793Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Marketplace
</span>      
</a>
  
</li>

        
          
<li data-item-id="" data-targets="nav-list.items" data-view-component="true" class="ActionListItem">
    
    
    <a data-analytics-event="{&quot;category&quot;:&quot;Global navigation&quot;,&quot;action&quot;:&quot;MCP_REGISTRY&quot;,&quot;label&quot;:null}" id="item-8f90eee9-3c87-4ea7-a584-ba802332155b" href="https://github.com/mcp" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-mcp">
    <path d="M5.52 1.12a3.578 3.578 0 0 1 6.078 2.98 3.578 3.578 0 0 1 2.982 6.08l-3.292 3.293a.252.252 0 0 0 0 .354l.843.843a.749.749 0 1 1-1.06 1.06l-.844-.843a1.75 1.75 0 0 1 0-2.474L13.52 9.12a2.08 2.08 0 0 0 0-2.94 2.08 2.08 0 0 0-2.94 0L7.731 9.03A.75.75 0 0 1 6.67 7.97l2.85-2.85a2.08 2.08 0 0 0 0-2.94 2.08 2.08 0 0 0-2.94 0l-4.799 4.8A.75.75 0 0 1 .72 5.92Z"></path><path d="M7.52 3.12a.749.749 0 1 1 1.06 1.06L5.731 7.03A2.079 2.079 0 0 0 8.67 9.97l2.85-2.85a.749.749 0 1 1 1.06 1.06l-2.849 2.85A3.578 3.578 0 0 1 4.67 5.97Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          MCP Registry
</span>      
</a>
  
</li>

</ul>  </nav-list>
</nav>

        <div data-view-component="true" class="my-3 d-flex flex-justify-center height-full">
          <span data-view-component="true">
  <svg style="box-sizing: content-box; color: var(--color-icon-primary);" width="16" height="16" viewBox="0 0 16 16" fill="none" aria-hidden="true" data-view-component="true" class="anim-rotate">
    <circle cx="8" cy="8" r="7" stroke="currentColor" stroke-opacity="0.25" stroke-width="2" vector-effect="non-scaling-stroke" fill="none"></circle>
    <path d="M15 8a7.002 7.002 0 00-7-7" stroke="currentColor" stroke-width="2" stroke-linecap="round" vector-effect="non-scaling-stroke"></path>
</svg>    <span class="sr-only">Loading</span>
</span>
</div>
</div>
      <div data-view-component="true" class="flex-1"></div>


      <div data-view-component="true" class="px-2">          <p class="color-fg-subtle text-small text-light">© 2025 GitHub, Inc.</p>

          <div data-view-component="true" class="d-flex flex-wrap text-small text-light">
              <a target="_blank" href="https://github.com/about" data-view-component="true" class="Link mr-2">About</a>
              <a target="_blank" href="https://github.blog" data-view-component="true" class="Link mr-2">Blog</a>
              <a target="_blank" href="https://docs.github.com/site-policy/github-terms/github-terms-of-service" data-view-component="true" class="Link mr-2">Terms</a>
              <a target="_blank" href="https://docs.github.com/site-policy/privacy-policies/github-privacy-statement" data-view-component="true" class="Link mr-2">Privacy</a>
              <a target="_blank" href="https://github.com/security" data-view-component="true" class="Link mr-2">Security</a>
              <a target="_blank" href="https://www.githubstatus.com/" data-view-component="true" class="Link mr-3">Status</a>

</div></div>
</div>
      </scrollable-region>
      
</dialog></dialog-helper>


  <div data-show-on-forbidden-error="" hidden="">
    <div class="Box">
  <div class="blankslate-container">
    <div data-view-component="true" class="blankslate blankslate-spacious color-bg-default rounded-2">
      

      <h3 data-view-component="true" class="blankslate-heading">        Uh oh!
</h3>
      <p data-view-component="true">        </p><p class="color-fg-muted my-2 mb-2 ws-normal">There was an error while loading. <a class="Link--inTextBlock" data-turbo="false" href="" aria-label="Please reload this page">Please reload this page</a>.</p>
<p></p>

</div>  </div>
</div>  </div>
</include-fragment></deferred-side-panel>
            </div>

            <a class="AppHeader-logo ml-1 " href="https://github.com/" data-hotkey="g d" aria-label="Homepage " data-turbo="false" data-analytics-event="{&quot;category&quot;:&quot;Header&quot;,&quot;action&quot;:&quot;go to dashboard&quot;,&quot;label&quot;:&quot;icon:logo&quot;}">
              <svg height="32" aria-hidden="true" viewBox="0 0 24 24" version="1.1" width="32" data-view-component="true" class="octicon octicon-mark-github v-align-middle">
    <path d="M12 1C5.923 1 1 5.923 1 12c0 4.867 3.149 8.979 7.521 10.436.55.096.756-.233.756-.522 0-.262-.013-1.128-.013-2.049-2.764.509-3.479-.674-3.699-1.292-.124-.317-.66-1.293-1.127-1.554-.385-.207-.936-.715-.014-.729.866-.014 1.485.797 1.691 1.128.99 1.663 2.571 1.196 3.204.907.096-.715.385-1.196.701-1.471-2.448-.275-5.005-1.224-5.005-5.432 0-1.196.426-2.186 1.128-2.956-.111-.275-.496-1.402.11-2.915 0 0 .921-.288 3.024 1.128a10.193 10.193 0 0 1 2.75-.371c.936 0 1.871.123 2.75.371 2.104-1.43 3.025-1.128 3.025-1.128.605 1.513.221 2.64.111 2.915.701.77 1.127 1.747 1.127 2.956 0 4.222-2.571 5.157-5.019 5.432.399.344.743 1.004.743 2.035 0 1.471-.014 2.654-.014 3.025 0 .289.206.632.756.522C19.851 20.979 23 16.854 23 12c0-6.077-4.922-11-11-11Z"></path>
</svg>
            </a>

              <context-region-controller class="AppHeader-context responsive-context-region" data-max-items="5" data-catalyst="">
  <div class="AppHeader-context-full">
    <nav role="navigation" aria-label="GitHub Breadcrumb">
      
<context-region data-target="context-region-controller.contextRegion" role="list" data-action="context-region-changed:context-region-controller#crumbsChanged" data-catalyst="">
    <context-region-crumb data-crumb-id="contextregion-usercrumb-riscv" data-targets="context-region.crumbs" data-label="riscv" data-href="/riscv" data-pre-rendered="" role="listitem" data-catalyst="">
      <a data-target="context-region-crumb.linkElement" data-analytics-event="{&quot;category&quot;:&quot;SiteHeaderComponent&quot;,&quot;action&quot;:&quot;context_region_crumb&quot;,&quot;label&quot;:&quot;riscv&quot;,&quot;screen_size&quot;:&quot;full&quot;}" data-hovercard-type="organization" data-hovercard-url="/orgs/riscv/hovercard" data-octo-click="hovercard-link-click" data-octo-dimensions="link_type:self" href="/riscv" id="contextregion-usercrumb-riscv-link" data-view-component="true" class="AppHeader-context-item" aria-keyshortcuts="Alt+ArrowUp">
        <span data-target="context-region-crumb.labelElement" class="AppHeader-context-item-label ">riscv</span>

</a><tool-tip data-target="context-region-crumb.tooltip" for="contextregion-usercrumb-riscv-link" popover="manual" class="sr-only" position="absolute" data-type="label" data-direction="s" hidden="" role="tooltip">
          riscv
        </tool-tip>
      <context-region-divider data-target="context-region-crumb.dividerElement" data-pre-rendered="" data-catalyst="">
  <span class="AppHeader-context-item-separator">
    <span class="sr-only">/</span>
    <svg width="16" height="16" viewBox="0 0 16 16" xmlns="http://www.w3.org/2000/svg" aria-hidden="true">
      <path d="M10.956 1.27994L6.06418 14.7201L5 14.7201L9.89181 1.27994L10.956 1.27994Z" fill="currentcolor"></path>
    </svg>
  </span>
</context-region-divider>

    
        
      </context-region-crumb>

      <li data-target="context-region-controller.overflowMenuContainer context-region.overflowMenuContainer" role="listitem" hidden="">
        <action-menu data-target="context-region-controller.overflowActionMenu" data-select-variant="none" data-view-component="true" data-catalyst="" data-ready="true">
  <focus-group direction="vertical" mnemonics="" retain="">
    <button id="action-menu-610410c4-eab9-46e5-bfbe-71811e905311-button" popovertarget="action-menu-610410c4-eab9-46e5-bfbe-71811e905311-overlay" aria-controls="action-menu-610410c4-eab9-46e5-bfbe-71811e905311-list" aria-haspopup="true" aria-labelledby="tooltip-f62e6db3-ee4b-45c2-8ff1-1e7103188b1d" type="button" data-view-component="true" class="Button Button--iconOnly Button--secondary Button--medium">  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-kebab-horizontal Button-visual">
    <path d="M8 9a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3ZM1.5 9a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Zm13 0a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Z"></path>
</svg>
</button><tool-tip id="tooltip-f62e6db3-ee4b-45c2-8ff1-1e7103188b1d" for="action-menu-610410c4-eab9-46e5-bfbe-71811e905311-button" popover="manual" data-direction="s" data-type="label" data-view-component="true" class="sr-only position-absolute" aria-hidden="true" role="tooltip">Show more breadcrumb items</tool-tip>


<anchored-position data-target="action-menu.overlay" id="action-menu-610410c4-eab9-46e5-bfbe-71811e905311-overlay" anchor="action-menu-610410c4-eab9-46e5-bfbe-71811e905311-button" align="start" side="outside-bottom" anchor-offset="normal" popover="auto" data-view-component="true" style="inset: 18272px auto auto 0px;">
  <div data-view-component="true" class="Overlay Overlay--size-auto">
    
      <div data-view-component="true" class="Overlay-body Overlay-body--paddingNone">          <action-list data-catalyst="">
  <div data-view-component="true">
    <ul aria-labelledby="action-menu-610410c4-eab9-46e5-bfbe-71811e905311-button" id="action-menu-610410c4-eab9-46e5-bfbe-71811e905311-list" role="menu" data-view-component="true" class="ActionListWrap--inset ActionListWrap">
        <li hidden="true" data-crumb-id="contextregion-usercrumb-riscv" data-targets="context-region.overflowCrumbs action-list.items" data-analytics-event="{&quot;category&quot;:&quot;SiteHeaderComponent&quot;,&quot;action&quot;:&quot;context_region_overflow_menu_crumb&quot;,&quot;label&quot;:&quot;global-navigation&quot;}" role="none" data-view-component="true" class="ActionListItem">
    
    
    <a tabindex="-1" id="item-435fa61a-fc15-46da-9586-608f4c189e67" href="/riscv" role="menuitem" data-view-component="true" class="ActionListContent">
      
        <span data-view-component="true" class="ActionListItem-label">
          riscv
</span>      
</a>
  
</li>
        <li hidden="true" data-crumb-id="contextregion-repositorycrumb-riscv-isa-manual" data-targets="context-region.overflowCrumbs action-list.items" data-analytics-event="{&quot;category&quot;:&quot;SiteHeaderComponent&quot;,&quot;action&quot;:&quot;context_region_overflow_menu_crumb&quot;,&quot;label&quot;:&quot;global-navigation&quot;}" role="none" data-view-component="true" class="ActionListItem">
    
    
    <a tabindex="-1" id="item-0a834ce5-7e8f-41e8-941b-d182c249ac81" href="/riscv/riscv-isa-manual" role="menuitem" data-view-component="true" class="ActionListContent">
      
        <span data-view-component="true" class="ActionListItem-label">
          riscv-isa-manual
</span>      
</a>
  
</li>
</ul>    
</div></action-list>


</div>
      
</div></anchored-position>  </focus-group>
</action-menu>
  <context-region-divider data-target="context-region-crumb.dividerElement" data-pre-rendered="" data-catalyst="">
  <span class="AppHeader-context-item-separator">
    <span class="sr-only">/</span>
    <svg width="16" height="16" viewBox="0 0 16 16" xmlns="http://www.w3.org/2000/svg" aria-hidden="true">
      <path d="M10.956 1.27994L6.06418 14.7201L5 14.7201L9.89181 1.27994L10.956 1.27994Z" fill="currentcolor"></path>
    </svg>
  </span>
</context-region-divider>


      </li>
    <context-region-crumb data-crumb-id="contextregion-repositorycrumb-riscv-isa-manual" data-targets="context-region.crumbs" data-label="riscv-isa-manual" data-href="/riscv/riscv-isa-manual" data-pre-rendered="" role="listitem" data-catalyst="">
      <a data-target="context-region-crumb.linkElement" data-analytics-event="{&quot;category&quot;:&quot;SiteHeaderComponent&quot;,&quot;action&quot;:&quot;context_region_crumb&quot;,&quot;label&quot;:&quot;riscv-isa-manual&quot;,&quot;screen_size&quot;:&quot;full&quot;}" href="/riscv/riscv-isa-manual" id="contextregion-repositorycrumb-riscv-isa-manual-link" data-view-component="true" class="AppHeader-context-item">
        <span data-target="context-region-crumb.labelElement" class="AppHeader-context-item-label ">riscv-isa-manual</span>

</a><tool-tip data-target="context-region-crumb.tooltip" for="contextregion-repositorycrumb-riscv-isa-manual-link" popover="manual" class="sr-only" position="absolute" data-type="label" data-direction="s" hidden="true" role="tooltip">
          riscv-isa-manual
        </tool-tip>
      <context-region-divider data-target="context-region-crumb.dividerElement" data-pre-rendered="" data-catalyst="">
  <span class="AppHeader-context-item-separator">
    <span class="sr-only">/</span>
    <svg width="16" height="16" viewBox="0 0 16 16" xmlns="http://www.w3.org/2000/svg" aria-hidden="true">
      <path d="M10.956 1.27994L6.06418 14.7201L5 14.7201L9.89181 1.27994L10.956 1.27994Z" fill="currentcolor"></path>
    </svg>
  </span>
</context-region-divider>

    
        
      </context-region-crumb>

</context-region>

    </nav>
  </div>
</context-region-controller>

          </div>
          <div class="AppHeader-globalBar-end">
              <div class="AppHeader-search">
                  


<qbsearch-input class="search-input" data-scope="repo:riscv/riscv-isa-manual" data-custom-scopes-path="/search/custom_scopes" data-delete-custom-scopes-csrf="Lxsp5o1SEBIWcM_fPB0iwGp0K5DsqcK_ouwXP9qLyKXQ7lgXyNAr55uF1Qk4w3zFgIgo6gB181gPH1vMQPcogg" data-max-custom-scopes="10" data-header-redesign-enabled="true" data-initial-value="" data-blackbird-suggestions-path="/search/suggestions" data-jump-to-suggestions-path="/_graphql/GetSuggestedNavigationDestinations" data-current-repository="riscv/riscv-isa-manual" data-current-org="riscv" data-current-owner="" data-logged-in="true" data-copilot-chat-enabled="false" data-nl-search-enabled="false" data-catalyst="">
  <div class="search-input-container search-with-dialog position-relative d-flex flex-row flex-items-center height-auto color-bg-transparent border-0 color-fg-subtle mx-0" data-action="click:qbsearch-input#searchInputContainerClicked">
      
            <button type="button" data-action="click:qbsearch-input#handleExpand" class="AppHeader-button AppHeader-search-whenNarrow" aria-label="Search or jump to…" aria-expanded="false" aria-haspopup="dialog">
            <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-search">
    <path d="M10.68 11.74a6 6 0 0 1-7.922-8.982 6 6 0 0 1 8.982 7.922l3.04 3.04a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215ZM11.5 7a4.499 4.499 0 1 0-8.997 0A4.499 4.499 0 0 0 11.5 7Z"></path>
</svg>
          </button>


<div class="AppHeader-search-whenRegular">
  <div class="AppHeader-search-wrap AppHeader-search-wrap--hasTrailing">
    <div class="AppHeader-search-control AppHeader-search-control-overflow">
      <label for="AppHeader-searchInput" aria-label="Search or jump to…" class="AppHeader-search-visual--leading">
        <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-search">
    <path d="M10.68 11.74a6 6 0 0 1-7.922-8.982 6 6 0 0 1 8.982 7.922l3.04 3.04a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215ZM11.5 7a4.499 4.499 0 1 0-8.997 0A4.499 4.499 0 0 0 11.5 7Z"></path>
</svg>
      </label>

                <button type="button" data-target="qbsearch-input.inputButton" data-action="click:qbsearch-input#handleExpand" class="AppHeader-searchButton form-control text-left color-fg-subtle no-wrap placeholder" data-hotkey="s,/" data-analytics-event="{&quot;location&quot;:&quot;navbar&quot;,&quot;action&quot;:&quot;searchbar&quot;,&quot;context&quot;:&quot;global&quot;,&quot;tag&quot;:&quot;input&quot;,&quot;label&quot;:&quot;searchbar_input_global_navbar&quot;}" aria-describedby="search-error-message-flash">
            <div class="overflow-hidden">
              <span id="qb-input-query" data-target="qbsearch-input.inputButtonText">
                  Type <kbd class="AppHeader-search-kbd">/</kbd> to search
              </span>
            </div>
          </button>

    </div>


  </div>
</div>

    <input type="hidden" name="type" class="js-site-search-type-field">

    
<div class="Overlay--hidden " data-modal-dialog-overlay="">
  <modal-dialog data-action="close:qbsearch-input#handleClose cancel:qbsearch-input#handleClose" data-target="qbsearch-input.searchSuggestionsDialog" role="dialog" id="search-suggestions-dialog" aria-modal="true" aria-labelledby="search-suggestions-dialog-header" data-view-component="true" class="Overlay Overlay--width-medium Overlay--height-auto">
      <h1 id="search-suggestions-dialog-header" class="sr-only">Search code, repositories, users, issues, pull requests...</h1>
    <div class="Overlay-body Overlay-body--paddingNone">
      
          <div data-view-component="true">        <div class="search-suggestions position-absolute width-full color-shadow-large border color-fg-default color-bg-default overflow-hidden d-flex flex-column query-builder-container" style="border-radius: 12px;" data-target="qbsearch-input.queryBuilderContainer" hidden="">
          <!-- '"` --><!-- </textarea></xmp> --><form id="query-builder-test-form" action="" accept-charset="UTF-8" method="get">
  <query-builder data-target="qbsearch-input.queryBuilder" id="query-builder-query-builder-test" data-filter-key=":" data-view-component="true" class="QueryBuilder search-query-builder" data-min-width="300" data-catalyst="">
    <div class="FormControl FormControl--fullWidth">
      <label id="query-builder-test-label" for="query-builder-test" class="FormControl-label sr-only">
        Search
      </label>
      <div class="QueryBuilder-StyledInput width-fit " data-target="query-builder.styledInput">
          <span id="query-builder-test-leadingvisual-wrap" class="FormControl-input-leadingVisualWrap QueryBuilder-leadingVisualWrap">
            <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-search FormControl-input-leadingVisual">
    <path d="M10.68 11.74a6 6 0 0 1-7.922-8.982 6 6 0 0 1 8.982 7.922l3.04 3.04a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215ZM11.5 7a4.499 4.499 0 1 0-8.997 0A4.499 4.499 0 0 0 11.5 7Z"></path>
</svg>
          </span>
        <div data-target="query-builder.styledInputContainer" class="QueryBuilder-StyledInputContainer">
          <div aria-hidden="true" class="QueryBuilder-StyledInputContent" data-target="query-builder.styledInputContent"></div>
          <div class="QueryBuilder-InputWrapper">
            <div aria-hidden="true" class="QueryBuilder-Sizer" data-target="query-builder.sizer"><span></span></div>
            <input id="query-builder-test" name="query-builder-test" value="" autocomplete="off" type="text" role="combobox" spellcheck="false" aria-expanded="false" aria-describedby="validation-d3916484-b4ab-4960-a2fd-5eccbd6d453a" data-target="query-builder.input" data-action="
          input:query-builder#inputChange
          blur:query-builder#inputBlur
          keydown:query-builder#inputKeydown
          focus:query-builder#inputFocus
        " data-view-component="true" class="FormControl-input QueryBuilder-Input FormControl-medium" aria-controls="query-builder-test-results" aria-autocomplete="list" aria-haspopup="listbox" style="width: 300px;">
          </div>
        </div>
          <span class="sr-only" id="query-builder-test-clear">Clear</span>
          <button role="button" id="query-builder-test-clear-button" aria-labelledby="query-builder-test-clear query-builder-test-label" data-target="query-builder.clearButton" data-action="
                click:query-builder#clear
                focus:query-builder#clearButtonFocus
                blur:query-builder#clearButtonBlur
              " variant="small" hidden="" type="button" data-view-component="true" class="Button Button--iconOnly Button--invisible Button--medium mr-1 px-2 py-0 d-flex flex-items-center rounded-1 color-fg-muted">  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-x-circle-fill Button-visual">
    <path d="M2.343 13.657A8 8 0 1 1 13.658 2.343 8 8 0 0 1 2.343 13.657ZM6.03 4.97a.751.751 0 0 0-1.042.018.751.751 0 0 0-.018 1.042L6.94 8 4.97 9.97a.749.749 0 0 0 .326 1.275.749.749 0 0 0 .734-.215L8 9.06l1.97 1.97a.749.749 0 0 0 1.275-.326.749.749 0 0 0-.215-.734L9.06 8l1.97-1.97a.749.749 0 0 0-.326-1.275.749.749 0 0 0-.734.215L8 6.94Z"></path>
</svg>
</button>

      </div>
      <template id="search-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-search">
    <path d="M10.68 11.74a6 6 0 0 1-7.922-8.982 6 6 0 0 1 8.982 7.922l3.04 3.04a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215ZM11.5 7a4.499 4.499 0 1 0-8.997 0A4.499 4.499 0 0 0 11.5 7Z"></path>
</svg>
</template>

<template id="code-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-code">
    <path d="m11.28 3.22 4.25 4.25a.75.75 0 0 1 0 1.06l-4.25 4.25a.749.749 0 0 1-1.275-.326.749.749 0 0 1 .215-.734L13.94 8l-3.72-3.72a.749.749 0 0 1 .326-1.275.749.749 0 0 1 .734.215Zm-6.56 0a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042L2.06 8l3.72 3.72a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215L.47 8.53a.75.75 0 0 1 0-1.06Z"></path>
</svg>
</template>

<template id="file-code-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-file-code">
    <path d="M4 1.75C4 .784 4.784 0 5.75 0h5.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v8.586A1.75 1.75 0 0 1 14.25 15h-9a.75.75 0 0 1 0-1.5h9a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 10 4.25V1.5H5.75a.25.25 0 0 0-.25.25v2.5a.75.75 0 0 1-1.5 0Zm1.72 4.97a.75.75 0 0 1 1.06 0l2 2a.75.75 0 0 1 0 1.06l-2 2a.749.749 0 0 1-1.275-.326.749.749 0 0 1 .215-.734l1.47-1.47-1.47-1.47a.75.75 0 0 1 0-1.06ZM3.28 7.78 1.81 9.25l1.47 1.47a.751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018l-2-2a.75.75 0 0 1 0-1.06l2-2a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042Zm8.22-6.218V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path>
</svg>
</template>

<template id="history-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-history">
    <path d="m.427 1.927 1.215 1.215a8.002 8.002 0 1 1-1.6 5.685.75.75 0 1 1 1.493-.154 6.5 6.5 0 1 0 1.18-4.458l1.358 1.358A.25.25 0 0 1 3.896 6H.25A.25.25 0 0 1 0 5.75V2.104a.25.25 0 0 1 .427-.177ZM7.75 4a.75.75 0 0 1 .75.75v2.992l2.028.812a.75.75 0 0 1-.557 1.392l-2.5-1A.751.751 0 0 1 7 8.25v-3.5A.75.75 0 0 1 7.75 4Z"></path>
</svg>
</template>

<template id="repo-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-repo">
    <path d="M2 2.5A2.5 2.5 0 0 1 4.5 0h8.75a.75.75 0 0 1 .75.75v12.5a.75.75 0 0 1-.75.75h-2.5a.75.75 0 0 1 0-1.5h1.75v-2h-8a1 1 0 0 0-.714 1.7.75.75 0 1 1-1.072 1.05A2.495 2.495 0 0 1 2 11.5Zm10.5-1h-8a1 1 0 0 0-1 1v6.708A2.486 2.486 0 0 1 4.5 9h8ZM5 12.25a.25.25 0 0 1 .25-.25h3.5a.25.25 0 0 1 .25.25v3.25a.25.25 0 0 1-.4.2l-1.45-1.087a.249.249 0 0 0-.3 0L5.4 15.7a.25.25 0 0 1-.4-.2Z"></path>
</svg>
</template>

<template id="bookmark-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-bookmark">
    <path d="M3 2.75C3 1.784 3.784 1 4.75 1h6.5c.966 0 1.75.784 1.75 1.75v11.5a.75.75 0 0 1-1.227.579L8 11.722l-3.773 3.107A.751.751 0 0 1 3 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v9.91l3.023-2.489a.75.75 0 0 1 .954 0l3.023 2.49V2.75a.25.25 0 0 0-.25-.25Z"></path>
</svg>
</template>

<template id="plus-circle-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-plus-circle">
    <path d="M8 0a8 8 0 1 1 0 16A8 8 0 0 1 8 0ZM1.5 8a6.5 6.5 0 1 0 13 0 6.5 6.5 0 0 0-13 0Zm7.25-3.25v2.5h2.5a.75.75 0 0 1 0 1.5h-2.5v2.5a.75.75 0 0 1-1.5 0v-2.5h-2.5a.75.75 0 0 1 0-1.5h2.5v-2.5a.75.75 0 0 1 1.5 0Z"></path>
</svg>
</template>

<template id="circle-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-dot-fill">
    <path d="M8 4a4 4 0 1 1 0 8 4 4 0 0 1 0-8Z"></path>
</svg>
</template>

<template id="trash-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-trash">
    <path d="M11 1.75V3h2.25a.75.75 0 0 1 0 1.5H2.75a.75.75 0 0 1 0-1.5H5V1.75C5 .784 5.784 0 6.75 0h2.5C10.216 0 11 .784 11 1.75ZM4.496 6.675l.66 6.6a.25.25 0 0 0 .249.225h5.19a.25.25 0 0 0 .249-.225l.66-6.6a.75.75 0 0 1 1.492.149l-.66 6.6A1.748 1.748 0 0 1 10.595 15h-5.19a1.75 1.75 0 0 1-1.741-1.575l-.66-6.6a.75.75 0 1 1 1.492-.15ZM6.5 1.75V3h3V1.75a.25.25 0 0 0-.25-.25h-2.5a.25.25 0 0 0-.25.25Z"></path>
</svg>
</template>

<template id="team-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-people">
    <path d="M2 5.5a3.5 3.5 0 1 1 5.898 2.549 5.508 5.508 0 0 1 3.034 4.084.75.75 0 1 1-1.482.235 4 4 0 0 0-7.9 0 .75.75 0 0 1-1.482-.236A5.507 5.507 0 0 1 3.102 8.05 3.493 3.493 0 0 1 2 5.5ZM11 4a3.001 3.001 0 0 1 2.22 5.018 5.01 5.01 0 0 1 2.56 3.012.749.749 0 0 1-.885.954.752.752 0 0 1-.549-.514 3.507 3.507 0 0 0-2.522-2.372.75.75 0 0 1-.574-.73v-.352a.75.75 0 0 1 .416-.672A1.5 1.5 0 0 0 11 5.5.75.75 0 0 1 11 4Zm-5.5-.5a2 2 0 1 0-.001 3.999A2 2 0 0 0 5.5 3.5Z"></path>
</svg>
</template>

<template id="project-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-project">
    <path d="M1.75 0h12.5C15.216 0 16 .784 16 1.75v12.5A1.75 1.75 0 0 1 14.25 16H1.75A1.75 1.75 0 0 1 0 14.25V1.75C0 .784.784 0 1.75 0ZM1.5 1.75v12.5c0 .138.112.25.25.25h12.5a.25.25 0 0 0 .25-.25V1.75a.25.25 0 0 0-.25-.25H1.75a.25.25 0 0 0-.25.25ZM11.75 3a.75.75 0 0 1 .75.75v7.5a.75.75 0 0 1-1.5 0v-7.5a.75.75 0 0 1 .75-.75Zm-8.25.75a.75.75 0 0 1 1.5 0v5.5a.75.75 0 0 1-1.5 0ZM8 3a.75.75 0 0 1 .75.75v3.5a.75.75 0 0 1-1.5 0v-3.5A.75.75 0 0 1 8 3Z"></path>
</svg>
</template>

<template id="pencil-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-pencil">
    <path d="M11.013 1.427a1.75 1.75 0 0 1 2.474 0l1.086 1.086a1.75 1.75 0 0 1 0 2.474l-8.61 8.61c-.21.21-.47.364-.756.445l-3.251.93a.75.75 0 0 1-.927-.928l.929-3.25c.081-.286.235-.547.445-.758l8.61-8.61Zm.176 4.823L9.75 4.81l-6.286 6.287a.253.253 0 0 0-.064.108l-.558 1.953 1.953-.558a.253.253 0 0 0 .108-.064Zm1.238-3.763a.25.25 0 0 0-.354 0L10.811 3.75l1.439 1.44 1.263-1.263a.25.25 0 0 0 0-.354Z"></path>
</svg>
</template>

<template id="copilot-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-copilot">
    <path d="M7.998 15.035c-4.562 0-7.873-2.914-7.998-3.749V9.338c.085-.628.677-1.686 1.588-2.065.013-.07.024-.143.036-.218.029-.183.06-.384.126-.612-.201-.508-.254-1.084-.254-1.656 0-.87.128-1.769.693-2.484.579-.733 1.494-1.124 2.724-1.261 1.206-.134 2.262.034 2.944.765.05.053.096.108.139.165.044-.057.094-.112.143-.165.682-.731 1.738-.899 2.944-.765 1.23.137 2.145.528 2.724 1.261.566.715.693 1.614.693 2.484 0 .572-.053 1.148-.254 1.656.066.228.098.429.126.612.012.076.024.148.037.218.924.385 1.522 1.471 1.591 2.095v1.872c0 .766-3.351 3.795-8.002 3.795Zm0-1.485c2.28 0 4.584-1.11 5.002-1.433V7.862l-.023-.116c-.49.21-1.075.291-1.727.291-1.146 0-2.059-.327-2.71-.991A3.222 3.222 0 0 1 8 6.303a3.24 3.24 0 0 1-.544.743c-.65.664-1.563.991-2.71.991-.652 0-1.236-.081-1.727-.291l-.023.116v4.255c.419.323 2.722 1.433 5.002 1.433ZM6.762 2.83c-.193-.206-.637-.413-1.682-.297-1.019.113-1.479.404-1.713.7-.247.312-.369.789-.369 1.554 0 .793.129 1.171.308 1.371.162.181.519.379 1.442.379.853 0 1.339-.235 1.638-.54.315-.322.527-.827.617-1.553.117-.935-.037-1.395-.241-1.614Zm4.155-.297c-1.044-.116-1.488.091-1.681.297-.204.219-.359.679-.242 1.614.091.726.303 1.231.618 1.553.299.305.784.54 1.638.54.922 0 1.28-.198 1.442-.379.179-.2.308-.578.308-1.371 0-.765-.123-1.242-.37-1.554-.233-.296-.693-.587-1.713-.7Z"></path><path d="M6.25 9.037a.75.75 0 0 1 .75.75v1.501a.75.75 0 0 1-1.5 0V9.787a.75.75 0 0 1 .75-.75Zm4.25.75v1.501a.75.75 0 0 1-1.5 0V9.787a.75.75 0 0 1 1.5 0Z"></path>
</svg>
</template>

<template id="copilot-error-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-copilot-error">
    <path d="M16 11.24c0 .112-.072.274-.21.467L13 9.688V7.862l-.023-.116c-.49.21-1.075.291-1.727.291-.198 0-.388-.009-.571-.029L6.833 5.226a4.01 4.01 0 0 0 .17-.782c.117-.935-.037-1.395-.241-1.614-.193-.206-.637-.413-1.682-.297-.683.076-1.115.231-1.395.415l-1.257-.91c.579-.564 1.413-.877 2.485-.996 1.206-.134 2.262.034 2.944.765.05.053.096.108.139.165.044-.057.094-.112.143-.165.682-.731 1.738-.899 2.944-.765 1.23.137 2.145.528 2.724 1.261.566.715.693 1.614.693 2.484 0 .572-.053 1.148-.254 1.656.066.228.098.429.126.612.012.076.024.148.037.218.924.385 1.522 1.471 1.591 2.095Zm-5.083-8.707c-1.044-.116-1.488.091-1.681.297-.204.219-.359.679-.242 1.614.091.726.303 1.231.618 1.553.299.305.784.54 1.638.54.922 0 1.28-.198 1.442-.379.179-.2.308-.578.308-1.371 0-.765-.123-1.242-.37-1.554-.233-.296-.693-.587-1.713-.7Zm2.511 11.074c-1.393.776-3.272 1.428-5.43 1.428-4.562 0-7.873-2.914-7.998-3.749V9.338c.085-.628.677-1.686 1.588-2.065.013-.07.024-.143.036-.218.029-.183.06-.384.126-.612-.18-.455-.241-.963-.252-1.475L.31 4.107A.747.747 0 0 1 0 3.509V3.49a.748.748 0 0 1 .625-.73c.156-.026.306.047.435.139l14.667 10.578a.592.592 0 0 1 .227.264.752.752 0 0 1 .046.249v.022a.75.75 0 0 1-1.19.596Zm-1.367-.991L5.635 7.964a5.128 5.128 0 0 1-.889.073c-.652 0-1.236-.081-1.727-.291l-.023.116v4.255c.419.323 2.722 1.433 5.002 1.433 1.539 0 3.089-.505 4.063-.934Z"></path>
</svg>
</template>

<template id="workflow-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-workflow">
    <path d="M0 1.75C0 .784.784 0 1.75 0h3.5C6.216 0 7 .784 7 1.75v3.5A1.75 1.75 0 0 1 5.25 7H4v4a1 1 0 0 0 1 1h4v-1.25C9 9.784 9.784 9 10.75 9h3.5c.966 0 1.75.784 1.75 1.75v3.5A1.75 1.75 0 0 1 14.25 16h-3.5A1.75 1.75 0 0 1 9 14.25v-.75H5A2.5 2.5 0 0 1 2.5 11V7h-.75A1.75 1.75 0 0 1 0 5.25Zm1.75-.25a.25.25 0 0 0-.25.25v3.5c0 .138.112.25.25.25h3.5a.25.25 0 0 0 .25-.25v-3.5a.25.25 0 0 0-.25-.25Zm9 9a.25.25 0 0 0-.25.25v3.5c0 .138.112.25.25.25h3.5a.25.25 0 0 0 .25-.25v-3.5a.25.25 0 0 0-.25-.25Z"></path>
</svg>
</template>

<template id="book-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-book">
    <path d="M0 1.75A.75.75 0 0 1 .75 1h4.253c1.227 0 2.317.59 3 1.501A3.743 3.743 0 0 1 11.006 1h4.245a.75.75 0 0 1 .75.75v10.5a.75.75 0 0 1-.75.75h-4.507a2.25 2.25 0 0 0-1.591.659l-.622.621a.75.75 0 0 1-1.06 0l-.622-.621A2.25 2.25 0 0 0 5.258 13H.75a.75.75 0 0 1-.75-.75Zm7.251 10.324.004-5.073-.002-2.253A2.25 2.25 0 0 0 5.003 2.5H1.5v9h3.757a3.75 3.75 0 0 1 1.994.574ZM8.755 4.75l-.004 7.322a3.752 3.752 0 0 1 1.992-.572H14.5v-9h-3.495a2.25 2.25 0 0 0-2.25 2.25Z"></path>
</svg>
</template>

<template id="code-review-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-code-review">
    <path d="M1.75 1h12.5c.966 0 1.75.784 1.75 1.75v8.5A1.75 1.75 0 0 1 14.25 13H8.061l-2.574 2.573A1.458 1.458 0 0 1 3 14.543V13H1.75A1.75 1.75 0 0 1 0 11.25v-8.5C0 1.784.784 1 1.75 1ZM1.5 2.75v8.5c0 .138.112.25.25.25h2a.75.75 0 0 1 .75.75v2.19l2.72-2.72a.749.749 0 0 1 .53-.22h6.5a.25.25 0 0 0 .25-.25v-8.5a.25.25 0 0 0-.25-.25H1.75a.25.25 0 0 0-.25.25Zm5.28 1.72a.75.75 0 0 1 0 1.06L5.31 7l1.47 1.47a.751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018l-2-2a.75.75 0 0 1 0-1.06l2-2a.75.75 0 0 1 1.06 0Zm2.44 0a.75.75 0 0 1 1.06 0l2 2a.75.75 0 0 1 0 1.06l-2 2a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042L10.69 7 9.22 5.53a.75.75 0 0 1 0-1.06Z"></path>
</svg>
</template>

<template id="codespaces-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-codespaces">
    <path d="M0 11.25c0-.966.784-1.75 1.75-1.75h12.5c.966 0 1.75.784 1.75 1.75v3A1.75 1.75 0 0 1 14.25 16H1.75A1.75 1.75 0 0 1 0 14.25Zm2-9.5C2 .784 2.784 0 3.75 0h8.5C13.216 0 14 .784 14 1.75v5a1.75 1.75 0 0 1-1.75 1.75h-8.5A1.75 1.75 0 0 1 2 6.75Zm1.75-.25a.25.25 0 0 0-.25.25v5c0 .138.112.25.25.25h8.5a.25.25 0 0 0 .25-.25v-5a.25.25 0 0 0-.25-.25Zm-2 9.5a.25.25 0 0 0-.25.25v3c0 .138.112.25.25.25h12.5a.25.25 0 0 0 .25-.25v-3a.25.25 0 0 0-.25-.25Z"></path><path d="M7 12.75a.75.75 0 0 1 .75-.75h4.5a.75.75 0 0 1 0 1.5h-4.5a.75.75 0 0 1-.75-.75Zm-4 0a.75.75 0 0 1 .75-.75h.5a.75.75 0 0 1 0 1.5h-.5a.75.75 0 0 1-.75-.75Z"></path>
</svg>
</template>

<template id="comment-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-comment">
    <path d="M1 2.75C1 1.784 1.784 1 2.75 1h10.5c.966 0 1.75.784 1.75 1.75v7.5A1.75 1.75 0 0 1 13.25 12H9.06l-2.573 2.573A1.458 1.458 0 0 1 4 13.543V12H2.75A1.75 1.75 0 0 1 1 10.25Zm1.75-.25a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h2a.75.75 0 0 1 .75.75v2.19l2.72-2.72a.749.749 0 0 1 .53-.22h4.5a.25.25 0 0 0 .25-.25v-7.5a.25.25 0 0 0-.25-.25Z"></path>
</svg>
</template>

<template id="comment-discussion-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-comment-discussion">
    <path d="M1.75 1h8.5c.966 0 1.75.784 1.75 1.75v5.5A1.75 1.75 0 0 1 10.25 10H7.061l-2.574 2.573A1.458 1.458 0 0 1 2 11.543V10h-.25A1.75 1.75 0 0 1 0 8.25v-5.5C0 1.784.784 1 1.75 1ZM1.5 2.75v5.5c0 .138.112.25.25.25h1a.75.75 0 0 1 .75.75v2.19l2.72-2.72a.749.749 0 0 1 .53-.22h3.5a.25.25 0 0 0 .25-.25v-5.5a.25.25 0 0 0-.25-.25h-8.5a.25.25 0 0 0-.25.25Zm13 2a.25.25 0 0 0-.25-.25h-.5a.75.75 0 0 1 0-1.5h.5c.966 0 1.75.784 1.75 1.75v5.5A1.75 1.75 0 0 1 14.25 12H14v1.543a1.458 1.458 0 0 1-2.487 1.03L9.22 12.28a.749.749 0 0 1 .326-1.275.749.749 0 0 1 .734.215l2.22 2.22v-2.19a.75.75 0 0 1 .75-.75h1a.25.25 0 0 0 .25-.25Z"></path>
</svg>
</template>

<template id="organization-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-organization">
    <path d="M1.75 16A1.75 1.75 0 0 1 0 14.25V1.75C0 .784.784 0 1.75 0h8.5C11.216 0 12 .784 12 1.75v12.5c0 .085-.006.168-.018.25h2.268a.25.25 0 0 0 .25-.25V8.285a.25.25 0 0 0-.111-.208l-1.055-.703a.749.749 0 1 1 .832-1.248l1.055.703c.487.325.779.871.779 1.456v5.965A1.75 1.75 0 0 1 14.25 16h-3.5a.766.766 0 0 1-.197-.026c-.099.017-.2.026-.303.026h-3a.75.75 0 0 1-.75-.75V14h-1v1.25a.75.75 0 0 1-.75.75Zm-.25-1.75c0 .138.112.25.25.25H4v-1.25a.75.75 0 0 1 .75-.75h2.5a.75.75 0 0 1 .75.75v1.25h2.25a.25.25 0 0 0 .25-.25V1.75a.25.25 0 0 0-.25-.25h-8.5a.25.25 0 0 0-.25.25ZM3.75 6h.5a.75.75 0 0 1 0 1.5h-.5a.75.75 0 0 1 0-1.5ZM3 3.75A.75.75 0 0 1 3.75 3h.5a.75.75 0 0 1 0 1.5h-.5A.75.75 0 0 1 3 3.75Zm4 3A.75.75 0 0 1 7.75 6h.5a.75.75 0 0 1 0 1.5h-.5A.75.75 0 0 1 7 6.75ZM7.75 3h.5a.75.75 0 0 1 0 1.5h-.5a.75.75 0 0 1 0-1.5ZM3 9.75A.75.75 0 0 1 3.75 9h.5a.75.75 0 0 1 0 1.5h-.5A.75.75 0 0 1 3 9.75ZM7.75 9h.5a.75.75 0 0 1 0 1.5h-.5a.75.75 0 0 1 0-1.5Z"></path>
</svg>
</template>

<template id="rocket-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-rocket">
    <path d="M14.064 0h.186C15.216 0 16 .784 16 1.75v.186a8.752 8.752 0 0 1-2.564 6.186l-.458.459c-.314.314-.641.616-.979.904v3.207c0 .608-.315 1.172-.833 1.49l-2.774 1.707a.749.749 0 0 1-1.11-.418l-.954-3.102a1.214 1.214 0 0 1-.145-.125L3.754 9.816a1.218 1.218 0 0 1-.124-.145L.528 8.717a.749.749 0 0 1-.418-1.11l1.71-2.774A1.748 1.748 0 0 1 3.31 4h3.204c.288-.338.59-.665.904-.979l.459-.458A8.749 8.749 0 0 1 14.064 0ZM8.938 3.623h-.002l-.458.458c-.76.76-1.437 1.598-2.02 2.5l-1.5 2.317 2.143 2.143 2.317-1.5c.902-.583 1.74-1.26 2.499-2.02l.459-.458a7.25 7.25 0 0 0 2.123-5.127V1.75a.25.25 0 0 0-.25-.25h-.186a7.249 7.249 0 0 0-5.125 2.123ZM3.56 14.56c-.732.732-2.334 1.045-3.005 1.148a.234.234 0 0 1-.201-.064.234.234 0 0 1-.064-.201c.103-.671.416-2.273 1.15-3.003a1.502 1.502 0 1 1 2.12 2.12Zm6.94-3.935c-.088.06-.177.118-.266.175l-2.35 1.521.548 1.783 1.949-1.2a.25.25 0 0 0 .119-.213ZM3.678 8.116 5.2 5.766c.058-.09.117-.178.176-.266H3.309a.25.25 0 0 0-.213.119l-1.2 1.95ZM12 5a1 1 0 1 1-2 0 1 1 0 0 1 2 0Z"></path>
</svg>
</template>

<template id="shield-check-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-shield-check">
    <path d="m8.533.133 5.25 1.68A1.75 1.75 0 0 1 15 3.48V7c0 1.566-.32 3.182-1.303 4.682-.983 1.498-2.585 2.813-5.032 3.855a1.697 1.697 0 0 1-1.33 0c-2.447-1.042-4.049-2.357-5.032-3.855C1.32 10.182 1 8.566 1 7V3.48a1.75 1.75 0 0 1 1.217-1.667l5.25-1.68a1.748 1.748 0 0 1 1.066 0Zm-.61 1.429.001.001-5.25 1.68a.251.251 0 0 0-.174.237V7c0 1.36.275 2.666 1.057 3.859.784 1.194 2.121 2.342 4.366 3.298a.196.196 0 0 0 .154 0c2.245-.957 3.582-2.103 4.366-3.297C13.225 9.666 13.5 8.358 13.5 7V3.48a.25.25 0 0 0-.174-.238l-5.25-1.68a.25.25 0 0 0-.153 0ZM11.28 6.28l-3.5 3.5a.75.75 0 0 1-1.06 0l-1.5-1.5a.749.749 0 0 1 .326-1.275.749.749 0 0 1 .734.215l.97.97 2.97-2.97a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042Z"></path>
</svg>
</template>

<template id="heart-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-heart">
    <path d="m8 14.25.345.666a.75.75 0 0 1-.69 0l-.008-.004-.018-.01a7.152 7.152 0 0 1-.31-.17 22.055 22.055 0 0 1-3.434-2.414C2.045 10.731 0 8.35 0 5.5 0 2.836 2.086 1 4.25 1 5.797 1 7.153 1.802 8 3.02 8.847 1.802 10.203 1 11.75 1 13.914 1 16 2.836 16 5.5c0 2.85-2.045 5.231-3.885 6.818a22.066 22.066 0 0 1-3.744 2.584l-.018.01-.006.003h-.002ZM4.25 2.5c-1.336 0-2.75 1.164-2.75 3 0 2.15 1.58 4.144 3.365 5.682A20.58 20.58 0 0 0 8 13.393a20.58 20.58 0 0 0 3.135-2.211C12.92 9.644 14.5 7.65 14.5 5.5c0-1.836-1.414-3-2.75-3-1.373 0-2.609.986-3.029 2.456a.749.749 0 0 1-1.442 0C6.859 3.486 5.623 2.5 4.25 2.5Z"></path>
</svg>
</template>

<template id="server-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-server">
    <path d="M1.75 1h12.5c.966 0 1.75.784 1.75 1.75v4c0 .372-.116.717-.314 1 .198.283.314.628.314 1v4a1.75 1.75 0 0 1-1.75 1.75H1.75A1.75 1.75 0 0 1 0 12.75v-4c0-.358.109-.707.314-1a1.739 1.739 0 0 1-.314-1v-4C0 1.784.784 1 1.75 1ZM1.5 2.75v4c0 .138.112.25.25.25h12.5a.25.25 0 0 0 .25-.25v-4a.25.25 0 0 0-.25-.25H1.75a.25.25 0 0 0-.25.25Zm.25 5.75a.25.25 0 0 0-.25.25v4c0 .138.112.25.25.25h12.5a.25.25 0 0 0 .25-.25v-4a.25.25 0 0 0-.25-.25ZM7 4.75A.75.75 0 0 1 7.75 4h4.5a.75.75 0 0 1 0 1.5h-4.5A.75.75 0 0 1 7 4.75ZM7.75 10h4.5a.75.75 0 0 1 0 1.5h-4.5a.75.75 0 0 1 0-1.5ZM3 4.75A.75.75 0 0 1 3.75 4h.5a.75.75 0 0 1 0 1.5h-.5A.75.75 0 0 1 3 4.75ZM3.75 10h.5a.75.75 0 0 1 0 1.5h-.5a.75.75 0 0 1 0-1.5Z"></path>
</svg>
</template>

<template id="globe-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-globe">
    <path d="M8 0a8 8 0 1 1 0 16A8 8 0 0 1 8 0ZM5.78 8.75a9.64 9.64 0 0 0 1.363 4.177c.255.426.542.832.857 1.215.245-.296.551-.705.857-1.215A9.64 9.64 0 0 0 10.22 8.75Zm4.44-1.5a9.64 9.64 0 0 0-1.363-4.177c-.307-.51-.612-.919-.857-1.215a9.927 9.927 0 0 0-.857 1.215A9.64 9.64 0 0 0 5.78 7.25Zm-5.944 1.5H1.543a6.507 6.507 0 0 0 4.666 5.5c-.123-.181-.24-.365-.352-.552-.715-1.192-1.437-2.874-1.581-4.948Zm-2.733-1.5h2.733c.144-2.074.866-3.756 1.58-4.948.12-.197.237-.381.353-.552a6.507 6.507 0 0 0-4.666 5.5Zm10.181 1.5c-.144 2.074-.866 3.756-1.58 4.948-.12.197-.237.381-.353.552a6.507 6.507 0 0 0 4.666-5.5Zm2.733-1.5a6.507 6.507 0 0 0-4.666-5.5c.123.181.24.365.353.552.714 1.192 1.436 2.874 1.58 4.948Z"></path>
</svg>
</template>

<template id="issue-opened-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-issue-opened">
    <path d="M8 9.5a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Z"></path><path d="M8 0a8 8 0 1 1 0 16A8 8 0 0 1 8 0ZM1.5 8a6.5 6.5 0 1 0 13 0 6.5 6.5 0 0 0-13 0Z"></path>
</svg>
</template>

<template id="device-mobile-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-device-mobile">
    <path d="M3.75 0h8.5C13.216 0 14 .784 14 1.75v12.5A1.75 1.75 0 0 1 12.25 16h-8.5A1.75 1.75 0 0 1 2 14.25V1.75C2 .784 2.784 0 3.75 0ZM3.5 1.75v12.5c0 .138.112.25.25.25h8.5a.25.25 0 0 0 .25-.25V1.75a.25.25 0 0 0-.25-.25h-8.5a.25.25 0 0 0-.25.25ZM8 13a1 1 0 1 1 0-2 1 1 0 0 1 0 2Z"></path>
</svg>
</template>

<template id="package-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-package">
    <path d="m8.878.392 5.25 3.045c.54.314.872.89.872 1.514v6.098a1.75 1.75 0 0 1-.872 1.514l-5.25 3.045a1.75 1.75 0 0 1-1.756 0l-5.25-3.045A1.75 1.75 0 0 1 1 11.049V4.951c0-.624.332-1.201.872-1.514L7.122.392a1.75 1.75 0 0 1 1.756 0ZM7.875 1.69l-4.63 2.685L8 7.133l4.755-2.758-4.63-2.685a.248.248 0 0 0-.25 0ZM2.5 5.677v5.372c0 .09.047.171.125.216l4.625 2.683V8.432Zm6.25 8.271 4.625-2.683a.25.25 0 0 0 .125-.216V5.677L8.75 8.432Z"></path>
</svg>
</template>

<template id="credit-card-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-credit-card">
    <path d="M10.75 9a.75.75 0 0 0 0 1.5h1.5a.75.75 0 0 0 0-1.5h-1.5Z"></path><path d="M0 3.75C0 2.784.784 2 1.75 2h12.5c.966 0 1.75.784 1.75 1.75v8.5A1.75 1.75 0 0 1 14.25 14H1.75A1.75 1.75 0 0 1 0 12.25ZM14.5 6.5h-13v5.75c0 .138.112.25.25.25h12.5a.25.25 0 0 0 .25-.25Zm0-2.75a.25.25 0 0 0-.25-.25H1.75a.25.25 0 0 0-.25.25V5h13Z"></path>
</svg>
</template>

<template id="play-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-play">
    <path d="M8 0a8 8 0 1 1 0 16A8 8 0 0 1 8 0ZM1.5 8a6.5 6.5 0 1 0 13 0 6.5 6.5 0 0 0-13 0Zm4.879-2.773 4.264 2.559a.25.25 0 0 1 0 .428l-4.264 2.559A.25.25 0 0 1 6 10.559V5.442a.25.25 0 0 1 .379-.215Z"></path>
</svg>
</template>

<template id="gift-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-gift">
    <path d="M2 2.75A2.75 2.75 0 0 1 4.75 0c.983 0 1.873.42 2.57 1.232.268.318.497.668.68 1.042.183-.375.411-.725.68-1.044C9.376.42 10.266 0 11.25 0a2.75 2.75 0 0 1 2.45 4h.55c.966 0 1.75.784 1.75 1.75v2c0 .698-.409 1.301-1 1.582v4.918A1.75 1.75 0 0 1 13.25 16H2.75A1.75 1.75 0 0 1 1 14.25V9.332C.409 9.05 0 8.448 0 7.75v-2C0 4.784.784 4 1.75 4h.55c-.192-.375-.3-.8-.3-1.25ZM7.25 9.5H2.5v4.75c0 .138.112.25.25.25h4.5Zm1.5 0v5h4.5a.25.25 0 0 0 .25-.25V9.5Zm0-4V8h5.5a.25.25 0 0 0 .25-.25v-2a.25.25 0 0 0-.25-.25Zm-7 0a.25.25 0 0 0-.25.25v2c0 .138.112.25.25.25h5.5V5.5h-5.5Zm3-4a1.25 1.25 0 0 0 0 2.5h2.309c-.233-.818-.542-1.401-.878-1.793-.43-.502-.915-.707-1.431-.707ZM8.941 4h2.309a1.25 1.25 0 0 0 0-2.5c-.516 0-1 .205-1.43.707-.337.392-.646.975-.879 1.793Z"></path>
</svg>
</template>

<template id="code-square-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-code-square">
    <path d="M0 1.75C0 .784.784 0 1.75 0h12.5C15.216 0 16 .784 16 1.75v12.5A1.75 1.75 0 0 1 14.25 16H1.75A1.75 1.75 0 0 1 0 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h12.5a.25.25 0 0 0 .25-.25V1.75a.25.25 0 0 0-.25-.25Zm7.47 3.97a.75.75 0 0 1 1.06 0l2 2a.75.75 0 0 1 0 1.06l-2 2a.749.749 0 0 1-1.275-.326.749.749 0 0 1 .215-.734L10.69 8 9.22 6.53a.75.75 0 0 1 0-1.06ZM6.78 6.53 5.31 8l1.47 1.47a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215l-2-2a.75.75 0 0 1 0-1.06l2-2a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042Z"></path>
</svg>
</template>

<template id="device-desktop-icon">
  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-device-desktop">
    <path d="M14.25 1c.966 0 1.75.784 1.75 1.75v7.5A1.75 1.75 0 0 1 14.25 12h-3.727c.099 1.041.52 1.872 1.292 2.757A.752.752 0 0 1 11.25 16h-6.5a.75.75 0 0 1-.565-1.243c.772-.885 1.192-1.716 1.292-2.757H1.75A1.75 1.75 0 0 1 0 10.25v-7.5C0 1.784.784 1 1.75 1ZM1.75 2.5a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h12.5a.25.25 0 0 0 .25-.25v-7.5a.25.25 0 0 0-.25-.25ZM9.018 12H6.982a5.72 5.72 0 0 1-.765 2.5h3.566a5.72 5.72 0 0 1-.765-2.5Z"></path>
</svg>
</template>

        <div class="position-relative">
                <ul role="listbox" class="ActionListWrap QueryBuilder-ListWrap" aria-label="Suggestions" data-action="
                    combobox-commit:query-builder#comboboxCommit
                    mousedown:query-builder#resultsMousedown
                  " data-target="query-builder.resultsList" data-persist-list="false" id="query-builder-test-results" tabindex="-1"></ul>
        </div>
      <div class="FormControl-inlineValidation" id="validation-d3916484-b4ab-4960-a2fd-5eccbd6d453a" hidden="hidden">
        <span class="FormControl-inlineValidation--visual">
          <svg aria-hidden="true" height="12" viewBox="0 0 12 12" version="1.1" width="12" data-view-component="true" class="octicon octicon-alert-fill">
    <path d="M4.855.708c.5-.896 1.79-.896 2.29 0l4.675 8.351a1.312 1.312 0 0 1-1.146 1.954H1.33A1.313 1.313 0 0 1 .183 9.058ZM7 7V3H5v4Zm-1 3a1 1 0 1 0 0-2 1 1 0 0 0 0 2Z"></path>
</svg>
        </span>
        <span></span>
</div>    </div>
    <div data-target="query-builder.screenReaderFeedback" aria-live="polite" aria-atomic="true" class="sr-only">0 suggestions.</div>
</query-builder></form>
          <div class="d-flex flex-row color-fg-muted px-3 text-small color-bg-default search-feedback-prompt">
            <a target="_blank" href="https://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax" data-view-component="true" class="Link color-fg-accent text-normal ml-2">Search syntax tips</a>            <div class="d-flex flex-1"></div>
              <button data-action="click:qbsearch-input#showFeedbackDialog" type="button" data-view-component="true" class="Button--link Button--medium Button color-fg-accent text-normal ml-2">  <span class="Button-content">
    <span class="Button-label">Give feedback</span>
  </span>
</button>
          </div>
        </div>
</div>

    </div>
</modal-dialog></div>
  </div>
  <div data-action="click:qbsearch-input#retract" class="dark-backdrop position-fixed" hidden="" data-target="qbsearch-input.darkBackdrop"></div>
  <div class="color-fg-default">
    
<dialog-helper>
  <dialog data-target="qbsearch-input.feedbackDialog" data-action="close:qbsearch-input#handleDialogClose cancel:qbsearch-input#handleDialogClose" id="feedback-dialog" aria-modal="true" aria-labelledby="feedback-dialog-title" aria-describedby="feedback-dialog-description" data-view-component="true" class="Overlay Overlay-whenNarrow Overlay--size-medium Overlay--motion-scaleFade Overlay--disableScroll">
    <div data-view-component="true" class="Overlay-header">
  <div class="Overlay-headerContentWrap">
    <div class="Overlay-titleWrap">
      <h1 class="Overlay-title " id="feedback-dialog-title">
        Provide feedback
      </h1>
        
    </div>
    <div class="Overlay-actionWrap">
      <button data-close-dialog-id="feedback-dialog" aria-label="Close" type="button" data-view-component="true" class="close-button Overlay-closeButton"><svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-x">
    <path d="M3.72 3.72a.75.75 0 0 1 1.06 0L8 6.94l3.22-3.22a.749.749 0 0 1 1.275.326.749.749 0 0 1-.215.734L9.06 8l3.22 3.22a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215L8 9.06l-3.22 3.22a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042L6.94 8 3.72 4.78a.75.75 0 0 1 0-1.06Z"></path>
</svg></button>
    </div>
  </div>
  
</div>
      <scrollable-region data-labelled-by="feedback-dialog-title" data-catalyst="" style="overflow: auto;">
        <div data-view-component="true" class="Overlay-body">        <!-- '"` --><!-- </textarea></xmp> --><form id="code-search-feedback-form" data-turbo="false" action="/search/feedback" accept-charset="UTF-8" method="post"><input type="hidden" name="authenticity_token" value="MY79h-Ndsy_4RmjBpU69TqPgyEhy9yyHNeuJQd6zkaW4D7HiT7TCYWAuQyMtsYNJhFd4plcJn2IdpOvBeRs5uQ">
          <p>We read every piece of feedback, and take your input very seriously.</p>
          <textarea name="feedback" class="form-control width-full mb-2" style="height: 120px" id="feedback"></textarea>
          <input name="include_email" id="include_email" aria-label="Include my email address so I can be contacted" class="form-control mr-2" type="checkbox">
          <label for="include_email" style="font-weight: normal">Include my email address so I can be contacted</label>
</form></div>
      </scrollable-region>
      <div data-view-component="true" class="Overlay-footer Overlay-footer--alignEnd">          <button data-close-dialog-id="feedback-dialog" type="button" data-view-component="true" class="btn">    Cancel
</button>
          <button form="code-search-feedback-form" data-action="click:qbsearch-input#submitFeedback" type="submit" data-view-component="true" class="btn-primary btn">    Submit feedback
</button>
</div>
</dialog></dialog-helper>

    <custom-scopes data-target="qbsearch-input.customScopesManager" data-catalyst="">
    
<dialog-helper>
  <dialog data-target="custom-scopes.customScopesModalDialog" data-action="close:qbsearch-input#handleDialogClose cancel:qbsearch-input#handleDialogClose" id="custom-scopes-dialog" aria-modal="true" aria-labelledby="custom-scopes-dialog-title" aria-describedby="custom-scopes-dialog-description" data-view-component="true" class="Overlay Overlay-whenNarrow Overlay--size-medium Overlay--motion-scaleFade Overlay--disableScroll">
    <div data-view-component="true" class="Overlay-header Overlay-header--divided">
  <div class="Overlay-headerContentWrap">
    <div class="Overlay-titleWrap">
      <h1 class="Overlay-title " id="custom-scopes-dialog-title">
        Saved searches
      </h1>
        <h2 id="custom-scopes-dialog-description" class="Overlay-description">Use saved searches to filter your results more quickly</h2>
    </div>
    <div class="Overlay-actionWrap">
      <button data-close-dialog-id="custom-scopes-dialog" aria-label="Close" type="button" data-view-component="true" class="close-button Overlay-closeButton"><svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-x">
    <path d="M3.72 3.72a.75.75 0 0 1 1.06 0L8 6.94l3.22-3.22a.749.749 0 0 1 1.275.326.749.749 0 0 1-.215.734L9.06 8l3.22 3.22a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215L8 9.06l-3.22 3.22a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042L6.94 8 3.72 4.78a.75.75 0 0 1 0-1.06Z"></path>
</svg></button>
    </div>
  </div>
  
</div>
      <scrollable-region data-labelled-by="custom-scopes-dialog-title" data-catalyst="" style="overflow: auto;">
        <div data-view-component="true" class="Overlay-body">        <div data-target="custom-scopes.customScopesModalDialogFlash"></div>

        <div hidden="" class="create-custom-scope-form" data-target="custom-scopes.createCustomScopeForm">
        <!-- '"` --><!-- </textarea></xmp> --><form id="custom-scopes-dialog-form" data-turbo="false" action="/search/custom_scopes" accept-charset="UTF-8" method="post"><input type="hidden" name="authenticity_token" value="fmVDfI1BEg2rbxFR1CXHQ8Zlbo2Edsqz_nLMJ3M7BHwourf1FK0ha6PkYu30fY3pZQov3B-ItDWR8y773NHIvQ">
          <div data-target="custom-scopes.customScopesModalDialogFlash"></div>

          <input type="hidden" id="custom_scope_id" name="custom_scope_id" data-target="custom-scopes.customScopesIdField">

          <div class="form-group">
            <label for="custom_scope_name">Name</label>
            <auto-check src="/search/custom_scopes/check_name" required="">
              <input type="text" name="custom_scope_name" id="custom_scope_name" data-target="custom-scopes.customScopesNameField" class="form-control" autocomplete="off" placeholder="github-ruby" required="" maxlength="50" spellcheck="false">
              <input type="hidden" value="_UhthV80GeE8PWBlvDYQ4kgHQh5jmRFXXggm8XGONxBv0Xo3EIWLOBZthvz2CYZ1NCThBE1LPQL1JuO3KWL9Rw" data-csrf="true">
            </auto-check>
          </div>

          <div class="form-group">
            <label for="custom_scope_query">Query</label>
            <input type="text" name="custom_scope_query" id="custom_scope_query" data-target="custom-scopes.customScopesQueryField" class="form-control" autocomplete="off" placeholder="(repo:mona/a OR repo:mona/b) AND lang:python" required="" maxlength="500">
          </div>

          <p class="text-small color-fg-muted">
            To see all available qualifiers, see our <a class="Link--inTextBlock" href="https://docs.github.com/search-github/github-code-search/understanding-github-code-search-syntax">documentation</a>.
          </p>
</form>        </div>

        <div data-target="custom-scopes.manageCustomScopesForm">
          <div data-target="custom-scopes.list"></div>
        </div>

</div>
      </scrollable-region>
      <div data-view-component="true" class="Overlay-footer Overlay-footer--alignEnd Overlay-footer--divided">          <button data-action="click:custom-scopes#customScopesCancel" type="button" data-view-component="true" class="btn">    Cancel
</button>
          <button form="custom-scopes-dialog-form" data-action="click:custom-scopes#customScopesSubmit" data-target="custom-scopes.customScopesSubmitButton" type="submit" data-view-component="true" class="btn-primary btn">    Create saved search
</button>
</div>
</dialog></dialog-helper>
    </custom-scopes>
  </div>
</qbsearch-input>  <input type="hidden" value="CDMYjqJ7MNi-pCNOxwqMRgv3-4csPC2wvXfmNbTxIBUVNYs12hAodQD4odd7IbrD-CMCjtp02uLBpIsXjEBhyA" data-csrf="true" class="js-data-jump-to-suggestions-path-csrf">


              </div>

            
              <div class="AppHeader-CopilotChat hide-sm hide-md">
  <div class="d-flex">
    <react-partial-anchor data-catalyst="">
        <a href="/copilot" data-target="react-partial-anchor.anchor" id="copilot-chat-header-button" aria-labelledby="tooltip-24c1b333-5b0d-4bd6-82f3-f7b45bd29f19" data-view-component="true" class="Button Button--iconOnly Button--secondary Button--medium AppHeader-button AppHeader-buttonLeft">  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-copilot Button-visual">
    <path d="M7.998 15.035c-4.562 0-7.873-2.914-7.998-3.749V9.338c.085-.628.677-1.686 1.588-2.065.013-.07.024-.143.036-.218.029-.183.06-.384.126-.612-.201-.508-.254-1.084-.254-1.656 0-.87.128-1.769.693-2.484.579-.733 1.494-1.124 2.724-1.261 1.206-.134 2.262.034 2.944.765.05.053.096.108.139.165.044-.057.094-.112.143-.165.682-.731 1.738-.899 2.944-.765 1.23.137 2.145.528 2.724 1.261.566.715.693 1.614.693 2.484 0 .572-.053 1.148-.254 1.656.066.228.098.429.126.612.012.076.024.148.037.218.924.385 1.522 1.471 1.591 2.095v1.872c0 .766-3.351 3.795-8.002 3.795Zm0-1.485c2.28 0 4.584-1.11 5.002-1.433V7.862l-.023-.116c-.49.21-1.075.291-1.727.291-1.146 0-2.059-.327-2.71-.991A3.222 3.222 0 0 1 8 6.303a3.24 3.24 0 0 1-.544.743c-.65.664-1.563.991-2.71.991-.652 0-1.236-.081-1.727-.291l-.023.116v4.255c.419.323 2.722 1.433 5.002 1.433ZM6.762 2.83c-.193-.206-.637-.413-1.682-.297-1.019.113-1.479.404-1.713.7-.247.312-.369.789-.369 1.554 0 .793.129 1.171.308 1.371.162.181.519.379 1.442.379.853 0 1.339-.235 1.638-.54.315-.322.527-.827.617-1.553.117-.935-.037-1.395-.241-1.614Zm4.155-.297c-1.044-.116-1.488.091-1.681.297-.204.219-.359.679-.242 1.614.091.726.303 1.231.618 1.553.299.305.784.54 1.638.54.922 0 1.28-.198 1.442-.379.179-.2.308-.578.308-1.371 0-.765-.123-1.242-.37-1.554-.233-.296-.693-.587-1.713-.7Z"></path><path d="M6.25 9.037a.75.75 0 0 1 .75.75v1.501a.75.75 0 0 1-1.5 0V9.787a.75.75 0 0 1 .75-.75Zm4.25.75v1.501a.75.75 0 0 1-1.5 0V9.787a.75.75 0 0 1 1.5 0Z"></path>
</svg>
</a><tool-tip id="tooltip-24c1b333-5b0d-4bd6-82f3-f7b45bd29f19" for="copilot-chat-header-button" popover="manual" data-direction="s" data-type="label" data-view-component="true" class="sr-only position-absolute" aria-hidden="true" role="tooltip">Chat with Copilot</tool-tip>

      
    
        
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_react-relay_index_js-065619a68bd6.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_devlop_lib_default_js-node_modules_mdast-util-from-markdown_lib_index_js-cf17bf-18805d9f38c0.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_mdast-util-gfm_lib_index_js-node_modules_micromark-extension-gfm_index_js-f82ed5454897.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_tanstack_react-query_build_modern_useQuery_js-node_modules_diff_lib_index_mjs-1bcf85319d2e.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_remark-parse_lib_index_js-node_modules_unified_lib_index_js-4b6c6d51b7cd.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_react-markdown_lib_index_js-7758bbe44de9.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_hastscript_lib_index_js-node_modules_lowlight_lib_all_js-node_modules_re-376063-b532d0267536.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_emoji-regex_index_js-node_modules_primer_styled-react_dist_index_js-node-2ecef4-b5ac0426881d.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_mini-throttle_dist_decorators_js-node_modules_accname_dist_access-e77f97-3945e87f4351.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/vendors-node_modules_github_hotkey_dist_index_js-node_modules_lit-labs_react_index_js-node_mo-a62fb0-5130d946ce9a.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_copilot-chat_utils_copilot-local-storage_ts-1e6196c16c3f.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_copilot-chat_components_tracing_TraceProvider_tsx-3726f2487f8a.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_copilot-chat_utils_CopilotChatContext_tsx-packages_safe-html_VerifiedHTML_tsx-96eb9869a84b.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_item-picker_components_RepositoryPicker_tsx-16fb6e139e0d.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_copilot-markdown_MarkdownRenderer_tsx-675eb505daa5.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_copilot-chat_components_ModelPicker_tsx-0d3b1307319b.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_copilot-chat_components_CopilotIconAnimation_tsx-4f0dd006fa0a.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/packages_copilot-chat_hooks_use-chat-message-behavior_ts-packages_copilot-chat_hooks_use-chat-2abdaf-dd8c8c5abbc3.js" defer="defer"></script>
<script crossorigin="anonymous" type="application/javascript" src="https://github.githubassets.com/assets/copilot-chat-bbc6e3b53a95.js" defer="defer"></script>
<link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/primer-react.592b66644437c8ba4190.module.css">
<link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/packages_copilot-chat_hooks_use-chat-message-behavior_ts-packages_copilot-chat_hooks_use-chat-2abdaf.620f7cfc43dccb6f68f9.module.css">
<link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/copilot-chat.84a51df592a2b82911e3.module.css">
        <link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/copilot-markdown-rendering-ddd978d4a7c0.css">
        <link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/primer-react.592b66644437c8ba4190.module.css">
<link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/packages_copilot-chat_hooks_use-chat-message-behavior_ts-packages_copilot-chat_hooks_use-chat-2abdaf.620f7cfc43dccb6f68f9.module.css">
<link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/copilot-chat.84a51df592a2b82911e3.module.css">

<react-partial partial-name="copilot-chat" data-ssr="false" data-attempted-ssr="false" data-react-profiling="false" data-catalyst="" class="loaded">
  
  <script type="application/json" data-target="react-partial.embeddedData">{"props":{"currentTopic":{"id":80689539,"name":"riscv-isa-manual","ownerLogin":"riscv","ownerType":"Organization","readmePath":"README.md","description":"RISC-V Instruction Set Manual","commitOID":"9c5a66b0120a6bc37654e4f9d5075fb97e8f3832","ref":"refs/heads/main","refInfo":{"name":"main","type":"branch"},"visibility":"public","languages":[{"name":"TeX","percent":74.8},{"name":"Assembly","percent":15.4},{"name":"Makefile","percent":9.8}],"customInstructions":[],"defaultBranch":"main","ownerAvatarUrl":"https://avatars.githubusercontent.com/u/10872782?v=4"},"findFileWorkerPath":"/assets-cdn/worker/find-file-worker-9bd411a8e273.js","renderPopover":false,"renderBetaLabel":false,"chatIsVisible":true,"chatVisibleSettingPath":"/users/BillXiang/copilot_chat/settings/copilot_chat_visibility","ssoOrganizations":[],"apiVersion":"2025-05-01","agentsPath":"/github-copilot/chat/agents","apiURL":"https://api.individual.githubcopilot.com","currentUserLogin":"BillXiang","customInstructions":null,"renderKnowledgeBases":false,"customCopilotsEnabled":false,"optedInToPreviewFeatures":false,"optedInToUserFeedback":false,"renderAttachKnowledgeBaseHerePopover":true,"renderKnowledgeBaseAttachedToChatPopover":true,"personalInstructions":null,"reviewLab":false,"realIp":null,"scrollToTop":false,"hasCEorCBAccess":false,"licenseType":"unlicensed","plan":null,"quotas":{"limits":{"premiumInteractions":0},"remaining":{"premiumInteractions":0,"chatPercentage":0.0,"premiumInteractionsPercentage":0.0},"resetDate":"2025-10-01","overagesEnabled":false},"icebreakers":[{"type":"functional","data":[{"id":"create-bug-issue","message":"Hi Copilot! Could you please start a draft issue for a bug? Once you've created the draft issue, if you need more information, ask me 1-2 key questions. If you also think I should upload any information or images that would help write the bug issue, let me know.","titleHtml":"Create an issue for a bug","icon":"issue-opened","color":"var(--display-green-fgColor)"},{"id":"summarize-pulls","message":"Hi Copilot! Could you help summarize a pull request? I'd like to know its purpose and the key changes made. Please include details about the problem it solves, new features or functionality introduced, any breaking changes, testing done, and documentation updates. Thank you!","titleHtml":"Summarize a pull request","icon":"git-pull-request","color":"var(--display-green-fgColor)"},{"id":"code-feedback","message":"Hi Copilot! Please review my code for best practices, readability, performance, and potential bugs. First, prompt me to provide the link to the relevant GitHub repository or file. Then, offer concrete suggestions for improvement, explain any issues you discover, and provide example corrections where appropriate.","titleHtml":"Get code feedback","icon":"code","color":"var(--display-gray-fgColor)"},{"id":"next-steps-issue","message":"Hi Copilot! Could you suggest the next actionable steps for an issue, based on either the provided issue link or a copy pasted description?","titleHtml":"Suggest next steps for an issue","icon":"issue-opened","color":"var(--display-green-fgColor)"},{"id":"understand-arch-diagram","message":"Hi Copilot! Could you please help me interpret this architecture diagram?","titleHtml":"Interpret an architecture diagram","icon":"eye","color":"var(--display-purple-fgColor)"},{"id":"create-profile-readme","message":"Hi Copilot! Please create a standout profile README for $$USERNAME$$. Ask me for any key details (such as my profession, top skills, favorite projects, or social links) that would help you personalize it.","titleHtml":"Create a profile README for me","icon":"rocket","color":"var(--display-pink-fgColor)"},{"id":"my-open-pulls","message":"Hi Copilot! Can you please find my open pull requests?","titleHtml":"My open pull requests","icon":"git-pull-request","color":"var(--display-green-fgColor)"},{"id":"make-pong","message":"Hi Copilot! Could you generate a simple Pong game utilizing HTML, CSS, and JavaScript? The player should control the left paddle with their mouse, and the right paddle should be controlled automatically by a basic AI. Make sure the game includes a bouncing ball and collision detection for paddles and walls. Please provide the code for all three components: the HTML file, the CSS file, and the JavaScript file directly within the chat window. Thanks!","titleHtml":"Make a Pong game","icon":"code","color":"var(--display-gray-fgColor)"}]},{"type":"instructional","data":[]},{"type":"interactional","data":[{"id":"to-do-app-local-storage","message":"Create a to-do list application with local storage functionality.","titleHtml":"To-do list with local storage","icon":"code","color":"var(--display-gray-fgColor)"},{"id":"digital-clock-time-zones","message":"Create a digital clock that displays the current time in different time zones.","titleHtml":"A digital time zone clock","icon":"code","color":"var(--display-gray-fgColor)"},{"id":"weather-dashboard-app","message":"Develop a weather dashboard that fetches data from a public weather API.","titleHtml":"Develop a weather dashboard","icon":"code","color":"var(--display-gray-fgColor)"},{"id":"create-joke-generator","message":"Create a random joke generator using an external API.","titleHtml":"Create a joke generator","icon":"code","color":"var(--display-gray-fgColor)"}]}],"canShareThread":true,"thirdPartyMcpAllowed":false}}</script>
  <div data-target="react-partial.reactRoot"><div class="CopilotChat-module__CopilotChatContainer--fWXmM"></div><div class="PortalContainerUtils-module__chatPortalContainer--Otmle"></div><script type="application/json" id="__PRIMER_DATA_:r8i:__">{"resolvedServerColorMode":"day"}</script></div>
</react-partial>



      </react-partial-anchor>
    <div class="position-relative">
      
        <react-partial-anchor data-catalyst="">
          <button id="global-copilot-menu-button" data-target="react-partial-anchor.anchor" aria-expanded="false" aria-labelledby="tooltip-3b605a64-c3d3-4b70-a437-f57301503e7a" type="button" data-view-component="true" class="Button Button--iconOnly Button--secondary Button--medium AppHeader-button AppHeader-buttonRight" aria-haspopup="true">  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-triangle-down Button-visual">
    <path d="m4.427 7.427 3.396 3.396a.25.25 0 0 0 .354 0l3.396-3.396A.25.25 0 0 0 11.396 7H4.604a.25.25 0 0 0-.177.427Z"></path>
</svg>
</button><tool-tip id="tooltip-3b605a64-c3d3-4b70-a437-f57301503e7a" for="global-copilot-menu-button" popover="manual" data-direction="s" data-type="label" data-view-component="true" class="sr-only position-absolute" aria-hidden="true" role="tooltip">Open Copilot…</tool-tip>

          
        
            <link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/primer-react.592b66644437c8ba4190.module.css">
<link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/global-copilot-menu.e8b96f8e81aaf397c759.module.css">

<react-partial partial-name="global-copilot-menu" data-ssr="false" data-attempted-ssr="false" data-react-profiling="false" data-catalyst="" class="loaded">
  
  <script type="application/json" data-target="react-partial.embeddedData">{"props":{"repository":{"id":80689539,"name":"riscv-isa-manual","ownerLogin":"riscv"}}}</script>
  <div data-target="react-partial.reactRoot"><div class="d-none"></div><script type="application/json" id="__PRIMER_DATA_:r8a:__">{"resolvedServerColorMode":"day"}</script></div>
</react-partial>


          </react-partial-anchor>
    </div>
  </div>
</div>


            <div class="AppHeader-actions position-relative">
                 <react-partial-anchor data-catalyst="">
      <button id="global-create-menu-anchor" aria-label="Create something new" data-target="react-partial-anchor.anchor" type="button" data-view-component="true" class="AppHeader-button AppHeader-button--dropdown global-create-button Button--secondary Button--medium Button width-auto color-fg-muted" aria-describedby="tooltip-356b7b3e-8a71-4df7-be87-7013bfc71dec" aria-expanded="false" aria-haspopup="true">  <span class="Button-content">
      <span class="Button-visual Button-leadingVisual">
        <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-plus">
    <path d="M7.75 2a.75.75 0 0 1 .75.75V7h4.25a.75.75 0 0 1 0 1.5H8.5v4.25a.75.75 0 0 1-1.5 0V8.5H2.75a.75.75 0 0 1 0-1.5H7V2.75A.75.75 0 0 1 7.75 2Z"></path>
</svg>
      </span>
    <span class="Button-label"><svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-triangle-down">
    <path d="m4.427 7.427 3.396 3.396a.25.25 0 0 0 .354 0l3.396-3.396A.25.25 0 0 0 11.396 7H4.604a.25.25 0 0 0-.177.427Z"></path>
</svg></span>
  </span>
</button><tool-tip id="tooltip-356b7b3e-8a71-4df7-be87-7013bfc71dec" for="global-create-menu-anchor" popover="manual" data-direction="s" data-type="description" data-view-component="true" class="sr-only position-absolute" role="tooltip">Create new…</tool-tip>

      
    
        <link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/primer-react.592b66644437c8ba4190.module.css">
<link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/global-create-menu.091342d12267a9316908.module.css">

<react-partial partial-name="global-create-menu" data-ssr="false" data-attempted-ssr="false" data-react-profiling="false" data-catalyst="" class="loaded">
  
  <script type="application/json" data-target="react-partial.embeddedData">{"props":{"createRepo":true,"importRepo":true,"codespaces":true,"spark":false,"codingAgent":false,"gist":true,"createOrg":true,"createProject":false,"createProjectUrl":"/BillXiang?tab=projects","createLegacyProject":false,"createIssue":true,"org":null,"owner":"riscv","repo":"riscv-isa-manual"}}</script>
  <div data-target="react-partial.reactRoot"><script type="application/json" id="__PRIMER_DATA_:r8e:__">{"resolvedServerColorMode":"day"}</script></div>
</react-partial>


      </react-partial-anchor>

        
                <a href="/issues" data-analytics-event="{&quot;category&quot;:&quot;Global navigation&quot;,&quot;action&quot;:&quot;ISSUES_HEADER&quot;,&quot;label&quot;:null}" id="icon-button-a18b834b-9168-4268-bce8-16e970224891" aria-labelledby="tooltip-67458b47-8264-4071-ae49-fb9acfe55696" data-view-component="true" class="Button Button--iconOnly Button--secondary Button--medium AppHeader-button color-fg-muted">  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-issue-opened Button-visual">
    <path d="M8 9.5a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Z"></path><path d="M8 0a8 8 0 1 1 0 16A8 8 0 0 1 8 0ZM1.5 8a6.5 6.5 0 1 0 13 0 6.5 6.5 0 0 0-13 0Z"></path>
</svg>
</a><tool-tip id="tooltip-67458b47-8264-4071-ae49-fb9acfe55696" for="icon-button-a18b834b-9168-4268-bce8-16e970224891" popover="manual" data-direction="s" data-type="label" data-view-component="true" class="sr-only position-absolute" aria-hidden="true" role="tooltip">Your issues</tool-tip>

                <a href="/pulls" data-analytics-event="{&quot;category&quot;:&quot;Global navigation&quot;,&quot;action&quot;:&quot;PULL_REQUESTS_HEADER&quot;,&quot;label&quot;:null}" id="icon-button-09161d36-28a6-454f-83b3-3f89b765ac6a" aria-labelledby="tooltip-7e9a3a94-1498-4e27-9f2f-c1cf985cc7dd" data-view-component="true" class="Button Button--iconOnly Button--secondary Button--medium AppHeader-button color-fg-muted">  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-git-pull-request Button-visual">
    <path d="M1.5 3.25a2.25 2.25 0 1 1 3 2.122v5.256a2.251 2.251 0 1 1-1.5 0V5.372A2.25 2.25 0 0 1 1.5 3.25Zm5.677-.177L9.573.677A.25.25 0 0 1 10 .854V2.5h1A2.5 2.5 0 0 1 13.5 5v5.628a2.251 2.251 0 1 1-1.5 0V5a1 1 0 0 0-1-1h-1v1.646a.25.25 0 0 1-.427.177L7.177 3.427a.25.25 0 0 1 0-.354ZM3.75 2.5a.75.75 0 1 0 0 1.5.75.75 0 0 0 0-1.5Zm0 9.5a.75.75 0 1 0 0 1.5.75.75 0 0 0 0-1.5Zm8.25.75a.75.75 0 1 0 1.5 0 .75.75 0 0 0-1.5 0Z"></path>
</svg>
</a><tool-tip id="tooltip-7e9a3a94-1498-4e27-9f2f-c1cf985cc7dd" for="icon-button-09161d36-28a6-454f-83b3-3f89b765ac6a" popover="manual" data-direction="s" data-type="label" data-view-component="true" class="sr-only position-absolute" aria-hidden="true" role="tooltip">Your pull requests</tool-tip>

            </div>
            
              <notification-indicator data-channel="eyJjIjoibm90aWZpY2F0aW9uLWNoYW5nZWQ6Mzc1MzYzOCIsInQiOjE3NTg3MDUyODB9--6ee81d32480f6845abcc8ab8f8577038cd7f3a564cd82611ae6f15f9d034a764" data-indicator-mode="global" data-tooltip-global="You have unread notifications" data-tooltip-unavailable="Notifications are unavailable at the moment." data-tooltip-none="You have no unread notifications" data-header-redesign-enabled="true" data-fetch-indicator-src="/notifications/indicator" data-fetch-indicator-enabled="true" data-view-component="true" class="js-socket-channel" data-fetch-retry-delay-time="500" data-catalyst="">
    <a id="AppHeader-notifications-button" href="/notifications" aria-labelledby="notification-indicator-tooltip" data-hotkey="g n" data-target="notification-indicator.link" data-analytics-event="{&quot;category&quot;:&quot;Global navigation&quot;,&quot;action&quot;:&quot;NOTIFICATIONS_HEADER&quot;,&quot;label&quot;:&quot;icon:unread&quot;}" data-view-component="true" class="Button Button--iconOnly Button--secondary Button--medium AppHeader-button color-fg-muted AppHeader-button--hasIndicator">  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-inbox Button-visual">
    <path d="M2.8 2.06A1.75 1.75 0 0 1 4.41 1h7.18c.7 0 1.333.417 1.61 1.06l2.74 6.395c.04.093.06.194.06.295v4.5A1.75 1.75 0 0 1 14.25 15H1.75A1.75 1.75 0 0 1 0 13.25v-4.5c0-.101.02-.202.06-.295Zm1.61.44a.25.25 0 0 0-.23.152L1.887 8H4.75a.75.75 0 0 1 .6.3L6.625 10h2.75l1.275-1.7a.75.75 0 0 1 .6-.3h2.863L11.82 2.652a.25.25 0 0 0-.23-.152Zm10.09 7h-2.875l-1.275 1.7a.75.75 0 0 1-.6.3h-3.5a.75.75 0 0 1-.6-.3L4.375 9.5H1.5v3.75c0 .138.112.25.25.25h12.5a.25.25 0 0 0 .25-.25Z"></path>
</svg>
</a>

    <tool-tip id="notification-indicator-tooltip" data-target="notification-indicator.tooltip" for="AppHeader-notifications-button" popover="manual" data-direction="s" data-type="label" data-view-component="true" class="sr-only position-absolute" aria-hidden="true" role="tooltip">You have unread notifications</tool-tip>
</notification-indicator>

            <div class="AppHeader-user">
              <deferred-side-panel data-url="/_side-panels/user?repository_id=80689539" data-catalyst="">
  <include-fragment data-target="deferred-side-panel.fragment" data-nonce="v2:d2fd2c9d-e7a8-674e-5347-4a4d0adcbdca" data-view-component="true">
  
    <react-partial-anchor data-catalyst="">
  <button data-target="react-partial-anchor.anchor" data-login="BillXiang" aria-label="Open user navigation menu" type="button" data-view-component="true" class="Button--invisible Button--medium Button Button--invisible-noVisuals color-bg-transparent p-0" aria-expanded="false" aria-haspopup="true">  <span class="Button-content">
    <span class="Button-label"><img src="data:image/jpeg;base64,/9j/2wCEAAgGBgcGBQgHBwcJCQgKDBQNDAsLDBkSEw8UHRofHh0aHBwgJC4nICIsIxwcKDcpLDAxNDQ0Hyc5PTgyPC4zNDIBCQkJDAsMGA0NGDIhHCEyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMjIyMv/AABEIAcwBzAMBIgACEQEDEQH/xAGiAAABBQEBAQEBAQAAAAAAAAAAAQIDBAUGBwgJCgsQAAIBAwMCBAMFBQQEAAABfQECAwAEEQUSITFBBhNRYQcicRQygZGhCCNCscEVUtHwJDNicoIJChYXGBkaJSYnKCkqNDU2Nzg5OkNERUZHSElKU1RVVldYWVpjZGVmZ2hpanN0dXZ3eHl6g4SFhoeIiYqSk5SVlpeYmZqio6Slpqeoqaqys7S1tre4ubrCw8TFxsfIycrS09TV1tfY2drh4uPk5ebn6Onq8fLz9PX29/j5+gEAAwEBAQEBAQEBAQAAAAAAAAECAwQFBgcICQoLEQACAQIEBAMEBwUEBAABAncAAQIDEQQFITEGEkFRB2FxEyIygQgUQpGhscEJIzNS8BVictEKFiQ04SXxFxgZGiYnKCkqNTY3ODk6Q0RFRkdISUpTVFVWV1hZWmNkZWZnaGlqc3R1dnd4eXqCg4SFhoeIiYqSk5SVlpeYmZqio6Slpqeoqaqys7S1tre4ubrCw8TFxsfIycrS09TV1tfY2dri4+Tl5ufo6ery8/T19vf4+fr/2gAMAwEAAhEDEQA/APc6MUelFOwCZpaSlosAUUUUAFFFFK4BRRRQAUUUoGaAEpQKMUtABRRRQAUUUUAFFFFABRRRQAUUUYoAU/SiiigAooooAXikoooAQkUwMBwaSZyg3dB61zmu64ljayOZVR1wyc/eGeRQDZg+OLw3mlS2NvM0an52dT9455H4V43pZuL/AEHWY433Kro5QHJYj+gANdlH4vgjgNxKEeSOWUE5+6pyDx+IrzKDUZtK1OaWBjly2VPRlJpgjc1nxRLJpdnaK4VYkCso6sfU1zUhWdmZWBY87D1qpNIXmZz0J4BqNgW9vpUson8yNsrIFGD0JxUc0aq/yKQp6EmmZY/eIBA61ZiMhATzzt9GPFMCrlgMZHHvTltxKw+ZfxGauNp8zOGjiScEfwvzQI5YM+ZahMdiaZLGnR5hFm1ZHkJxtU4NEmlanahWmgkCEZ6Vct71E+8qr24NaVrfTMAIr4BeyOOPzpjMS3triYHHmryCMdjWitlqLKBHduSM89D+VaU90JotktqUcf8ALSI5z702BGMe5L1SR0WRSM0CKbX2rWgAnmE69AXXlfTkVfs9dgypmEbn/lpGflb+eD+VWUvriKICax4PG9D1+h6U9rfSr1WBjMEnAw6ZH5ikwJ2bTrqQFrFVRujdTUN1olo8ZFrOUI5H8QH9axpUFhd+WzEIOhRuMfQ1etbiXdiC7Bk7xyDn8j/SkDKUlpqkB2eX5yH+41NLzNiGXzICP73at6DVfN+SWG3Yk7T5bE/j7Va8m2vYWDRpIwHC4y359aBXOdjjMiCE7COvA6/4Uwz3FlIBs3RdNjng1Pd6ZJZv50DODnIGamttUhK+VcbfN/uSD+tAytFexCQsC0adwD0+tSllkKyI4Ze6GhjYPNI5LW0rDGCPkPtmqFzutSrLFuQ/eK8ilcViwtzbi6XawTnDKeMGujtXAC4YMGGQ6nOa4uV47pSE5z0PfPpTLG/utMkIBLJ3UnOKLhyndRXOyZ3khjmi6FXXr+PY1di8bXVgv2ezuvKhXokvzFfbPpWDa6kZoDNCoMn/AC0iHcfSo5oLed/M8pWyOz4x7YphY+n6KKKoYUUUUAFFFFABRRRSsAUUUUWAKUHHakpwGKGAUUGikAUUUUAFFFFABRRRQAUUUCgBaKKKAAUUUUAFFFFABTWfaucUpNVr65itbZ5pXCIoyWJwBQBy3ivxnHoFuZzGGwceW/Ga8N8S+NpNX1KaWABYJMHYf4SPStnxj40u729uDB9huLZHKmIp94dOSf6V5pdSxzSu8cXlEn7g6D6UXGkSXF00kztjG/k4PWo7qQzLHzygwD7VAzFsY7Ush6Uh2HRnLZZc47etShN/3QFH50yLAjLE/QVKsYaEnJ3g/dBpBYpOpLHDZFIGdfSthYYpsiclJuMZGMiqk1sYyw2H3NMBtpqMkHykjaTn3rYt9ahYbLqPcnQP3Fc+U2tzg0m9lPzcj35p3FY277TImjE9vI3l9SwXIz9RWLNE0bbUuVP1JBq1aai9oTsbAPU5xWlBOt78uIHkP8MiAZp3EZ1nq01uBC4QlehbINbUGrrdF/OhCMByYzwfwqKS1tkzDcWbQ56qwO38D2qpcabbWpEkMsu0/wAS4ZfzpgbVtqRt5NqZMR6HOQfqO1WYZbW5ujLby+RIWwY2UGMn6HjFYdhJEpw7hhj0xWvBDFI5FxLC8Z+4wOx/xzwfwoAtzyWDSiK6hW3uhwAVLQyf4VUn0qQFjB5W9TnyWfOR/st/+qr9rZxyQGOR+p2j5sEe1Jc2F9Yo8eWnt8fKXAJU+xHSlsBm2QgmmEQla2uOcZH8x3q/BqUumXgtb1Xhlz8skYDIw9xVa0a0vy9vejypFX5HIOQfr6VXlM1q/wBiv3LRH7jOcjHYhqLiOx+1C8jMEtvFKpyVKjB/I/41g3WnrKXVViZv7so6/Q9R+tVbX7TayLFDP50BHCucMv0PQ1Zkv2QlryFg3QsOR+NDBGPc/wCjqIZ0aNc8ZGR+dU/tKo2Y8e2On5V0F4sd3AgWVSDyFJI/I/0rnru1ktJiGXKN69akoY6Cc70k8uRf4ccGokkkLbJlAPZgetRs2yZtsm5QcH1FOZwACSrA+9IZbWWSF/NUcf7Jq+mppIofGSeuPWsuKYQvh13oeoHNMmKGUmEYQ9Ae1AWPsmiiitCQooopAFFFFMAooooAKKKKADFO7CkHWlpAFFFFABRRRSAKKKKACiiigApcUlLQAUUUUAFFFFABRRR2oAY2SfYVyPxDvJ7bwtdRxQuwlXazdgK7HtXmPxL1tFhfTxNFvz80eSWIoA+f7qOTzWYr36A5xVB1I3EA8da6B7dJLgv05znFVpraHnaG3HuelItGJnPSn5DqA1WpLFghdVOPpUawgnDZFIoAuFjC8gdqm2hXDdMjFKIMqNhBPYirlvGssRjkUZ7MODQAj3beWkZCk4wSe4pyfZnI2k+YD8yOelPNjhGyC5AxjOCPQ1UnVfPbsSeaCSPULdY5/wBz/qyMrnqBVLZ7ZrQdt64bqvAPtUJh+QkNzQIitoEeT97jy+9RyW8ltOEBIwflJ7jtzU8GxZlV/lB6nrW5EsL7LO8A2n/VuT09OadwGWepzGGOO9T5QCiyofmB/qKkgW5DebavHuOdwK8OPpUEulC3laNCxbOAcZUn09afZTOrsWBLx8lSCGH4U7iJksrO9Qi5jFpc9Vli+43+FSLZzJbGNvKni6EKeT7+xqykST/v4iiF15J6N9R/WnfYZomMsCdeHjJz+INFyQtniMccO5hsG0o/DD6GrUWr3cQZZJGe3Tg7gMj6+tYlxd/ZXCToSpwPM/u/X0p8paZdu/DMMqT0NUwsaFwYr47kCi4XlADgOvt71JbyW+o2ZjYg44KE4b8PesK2nks7jypAM5ypPrWqLa2vAZ4ZBDOT82TgZ/p9akZi3iSabcH7PISPvFeh+oBrVsvEMV5a+XcASEcEYw2KratFcTpiXbLIg+Vhw34iufMPmt5qN5br1zTA7IxI8OLfa9s/JQnofUelVpYvtEJgkdiY+QGHzD/Gsaw1V7ebEm7cThiOVI9a3/NFzArqu8c7WHGPof6GkBzNzZosxZTiTtnjP1qsgNvM0cuBn1HFb90I54SJ2V2IIDjhh7MPWsO4SSH5GYOh6Z5FAx4UJnaASfTvTuP4TgehrP8AM2uAcgdBz0qcyr/cZvekUfatFFFWQFFFFABRRRQAUUUUAFFKKWgBAKWiikAUUUUAFFFFABRRRSAKKKKdwDFLRRSAKKKKACiiigAooooAjnlEMDykZCqW/KvnvxpqVnq2rtcxQNGWbmRm+9+Ar3fXHWLRrktJs/dkbvwr5wv8famjO7CnjJ60B1KyRW3O4hj2DHFauneGpNRYOIcQ56gVP4X8MyavqQLJ/o6EFye/tXr1lpUFlCEiiCqBgDFYylbRG0I3PPp/C9vHCI/svUfeTqP8ayJvBcNwNqq2d331Qgge4r1l7KMtnkGnCzUsGx8w71HMzZxTPEZfBGoWs5GwPETwVU8ilg8NXEbsZkxtXOCvNe5Lboq4wPoRVa60uC4QgxLwODjmnzMlxR4w2leQ0qY3h1yvOMn0rDl0dpLhmjw4HVQOR9RXrV74YdwTGn3OUfHIqhd6IgjX/R/KnXJMqg7WPv6VSkTynlb6cSWR1KsvGCKgFjljGSGyPl9R+FejSaNFIzTvHhu56jPrWXLpEXm/NHgE7llXsapSM3E8+ls3VsFefQ1o6dOJE+x3Cbvl+XPUEeldXNo6yv5csSl+zdM/jWPcaU8EzLJHujBzxw6+9O4rE0KySwNAr4nA/dsxyD6A1XSeKTEV/btFcxnaX7p6Zx2PY06eKS2dCCZICARIOMeufpWjiLVbPkBLyMFS399PQ+tO4mipHbNa3OT88L8NH6H1xWklpFJCZLOYNj70frWN9okhc28z4dTlGPII9P8A69PtrqSGZby1OM/6xCOfoRVCsaWoWH9o2Z2Y8wLtdCuc+3uK5Z4Z9NOCpkg6FSM7a6ma5aTF3bHYMfNjnn3qtPJDdOr7B8ykSp0B/wA+1MRjxXscq8MHTI3RyLk4/qKstbxSRtLaOyP02A549qybiB7C7ztd7Zj91uGUfX+tOtrp9PnAmBkt3+7IOo9KAHtfzQ7ROzB4+Ax4IFWJHt78+YgRJh95gMZpb2KO6iLbRKrcrKvP4VkSSvaSqwhHTnJ4NAyWe1YbsR5bqAD+opLG+kt96ZJU8MCcYq/ZajDejyLlViP/ACzkXop759qqanp0kJ81F2uvUjpIPUHvSETTL9oXzrc/MB86dyPWqkjLKhCgADg4ptrcDapBIdejDt7VYmUEeYgGD1UUDRkzQgMPmBB6Nim+VKOEkBX1BqeZBwO2fyqBkIbp+tAz7dxziijqaCMVRIueKSjvSmgAAoxSA049KAG4zTu1NzinUAGaM0UUAFFFFABRRRQAUUUUAFFFFIAFGKKWgAooopAFFFL2oASiiigAooooA5zxveCx8OTyMobPABOOxrwO1huNa1RUVCDI2BjtXtvxFaMaIqyFcF+AepPpXI/D/SRLqMt86AJEMJgcZNJuyHDVnY+H9Eg0fTYoY0AfALtjqa1GHpUg9KcqZNcz11OhOxW8vJxTvLP0FWRFtp3l5osx8xT8ql8virfl+9I0dUoi5il5QxgjI6VWksd0fy89sHvWoEGKNgycU7Cuc8+kQkANGOeoxVG60C3JG2PaOpHaus2BTnFQXEIlQ4GCOlDQ0zznVNJMce+JS23qAOR7is1UhmkEc8amQLw394V6HNah+q4IrkdU0ho7jCAAM2Y29D6H2pJ9B2Rzd3pIjDKRuiPOMdKxPsps7pZIyCjdDXeW+25t9jgCRDtZe4NYuo6Z87R/dWT7vsaFKzG43RzGqWInj3jKv1DAdD/hWVbyPFLhwVY8Mp7mung3gvBIuJY+DnvWfrGnNgTRjhvzWtlIx5SqsjW8hVPngYfOh9KrXu63fKyeZBIPlPfn19xVhVLxYPLd/aqkjKDsxwOeadyeUhhna4fynCv2BJ+9/wDXpigRrJbsoeJv4G6qfaopEMfzKPyqQMJsMxIYd/WncTQ+HdbbBGTLAc8Z5/Ki5gF1HuXBQjg9CDUU0exnVshDz8vQH1FRpPKjgSMGx3HegLFARSwSYdTuB5PY1sWupmS3FtKQ6AYUHnHrWZdRhJPMRjsY5+lV5Mq4O7696AJ7uD7PL5sB3RN6dqatw/l7Q3HpT95eFmAyOjr6GqIypx79aALq4lU4GcdfWoXjcNhTkdjiiGUhxzjjmrBMqHCoWHUEd6QH2jSGloqyRO1JTqaKADFOPSiigBAKMc0tFACHrS0UUAFFFFABRRRQAUUUUAFFFFABRRRQAtFJRSsAd6WjPtRQAUUUUrAFFFIxwpPpQB5p8Urnc9jZxsTIW3be1dB4e00aXo1vBgb9oLkdya5XUkbWvHaK/wAwhwfbA7V3wxgD0rKo+hrTXUeo5qRRUacmpgCKzRbY5RzT8cUiCn4rRIhiBaQqDUnam4qkK4wqB2pjJznGKmK00rmmFyuwwaiI55HFWGB3dKaVHpUtDKMsIDE44rN1HTlvYWiPBPIPoa3THySaryockY+U1DRpFnAyQi3uVuyMbiI5MfXGam1LTVnhAPynqpHrW5eWcZYq6Ao3Ocd6qSKwXy2529D7VlI2RwOp2ZGLyP8A1sTbZR6+9Oe2NxCCqg5Fb17bLDMXC/JL8smTwfSse2SS3u5LbnYOEJ9O1UndCcUcrdxf2fe4KnypD1qvc2hZ2BxnGQR6V1up6ct1A6kc4rnF3bAuOVO0n3q4yujOUbOxhtGzNt6EVWdcDaBzzW5cxKH342nuPeqt1Avk+YvXNUpEuJlu0mzqcgYBqsZ/m+aJBx1UYq5tJDDHI61UnSruQ0PIW4hdV4IGQDVBOFKMMehqxBJ5coznikvY9sodPuNz9KCWgt5Nk+GGVYbWqGVf3hXHIOPpQuWOAeQPzqPzP3gBPWncQElWDenFWRdMowCV9s1GQWYIQCQKQGMDDZBFMD7aoxRRVEiZ5pcYpMc0uaAEyaWkxmloATvS0ZooAKKKKACiiigAooooAKKKKACiiigAooooAKKKWgA70UUUAFFFFABTZciJyOu04p9R3DFbaUjqEOPyoA848MQvNrN7dSn5l+UAV2I61z/heFo7GaZx80srE10ca7jXNJ3ZvFaD0GMVLjNIsZBqQDtSSBjlHAp1IBxS4yK0RIoPFAoxgUlUSxTSUZNNJ5oBCOMmoz6U52IqPcaChCR0FV5O46ip261Wkzkms5FRKc6h1wRxWfJCN2a0pPSqkuRWMjZGRfWqzQPGehrmL4eUiTt1Rtr/AErsJcAmsW8s1mSZCOJBUp2LKAiEikr06j3FctqNr9nu3/55zDB9jXW2Mey2CdCnFZmt2omhJXrj9aakDRzn2X7bCI2+WUdG9aoFfMtZIpMeYGKsP61r6funt2ccSxnaaoX0BS/SUHCSDBPo1WmQ0YbQ7H3Hg9D9ajuLb5cgZrUuIC0xVxgMOvbNREAIQD7GqTM2jnHGyQHoM4/CnS5MWAfcVNfRj5uOagRsxgdx+taoyaIcdCeCDmoJl2yH3PFWXB3enFNnQPkUyRiSchvbFPkjZ2DL0IqtynHWrsGWiBzTA+1Miiog+aduqyR2aQmjIqKR9oNADy+KN9UXn29afHLuFAi4DmnjpUKnNSUDHUUgNLmgAoozRQAUUUUAFFFFABRRRQAUUUUAFAooFAC0UUUAFAoooAXFVNRbbYTndt+Q81aJxWD4h1SGDTplHLnjFJgZ1nLFaWiRg4VQT1rTtNQilHX6HFcLJNcXCmRkdIuyt1J9xTItbutPckwM0HcqOBWFjc9JW5jkLBWHy9amQgjIrzCbxDIZfNgmMSvxgkbW9j/jW1oviySORbS+ABbmJwch1qrCsd0KUVVt7yO4QMjZB6VYB4xTRDuAORmkxSgcUUxCU1qfSFc96BrchYUzFTkdqjZcKTQUQsQDzVdzjJNSM241DJk8VnIqJUlcZ61VlcGrH2T94ZNzHPG3PApr2uT3rJo2TRly85qtJ90jFaUlrycZqpNAV6g4qbMpNGbJEqtuTgnqKzbmIFWyOK1JGwTuqlNhs5Oako5pIvs15KoBAfB/H/Jqrf24KMVHA+YAetaN2M3aDpnqajljHlNgknFUSYN0vmwJInTOfpVN4W3kbe2frWjAhEToeVVulQXETIgCEkoTj3FaEnP38HBIGMVnIpMWVHIrqJ4BIM/wmsGOHbLNGRwDWkWYzRTcFlzjp1pDH5mcHnFXJosAkD6imQxAqTjmquZ2MyRGU81agysQHFLdRHbTUVguKYj68jvQf4qtLcq2Pmrh4tU29SeKtxawMjmtbEXOvNwMdaqS3XXmsQaoGHU0n2rcD1osBamuiW25q5azZXk1z7zYfcTVqC9A7miwjqonzipwax7W7D4AJrSjk3YFIdyfNGabmjNAXHUuaZmlzQFx4pePWo80tAXHUU3OKM0BcdRTd1OHIoHcKKKKACikFLQAtFFFABRRS9qAI5BlTzj3rn9YRUCh1Dc5yc5Nb75IPP6VhyKJblmyTzjmom7FQV2czfxTyviCEYHUh+p9+az0sb64JiuDJ5Z6qOhrtRZxH7y1MloEAA59zWVzY4Y+GNkySAPt7xt0IqWbQ4JowF3JIufLyfuk9vbNdw0CsuDz+FU5bEHd3z2pgmc/od1dWzmGbcVDHLE8rxXY210HXDEZFYT2gHIGGHQ1ZtSV+9kH+dCkJo3g4PQ06qkT5GamMgFVczsTcUmR6VH5oH1qvLdheDwew9adwSJ5JVUmqkt2qxuSwCgZJrNu9Q+Yqcr3rFutQLwMgGVU/N7jrUto0UToDexIilnVSexNRSX0RHEi/nXmd3d3UsrGQkZOSfQVQF5JCR/F7kmpK5T1GTUNi5xgdjng1WOsLnAJDd8mvOX1m6RQHkKqe2aaNWkZgxdiAe5p2Qtjv5tWYNhRn1qtPrC+WW46/hXLpdPMCwzk9w1RZuCwZGLZPII4NHKh3NiS/E7ZQhh6LVOW5KHnI+tZ3mSwSbypAPJFPlnaRMj5h6Ec1nKHYtTY2ch3RlIPOTUWxmfOTg9qrrKGlxyMdRV6LDKDUWKuUFVUuJUA6nNQ3NviZD0zWh9n/wBIaTsaSdNzqR/CaLiMo2mF2gHA6VkyWBNxMQvIHNdd5fABFV3tl3M20ZaqTYmkzkZrNliyEJPGaiW1UBgSRzXUy2w24KgVlSW2GII47VaZm42OfuocAAD61WEJxwTW1cwEMMY4qgYyOmAPc1oiD0+S6cHAY/nU0F05IyaykLSuCa0raIkjiugwNe2mZ2ABNbMY2rk1m2EGDk1ouwVTQMrXMm3JJrBuNUa3m5Y4zVzVLkRxkkiuGvtQEk5+bilclnqGk6qJdvNdVa3IYDJrxrRdUMcqqW4zXoOmamJAPmFNq4I7WOTI61JuzWVbXIYA5q8kgbvUtDLINLmog2OlKG4pASZozTN1OoAdmkzRmkoAdRSUCgCTNGaaKWgdwFOpKUUDCilooFcTFLRRQMhn+WJj7VkcA9K07tgFCZ61g6pqNvp1vJJI3IHArGpJG1ONy4HG7lgv1NWVDMoKyA/SvGdQ8QXeoySvHLIxUEhE9AKqeENa1/V9XntkvktUiQMC3rnoTn61nC8mazgorU9wLuh+ZQQPSk3q/K/ka43SNb12a9urWa3S6jtCBJLFjDZ7j1rWTVop2ypKOOqvwRVSutyUuxryRo3UVRmzG4xUkV2JV+U5pS6v1HNRcexLBP8ALgmpfMwck1SjU7+lX0iO3gZqkyZWQ37QuODzVC5mY5XirU0JA9Dmse9bBOWpSdkVCNypdTqwZGzweKx5XG8kE+mKkuizMcGo4bRnbLZ61k5M2UURLaecCAM5PepBoSv/AAD8q6Gy08LHynWtKK3jAx6VSTJbRxh8KQXCYMfJPQ0yTwSiZI3Jntu/+tXehEUcKfyH+NQzOqp1PB4ytWtCDgZvDJgw0b/Wq0kE0XQncD9K7d2Q7jtGT1NUp44XHKj8DRzFcpzMULTRbpgT2+7VSfTNh8yM49hW/NDGOFcrjoBwaqywy7MqSQPU0rhY56a2K/MAN3v3oQbVz0q1KXDkSDj1xUDx7TyePrSYEhBMee1Q7TtOalibK4p+AakCL0x1xTHViMmp9vNIy/lTAz2Xkk1TuEBHStUxg54qndptX5etNbkyMS4hB+bnB7Vg3MmJ2A7V000eMZzzz+NYFxZq07n3rVGLPRra3GBnPFa9pBkjFQQR8Ctizixg11GBbhQJHjHWoLqQKDVmRgiVg6rdeXE5z9KA6HO+IdSCKwz29a4hrkmQnvVrWrxp52wTisdWOTxSA3bW9II55rrtH1jBVSefrXnMchVsg1qWl4UKkEgj3p3Ez2zTNT3qvNdFb3QbHNeQaLq7YAZjmu807UQ6j5qLgmdikm4VIGrKtrncBzV9JARU2GWN1OB96gDA07eKLATbqN1R7qA9ICUN60/NRA5qRTQA4HmnCmU9eKBi0UUCgY4dKKKKBdQFB6UUjEBST2pDM69HmyFcngYrB1TQ47+JkeRvm4wTxW+F8xi56UyREbp1rnkrs6ISsjz+LwqdHd3ggWRHjZDxkjIx/SuJm8B6qL1njwqt356GvcFZkbDLxU+yGUEFQM0RVjSU9DI8K6RbaDoEdp56SSP80zbs7mNO1HTrO7ZnAUFB99DyDWm9tDj7q/lVCezgYY8scnmrk7ozjuYcbSWN39mlkV0P3XXgVfDuswFTR6WY9zwuFDLtKS/MP1qEptliiBDMoClgOprFqxtozRQYZTWnEMpVSKLDKPTrV9BgGriYSdylefIv1rjdTuikrKTXW6m+FrzvVJS94QD1OKzqM2pItxI0zbj0rbsbXdjpism1GY44sZJx3rph5Wn2RllICquSSamKNHLoNmnWBdpOKWC4UqGzj6muHuPEM+pal5GnRNNIWwCBkCuR8Rat4m0zWJILiVlERBMaZAdfrVRVyZQse1S3AVfvEfgDVB7oZIWVT+O3NeO2OteINa1aC3tJZIkd8FeW475zXd3Om65ZsAt4twMdHXGMVTi7CTijWuL3yh86ZB7rVCW5WQF4mBI5weornJdfmtn2XNvJGehZelM/tK3nYyQzBH9QayszTQ2ZrksRvAJ96mSRmTbgY+tYcd4ZWKTECQdGzw30q9DKFwN3P1p3ELcRbTlRzVV1DxnevNaLKH78+tVTCQ5Jzinchop4CkYPbFKOuM0ssR3bgflHGKFIC/WmICeoFKBkYoC05VwfrTGRFBVG8XBOO1aEi4zzWTfE5GCSfamQzPlfcoPPXj2rOe2DtuJOT6VbdihIBOCKpvK27jBFWjNnqcERyoIrVhTYlVYE5FW2+UZNdZzIguXwvNcT4ivlVHTPOOK6jUbkJCckDivONauTNcOucr0qWDOfuP3kpbNMCflUzpk0qqOad9AIhHUkYKnIqRU96cFwKkC/ZzGPByQa7PRtTBwMnI61wcTFTWtYXRjcEHFArHrVhfhgOa3IbkFRXnOl6jwPmH511Npe5VfmqhnTicY60vng96xvtgA6im/bPcUXA3llBHWpA/FYcd50+arSXfuKLAaqPkdalVuetZsdyD3FWUlz3qQLyninAmoEfNShqAJaWmg8UoPrQO46igUUAFQXJxHgd+tT1UkO+QnPA4qZMqKGovy4oki3pgHDetOAqUVluaGQzTQthwW96VbtQemPrWlJErj5gCfWqktgjdse4pWKTuQfag1KGLc/zpRYBehNWEgC9efrRYd0VpIndcAdaS3sxC5ZuWzxxV4jHQClC+tFhcztYI0I57mpJW8tDzzilUY+grNvrlg2FPJ4obsJK5Q1GUlW78cVx4tmkv8AewBGc811U+WU+9ZYt9su8Z5Nc0ndnVBWQW0eL1G2gDtXQajpsWp6bLZ3IzFMu04OKzraP94CwA9K34GEkIU4yK1p2Im2tTnLPw9HphUWsQjUcAoACai1DwnDrLB7re0gHDHk4rpHyrYPSl+0KAACKvQlzk9Tm9M8Jx6PmW0hiWYggtt5xUt3FqRQkBW3dsVtS3hUcdKpS3retDegkm3dnC3+j6jJ5m6MEt1G2uIv/DeoxszRxlTnqteu3F2244/Osa5kZicDg1jzM2POrCDVrZcyo0sY52sea3bbVrYkLNFJE3uM/rWy1vIwLLESB1qFbWCQ52DPfilcZasjBOMrJ24ou41RDiTkU+K2igXKoPrVa9Bc4A49qEJlfkgnIquoy7A5BAzzU0XynGacyZl3VoiGMGcDjNOPI96k2jHFNC4PWmBBIDs5rNlXynzWvICykfrWTdo2clqCWY8g3I+f71ZrgK2K05XC5Ujt1qoFyOELe9NMho9ghXalMnlwDmpj8q4rLv59inmuw5TD1y8CxnniuGuHLkn1rX1i886UqOcGsORs5qWBGRxQqj0ozTqAHADFOC9aQEYpc0AGMCprd9rYqIDNOUHORQBv2N1tNdPZ3xCjmuFt5dpGa2bO5OBQB2YvMjlqUXOe9YkM5bAq9Gdwq0BpxXe3vzVtL3A5NYw+X0qOWdkBpgdHFfjOM1oQXoJ61wJ1DY3XmtPT9QZz1qWK538NwGXrVxJAa5u1ucqK1opxxzUjNVTUgOapRzVaVwelAEymimqeadQNCSHCE1UUHBNTzn93j14qFeKzky4j1FPpopwpWKYYyKMUDrQaGJDSOaRuKUkYqJ3wKkoOrU8U2PpUsY+bPagYyZtkeScVg3U2XJFa9+/G3t61z9wpVzxWVRmlNdRUYupzSLGATmmIxz6VOSAoPHSsjUj3hWxWpbZwH5yaw9/znqTmtmxkzEoNXT3JqbEtyrH7oyfSsuUyxscqxrdK8H0zQYFYHIGfpWzjcyUrHLyXZzg5H1qs1w8hOAf++a65rBHGSBimi0iXOEU1Dps0VRHEyySbjsidj14Uniq4h1CeMukSJyNqv1P4V3bW6IDgdetVJlVF4Ucd6jksUqlzlEsb7o20EdSDio5YEyGYYOOa27iQv07VlTQHY27OfWoaLuZ07DBEbcVSaQgEVfeAAcHJqu8POKEBU6804ntmlZOoo4FWmQxpz0z1qTbkU1unapUyUGRViIyvBrJvlAUbRnmteQNuXAG3v61TuIg596BWOanjDuF6HNSpA4QBTxWlbWy72LKMrxnrUEoPmt16+lDEkehTuVU9OlctrN4EVue1b97MAhPoK4LXLotJtBruOIw7iUsxJ71VZhT5G/OoSc1DAXrTqjDDpSjrQA8HmnqeahzilDZoAsA/zqVc44qBBleOtWE6GgCVBxV+zzgHNUF4rStF5FOxJtWeSRWvECFrOs0wPxrUXgVaGKTgdqzbuYjPNXZn2qSe1YF9ON3BoYMjklMkgWt7S4zgfSufs082Yc5zXX6fAFQVLEkbFsxUCtBLjb3rNQ7BjimST7W61JR0UN2D1atOGUHvXJ2s5I5NblpLkDmkBuI2akBqtC2cVZpjRDcnAX3NRj7tOveFQ+9RK2RWUtzSOxOvSndqiVuBTtwAouNjz60xm4pjTBR3qCSf5c9BSbBIkdiW6kD61GSS4UdagM6lsAkk+lWYY9o3N9881O5WxOqkACpV4XOaRRUcnFULcp3TZfkcetZV0wUk54rQuZQO9Yd0/mNjP1rnmzeCIjdKHxVabUPmKhuhpzW4fhT83aq8ukCNDITlu5zWdzWxJBNG0uTkvW/ZEHaT19K5i1ISUITxniultPlA5z3qobiqbG3G4KdOnqKeFPPI5qtA2eMcfWrIORjtXWmcrEYnb1prYHIH50soJzjNMJ2rgdRSYrEUhy2aoTrvOcmrbsSSTVSZj0xxWbNIooPGFBPeqMy5BB79quynGcenSqcjYbk1lJGyZmzqqDBGM+lUnYFGweavTsSxJ9eKz5GUZ296SKIeoyetGwHnFAwCT1pVNWkQyIqAeamiGPpTWGeadGewqiRXAKn1qnL83Aq9LwpqiDmkMiC7RgACqjqoY+v1rQZQwGKxrqZY5yDx9aTGkd5facZEbBxkVyV14XaZ2JLfhXqT2qODmoPsC56CvRsfPPESueTSeDn7MfyrOufDUkIOefbFe1tpqBc7axtR05Nj4A6UNFQxDvqeQnSSp70n9knPf8q7OazRZSNvIqI2ox90fWosdyd0cl/ZRPY5pw0og966+KyDdR1q0mlK/GMUgscUumMPWpRp7e9di+lqv8Iqu1ntPAFAzmVsGBHX8RWlbW5QLzn2rR+zAEHHSnrCFGcVYmiW2QLVwNjtVRW2/SpPMJHBoGRXbEqcYrAuYXdia3nG6oWt1OTt59aBMr6VAFKk9e9dTbuAo5rCgQxkVba72Driga0NaSZQOtUxNmTGRWRNqY6bqbFfqMc1LQXOrtGzXQWXauQ0u6ErDBrsbIZUYqbAbVv2q0OgqtAMDmrA6CmNEV8D9kYjqvNUopAV4NaM43W7r6qawreTYSCeaymaw2NASYpryt9agMwHU1TlmYSFjIdn92s2zVRuXXnK9aqNI0rkbv0qB3Lcjv2qxaQP95jSvcdkkXLaFIsOcZ706W42vwaLhXFsxjBJHOK4LWvFlzpVyCbRpog2HCtgihysEIc+x3jagVUVDLqQMfWubXWbe9s1uLeQlGGRnrVSfUkMZAf9aTmUqRb1HV9hKqQT9aoQXbTkc8mua1TVI4mLO+Bnqah0/wAX6bBxLNt+qn/CsnqaqJ6PaxAJuPU0XMoVCKwbHxFb3kRe3uY5VH91s1Hd6rkHI/GpsNLuNvr2O3l4HPUV0GlXYltoySCWANee6pebvnDdK6Lw/cP9miY8DrinF2Y5R0O+t8npge5q6pxxisi0uMqBk59q0423Dr09a6Ys45Kw9j7c1CzcEZ6+tSMQeBioXwD2p3EiGQAjFVZmGcVZcgKcVmT3CK7IH+b0qGaxK9xIqscGsqaTLHBqa6kJPBrMklxzmoZohs82FxkA1ReY9M0TyA5PUVU3ZOelSNlgHmpUOQQetVkbvUysDkgVaRDZJnHFCnBznioHcqfQ0xpewpk3LUrZjODVJCAeKUyMxwPSkxspMaJl5VmNc7qWPtIIHVR/Wt+Vitm2372KygEaNDKyhtvf60ikeof2mv8AepV1EdjXn8OqzMTzmtCK/k2jrXpXPnvq0jtW1AbOo/OsnUL5GRuRWH/aUnTNVpbl5M570rlRoNPUjkm3SE460zzMUmwls0pUntSOxOyJopgCOMVfhulxWRsPvThvA70mPmNaS6QiqEsy5wDUGXK80zH1oQ+Ym3inB1qvtPvQwPvTC5P5i96NwPHQVWIOO9HPrQFy1vHFG7J61VBPTmgsQeCaBXLO4etVrlvloQktjNR3PAzmgaMS5nKvjJzUKXDZzmkuhulY1CqnFAmdr4XkMgyeea9KsEO0cV554Rh/dDPAr0qxT5BUMcTTiXip1HSo4xwKmXpQUDDIx61zUqmORvqa6U1h3Mf7+Vf9rNZ1NjWk9SlIxK4zVcLvfByaszRnHFOgj2jJ61znQiaG2BO5gBWgiKoAAqvE2farKH3q0tDOTJQcA9qwNX8P2ep7hJEoY9WHGa3T0qB8ksc1TjcUZOOqMK38NW1va+QACmK5/V/C7wfPZykZ6qea7s7tnSqbW6Fi20/Mec1DgjRVXe7PJL7w1f3LYdAcGs9vCkyn54v0r2k2UJBO0Z61n3NmgflQR9KnkZqqqZ5npekw6TfLKB5YbhgOhrR1e8t0GVlTGPWuum0u3c/NEp+orOuNBspWO63Qn3FQ4MrnTPN57p7ydYoQzDPLDpXoehR+VaRhzyAOtJD4etIZNyRKp9hW1FZqiAClaw5SVtC3ayYYH+VasE+E6VjRqV4zxV2EsFxnNXF2MZK5qeaD9ahlfGMnmqnmlWPIpkkxY/ez7VbkQoD5JAOSetZE0UX2k3BzuGe/WrE8xP8AFjHasm6uGBPzDFTctIiu5l3lgc+1ZE02CRmpLi43McGs2WbJJJ5pFbBJLg896Zvz34qtK+Wznimhz60CuX0kGcZFShsDis+Iktg/nVtWPSqRLHMSTTMEmlJ4pFP50AgQEMSelEkoAyegpGcKMdzWVqN15abc9alspF6a+WDTZrh+cEACuDub24uZ2kaUjPQA4xXRPjUdMktllKNuDA/SshdHABDSMxz1pJlxR11qg3cetbEagJWRZn8s1rrjFehc8q4hUU4IMUcGnAYoSIYmwUmwd6fjmlpiI/LWk8sVLRQBEYxikMVTUYoC5D5S00xipyKYRjrTC5F5Y6UhhFSY5pcUBchMQppiAqc+1NOaYXGJCM5xVS8XCnFX14GaoXxwh+lJlpnO3H+sNMVcjr3p8nMhzSRrlwPekNnonhSEi3U/SvQ7NcIBXE+FowLZPSu8tl+UYqWOOxaUdqlXpUaipOlIYGszUECzhh/EK0yaoaguY1YdjiomrouGjKEqFkyKYF2ip15jNMKgrXPY6biK4xV2HkA1nFTu9KtwThcKTz0qkQ0XetRsgpfMXucUblY4Bq7k7EZSomALY61ZfAHFVSSHORQ9RoRgFUkVSZQSc81fA3qRnrVFrc2427i3U5JpMqLKk2QcjpWdOHJ4rTcqTzUD4d+O1QzUrRRleXIzVoSKOMiq8rIvHf2qq8oDNkYHrmpaGaQdTxmpfMx0rEivF37Q2SKvJNvpILFuQkjINQGcDjPNMNyDxis+eXbIfQ0mykhLu52k9+axbq6Jzmrt4xAJ9aw7lmOfrUpgV5pyeBVdmZvWnOvzUu3a2Kq5LIFO8HnoacIyw5OKckSxggdznNPHGfrTETRqFHNSjimxjcOelSBeKpCYxid2KTdj3pzDvVeRtooYkE8wSMk1y97dfaZjjoDU2s3+xvKXOcVmWys7ioZrFGtYxk4rVS3i2DPf2qnbLsjAI5q7EMxrkZxUbl2LNr1Hua1V+6KyrMZI+taq9K9I8Ycop9MBp4PNNMkXOaXtRS9qYhKDRRQAlFLSUAFMPNPpMCmAwjmjFL60uKAGYppHFONNOaYC546Vm35+Q1pZ4rKv2yhpM0iYLn5zT4RmVMetRscse1T2nN1GvvSGz1fw1Fi2TjtXaQDCiuW8PR4gQe1dZEMCoY47E1BakHSopJAoNAx5fHSobn95bsM9qrNcfNThKCPapY1uVoDkbTT9g6GoI2KTEZ71aY8g+1YNHSnoM2DPvXEeMIdfjVZdJdoznLNntXdAZOKZdQiaEq/AIppFQlys8QtfG3iW21610/UmXbNMsJcKVIyQM9cd69Si0zV8ki43em44zXKeMfC39oRrNZSiO+gcSRkjjcDkV23hLWZr7Tlj1aS3TUkAEiocBvcZqlFM0qS0ukVRe6jZN+/jcr0ORx+dTxa7FN98bTXUkKy47fzrC1Tw9aXIBjj8uVm6r3/Ci1tjFTi9ys+vWVup3zrkdu9ZV14rtXPybm/4DTLrwbIXk8q7fhscqDWJf+Gbu2jJ+0FiTgDbjJqJXNY+z7mmuu2c0mPOCezVPHewnJWQEYrnLzwlLBtDSuz4y3HSsZdPuhfR2iXZjLgtz1wPaou+pdovZnZy3Clwxb5faql3cjaxB4964rUL3U9K8zzZ0ZE5J6VmN4munTeQGXGTim0wsdvHeKJxhuvWte3uTLgelefaHqp1Z32BlZeoIrvtNtmwCTxipsGxb3FT7VDdf6reOvWrMyBcYqhezZ2x46moY7jbjJgyBk1i3HHHet2c7IBuGKwZZN0jKMdaEBWI5pCM5J7VIw5xUEjckelNENEbE7s00tkgetKWP40iKd/JqhF6FSF56VYVQwqCIcYq3EMAn1qiGROAeKpXiEQuy9VGa0ApbnrTLiB5YxDGP3kh2inYE7HmksjT3kjNnG7itO1CjHH6V6vpnhvTbG0jV7SOSbqzsuSTWottboMJBGo9lFP2Y/bpHl1qjykKkbOT0AXNdVaeH7h7dWkAjY/wnrXVKqp91Qv0FKSPWmqSW5LxD6Hntp94fWtIVmWeSQa0ge9dLPPHjrT6jBp4PIoEPA5p2eMU1TzTqQgpMClHNL7UANIpOad1pCMU0wG0UtFO4hh60dadSYpjuNYVGRUpOKjNMQh4BrI1E/IeeK1n+7WJqJyMfpQzSOxjtyT9at6Yu7UIR71SPU/WtPQ1EmqQ/WkUz2PQkHlA47V0ijArE0ZNsK8dq284GahlIHfaKz7ibrg1LcTYWs53Lv3xUtgKr55Jp4c4qKlBqLgJIxEufUVbRt0QNU5BlCR1FS20oZSpqGdEHoW4+eadKcpxUUTYqwSNuKY2c3qEbSy7cgY6cVlCB7O+S6RRvUYORww9K6G+hLNlBhlOfrS2qxTrskCgjqp70rnTGXukljrsZt/mO1gPumob7xHJCY5I0RgrZYZ5I9KZPYRiQmMYx2qMQkIw2hvrV3M/ZQL9t4n064t8y7oD6OOn5Vyni/xH5kdsmilZZEmV3Y9NoPI/HFaEtur5HkqR/u1nTaLEPmWHB9jik2y40Y7jJfGdteXJik027SUruJIUr+ea848UXGsP4hh1TTgQ0PEMSruOD1z2Oa782VurfMMH61WlW3jJVNuexFS2XGkkcBPo/ibxDbFL37NaRudzZUhj+FauhfDVbZA0108ysclR8qiuztWBgKFNxH8RrQt2ONi87jzSuKVkVtN8O2OnqFiRTng49K2I4o4x8oIppURpjPJpfMAT2qWRcpX8qxFj6Cs20ja4la5foDhQenvS3ZFzKUB4zzzS3UwhiCR/Kqis2aK1inqd3gEfhWTDySxqO4mNzKFDEc1aASKPgfnSJZC55zVV2BPepJJMnGahNUkSIQKenXNRE81LH1xVJCZci+Zc1dUDy/rVOHsKvRIWAWqRBLDF+Qq7pluZLwyEfKg4+tQj90Ng5ZuAK3LWIQ26rjDdTVRRnN2RPnmkopCcGtDEXpTM5oJpuaAODszxV5TxVCz+7mrwIOea0MCUdOlOB6cVGDkU8GgRIKXNMB5pQaQrDxRmkHXrRSAUnmik70U0JgaO1GKKYMSiikJxVCGNTD1p7c0yqQxsh+TFYGotnjNbsx+Q1zuoHmg1itDOra8MJu1ZBWKvSuj8IRhtS3E9KQSPY9LXbCM+lXpZcCs+xcCIYPanzzHGPSs2yyKeQscVAKCSTk0CswFzThTaeOlKwCgZyOxFV4mMU+09QatR8tioLxNjpIPoaTRrTfQvAc1LnIqCJg0asPSpqk0kQ3KF1yv3h0rKkDLJnBQ9yK2W6VUniEgxjn1oZUZWM37VMCcPuqRLmReqg+tOa1KHNQOSOFU0XaNLk5v4lXmEFvpWRqWpTk/uoh+C1ad9q8Ag/Ss2ctnqaTky4tIy5UurhuTt+tRpBHDkyHe/vV2RJWb5c01LFnb5uam5bncS38yZsKAq1t2sKwpk4JqtBbCMAKKsu/ljAxmi5k2NuJCT1qtLORHgVHNNluv1qtLLx1qWwSGlhBvc43NWLqF8xJGck0+9vuWxyOgzWKZjJJlqksuW0YzuJ7U64nJ+UdBUJk8tcg1WaZmFFhEpkpm+ogzdzTWYjHGatEMsbqnjHeq6r0NWU9Kolst2ybnFa0QWGMuxwe2aoWUZLDPTqTUzTC6uQi8IvAx3NNEmnpluZ5xNIMheR9a3M+1VbOEQwBcYJqcsa1SMJu7FLU0tSE0ymSO3c0zJoJxTd3vQI4e0IC4q0rc9apW5/dg5qyp4rQyZOG4xUqtkVXUjrT1OM1IibdShu9RhqfmlcCRTzS55qME0vOaLiY/dRk00mlHIouIcDQelFIT6U0IM4ppOaWmHqatMQhNJS00kVQIhnPyHmudvzkn6VvXJ4Nc9fcscUG62KgHA45rpPCsixXO4nmubB5rQ024+zTKScCkwbPZrG4BjGD2qd33GuR0jVhJGBurpoZfMXOaykyiakpaSoYDqUGm0opoB4cIpcnoM1y114gabVVUcQK201b1zUdgNtG+CVy3rXFSyAEkkn6VcY3Q09T1ezIMGPQ1cC8e9c34V1D7fpiux+cfK31FdLH83FZWs7HQ3cYVz1pjxkDIGatHFKFFFhXKBjJU8YNVzanOcitUximtECvNFhqRiyWwwSTVZ7VQMgDP0rYlhBYDFVpIT2FS0aKRlNbjHQCofKALAdqvyIc81XdAMn1rMsgAwf1qrdT/eAqeVjyBVUxAuHfJoGVCWIy3GetZ99cBFKrV+6lC5AOKxLttzEk1IGXcszZquucf/AFqtyKGb2pBGNvSgLkHJXFNIOKnKBelRkjPNNCuR7fajBzTt3WmEjNNCZPHmrcMZdgPWqcJO7HWrscyxKVQ5Y9/SqIZcmmEEPlRnLNwfYVe0W13yZOMdc1kW6M7Dcc59a63TYPIt8kcmqjqyZOyL5IB4pN1NBpMgVqc1xS3pSZppNNY8UAKWphPNITTc0xHDQNhMDtVhW561Sgf5RirCtjrVGVy0D+VSA5FVg5xUik1NwLAPan5qFW7VICKQEitzT881EvWn596AHd6Xdim0UCY/tSdKQGjNMTDNNYnNLTSatEBmmnrSEmmk1SZSILlsKa526IZielbt03BrnrpsuQOtM2RCCM04k7c96fHaTy48uF2/CraaLfSAN5QQH+8cUgZf8N3UnmFWYkZr0ywfMac157omlS2kx8x15PY131lNGgClhWclqEfM1QayNQ12CxLKPmYCoNb1Y21sywEbjwT6VyInFwryM240KPcbZp3HjefJ8pVHtt5q7aa3qTw+bOwBYfKoFc1ZxJJciV0BCHjjrWtNORgrwuMGtFFCGmY7pJJDl2z15rHuSTuI/Kr9xJtiG05BPas+chW25BJ6VaQGn4K1n7JrUthK2EmXcg/2h1/SvUoZwcHNeB290bbxJYSZwqzAN+PFe1LM1sfm+4RlT/SuWfxHVDWJvAKwBFOxisuC+BAI6GrRuj/epXCxZJxTGJqq1zkZ61H9qGaLhYtNgfMxFVZpEP3aqy3w34JqJpCee1S3cpKw6Ugk1RmIyfSpJbgBTyKzpLnJwMVDNEJK4DVTluAc4PI7UlxcAMTnkVk3N9sJHGfapaLHXcwA61lTS7qbcXZcZJxVLz9z8nilYVyzx1xUTSAGoWlAzUbSe1CQiWWQYqEyVE0hPTFOWN5DwcYqkhXDfz1qRYzw78CpFhWJdz9agkl3N1oESeYFPycVPapvbJzmqigk5rTslBYZoHsamnweZcIMV1IXYgHYVlaRDtYydsYrVNawXU56r6Bmmk0maQmrMRD1pD0oJppNOwATUZPNKzU3NMDgIT8mKsK/aqUbHAqdXHHHNDMLltTUoY5HNVULM2AM1o29hNIRuHlg92pWBajQ2DzmpQG252kj2FXYba1Tjh29TUrXGwhUXAPemol2KKxyDna1OBPQ1bnQywM0cjBx0rPhuZon2zcSZxjHWjlCxODxRk4qRJ0c4eMH3pdsQOXGBntRyMLC28BlOSPlFXjFGluWEQyvY1HHMkaYTcF9cVnXN8+/5G4zk4qlEEiBNXspJWRhtI9DUsd3ayvjeQDWFf6asl19piG1Wxkehqazsmz875HpQVyo2m8njEuR6ULB5g+VhTYLS3jQM2Sew9atC4WJcRx4x3pk8iKU+kzt1IVcdTTLfTrWBt2wSynu3arEl48hO7PA6GmoVcDaaqxVhVkXfj7uOwpm9myMkr2qhcM0VwCrHa3WtCErGoB+YkUWGSRkINzEnFWJL7fGojJHvVGZ9p2rlgetSIyxgKF570rCGXcr+U+OSfU9ay7CVjE+4bTu6elasvMbZXJrJUiC5ZScBznB7UMDbtodsSDAOec0SIz7k3cCpY2LIHOCqjOKhml3ZdcgGqSAjONoQjIx196oSorAEdR3Bq2zny1UMDmqkqgBoyMH1Bpgc9qo8udZVJBUhvxFe56TLFq2hW0jYIeMHPofWvGL+2DxEbsYzgkZrvfhnq4n046e7DfBwOeozXPWXU6aT0Ny9W40o7pAXgJ4de31quusxEZR85rq3QMhVgCrDByK5HXPCaTO0tm32eQ8nb0J+lYtWNVqT/2zHj7+PxqFtVUn/WD864e/0/V7NuWZwO4rIbUb6JyCxGKVy7HpqXqu+d4H402bUhuwDnjivMv7auc8lj+NSf29OPXP1pBY72XUOBluT15rPl1BU3HzB9M1xE2tXDeoqs+pzvnJPtSsFzp73VRhsP345rIk1BpHzk4HesUzO2SSSfrUkTMQMnr707BzF4zs2TnvTlkLD3qBMAc8095gi4AoFce7bPvP+Aprz5woP4VSd2eTjpUsaHq1Ar3LsC7u2auhljB46VRR9gzTpJcqMUgsPmuN7c1EAT2qNTuPTmrUandxSKHKduSegFaemKZdr4IzVWNA3JFbGneXCjTPgJGC5/AVS3JbNqzuo0u2sRjzEQMwB9av5Oa8y8I62+peNruUsdsqnbn2r0s1ulocstdRTxSHmkzSU7ECGmE04008UwG0mKWloA88tbS4uFHkxM/0FbVt4flfa0zBR6DkiugFuIEEaqqAelSOu2IFCG4xir5UZKK6lW102O3yEjGcfeanS2zKAxOT6USyNtA349hVeWZzIMsCoFUi9CytqNv8OR6UktoikHOBiq6TH+HIPY0oeRjyS2B3NAiQjLADOR3FVbuASIQww38LHsakDMCX3H6DtUituTDgnJ49qAMlHdJPJkyjDofWrPnZABH41ZkhW5iaMjn+8ByPpWS7vBIwZdyj+IihjL8sh2Dvx2NRyRoxHbPUVB9o3IMKPrVzzQYV2r82O460mIgCoYXjcjHb1rH+0vbXBiI+6e9bLLl/m+VvSsrVoQqiXH1xUjL8d7uwSRz2pJrvDsM59KwIZsYAb6Zq9Fcb0YHn39DTQGhDMJgfWrCYQZX07VnWjOjdM5rSgTOc9O9VuFzOuXBlOenpVu2fzogc4Gar6jCd52Ln0ptgrHcpyBmgDUVQqPxyKYo3KXOcVJ5ZPI9MHmnEAQrGpw1MZAJAyNjqKzL6JMGSQAbOausQgbJxWZqFzKINyxllOQMnGaBG7aTeZaK553KOM1G0mG5+704qnobtLpschHGPWrDOolCDGc800NEcsgIYDgCqz5dFbPzGp53VXOcY7VXEQMhYMeegqrBYgmjY/K2StR+GdUbR/EyHO2OQ7GJ71YnDRqBk4zWXe24YCZcBs5yO1Z1I3RpB2Z9A20ongVwQcgYNOlTehGBurkfAWurf6Utu7AzRDac12J61ymr0Zh3mnrKMEVy+p+HYZclogT645r0F0BORVOe13jG2oaLUzxy90L7OWxuxWNNbOh4BNew3ulB8gpnNczf6BySEqW2XdHnTxkc7TURyD0rqrjRGBI2nFZs+lSID8tF0HKYoPNSoc81Ya028Ec96QRAGi4WHR8kUrRFjk5p0Q5FXVXcAMcUXCxnCDngE1KkRHWtIQAAHFI8eB0pXBIz2GDimlePWppFOelIF9aBhEmef0q3CgUjio4ky3FXY46EBNFHu7VH4nvv7L8J3BVgJJcRj8etWoiqDJPSuG8d6r9pmhskOVX5jj1q47mc9iP4eOR4khPchv5V7aa8a+Hce3xBESp+63NeyDpXQcoUUU0mgQGmmjOaQ0AAopuR60ZoAzZJ8NuYZJHTPSo5dQjKrCG25OSSMVC0nmcsm7BwD3qtKGKblBdB1GOa3INDIZi6EHHHFEELsSxIOT1JrNSaEygLmPjnsau/2g8a+VGBIjfeO3BoAmEgkdk4BFICEYox5x61NAsQiLR/fPY9arXKtvLOBnsBzUgTecXAT5cnt6U1d0UTgk7T1qBNkikRllPYnoDVWa5Vt6tIUSPl3xxxQgLKyMSdmSAcKQeaq3N+qpJGImuGBAOzBAPpmsxrmW/321mZI7dl+ec8M3PRa1rCGGO1SFThR1570NDKqOsY+dWBPYjkVbi4bOe1VdTkRIt74KDgn0qnFdKY1HmAr1U+oqXoBs7lbccAn61XnVJIShTdnPBqvFdo+SDkjjgUs1ztX5m2g9M0gOenjNtcFWJCg8GrUEuzIblScgirEsX2gb2UEdjjtVVU8p+fu9qnYDWtgsnKnAHarscqrld1ZsZyi7OMd6U7nBAPIGa0ixGoYzvyQCPrUagw9MCmQXC+TgkE+4pjDe4fPAPFUFy+pyuSfwphfncOw9O1NuLiJEDOwUAYyeKob2vZA0YdLYc7jxvoHcbEDcSecQwTtvHX3qHVYWaEFRnaDx61q7VESr93jrms+/TMRw3QUMNyl4SnZ7WSMk5WU8dq3Jzhhs7cniuT8MTmDVLmzckM7ZX0rp5XbzcMMn1poFoRvucFjz9e1QQnDEk9Dxip3yynb6VA0TKdw545Aqh3C6/enIGFPbNUXKlWRR2wRVnazLl+g6VCwAYnn5jQMNC1f+wdXjkBJ3HDD1Fe3abqcWo2iTRkEMAa8KmTcmRww9e9b3hHxJLpc62s7nyWbA9q5qkLam8Zc2jPZM89aVh0PaqNvdpcIrKwIIzmrHm8YzWRVgliDDOKoz2qsMEVbExBwcEU1mRgTn8qlopHPXWnoT90Vj3mlrg/KK62dQWHAqjcQhhWbRaZ55eWAWQjaKzZLEljiu3urJMkkVkTwopNSUYKWOzqM1MsW3girm4DjioyRVXEJgbcdOKhePPepVYdzTZH44xSApvH82OtAiyelS5PpTkQntTuARJipd+0dKAu373SqN9fR20TYYZxQgYzVNSW0tmdjjivNZrhr29eZjyx7mrmsanJez+WrZXvTLG33SKoH4VvCNtTnnI7XwLF9mdruRQVUEcV6Ra6nBeKfKYbh2rhNKiFrbiND8u35h71k308+n3f2i1lZOeQD1rWxi2es7ifWjNcl4f8AGEN/iG5YJL05711QdXXcrAj1zRYQ40zJ9aN2RSZzxTAM0ZNNzS80AZHLRkggMDStImNqDOBycdTUcW11wCd/f6URthiAuPrWhBHPardQhiwEqnjHpVBTc28+2YAqejDpitWNlaQAg5JIxUd3biaEoxKbs4IPShsaIYm+0M0u44HCEHpV0uFBMjDaV+9WCsklttgJB5zuHQ1dnvJYbRjEAWI2gHpQIsOss0JeEmOMH78nAP0FY11ZZvD5t08qAhxGMAfj61tSzb9q3DYGBgKOCcc1XMBlumcAhdoAOOtIZHHdrGAkcZB7Aip47jeGRCMZznFVJ/MjmWFQPMXoT6Vat7YFt+47Tyy8cGi4C3UQubKSHIye1cvDDlG0+c7dmcc85HSuqZTGMx/NuPX0NYer2vlTJeZwWG0gdcilJAZCWmyd438xPxrQ+zW7wqHjLsO5aiQNKEmSQEdGzSxzb2+YgY4BqAIZ1ewjLwkhcfMpPBWpLeeN4FYEdOOafdESxFGyw24HNZIR4oV2E8DGKTGjZhvhGdjHgniriyJINinB9TXOLcRiLMrAMO2easxal5jBY0Zzj6CqjsDNonaCUGT+lLHfI2bdIC8iclv4QarWtrPPMDM+FHAA4FX4kjg3Rrnr1xWhLFe384iSYB2wBjsKsqGEZQZ2gdKYI2TI3AjGc0jM5DDjkYoAazjgjPpVW4O/cGJAxirG/aMDsMVUusSPtPpQCOaWU6friSbgNzY3H3rspAfJVlB2n1rz/WhLHLuOW2ng12+mTfbtNjldshkHBPtREoes5EZKrkdKbvcnHTNRAiNigAAJ9acSQOW5NWIbK/kHG7g9+tQMoZuOpHX0qSQE5AFNVXMIUEe5BoGV3J3jLEkdagnUmUMrcetXZEZASrDOP4u1VhC0hY5IC0hptanV+EvFTIVs7p8EcKT3r0SG4SaPKnmvAZBKkmVJGDnNdr4R8X7nFneMOnyN0ziuWpTadzojNM9KZsZpofPQ4pEdZYwQQQemDUZOPasix7k9xUEj4Uk4/GrMRDDk9Kr3RG055xSZSMPUZ0QEknP6Vyt7fKGPJrU1u5UMyn8q5iV97d6hlEyzFyMHFPLYFV42wQCKlY5HFIBNxzT1wRk9ahJI709CxHHegCULmnKcZ5pqqc9cVFcTiCMsWH50mA29u44ELMccV5/rerPK5SNsk9qua9rJd2jQ57DFYcdu24SSfePT2renC5lOfQitoWB3EfMTzXS6ZagbXbg1n29vvb0xW7a4VV4BxW6Ods0Q4t7aRt2BWbPKkrEMfvUur3Hk22M9xxWVcTcKVIyeaZICMwzB0yOetddpPiC6igWIvvA9a5KO4DqNw5rV075m3joOooTA7601fcB5pAzWrHIsgypB+leaXGokXHy9B0rQ0/XpYHyenpQB3oHNX4NPeSIMQeaz/Dt3baqSwkXcOq5ruIbRREuP50AeWLKisqIp/wBrmpxtYYB2kjAPrUDMqMe/pSJIY5AxYgfTgVoRYjlDKQVB49T1pUnD4JIUKOjDqacxV5AobIJximvBGjjDEknke1MewlxBFdRLwvXIbHFY011JFKsNwNq5yrdj6YrWhd1ZieFHaobuzjv4CAFJT5kOehpMRZjkE0W1iBkHH1p0UrW4CzErsGQfWsexvAkggnXDqCOvAPrV55EuBsOeelIZI0kty7y/w+45qCVJ42+Q8H7wBwTVhJPs8aq+SvY1FdobvDwsBj73J4pXCxKlzGsSpJJkA5IPrTZIY7hfLaTO4YJ7DNVRAFXy5Oc9D3p2HXLbufTGarcRz8cslpcvaTclTkn+8KseXukA37QOQKdrtuXjjv0QhxgMMdqhh/0u2+XIdeR71lJWZSLqR4hkztPoawZbfzpXRiwZW7VrWzeX97JDcZzVC9IjvmdMgNzSGRQWcUL7sZPqa01jUYCEEdeKot0JwasQybRkk4NNMGa8MsiqBk8Vdhbcpz1rOhK4yWNW7eZVPqPatEST5OGHao2didgbp+tSzsCSEJAxkcVVRXD8/nTCxOp2sTjqKz7xmy7YP0rR6KDVW7GMM3QikI5HUfnYKO/rV/whO8hns3kOFOVB546VBqCHeHIHJxkU3SybHVIrrIEeNrfQ0k9SjqJ4xEwbB2/TFRq2RuHQHvVy4D3MC+X90/xGqkkbL+7Qrg9zWoCCU/MSB83pTQuACB07U0sYzgg/gKYswdmAPvQBYnVHRSrZc9QDnFVy6hCu7kHjHQU5UZSWyNrc5FIqokjLjK4zk+tAEUsQmBBJGBkHHU1i3Alt5WIB65GK32ABA3fKR61Tvrcudq/KQMkmk1dDTsdj4R8YK6x2V0Sp6K7Hg13BkBGRzmvCI4WtVVw5DHpjr9a7Hw94waDFrfuxB+5If5VyzhbY6ISvuegLdrGxyRWZqesRIj/N27GnLNDdrujdeR1rE1XTZJGJUEg+lYGyOfv9R8+c4JI9arA7+asvpMiE/Jj61H5LKcEAY96BjU9anHIpi4Tp1oLnPFTYBwUZqZCAOmKYg4561DcXSouOB+NFgbsOuLpYlPPNcrrGrEKUQlm6DBqTUNRZyRGePU1khVDZZtzepFa06d9WZzqW2KMVszsJJeXJ4q0kO5gGHQ0rkK38qVZcOCK3skc7dywpERNXrZwByTjrWcD5hHrVjfsUDPNMkp+ILppUUZxzVQMJLNHHUcGq2qz+bcDb90VJY/PE8fXuKAHws24YJ+ldFpMwZSp4OOawbdAZACDmteEiLDjtSAp3MzRXjAH5SatRXG0ZznNUrhhLct6UqkBcGmI1dO1mbT7vzInI9cGvQrL4iXEdqily2O+a8jJw2etWknIQckUh2PU1hRzySH64IzUTI2eu4DrxU0Vwm0ryzc4NG7EWSq/KPxrQgz1QpIRkj/GpnmjUgE5OOtWIUaVj5o49RwRUE9vGyhvMwSQOlO4mV9se0yAjLDHB6URTIWKA4B4JzUksDwIV6kckH0qGQhYhIDlm5VSOlMZDqdgDEJrbLy4LYUdRVKxut4CP2ORkYNaaXXmEYONox05z3rJ1WBrDbeIvDNk4/nU2A0rwFoEBB27ccdRS2En+j4BG9flIx196oWOoLdlRICCo+ufaq11cNG2YVJO7lTxUsC7NIrSkpI+4fkKlt5lZ8As2BnJFRW8bIRtRR8vPv60rtIk+CqbjyAKEwaNFlgkt5IZF+VwR0rjgHsL9rfcWUNwfaulbzJEVzxg4IzWTrluCqXSqN6/K2O49actQTHuihEdQCrdOaz9W4aIsMcYPt6VYtJ/MtcHAxytQ3ymW1dyoJHI9qzKI0fzIcqRxxxTonA4LHPYVTsJti7do+9mtF1U8j8hQK5btpGzubJqxDNtYkjgnjNV7ZxjYTkAZqeVsLgDPuRWiEakMgkzuGDjpS4HmgFfl9qzYZmjiyT1NaUZDRbhjOOaoVxQVYszfdAqpchXhfkkgcelSXEgt7UtkHPFUhMZkBDYUd6ARkXyM+TxgH7oqrEvVW4OOlbV6kYLHdlsZx2rIDKXwTj6VNtR2Oh027afT0ZApdPlYZ6EVOUZXcOeTyOOlY+ms1ndsoJZHGQD0zWqZ5XkV5Bntgd60T0AguBsIXfk/zqJU2kNjHrzV0xnzCHQMW5HPSq9zGwQeuelMBySYQg8jtUbz4JTj61NEpKY2rkc1CVjByOZM9CKAFCCRQSMY96qTPsdtrE56k9qvRRrJGwfAYdMGs2/JEIjjYFs80DsV1tJZTy+fTFU3SbzggHQ8se1btpbCKD99IwftxVC6XLhlBx0J9aUojuWdJ8ST2E3kO+5Acbield3aamt3CG3g5FeXz2+AWY4B4A71e0TVHsLhI5mOw9DmuWpT6o6Kc+56DcASAkYrGngy3Wti0uIrqEEMMEVHdCND+FYG6dzBePZTP4s/pRqN2E4BqvFLtjMknAoUW9hOSRPPM0Kg8YrEvbveT/jU11c+arMDxjAFZDFm+XPJPeuiFK25hOrfYrTj5yuaq7WCnn6GrDqSxDUw7QNp6CtGrGLdyt8xPJ4qTHdTSSEEjb0p8fy80hlhcIhLHB7VBPOEiZ93bikeRpSF6YqjfuAFUfjQBnSMWYmrtnKYnU446GqRINXIckY4oA00QeeHUdTkVpuwW23NgVn2TZiAA+ZTVm9Ym3Kn07UgKDMPMZ/emNLkVXeTAwTTM5Xg0wLCtuOQTU4kGBVZTsUCnA5FSB7JFCfKG/5W6EqKUxRqjl3XI5x3qzJ8sgiHCK20D0rn57ybzG5B2kjp1rcyWpee8a3G/aGPoOgqnJc4IkK8dDg461UluJRG5LE/MBz+NVo5nZVyc8ZrNlG2t1GfuhmJ6E0vBOQFVvfuaxw7GzWTOGPJxSpI3nICchvWq6BYtXA8pWfb8+Tk0kaxSWxFwwKsuNp5xUkX71TE/wAykZ5qpPGu6XAwEAwB0ov0EZUwbTbwpGcxN8y844qZZxPKHUluO46UutQRto8khX5thb6YNYOjzyGIqTxn+lSB00ck0y+Qr8k5yOw9KvXMExgEiMoIHQ9az7ZykIlH3xjFWVndplVsEH1oQDI55o3XIGxzjNXp4VntXEg6qeQKzImM0zq3QdMVd0uR5EkVnOFAxVjORgMkE7Rux+ToO1aDbnjIK8kZx2puqosV67IBnfip4QJIFZuuKyejGUYrZpVwgOT3qxHuQDIJojyCcEjB7VZjOFFTcGLHhHCkbc1ZPzLtB4FI/LDPoKbajcXyScVomSSKPLHyrnd+laUcaGJWL4z2qrbwo7yZzhUJHNWI8NGuQOVz0qxGLq837qSMAja3bpVXTnJhQ7z84yRVjVFBjuRz1/rVayP+jAYHDYB/CmVbQ0jbq6v3OKwp4yJfocCungUBSevy96wdRVUCsoAJOaTESRyExB8/NGOK20u1azjKDJIyTjpWFEBtYfjWjpLlvMB5APHtTQ+hajbezHkkUxpPmx/SiJyLp1AADHmrCxIXcY6VQiKPcJVZOmeaiuNqz5QZyec8Yq0Gy2MDHTGKryxq7OT2HFAyvKzrgrnn0NSQWX8b8t1we1KgGAvbFOmlZQelMZHczhlAXMh6Y96iCR8mUfMRwB0FW9NRShcqCzE5JFY+uXstrbebEEDkkdPekBW1O9tLMt5rszsMgYrll1GZ7gyn7uelUrqeW4mMkrlmJ6mrGmQLc3SxSFtp9DWLepSOn0zxY9ptQo7KOm3JrpotZ+1w+YVMQ/2z/SudggitLeYRIo2dCRk1k3uqXTwAeZgEchRipcEUps7MoJl3Yyo/i9ailCtJ5ZwuF496xvCd7NMJ7SRt0YG8dcg/Wr2oMcA9CpwPatoxS2Ibb3EeSOEMpO5h14rMuXVF3ISc+oqtcOxg3ZOWbmqgmd2+Y5GKTYFoyh2OehFVpJcMFGT6mgMQpqrvJc1HQC2g3AnsKeXB7cUzOyMY71GSc0h3HlvLBb1rPuny2atsxMiqeRjNU7kDzGFAECKWIAFXbdMcd6rQir8AwwNAGhYoUcntim3UhYlf4akhJEb49Kqy880mgKUiqSQRUARkbGamf75qRFBIzSAiWORhQfMBwQatJw+B0qYKCMkUAf/Z" alt="" size="32" height="32" width="32" data-view-component="true" class="avatar circle"></span>
  </span>
</button>
  

    <link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/primer-react.592b66644437c8ba4190.module.css">
<link crossorigin="anonymous" media="all" rel="stylesheet" href="https://github.githubassets.com/assets/global-user-nav-drawer.04e117190f24a25f4c1c.module.css">

<react-partial partial-name="global-user-nav-drawer" data-ssr="false" data-attempted-ssr="false" data-react-profiling="false" data-catalyst="" class="loaded">
  
  <script type="application/json" data-target="react-partial.embeddedData">{"props":{"owner":{"login":"BillXiang","name":"BillXiang","avatarUrl":"https://avatars.githubusercontent.com/u/3753638?v=4"},"drawerId":"global-user-nav-drawer","lazyLoadItemDataFetchUrl":"/_side-panels/user.json","canAddAccount":true,"addAccountPath":"/login?add_account=1&return_to=https%3A%2F%2Fgithub.com%2Friscv%2Friscv-isa-manual%2Fblob%2Fmain%2Fsrc%2Fhypervisor.adoc","switchAccountPath":"/switch_account","loginAccountPath":"/login?add_account=1","projectsPath":"/BillXiang?tab=projects","gistsUrl":"https://gist.github.com/mine","docsUrl":"https://docs.github.com","yourEnterpriseUrl":null,"enterpriseSettingsUrl":null,"supportUrl":"https://support.github.com","showAccountSwitcher":true,"showCopilot":true,"showEnterprises":true,"showEnterprise":false,"showGists":true,"showOrganizations":true,"showSponsors":true,"showUpgrade":true,"showFeaturesPreviews":true,"showEnterpriseSettings":false,"createMenuProps":{"createRepo":true,"importRepo":true,"codespaces":true,"spark":false,"codingAgent":false,"gist":true,"createOrg":true,"createProject":false,"createProjectUrl":"/BillXiang?tab=projects","createLegacyProject":false,"createIssue":true,"org":null,"owner":"riscv","repo":"riscv-isa-manual"}}}</script>
  <div data-target="react-partial.reactRoot"><script type="application/json" id="__PRIMER_DATA_:r8h:__">{"resolvedServerColorMode":"day"}</script></div>
</react-partial>


  </react-partial-anchor>


  <div data-show-on-forbidden-error="" hidden="">
    <div class="Box">
  <div class="blankslate-container">
    <div data-view-component="true" class="blankslate blankslate-spacious color-bg-default rounded-2">
      

      <h3 data-view-component="true" class="blankslate-heading">        Uh oh!
</h3>
      <p data-view-component="true">        </p><p class="color-fg-muted my-2 mb-2 ws-normal">There was an error while loading. <a class="Link--inTextBlock" data-turbo="false" href="" aria-label="Please reload this page">Please reload this page</a>.</p>
<p></p>

</div>  </div>
</div>  </div>
</include-fragment></deferred-side-panel>
            </div>

            <div class="position-absolute mt-2">
                
<site-header-logged-in-user-menu data-catalyst="">

</site-header-logged-in-user-menu>

            </div>
          </div>
        </div>


        
            <div class="AppHeader-localBar">
              <nav data-pjax="#js-repo-pjax-container" aria-label="Repository" data-view-component="true" class="js-repo-nav js-sidenav-container-pjax js-responsive-underlinenav overflow-hidden UnderlineNav">

  <ul data-view-component="true" class="UnderlineNav-body list-style-none">
      <li data-view-component="true" class="d-inline-flex">
  <a id="code-tab" href="/riscv/riscv-isa-manual" data-tab-item="i0code-tab" data-selected-links="repo_source repo_downloads repo_commits repo_releases repo_tags repo_branches repo_packages repo_deployments repo_attestations /riscv/riscv-isa-manual" data-pjax="#repo-content-pjax-container" data-turbo-frame="repo-content-turbo-frame" data-hotkey="g c" data-analytics-event="{&quot;category&quot;:&quot;Underline navbar&quot;,&quot;action&quot;:&quot;Click tab&quot;,&quot;label&quot;:&quot;Code&quot;,&quot;target&quot;:&quot;UNDERLINE_NAV.TAB&quot;}" data-view-component="true" class="UnderlineNav-item no-wrap js-responsive-underlinenav-item js-selected-navigation-item selected" aria-current="page">
    
              <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-code UnderlineNav-octicon d-none d-sm-inline">
    <path d="m11.28 3.22 4.25 4.25a.75.75 0 0 1 0 1.06l-4.25 4.25a.749.749 0 0 1-1.275-.326.749.749 0 0 1 .215-.734L13.94 8l-3.72-3.72a.749.749 0 0 1 .326-1.275.749.749 0 0 1 .734.215Zm-6.56 0a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042L2.06 8l3.72 3.72a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215L.47 8.53a.75.75 0 0 1 0-1.06Z"></path>
</svg>
        <span data-content="Code">Code</span>
          <span id="code-repo-tab-count" data-pjax-replace="" data-turbo-replace="" title="Not available" data-view-component="true" class="Counter"></span>


    
</a></li>
      <li data-view-component="true" class="d-inline-flex">
  <a id="issues-tab" href="/riscv/riscv-isa-manual/issues" data-tab-item="i1issues-tab" data-selected-links="repo_issues repo_labels repo_milestones /riscv/riscv-isa-manual/issues" data-pjax="#repo-content-pjax-container" data-turbo-frame="repo-content-turbo-frame" data-hotkey="g i" data-analytics-event="{&quot;category&quot;:&quot;Underline navbar&quot;,&quot;action&quot;:&quot;Click tab&quot;,&quot;label&quot;:&quot;Issues&quot;,&quot;target&quot;:&quot;UNDERLINE_NAV.TAB&quot;}" data-view-component="true" class="UnderlineNav-item no-wrap js-responsive-underlinenav-item js-selected-navigation-item">
    
              <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-issue-opened UnderlineNav-octicon d-none d-sm-inline">
    <path d="M8 9.5a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Z"></path><path d="M8 0a8 8 0 1 1 0 16A8 8 0 0 1 8 0ZM1.5 8a6.5 6.5 0 1 0 13 0 6.5 6.5 0 0 0-13 0Z"></path>
</svg>
        <span data-content="Issues">Issues</span>
          <span id="issues-repo-tab-count" data-pjax-replace="" data-turbo-replace="" title="231" data-view-component="true" class="Counter">231</span>


    
</a></li>
      <li data-view-component="true" class="d-inline-flex">
  <a id="pull-requests-tab" href="/riscv/riscv-isa-manual/pulls" data-tab-item="i2pull-requests-tab" data-selected-links="repo_pulls checks /riscv/riscv-isa-manual/pulls" data-pjax="#repo-content-pjax-container" data-turbo-frame="repo-content-turbo-frame" data-hotkey="g p" data-analytics-event="{&quot;category&quot;:&quot;Underline navbar&quot;,&quot;action&quot;:&quot;Click tab&quot;,&quot;label&quot;:&quot;Pull requests&quot;,&quot;target&quot;:&quot;UNDERLINE_NAV.TAB&quot;}" data-view-component="true" class="UnderlineNav-item no-wrap js-responsive-underlinenav-item js-selected-navigation-item">
    
              <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-git-pull-request UnderlineNav-octicon d-none d-sm-inline">
    <path d="M1.5 3.25a2.25 2.25 0 1 1 3 2.122v5.256a2.251 2.251 0 1 1-1.5 0V5.372A2.25 2.25 0 0 1 1.5 3.25Zm5.677-.177L9.573.677A.25.25 0 0 1 10 .854V2.5h1A2.5 2.5 0 0 1 13.5 5v5.628a2.251 2.251 0 1 1-1.5 0V5a1 1 0 0 0-1-1h-1v1.646a.25.25 0 0 1-.427.177L7.177 3.427a.25.25 0 0 1 0-.354ZM3.75 2.5a.75.75 0 1 0 0 1.5.75.75 0 0 0 0-1.5Zm0 9.5a.75.75 0 1 0 0 1.5.75.75 0 0 0 0-1.5Zm8.25.75a.75.75 0 1 0 1.5 0 .75.75 0 0 0-1.5 0Z"></path>
</svg>
        <span data-content="Pull requests">Pull requests</span>
          <span id="pull-requests-repo-tab-count" data-pjax-replace="" data-turbo-replace="" title="24" data-view-component="true" class="Counter">24</span>


    
</a></li>
      <li data-view-component="true" class="d-inline-flex">
  <a id="discussions-tab" href="/riscv/riscv-isa-manual/discussions" data-tab-item="i3discussions-tab" data-selected-links="repo_discussions /riscv/riscv-isa-manual/discussions" data-pjax="#repo-content-pjax-container" data-turbo-frame="repo-content-turbo-frame" data-hotkey="g g" data-analytics-event="{&quot;category&quot;:&quot;Underline navbar&quot;,&quot;action&quot;:&quot;Click tab&quot;,&quot;label&quot;:&quot;Discussions&quot;,&quot;target&quot;:&quot;UNDERLINE_NAV.TAB&quot;}" data-view-component="true" class="UnderlineNav-item no-wrap js-responsive-underlinenav-item js-selected-navigation-item">
    
              <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-comment-discussion UnderlineNav-octicon d-none d-sm-inline">
    <path d="M1.75 1h8.5c.966 0 1.75.784 1.75 1.75v5.5A1.75 1.75 0 0 1 10.25 10H7.061l-2.574 2.573A1.458 1.458 0 0 1 2 11.543V10h-.25A1.75 1.75 0 0 1 0 8.25v-5.5C0 1.784.784 1 1.75 1ZM1.5 2.75v5.5c0 .138.112.25.25.25h1a.75.75 0 0 1 .75.75v2.19l2.72-2.72a.749.749 0 0 1 .53-.22h3.5a.25.25 0 0 0 .25-.25v-5.5a.25.25 0 0 0-.25-.25h-8.5a.25.25 0 0 0-.25.25Zm13 2a.25.25 0 0 0-.25-.25h-.5a.75.75 0 0 1 0-1.5h.5c.966 0 1.75.784 1.75 1.75v5.5A1.75 1.75 0 0 1 14.25 12H14v1.543a1.458 1.458 0 0 1-2.487 1.03L9.22 12.28a.749.749 0 0 1 .326-1.275.749.749 0 0 1 .734.215l2.22 2.22v-2.19a.75.75 0 0 1 .75-.75h1a.25.25 0 0 0 .25-.25Z"></path>
</svg>
        <span data-content="Discussions">Discussions</span>
          <span id="discussions-repo-tab-count" data-pjax-replace="" data-turbo-replace="" title="Not available" data-view-component="true" class="Counter"></span>


    
</a></li>
      <li data-view-component="true" class="d-inline-flex">
  <a id="actions-tab" href="/riscv/riscv-isa-manual/actions" data-tab-item="i4actions-tab" data-selected-links="repo_actions /riscv/riscv-isa-manual/actions" data-pjax="#repo-content-pjax-container" data-turbo-frame="repo-content-turbo-frame" data-hotkey="g a" data-analytics-event="{&quot;category&quot;:&quot;Underline navbar&quot;,&quot;action&quot;:&quot;Click tab&quot;,&quot;label&quot;:&quot;Actions&quot;,&quot;target&quot;:&quot;UNDERLINE_NAV.TAB&quot;}" data-view-component="true" class="UnderlineNav-item no-wrap js-responsive-underlinenav-item js-selected-navigation-item">
    
              <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-play UnderlineNav-octicon d-none d-sm-inline">
    <path d="M8 0a8 8 0 1 1 0 16A8 8 0 0 1 8 0ZM1.5 8a6.5 6.5 0 1 0 13 0 6.5 6.5 0 0 0-13 0Zm4.879-2.773 4.264 2.559a.25.25 0 0 1 0 .428l-4.264 2.559A.25.25 0 0 1 6 10.559V5.442a.25.25 0 0 1 .379-.215Z"></path>
</svg>
        <span data-content="Actions">Actions</span>
          <span id="actions-repo-tab-count" data-pjax-replace="" data-turbo-replace="" title="Not available" data-view-component="true" class="Counter"></span>


    
</a></li>
      <li data-view-component="true" class="d-inline-flex">
  <a id="security-tab" href="/riscv/riscv-isa-manual/security" data-tab-item="i5security-tab" data-selected-links="security overview alerts policy token_scanning code_scanning /riscv/riscv-isa-manual/security" data-pjax="#repo-content-pjax-container" data-turbo-frame="repo-content-turbo-frame" data-hotkey="g s" data-analytics-event="{&quot;category&quot;:&quot;Underline navbar&quot;,&quot;action&quot;:&quot;Click tab&quot;,&quot;label&quot;:&quot;Security&quot;,&quot;target&quot;:&quot;UNDERLINE_NAV.TAB&quot;}" data-view-component="true" class="UnderlineNav-item no-wrap js-responsive-underlinenav-item js-selected-navigation-item">
    
              <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-shield UnderlineNav-octicon d-none d-sm-inline">
    <path d="M7.467.133a1.748 1.748 0 0 1 1.066 0l5.25 1.68A1.75 1.75 0 0 1 15 3.48V7c0 1.566-.32 3.182-1.303 4.682-.983 1.498-2.585 2.813-5.032 3.855a1.697 1.697 0 0 1-1.33 0c-2.447-1.042-4.049-2.357-5.032-3.855C1.32 10.182 1 8.566 1 7V3.48a1.75 1.75 0 0 1 1.217-1.667Zm.61 1.429a.25.25 0 0 0-.153 0l-5.25 1.68a.25.25 0 0 0-.174.238V7c0 1.358.275 2.666 1.057 3.86.784 1.194 2.121 2.34 4.366 3.297a.196.196 0 0 0 .154 0c2.245-.956 3.582-2.104 4.366-3.298C13.225 9.666 13.5 8.36 13.5 7V3.48a.251.251 0 0 0-.174-.237l-5.25-1.68ZM8.75 4.75v3a.75.75 0 0 1-1.5 0v-3a.75.75 0 0 1 1.5 0ZM9 10.5a1 1 0 1 1-2 0 1 1 0 0 1 2 0Z"></path>
</svg>
        <span data-content="Security">Security</span>
          </a><div data-show-on-forbidden-error="" hidden=""><a id="security-tab" href="/riscv/riscv-isa-manual/security" data-tab-item="i5security-tab" data-selected-links="security overview alerts policy token_scanning code_scanning /riscv/riscv-isa-manual/security" data-pjax="#repo-content-pjax-container" data-turbo-frame="repo-content-turbo-frame" data-hotkey="g s" data-analytics-event="{&quot;category&quot;:&quot;Underline navbar&quot;,&quot;action&quot;:&quot;Click tab&quot;,&quot;label&quot;:&quot;Security&quot;,&quot;target&quot;:&quot;UNDERLINE_NAV.TAB&quot;}" data-view-component="true" class="UnderlineNav-item no-wrap js-responsive-underlinenav-item js-selected-navigation-item">
    </a><div class="Box"><a id="security-tab" href="/riscv/riscv-isa-manual/security" data-tab-item="i5security-tab" data-selected-links="security overview alerts policy token_scanning code_scanning /riscv/riscv-isa-manual/security" data-pjax="#repo-content-pjax-container" data-turbo-frame="repo-content-turbo-frame" data-hotkey="g s" data-analytics-event="{&quot;category&quot;:&quot;Underline navbar&quot;,&quot;action&quot;:&quot;Click tab&quot;,&quot;label&quot;:&quot;Security&quot;,&quot;target&quot;:&quot;UNDERLINE_NAV.TAB&quot;}" data-view-component="true" class="UnderlineNav-item no-wrap js-responsive-underlinenav-item js-selected-navigation-item">
  </a><div class="blankslate-container"><a id="security-tab" href="/riscv/riscv-isa-manual/security" data-tab-item="i5security-tab" data-selected-links="security overview alerts policy token_scanning code_scanning /riscv/riscv-isa-manual/security" data-pjax="#repo-content-pjax-container" data-turbo-frame="repo-content-turbo-frame" data-hotkey="g s" data-analytics-event="{&quot;category&quot;:&quot;Underline navbar&quot;,&quot;action&quot;:&quot;Click tab&quot;,&quot;label&quot;:&quot;Security&quot;,&quot;target&quot;:&quot;UNDERLINE_NAV.TAB&quot;}" data-view-component="true" class="UnderlineNav-item no-wrap js-responsive-underlinenav-item js-selected-navigation-item">
    </a><div data-view-component="true" class="blankslate blankslate-spacious color-bg-default rounded-2"><a id="security-tab" href="/riscv/riscv-isa-manual/security" data-tab-item="i5security-tab" data-selected-links="security overview alerts policy token_scanning code_scanning /riscv/riscv-isa-manual/security" data-pjax="#repo-content-pjax-container" data-turbo-frame="repo-content-turbo-frame" data-hotkey="g s" data-analytics-event="{&quot;category&quot;:&quot;Underline navbar&quot;,&quot;action&quot;:&quot;Click tab&quot;,&quot;label&quot;:&quot;Security&quot;,&quot;target&quot;:&quot;UNDERLINE_NAV.TAB&quot;}" data-view-component="true" class="UnderlineNav-item no-wrap js-responsive-underlinenav-item js-selected-navigation-item">
      

      <h3 data-view-component="true" class="blankslate-heading">        Uh oh!
</h3>
      <p data-view-component="true">        </p></a><p class="color-fg-muted my-2 mb-2 ws-normal"><a id="security-tab" href="/riscv/riscv-isa-manual/security" data-tab-item="i5security-tab" data-selected-links="security overview alerts policy token_scanning code_scanning /riscv/riscv-isa-manual/security" data-pjax="#repo-content-pjax-container" data-turbo-frame="repo-content-turbo-frame" data-hotkey="g s" data-analytics-event="{&quot;category&quot;:&quot;Underline navbar&quot;,&quot;action&quot;:&quot;Click tab&quot;,&quot;label&quot;:&quot;Security&quot;,&quot;target&quot;:&quot;UNDERLINE_NAV.TAB&quot;}" data-view-component="true" class="UnderlineNav-item no-wrap js-responsive-underlinenav-item js-selected-navigation-item">There was an error while loading. </a><a class="Link--inTextBlock" data-turbo="false" href="" aria-label="Please reload this page">Please reload this page</a>.</p>
<p></p>

</div>  </div>
</div>  </div>


    
</li>
      <li data-view-component="true" class="d-inline-flex">
  <a id="insights-tab" href="/riscv/riscv-isa-manual/pulse" data-tab-item="i6insights-tab" data-selected-links="repo_graphs repo_contributors dependency_graph dependabot_updates pulse people community /riscv/riscv-isa-manual/pulse" data-pjax="#repo-content-pjax-container" data-turbo-frame="repo-content-turbo-frame" data-analytics-event="{&quot;category&quot;:&quot;Underline navbar&quot;,&quot;action&quot;:&quot;Click tab&quot;,&quot;label&quot;:&quot;Insights&quot;,&quot;target&quot;:&quot;UNDERLINE_NAV.TAB&quot;}" data-view-component="true" class="UnderlineNav-item no-wrap js-responsive-underlinenav-item js-selected-navigation-item">
    
              <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-graph UnderlineNav-octicon d-none d-sm-inline">
    <path d="M1.5 1.75V13.5h13.75a.75.75 0 0 1 0 1.5H.75a.75.75 0 0 1-.75-.75V1.75a.75.75 0 0 1 1.5 0Zm14.28 2.53-5.25 5.25a.75.75 0 0 1-1.06 0L7 7.06 4.28 9.78a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042l3.25-3.25a.75.75 0 0 1 1.06 0L10 7.94l4.72-4.72a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042Z"></path>
</svg>
        <span data-content="Insights">Insights</span>
          <span id="insights-repo-tab-count" data-pjax-replace="" data-turbo-replace="" title="Not available" data-view-component="true" class="Counter"></span>


    
</a></li>
</ul>
    <div style="visibility:hidden;" data-view-component="true" class="UnderlineNav-actions js-responsive-underlinenav-overflow position-absolute pr-3 pr-md-4 pr-lg-5 right-0">      <action-menu data-select-variant="none" data-view-component="true" data-catalyst="" data-ready="true">
  <focus-group direction="vertical" mnemonics="" retain="">
    <button id="action-menu-d5bb735e-78bd-4e5c-a794-e84c51582b45-button" popovertarget="action-menu-d5bb735e-78bd-4e5c-a794-e84c51582b45-overlay" aria-controls="action-menu-d5bb735e-78bd-4e5c-a794-e84c51582b45-list" aria-haspopup="true" aria-labelledby="tooltip-713581b4-ea68-4b63-ab55-73d86d92c59e" type="button" data-view-component="true" class="Button Button--iconOnly Button--secondary Button--medium UnderlineNav-item">  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-kebab-horizontal Button-visual">
    <path d="M8 9a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3ZM1.5 9a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Zm13 0a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Z"></path>
</svg>
</button><tool-tip id="tooltip-713581b4-ea68-4b63-ab55-73d86d92c59e" for="action-menu-d5bb735e-78bd-4e5c-a794-e84c51582b45-button" popover="manual" data-direction="s" data-type="label" data-view-component="true" class="sr-only position-absolute" aria-hidden="true" role="tooltip">Additional navigation options</tool-tip>


<anchored-position data-target="action-menu.overlay" id="action-menu-d5bb735e-78bd-4e5c-a794-e84c51582b45-overlay" anchor="action-menu-d5bb735e-78bd-4e5c-a794-e84c51582b45-button" align="start" side="outside-bottom" anchor-offset="normal" popover="auto" data-view-component="true" style="inset: 36px auto auto 0px;">
  <div data-view-component="true" class="Overlay Overlay--size-auto">
    
      <div data-view-component="true" class="Overlay-body Overlay-body--paddingNone">          <action-list data-catalyst="">
  <div data-view-component="true">
    <ul aria-labelledby="action-menu-d5bb735e-78bd-4e5c-a794-e84c51582b45-button" id="action-menu-d5bb735e-78bd-4e5c-a794-e84c51582b45-list" role="menu" data-view-component="true" class="ActionListWrap--inset ActionListWrap">
        <li hidden="" data-menu-item="i0code-tab" data-targets="action-list.items" role="none" data-view-component="true" class="ActionListItem">
    
    
    <a tabindex="-1" id="item-99618ceb-fa3e-43f6-925b-8baa776d2bc1" href="/riscv/riscv-isa-manual" role="menuitem" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-code">
    <path d="m11.28 3.22 4.25 4.25a.75.75 0 0 1 0 1.06l-4.25 4.25a.749.749 0 0 1-1.275-.326.749.749 0 0 1 .215-.734L13.94 8l-3.72-3.72a.749.749 0 0 1 .326-1.275.749.749 0 0 1 .734.215Zm-6.56 0a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042L2.06 8l3.72 3.72a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215L.47 8.53a.75.75 0 0 1 0-1.06Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Code
</span>      
</a>
  
</li>
        <li hidden="" data-menu-item="i1issues-tab" data-targets="action-list.items" role="none" data-view-component="true" class="ActionListItem">
    
    
    <a tabindex="-1" id="item-cd582644-1089-4444-8fa7-e5fe0dd2abeb" href="/riscv/riscv-isa-manual/issues" role="menuitem" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-issue-opened">
    <path d="M8 9.5a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Z"></path><path d="M8 0a8 8 0 1 1 0 16A8 8 0 0 1 8 0ZM1.5 8a6.5 6.5 0 1 0 13 0 6.5 6.5 0 0 0-13 0Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Issues
</span>      
</a>
  
</li>
        <li hidden="" data-menu-item="i2pull-requests-tab" data-targets="action-list.items" role="none" data-view-component="true" class="ActionListItem">
    
    
    <a tabindex="-1" id="item-3462386e-b316-4f82-85f7-a94341f493dd" href="/riscv/riscv-isa-manual/pulls" role="menuitem" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-git-pull-request">
    <path d="M1.5 3.25a2.25 2.25 0 1 1 3 2.122v5.256a2.251 2.251 0 1 1-1.5 0V5.372A2.25 2.25 0 0 1 1.5 3.25Zm5.677-.177L9.573.677A.25.25 0 0 1 10 .854V2.5h1A2.5 2.5 0 0 1 13.5 5v5.628a2.251 2.251 0 1 1-1.5 0V5a1 1 0 0 0-1-1h-1v1.646a.25.25 0 0 1-.427.177L7.177 3.427a.25.25 0 0 1 0-.354ZM3.75 2.5a.75.75 0 1 0 0 1.5.75.75 0 0 0 0-1.5Zm0 9.5a.75.75 0 1 0 0 1.5.75.75 0 0 0 0-1.5Zm8.25.75a.75.75 0 1 0 1.5 0 .75.75 0 0 0-1.5 0Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Pull requests
</span>      
</a>
  
</li>
        <li hidden="" data-menu-item="i3discussions-tab" data-targets="action-list.items" role="none" data-view-component="true" class="ActionListItem">
    
    
    <a tabindex="-1" id="item-44185305-0db0-4a0c-8933-c1e5ce75facc" href="/riscv/riscv-isa-manual/discussions" role="menuitem" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-comment-discussion">
    <path d="M1.75 1h8.5c.966 0 1.75.784 1.75 1.75v5.5A1.75 1.75 0 0 1 10.25 10H7.061l-2.574 2.573A1.458 1.458 0 0 1 2 11.543V10h-.25A1.75 1.75 0 0 1 0 8.25v-5.5C0 1.784.784 1 1.75 1ZM1.5 2.75v5.5c0 .138.112.25.25.25h1a.75.75 0 0 1 .75.75v2.19l2.72-2.72a.749.749 0 0 1 .53-.22h3.5a.25.25 0 0 0 .25-.25v-5.5a.25.25 0 0 0-.25-.25h-8.5a.25.25 0 0 0-.25.25Zm13 2a.25.25 0 0 0-.25-.25h-.5a.75.75 0 0 1 0-1.5h.5c.966 0 1.75.784 1.75 1.75v5.5A1.75 1.75 0 0 1 14.25 12H14v1.543a1.458 1.458 0 0 1-2.487 1.03L9.22 12.28a.749.749 0 0 1 .326-1.275.749.749 0 0 1 .734.215l2.22 2.22v-2.19a.75.75 0 0 1 .75-.75h1a.25.25 0 0 0 .25-.25Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Discussions
</span>      
</a>
  
</li>
        <li hidden="" data-menu-item="i4actions-tab" data-targets="action-list.items" role="none" data-view-component="true" class="ActionListItem">
    
    
    <a tabindex="-1" id="item-236836a2-7e39-45a5-ac20-b0feb8ee3c04" href="/riscv/riscv-isa-manual/actions" role="menuitem" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-play">
    <path d="M8 0a8 8 0 1 1 0 16A8 8 0 0 1 8 0ZM1.5 8a6.5 6.5 0 1 0 13 0 6.5 6.5 0 0 0-13 0Zm4.879-2.773 4.264 2.559a.25.25 0 0 1 0 .428l-4.264 2.559A.25.25 0 0 1 6 10.559V5.442a.25.25 0 0 1 .379-.215Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Actions
</span>      
</a>
  
</li>
        <li hidden="" data-menu-item="i5security-tab" data-targets="action-list.items" role="none" data-view-component="true" class="ActionListItem">
    
    
    <a tabindex="-1" id="item-a09667b7-21eb-4b3b-ac5d-f97cf5ade376" href="/riscv/riscv-isa-manual/security" role="menuitem" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-shield">
    <path d="M7.467.133a1.748 1.748 0 0 1 1.066 0l5.25 1.68A1.75 1.75 0 0 1 15 3.48V7c0 1.566-.32 3.182-1.303 4.682-.983 1.498-2.585 2.813-5.032 3.855a1.697 1.697 0 0 1-1.33 0c-2.447-1.042-4.049-2.357-5.032-3.855C1.32 10.182 1 8.566 1 7V3.48a1.75 1.75 0 0 1 1.217-1.667Zm.61 1.429a.25.25 0 0 0-.153 0l-5.25 1.68a.25.25 0 0 0-.174.238V7c0 1.358.275 2.666 1.057 3.86.784 1.194 2.121 2.34 4.366 3.297a.196.196 0 0 0 .154 0c2.245-.956 3.582-2.104 4.366-3.298C13.225 9.666 13.5 8.36 13.5 7V3.48a.251.251 0 0 0-.174-.237l-5.25-1.68ZM8.75 4.75v3a.75.75 0 0 1-1.5 0v-3a.75.75 0 0 1 1.5 0ZM9 10.5a1 1 0 1 1-2 0 1 1 0 0 1 2 0Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Security
</span>      
</a>
  
</li>
        <li hidden="" data-menu-item="i6insights-tab" data-targets="action-list.items" role="none" data-view-component="true" class="ActionListItem">
    
    
    <a tabindex="-1" id="item-41446143-f75f-4d7d-a97f-49d26ce7d9a1" href="/riscv/riscv-isa-manual/pulse" role="menuitem" data-view-component="true" class="ActionListContent ActionListContent--visual16">
        <span class="ActionListItem-visual ActionListItem-visual--leading">
          <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-graph">
    <path d="M1.5 1.75V13.5h13.75a.75.75 0 0 1 0 1.5H.75a.75.75 0 0 1-.75-.75V1.75a.75.75 0 0 1 1.5 0Zm14.28 2.53-5.25 5.25a.75.75 0 0 1-1.06 0L7 7.06 4.28 9.78a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042l3.25-3.25a.75.75 0 0 1 1.06 0L10 7.94l4.72-4.72a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042Z"></path>
</svg>
        </span>
      
        <span data-view-component="true" class="ActionListItem-label">
          Insights
</span>      
</a>
  
</li>
</ul>    
</div></action-list>


</div>
      
</div></anchored-position>  </focus-group>
</action-menu></div>
</nav>
              
            </div>
    </header>


      <div hidden="hidden" data-view-component="true" class="js-stale-session-flash stale-session-flash flash flash-warn flash-full">
  
        <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-alert">
    <path d="M6.457 1.047c.659-1.234 2.427-1.234 3.086 0l6.082 11.378A1.75 1.75 0 0 1 14.082 15H1.918a1.75 1.75 0 0 1-1.543-2.575Zm1.763.707a.25.25 0 0 0-.44 0L1.698 13.132a.25.25 0 0 0 .22.368h12.164a.25.25 0 0 0 .22-.368Zm.53 3.996v2.5a.75.75 0 0 1-1.5 0v-2.5a.75.75 0 0 1 1.5 0ZM9 11a1 1 0 1 1-2 0 1 1 0 0 1 2 0Z"></path>
</svg>
        <span class="js-stale-session-flash-signed-in" hidden="">You signed in with another tab or window. <a class="Link--inTextBlock" href="">Reload</a> to refresh your session.</span>
        <span class="js-stale-session-flash-signed-out" hidden="">You signed out in another tab or window. <a class="Link--inTextBlock" href="">Reload</a> to refresh your session.</span>
        <span class="js-stale-session-flash-switched" hidden="">You switched accounts on another tab or window. <a class="Link--inTextBlock" href="">Reload</a> to refresh your session.</span>

    <button id="icon-button-274e8f3b-c290-4f3c-bc5a-207955cf2361" aria-labelledby="tooltip-12cd7441-444b-4ec5-beb8-90903616b436" type="button" data-view-component="true" class="Button Button--iconOnly Button--invisible Button--medium flash-close js-flash-close">  <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-x Button-visual">
    <path d="M3.72 3.72a.75.75 0 0 1 1.06 0L8 6.94l3.22-3.22a.749.749 0 0 1 1.275.326.749.749 0 0 1-.215.734L9.06 8l3.22 3.22a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215L8 9.06l-3.22 3.22a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042L6.94 8 3.72 4.78a.75.75 0 0 1 0-1.06Z"></path>
</svg>
</button><tool-tip id="tooltip-12cd7441-444b-4ec5-beb8-90903616b436" for="icon-button-274e8f3b-c290-4f3c-bc5a-207955cf2361" popover="manual" data-direction="s" data-type="label" data-view-component="true" class="sr-only position-absolute" aria-hidden="true" role="tooltip">Dismiss alert</tool-tip>


  
</div>
        
          
    </div>

  <div id="start-of-content" class="show-on-focus"></div>








    <div id="js-flash-container" class="flash-container" data-turbo-replace="">




  <template class="js-flash-template">
    
<div class="flash flash-full   {{ className }}">
  <div>
    <button autofocus="" class="flash-close js-flash-close" type="button" aria-label="Dismiss this message">
      <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-x">
    <path d="M3.72 3.72a.75.75 0 0 1 1.06 0L8 6.94l3.22-3.22a.749.749 0 0 1 1.275.326.749.749 0 0 1-.215.734L9.06 8l3.22 3.22a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215L8 9.06l-3.22 3.22a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042L6.94 8 3.72 4.78a.75.75 0 0 1 0-1.06Z"></path>
</svg>
    </button>
    <div aria-atomic="true" role="alert" class="js-flash-alert">
      
      <div>{{ message }}</div>

    </div>
  </div>
</div>
  </template>
</div>


    
  <notification-shelf-watcher data-base-url="https://github.com/notifications/beta/shelf" data-channel="eyJjIjoibm90aWZpY2F0aW9uLWNoYW5nZWQ6Mzc1MzYzOCIsInQiOjE3NTg3MDUyODB9--6ee81d32480f6845abcc8ab8f8577038cd7f3a564cd82611ae6f15f9d034a764" data-view-component="true" class="js-socket-channel" data-refresh-delay="500" data-catalyst="" data-throttle-delay="5000"></notification-shelf-watcher>
  <div hidden="" data-initial="" data-target="notification-shelf-watcher.placeholder"></div>






  <div class="application-main " data-commit-hovercards-enabled="" data-discussion-hovercards-enabled="" data-issue-and-pr-hovercards-enabled="" data-project-hovercards-enabled="">
        <div itemscope="" itemtype="http://schema.org/SoftwareSourceCode" class="">
    <main id="js-repo-pjax-container">
      
      
    

    






    
  <div id="repository-container-header" data-turbo-replace="" hidden=""></div>




<turbo-frame id="repo-content-turbo-frame" target="_top" data-turbo-action="advance" class="">
    <div id="repo-content-pjax-container" class="repository-content ">
      <a href="https://github.dev/" class="d-none js-github-dev-shortcut" data-hotkey=".,Mod+Alt+.">Open in github.dev</a>
  <a href="https://github.dev/" class="d-none js-github-dev-new-tab-shortcut" data-hotkey="Shift+.,Shift+&gt;,&gt;" target="_blank" rel="noopener noreferrer">Open in a new github.dev tab</a>
    <a class="d-none" data-hotkey=",,Mod+Alt+," target="_blank" href="/codespaces/new/riscv/riscv-isa-manual/tree/main?resume=1">Open in codespace</a>




    
      
    








<react-app app-name="react-code-view" initial-path="/riscv/riscv-isa-manual/blob/main/src/hypervisor.adoc" style="display: block; min-height: calc(100vh - 64px);" data-attempted-ssr="true" data-ssr="true" data-lazy="false" data-alternate="false" data-data-router-enabled="false" data-react-profiling="false" data-catalyst="" class="loaded">
  
  <script type="application/json" data-target="react-app.embeddedData">{"payload":{"allShortcutsEnabled":true,"fileTree":{"src":{"items":[{"name":"example","path":"src/example","contentType":"directory"},{"name":"images","path":"src/images","contentType":"directory"},{"name":"resources","path":"src/resources","contentType":"directory"},{"name":"a-st-ext.adoc","path":"src/a-st-ext.adoc","contentType":"file"},{"name":"b-st-ext.adoc","path":"src/b-st-ext.adoc","contentType":"file"},{"name":"bfloat16.adoc","path":"src/bfloat16.adoc","contentType":"file"},{"name":"bibliography.adoc","path":"src/bibliography.adoc","contentType":"file"},{"name":"c-st-ext.adoc","path":"src/c-st-ext.adoc","contentType":"file"},{"name":"calling-convention.adoc","path":"src/calling-convention.adoc","contentType":"file"},{"name":"cmo.adoc","path":"src/cmo.adoc","contentType":"file"},{"name":"colophon.adoc","path":"src/colophon.adoc","contentType":"file"},{"name":"counters.adoc","path":"src/counters.adoc","contentType":"file"},{"name":"d-st-ext.adoc","path":"src/d-st-ext.adoc","contentType":"file"},{"name":"f-st-ext.adoc","path":"src/f-st-ext.adoc","contentType":"file"},{"name":"fraclmul.adoc","path":"src/fraclmul.adoc","contentType":"file"},{"name":"hypervisor.adoc","path":"src/hypervisor.adoc","contentType":"file"},{"name":"index.adoc","path":"src/index.adoc","contentType":"file"},{"name":"indirect-csr.adoc","path":"src/indirect-csr.adoc","contentType":"file"},{"name":"intro.adoc","path":"src/intro.adoc","contentType":"file"},{"name":"m-st-ext.adoc","path":"src/m-st-ext.adoc","contentType":"file"},{"name":"machine.adoc","path":"src/machine.adoc","contentType":"file"},{"name":"mm-alloy.adoc","path":"src/mm-alloy.adoc","contentType":"file"},{"name":"mm-eplan.adoc","path":"src/mm-eplan.adoc","contentType":"file"},{"name":"mm-formal.adoc","path":"src/mm-formal.adoc","contentType":"file"},{"name":"mm-herd.adoc","path":"src/mm-herd.adoc","contentType":"file"},{"name":"naming.adoc","path":"src/naming.adoc","contentType":"file"},{"name":"priv-cfi.adoc","path":"src/priv-cfi.adoc","contentType":"file"},{"name":"priv-csrs.adoc","path":"src/priv-csrs.adoc","contentType":"file"},{"name":"priv-history.adoc","path":"src/priv-history.adoc","contentType":"file"},{"name":"priv-insns.adoc","path":"src/priv-insns.adoc","contentType":"file"},{"name":"priv-intro.adoc","path":"src/priv-intro.adoc","contentType":"file"},{"name":"priv-preface.adoc","path":"src/priv-preface.adoc","contentType":"file"},{"name":"q-st-ext.adoc","path":"src/q-st-ext.adoc","contentType":"file"},{"name":"riscv-privileged.adoc","path":"src/riscv-privileged.adoc","contentType":"file"},{"name":"riscv-unprivileged.adoc","path":"src/riscv-unprivileged.adoc","contentType":"file"},{"name":"rnmi.adoc","path":"src/rnmi.adoc","contentType":"file"},{"name":"rv-32-64g.adoc","path":"src/rv-32-64g.adoc","contentType":"file"},{"name":"rv32.adoc","path":"src/rv32.adoc","contentType":"file"},{"name":"rv32e.adoc","path":"src/rv32e.adoc","contentType":"file"},{"name":"rv64.adoc","path":"src/rv64.adoc","contentType":"file"},{"name":"rvwmo.adoc","path":"src/rvwmo.adoc","contentType":"file"},{"name":"scalar-crypto.adoc","path":"src/scalar-crypto.adoc","contentType":"file"},{"name":"smcdeleg.adoc","path":"src/smcdeleg.adoc","contentType":"file"},{"name":"smcntrpmf.adoc","path":"src/smcntrpmf.adoc","contentType":"file"},{"name":"smctr.adoc","path":"src/smctr.adoc","contentType":"file"},{"name":"smdbltrp.adoc","path":"src/smdbltrp.adoc","contentType":"file"},{"name":"smepmp.adoc","path":"src/smepmp.adoc","contentType":"file"},{"name":"smstateen.adoc","path":"src/smstateen.adoc","contentType":"file"},{"name":"sscofpmf.adoc","path":"src/sscofpmf.adoc","contentType":"file"},{"name":"ssdbltrp.adoc","path":"src/ssdbltrp.adoc","contentType":"file"},{"name":"sstc.adoc","path":"src/sstc.adoc","contentType":"file"},{"name":"supervisor.adoc","path":"src/supervisor.adoc","contentType":"file"},{"name":"svgnam.def","path":"src/svgnam.def","contentType":"file"},{"name":"unpriv-cfi.adoc","path":"src/unpriv-cfi.adoc","contentType":"file"},{"name":"v-st-ext.adoc","path":"src/v-st-ext.adoc","contentType":"file"},{"name":"vector-crypto.adoc","path":"src/vector-crypto.adoc","contentType":"file"},{"name":"vector-examples.adoc","path":"src/vector-examples.adoc","contentType":"file"},{"name":"zabha.adoc","path":"src/zabha.adoc","contentType":"file"},{"name":"zacas.adoc","path":"src/zacas.adoc","contentType":"file"},{"name":"zawrs.adoc","path":"src/zawrs.adoc","contentType":"file"},{"name":"zc.adoc","path":"src/zc.adoc","contentType":"file"},{"name":"zfa.adoc","path":"src/zfa.adoc","contentType":"file"},{"name":"zfh.adoc","path":"src/zfh.adoc","contentType":"file"},{"name":"zfinx.adoc","path":"src/zfinx.adoc","contentType":"file"},{"name":"zicond.adoc","path":"src/zicond.adoc","contentType":"file"},{"name":"zicsr.adoc","path":"src/zicsr.adoc","contentType":"file"},{"name":"zifencei.adoc","path":"src/zifencei.adoc","contentType":"file"},{"name":"zihintntl.adoc","path":"src/zihintntl.adoc","contentType":"file"},{"name":"zihintpause.adoc","path":"src/zihintpause.adoc","contentType":"file"},{"name":"zilsd.adoc","path":"src/zilsd.adoc","contentType":"file"},{"name":"zimop.adoc","path":"src/zimop.adoc","contentType":"file"},{"name":"zpm.adoc","path":"src/zpm.adoc","contentType":"file"},{"name":"ztso-st-ext.adoc","path":"src/ztso-st-ext.adoc","contentType":"file"}],"totalCount":73},"":{"items":[{"name":".github","path":".github","contentType":"directory"},{"name":"dependencies","path":"dependencies","contentType":"directory"},{"name":"docs-resources","path":"docs-resources","contentType":"submodule","submoduleUrl":"/riscv/docs-resources/tree/1fb9a748079d93a8aa7d0e9e2f4fdbb1c0e38071","submoduleDisplayName":"docs-resources @ 1fb9a74"},{"name":"normative_rule_defs","path":"normative_rule_defs","contentType":"directory"},{"name":"src","path":"src","contentType":"directory"},{"name":".gitignore","path":".gitignore","contentType":"file"},{"name":".gitmodules","path":".gitmodules","contentType":"file"},{"name":".pre-commit-config.yaml","path":".pre-commit-config.yaml","contentType":"file"},{"name":"LICENSE","path":"LICENSE","contentType":"file"},{"name":"Makefile","path":"Makefile","contentType":"file"},{"name":"README.md","path":"README.md","contentType":"file"},{"name":"marchid.md","path":"marchid.md","contentType":"file"},{"name":"tagging_normative_rules.adoc","path":"tagging_normative_rules.adoc","contentType":"file"}],"totalCount":13}},"fileTreeProcessingTime":27.41122,"foldersToFetch":[],"incompleteFileTree":false,"repo":{"id":80689539,"defaultBranch":"main","name":"riscv-isa-manual","ownerLogin":"riscv","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2017-02-02T11:24:54.000+08:00","ownerAvatar":"https://avatars.githubusercontent.com/u/10872782?v=4","public":true,"private":false,"isOrgOwned":true},"codeLineWrapEnabled":false,"symbolsExpanded":true,"treeExpanded":true,"refInfo":{"name":"main","listCacheKey":"v0:1758693757.0","canEdit":true,"refType":"branch","currentOid":"9c5a66b0120a6bc37654e4f9d5075fb97e8f3832","canEditOnDefaultBranch":true,"fileExistsOnDefault":true},"path":"src/hypervisor.adoc","currentUser":{"id":3753638,"login":"BillXiang","userEmail":"xiangwencheng@gmail.com"},"blob":{"rawLines":null,"stylingDirectives":null,"colorizedLines":null,"csv":null,"csvError":null,"copilotSWEAgentEnabled":false,"dependabotInfo":{"showConfigurationBanner":false,"configFilePath":null,"networkDependabotPath":"/riscv/riscv-isa-manual/network/updates","dismissConfigurationNoticePath":"/settings/dismiss-notice/dependabot_configuration_notice","configurationNoticeDismissed":false},"displayName":"hypervisor.adoc","displayUrl":"https://github.com/riscv/riscv-isa-manual/blob/main/src/hypervisor.adoc?raw=true","headerInfo":{"blobSize":"101 KB","deleteTooltip":"Fork this repository and delete the file","editTooltip":"Fork this repository and edit the file","ghDesktopPath":"https://desktop.github.com","isGitLfs":false,"onBranch":true,"shortPath":"4cc7301","siteNavLoginPath":"/login?return_to=https%3A%2F%2Fgithub.com%2Friscv%2Friscv-isa-manual%2Fblob%2Fmain%2Fsrc%2Fhypervisor.adoc","isCSV":false,"isRichtext":true,"toc":[{"level":2,"text":""H" Extension for Hypervisor Support, Version 1.0","anchor":"h-extension-for-hypervisor-support-version-10","htmlText":""H" Extension for Hypervisor Support, Version 1.0"},{"level":3,"text":"Privilege Modes","anchor":"privilege-modes","htmlText":"Privilege Modes"},{"level":3,"text":"Hypervisor and Virtual Supervisor CSRs","anchor":"hypervisor-and-virtual-supervisor-csrs","htmlText":"Hypervisor and Virtual Supervisor CSRs"},{"level":4,"text":"Hypervisor Status (hstatus) Register","anchor":"hypervisor-status-hstatus-register","htmlText":"Hypervisor Status (hstatus) Register"},{"level":4,"text":"Hypervisor Trap Delegation (hedeleg and hideleg) Registers","anchor":"hypervisor-trap-delegation-hedeleg-and-hideleg-registers","htmlText":"Hypervisor Trap Delegation (hedeleg and hideleg) Registers"},{"level":4,"text":"Hypervisor Interrupt (hvip, hip, and hie) Registers","anchor":"hypervisor-interrupt-hvip-hip-and-hie-registers","htmlText":"Hypervisor Interrupt (hvip, hip, and hie) Registers"},{"level":4,"text":"Hypervisor Guest External Interrupt Registers (hgeip and hgeie)","anchor":"hypervisor-guest-external-interrupt-registers-hgeip-and-hgeie","htmlText":"Hypervisor Guest External Interrupt Registers (hgeip and hgeie)"},{"level":4,"text":"Hypervisor Environment Configuration Register (henvcfg)","anchor":"hypervisor-environment-configuration-register-henvcfg","htmlText":"Hypervisor Environment Configuration Register (henvcfg)"},{"level":4,"text":"Hypervisor Counter-Enable (hcounteren) Register","anchor":"hypervisor-counter-enable-hcounteren-register","htmlText":"Hypervisor Counter-Enable (hcounteren) Register"},{"level":4,"text":"Hypervisor Time Delta (htimedelta) Register","anchor":"hypervisor-time-delta-htimedelta-register","htmlText":"Hypervisor Time Delta (htimedelta) Register"},{"level":4,"text":"Hypervisor Trap Value (htval) Register","anchor":"hypervisor-trap-value-htval-register","htmlText":"Hypervisor Trap Value (htval) Register"},{"level":4,"text":"Hypervisor Trap Instruction (htinst) Register","anchor":"hypervisor-trap-instruction-htinst-register","htmlText":"Hypervisor Trap Instruction (htinst) Register"},{"level":4,"text":"Hypervisor Guest Address Translation and Protection (hgatp) Register","anchor":"hypervisor-guest-address-translation-and-protection-hgatp-register","htmlText":"Hypervisor Guest Address Translation and Protection (hgatp) Register"},{"level":4,"text":"Virtual Supervisor Status (vsstatus) Register","anchor":"virtual-supervisor-status-vsstatus-register","htmlText":"Virtual Supervisor Status (vsstatus) Register"},{"level":4,"text":"Virtual Supervisor Interrupt (vsip and vsie) Registers","anchor":"virtual-supervisor-interrupt-vsip-and-vsie-registers","htmlText":"Virtual Supervisor Interrupt (vsip and vsie) Registers"},{"level":4,"text":"Virtual Supervisor Trap Vector Base Address (vstvec) Register","anchor":"virtual-supervisor-trap-vector-base-address-vstvec-register","htmlText":"Virtual Supervisor Trap Vector Base Address (vstvec) Register"},{"level":4,"text":"Virtual Supervisor Scratch (vsscratch) Register","anchor":"virtual-supervisor-scratch-vsscratch-register","htmlText":"Virtual Supervisor Scratch (vsscratch) Register"},{"level":4,"text":"Virtual Supervisor Exception Program Counter (vsepc) Register","anchor":"virtual-supervisor-exception-program-counter-vsepc-register","htmlText":"Virtual Supervisor Exception Program Counter (vsepc) Register"},{"level":4,"text":"Virtual Supervisor Cause (vscause) Register","anchor":"virtual-supervisor-cause-vscause-register","htmlText":"Virtual Supervisor Cause (vscause) Register"},{"level":4,"text":"Virtual Supervisor Trap Value (vstval) Register","anchor":"virtual-supervisor-trap-value-vstval-register","htmlText":"Virtual Supervisor Trap Value (vstval) Register"},{"level":4,"text":"Virtual Supervisor Address Translation and Protection (vsatp) Register","anchor":"virtual-supervisor-address-translation-and-protection-vsatp-register","htmlText":"Virtual Supervisor Address Translation and Protection (vsatp) Register"},{"level":3,"text":"Hypervisor Instructions","anchor":"hypervisor-instructions","htmlText":"Hypervisor Instructions"},{"level":4,"text":"Hypervisor Virtual-Machine Load and Store Instructions","anchor":"hypervisor-virtual-machine-load-and-store-instructions","htmlText":"Hypervisor Virtual-Machine Load and Store Instructions"},{"level":4,"text":"Hypervisor Memory-Management Fence Instructions","anchor":"hypervisor-memory-management-fence-instructions","htmlText":"Hypervisor Memory-Management Fence Instructions"},{"level":3,"text":"Machine-Level CSRs","anchor":"machine-level-csrs","htmlText":"Machine-Level CSRs"},{"level":4,"text":"Machine Status (mstatus and mstatush) Registers","anchor":"machine-status-mstatus-and-mstatush-registers","htmlText":"Machine Status (mstatus and mstatush) Registers"},{"level":4,"text":"Machine Interrupt Delegation (mideleg) Register","anchor":"machine-interrupt-delegation-mideleg-register","htmlText":"Machine Interrupt Delegation (mideleg) Register"},{"level":4,"text":"Machine Interrupt (mip and mie) Registers","anchor":"machine-interrupt-mip-and-mie-registers","htmlText":"Machine Interrupt (mip and mie) Registers"},{"level":4,"text":"Machine Second Trap Value (mtval2) Register","anchor":"machine-second-trap-value-mtval2-register","htmlText":"Machine Second Trap Value (mtval2) Register"},{"level":4,"text":"Machine Trap Instruction (mtinst) Register","anchor":"machine-trap-instruction-mtinst-register","htmlText":"Machine Trap Instruction (mtinst) Register"},{"level":3,"text":"Two-Stage Address Translation","anchor":"two-stage-address-translation","htmlText":"Two-Stage Address Translation"},{"level":4,"text":"Guest Physical Address Translation","anchor":"guest-physical-address-translation","htmlText":"Guest Physical Address Translation"},{"level":4,"text":"Guest-Page Faults","anchor":"guest-page-faults","htmlText":"Guest-Page Faults"},{"level":4,"text":"Memory-Management Fences","anchor":"memory-management-fences","htmlText":"Memory-Management Fences"},{"level":3,"text":"Traps","anchor":"traps","htmlText":"Traps"},{"level":4,"text":"Trap Cause Codes","anchor":"trap-cause-codes","htmlText":"Trap Cause Codes"},{"level":4,"text":"Trap Entry","anchor":"trap-entry","htmlText":"Trap Entry"},{"level":4,"text":"Transformed Instruction or Pseudoinstruction for mtinst or htinst","anchor":"transformed-instruction-or-pseudoinstruction-for-mtinst-or-htinst","htmlText":"Transformed Instruction or Pseudoinstruction for mtinst or htinst"},{"level":4,"text":"Trap Return","anchor":"trap-return","htmlText":"Trap Return"}],"lineInfo":{"truncatedLoc":"2599","truncatedSloc":"2218"},"mode":"file"},"image":false,"isCodeownersFile":null,"isPlain":false,"isValidLegacyIssueTemplate":false,"issueTemplate":null,"discussionTemplate":null,"language":"AsciiDoc","languageID":22,"large":false,"planSupportInfo":{"repoIsFork":null,"repoOwnedByCurrentUser":null,"requestFullPath":"/riscv/riscv-isa-manual/blob/main/src/hypervisor.adoc","showFreeOrgGatedFeatureMessage":null,"showPlanSupportBanner":null,"upgradeDataAttributes":null,"upgradePath":null},"publishBannersInfo":{"dismissActionNoticePath":"/settings/dismiss-notice/publish_action_from_dockerfile","releasePath":"/riscv/riscv-isa-manual/releases/new?marketplace=true","showPublishActionBanner":false},"rawBlobUrl":"https://github.com/riscv/riscv-isa-manual/raw/refs/heads/main/src/hypervisor.adoc","renderImageOrRaw":false,"richText":"<article class="markdown-body entry-content container-lg" itemprop="text"><div dir="auto">
<div class="markdown-heading" dir="auto"><h2 id="user-content-hypervisor" tabindex="-1" class="heading-element" dir="auto">"H" Extension for Hypervisor Support, Version 1.0</h2><a id="user-content-h-extension-for-hypervisor-support-version-10" class="anchor" aria-label="Permalink: &quot;H&quot; Extension for Hypervisor Support, Version 1.0" href="#h-extension-for-hypervisor-support-version-10"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<div dir="auto">
<p dir="auto">This chapter describes the RISC-V hypervisor extension, which
virtualizes the supervisor-level architecture to support the efficient
hosting of guest operating systems atop a type-1 or type-2 hypervisor.
The hypervisor extension changes supervisor mode into
<em>hypervisor-extended supervisor mode</em> (HS-mode, or <em>hypervisor mode</em> for
short), where a hypervisor or a hosting-capable operating system runs.
The hypervisor extension also adds another stage of address translation,
from <em>guest physical addresses</em> to supervisor physical addresses, to
virtualize the memory and memory-mapped I/O subsystems for a guest
operating system. HS-mode acts the same as S-mode, but with additional
instructions and CSRs that control the new stage of address translation
and support hosting a guest OS in virtual S-mode (VS-mode). Regular
S-mode operating systems can execute without modification either in
HS-mode or as VS-mode guests.</p>
</div>
<div dir="auto">
<p dir="auto">In HS-mode, an OS or hypervisor interacts with the machine through the
same SBI as an OS normally does from S-mode. An HS-mode hypervisor is
expected to implement the SBI for its VS-mode guest.</p>
</div>
<div dir="auto">
<p dir="auto">The hypervisor extension depends on an "I" base integer ISA with 32
<code>x</code> registers (RV32I or RV64I), not RV32E or RV64E, which have only 16 <code>x</code>
registers. CSR <code>mtval</code> must not be read-only zero, and standard
page-based address translation must be supported, either Sv32 for RV32,
or a minimum of Sv39 for RV64.</p>
</div>
<div dir="auto">
<p dir="auto">The hypervisor extension is enabled by setting bit 7 in the <code>misa</code> CSR,
which corresponds to the letter H. RISC-V harts that implement the
hypervisor extension are encouraged not to hardwire <code>misa</code>[7], so that
the extension may be disabled.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">The baseline privileged architecture is designed to simplify the use of
classic virtualization techniques, where a guest OS is run at
user-level, as the few privileged instructions can be easily detected
and trapped. The hypervisor extension improves virtualization
performance by reducing the frequency of these traps.</p>
</div>
<div dir="auto">
<p dir="auto">The hypervisor extension has been designed to be efficiently emulable on
platforms that do not implement the extension, by running the hypervisor
in S-mode and trapping into M-mode for hypervisor CSR accesses and to
maintain shadow page tables. The majority of CSR accesses for type-2
hypervisors are valid S-mode accesses so need not be trapped.
Hypervisors can support nested virtualization analogously.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h3 id="user-content-privilege-modes" tabindex="-1" class="heading-element" dir="auto">Privilege Modes</h3><a id="user-content-privilege-modes" class="anchor" aria-label="Permalink: Privilege Modes" href="#privilege-modes"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The current <em>virtualization mode</em>, denoted V, indicates whether the hart
is currently executing in a guest. When V=1, the hart is either in
virtual S-mode (VS-mode), or in virtual U-mode (VU-mode) atop a guest OS
running in VS-mode. When V=0, the hart is either in M-mode, in HS-mode,
or in U-mode atop an OS running in HS-mode. The virtualization mode also
indicates whether two-stage address translation is active (V=1) or
inactive (V=0). <a href="#HPrivModes">Privilege modes with the hypervisor extension.</a> lists the
possible privilege modes of a RISC-V hart with the hypervisor extension.</p>
</div>
<div dir="auto"></div>
<markdown-accessiblity-table>
Table 1. Privilege modes with the hypervisor extension.







<table id="user-content-hprivmodes"><tbody>
<tr>
<td><p dir="auto">Virtualization<br>
Mode (V)</p></td>
<td><p dir="auto">Nominal Privilege</p></td>
<td><p dir="auto">Abbreviation</p></td>
<td><p dir="auto">Name</p></td>
<td><p dir="auto">Two-Stage Translation</p></td>
</tr>
<tr>
<td><p dir="auto">0<br>
0<br>
0</p></td>
<td><p dir="auto">U<br>
S<br>
M</p></td>
<td><p dir="auto">U-mode<br>
HS-mode<br>
M-mode</p></td>
<td><p dir="auto">User mode<br>
Hypervisor-extended supervisor mode<br>
Machine mode</p></td>
<td><p dir="auto">Off<br>
Off<br>
Off</p></td>
</tr>
<tr>
<td><p dir="auto">1<br>
1</p></td>
<td><p dir="auto">U<br>
S</p></td>
<td><p dir="auto">VU-mode<br>
VS-mode</p></td>
<td><p dir="auto">Virtual user mode<br>
Virtual supervisor mode</p></td>
<td><p dir="auto">On<br>
On</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">For privilege modes U and VU, the <em>nominal privilege mode</em> is U, and for
privilege modes HS and VS, the nominal privilege mode is S.</p>
</div>
<div dir="auto">
<p dir="auto">HS-mode is more privileged than VS-mode, and VS-mode is more privileged
than VU-mode. VS-mode interrupts are globally disabled when executing in
U-mode.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">This description does not consider the possibility of U-mode or VU-mode
interrupts and will be revised if an extension for user-level interrupts
is adopted.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h3 id="user-content-hypervisor-and-virtual-supervisor-csrs" tabindex="-1" class="heading-element" dir="auto">Hypervisor and Virtual Supervisor CSRs</h3><a id="user-content-hypervisor-and-virtual-supervisor-csrs" class="anchor" aria-label="Permalink: Hypervisor and Virtual Supervisor CSRs" href="#hypervisor-and-virtual-supervisor-csrs"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">An OS or hypervisor running in HS-mode uses the supervisor CSRs to
interact with the exception, interrupt, and address-translation
subsystems. Additional CSRs are provided to HS-mode, but not to VS-mode,
to manage two-stage address translation and to control the behavior of a
VS-mode guest: <code>hstatus</code>, <code>hedeleg</code>, <code>hideleg</code>, <code>hvip</code>, <code>hip</code>, <code>hie</code>,
<code>hgeip</code>, <code>hgeie</code>, <code>henvcfg</code>, <code>henvcfgh</code>, <code>hcounteren</code>, <code>htimedelta</code>,
<code>htimedeltah</code>, <code>htval</code>, <code>htinst</code>, and <code>hgatp</code>.</p>
</div>
<div dir="auto">
<p dir="auto">Furthermore, several <em>virtual supervisor</em> CSRs (VS CSRs) are replicas of
the normal supervisor CSRs. For example, <code>vsstatus</code> is the VS CSR that
duplicates the usual <code>sstatus</code> CSR.</p>
</div>
<div dir="auto">
<p dir="auto">When V=1, the VS CSRs substitute for the corresponding supervisor CSRs,
taking over all functions of the usual supervisor CSRs except as
specified otherwise. Instructions that normally read or modify a
supervisor CSR shall instead access the corresponding VS CSR. When V=1,
an attempt to read or write a VS CSR directly by its own separate CSR
address causes a virtual-instruction exception. (Attempts from U-mode
cause an illegal-instruction exception as usual.) The VS CSRs can be
accessed as themselves only from M-mode or HS-mode.</p>
</div>
<div dir="auto">
<p dir="auto">While V=1, the normal HS-level supervisor CSRs that are replaced by VS
CSRs retain their values but do not affect the behavior of the machine
unless specifically documented to do so. Conversely, when V=0, the VS
CSRs do not ordinarily affect the behavior of the machine other than
being readable and writable by CSR instructions.</p>
</div>
<div dir="auto">
<p dir="auto">Some standard supervisor CSRs (<code>senvcfg</code>, <code>scounteren</code>, and <code>scontext</code>,
possibly others) have no matching VS CSR. These supervisor CSRs continue
to have their usual function and accessibility even when V=1, except
with VS-mode and VU-mode substituting for HS-mode and U-mode. Hypervisor
software is expected to manually swap the contents of these registers as
needed.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Matching VS CSRs exist only for the supervisor CSRs that must be
duplicated, which are mainly those that get automatically written by
traps or that impact instruction execution immediately after trap entry
and/or right before SRET, when software alone is unable to swap a CSR at
exactly the right moment. Currently, most supervisor CSRs fall into this
category, but future ones might not.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">In this chapter, we use the term <em>HSXLEN</em> to refer to the effective XLEN
when executing in HS-mode, and <em>VSXLEN</em> to refer to the effective XLEN
when executing in VS-mode.</p>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-sec:hstatus" tabindex="-1" class="heading-element" dir="auto">Hypervisor Status (<code>hstatus</code>) Register</h4><a id="user-content-hypervisor-status-hstatus-register" class="anchor" aria-label="Permalink: Hypervisor Status (hstatus) Register" href="#hypervisor-status-hstatus-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>hstatus</code> register is an HSXLEN-bit read/write register formatted as
shown in <a href="#hstatusreg-rv32">Hypervisor status register (<code>hstatus</code>) when HSXLEN=32</a> when HSXLEN=32
and <a href="#hstatusreg">Hypervisor status register (<code>hstatus</code>) when HSXLEN=64.</a> when HSXLEN=64. The <code>hstatus</code>
register provides facilities analogous to the <code>mstatus</code> register for
tracking and controlling the exception behavior of a VS-mode guest.</p>
</div>
<div id="user-content-hstatusreg-rv32" dir="auto">
<div dir="auto">Hypervisor status register (<code>hstatus</code>) when HSXLEN=32</div>
<div dir="auto">
<pre>{reg: [
  {bits:  5, name: 'WPRI'},
  {bits:  1, name: 'VSBE'},
  {bits:  1, name: 'GVA'},
  {bits:  1, name: 'SPV'},
  {bits:  1, name: 'SPVP'},
  {bits:  1, name: 'HU'},
  {bits:  2, name: 'WPRI'},
  {bits:  6, name: 'VGEIN'},
  {bits:  2, name: 'WPRI'},
  {bits:  1, name: 'VTVM'},
  {bits:  1, name: 'VTW'},
  {bits:  1, name: 'VTSR'},
  {bits:  9, name: 'WPRI'},
], config:{lanes: 2, hspace:1024}}</pre>
</div>
</div>
<div id="user-content-hstatusreg" dir="auto">
<div dir="auto">Hypervisor status register (<code>hstatus</code>) when HSXLEN=64.</div>
<div dir="auto">
<pre>{reg: [
  {bits:  5, name: 'WPRI'},
  {bits:  1, name: 'VSBE'},
  {bits:  1, name: 'GVA'},
  {bits:  1, name: 'SPV'},
  {bits:  1, name: 'SPVP'},
  {bits:  1, name: 'HU'},
  {bits:  2, name: 'WPRI'},
  {bits:  6, name: 'VGEIN'},
  {bits:  2, name: 'WPRI'},
  {bits:  1, name: 'VTVM'},
  {bits:  1, name: 'VTW'},
  {bits:  1, name: 'VTSR'},
  {bits:  9, name: 'WPRI'},
  {bits:  2, name: 'VSXL'},
  {bits: 14, name: 'WPRI'},
  {bits:  2, name: 'HUPMM'},
  {bits: 14, name: 'WPRI'},
], config:{lanes: 4, hspace:1024}}</pre>
</div>
</div>
<div dir="auto">
<p dir="auto">The VSXL field controls the effective XLEN for VS-mode (known as
VSXLEN), which may differ from the XLEN for HS-mode (HSXLEN). When
HSXLEN=32, the VSXL field does not exist, and VSXLEN=32. When HSXLEN=64,
VSXL is a <strong>WARL</strong> field that is encoded the same as the MXL field of <code>misa</code>,
shown in <a href="#misabase">[misabase]</a>. In particular, an
implementation may make VSXL be a read-only field whose value always
ensures that VSXLEN=HSXLEN.</p>
</div>
<div dir="auto">
<p dir="auto">If HSXLEN is changed from 32 to a wider width, and if field VSXL is not
restricted to a single value, it gets the value corresponding to the
widest supported width not wider than the new HSXLEN.</p>
</div>
<div dir="auto">
<p dir="auto">The <code>hstatus</code> fields VTSR, VTW, and VTVM are defined analogously to the
<code>mstatus</code> fields TSR, TW, and TVM, but affect execution only in VS-mode,
and cause virtual-instruction exceptions instead of illegal-instruction
exceptions. When VTSR=1, an attempt in VS-mode to execute SRET raises a
virtual-instruction exception. When VTW=1 (and assuming <code>mstatus</code>.TW=0),
an attempt in VS-mode to execute WFI raises a virtual-instruction
exception if the WFI does not complete within an
implementation-specific, bounded time limit. An implementation may have
WFI always raise a virtual-instruction exception in VS-mode when VTW=1
(and <code>mstatus</code>.TW=0), even if there are pending globally-disabled
interrupts when the instruction is executed. When VTVM=1, an attempt in
VS-mode to execute SFENCE.VMA or SINVAL.VMA or to access CSR <code>satp</code>
raises a virtual-instruction exception.</p>
</div>
<div dir="auto">
<p dir="auto">The VGEIN (Virtual Guest External Interrupt Number) field selects a
guest external interrupt source for VS-level external interrupts. VGEIN
is a <strong>WLRL</strong> field that must be able to hold values between zero and the
maximum guest external interrupt number (known as GEILEN), inclusive.
When VGEIN=0, no guest external interrupt source is selected for
VS-level external interrupts. GEILEN may be zero, in which case VGEIN
may be read-only zero. Guest external interrupts are explained in
<a href="#hgeinterruptregs">Hypervisor Guest External Interrupt Registers (<code>hgeip</code> and <code>hgeie</code>)</a>, and the use of VGEIN is covered
further in <a href="#hinterruptregs">Hypervisor Interrupt (<code>hvip</code>, <code>hip</code>, and <code>hie</code>) Registers</a>.</p>
</div>
<div dir="auto">
<p dir="auto">Field HU (Hypervisor in U-mode) controls whether the virtual-machine
load/store instructions, HLV, HLVX, and HSV, can be used also in U-mode.
When HU=1, these instructions can be executed in U-mode the same as in
HS-mode. When HU=0, all hypervisor instructions cause an
illegal-instruction exception in U-mode.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">The HU bit allows a portion of a hypervisor to be run in U-mode for
greater protection against software bugs, while still retaining access
to a virtual machine’s memory.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">The SPV bit (Supervisor Previous Virtualization mode) is written by the
implementation whenever a trap is taken into HS-mode. Just as the SPP
bit in <code>sstatus</code> is set to the (nominal) privilege mode at the time of
the trap, the SPV bit in <code>hstatus</code> is set to the value of the
virtualization mode V at the time of the trap. When an SRET instruction
is executed when V=0, V is set to SPV.</p>
</div>
<div dir="auto">
<p dir="auto">When V=1 and a trap is taken into HS-mode, bit SPVP (Supervisor Previous
Virtual Privilege) is set to the nominal privilege mode at the time of
the trap, the same as <code>sstatus</code>.SPP. But if V=0 before a trap, SPVP is
left unchanged on trap entry. SPVP controls the effective privilege of
explicit memory accesses made by the virtual-machine load/store
instructions, HLV, HLVX, and HSV.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Without SPVP, if instructions HLV, HLVX, and HSV looked instead to
<code>sstatus</code>.SPP for the effective privilege of their memory accesses,
then, even with HU=1, U-mode could not access virtual machine memory at
VS-level, because to enter U-mode using SRET always leaves SPP=0. Unlike
SPP, field SPVP is untouched by transitions back-and-forth between
HS-mode and U-mode.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">Field GVA (Guest Virtual Address) is written by the implementation
whenever a trap is taken into HS-mode. For any trap (breakpoint, address
misaligned, access fault, page fault, or guest-page fault) that writes a
guest virtual address to <code>stval</code>, GVA is set to 1. For any other trap
into HS-mode, GVA is set to 0.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">For breakpoint and memory access traps that write a nonzero value to
<code>stval</code>, GVA is redundant with field SPV (the two bits are set the same)
except when the explicit memory access of an HLV, HLVX, or HSV
instruction causes a fault. In that case, SPV=0 but GVA=1.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">The VSBE bit is a <strong>WARL</strong> field that controls the endianness of explicit memory
accesses made from VS-mode. If VSBE=0, explicit load and store memory
accesses made from VS-mode are little-endian, and if VSBE=1, they are
big-endian. VSBE also controls the endianness of all implicit accesses
to VS-level memory management data structures, such as page tables. An
implementation may make VSBE a read-only field that always specifies the
same endianness as HS-mode.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hypervisor-trap-delegation-hedeleg-and-hideleg-registers" tabindex="-1" class="heading-element" dir="auto">Hypervisor Trap Delegation (<code>hedeleg</code> and <code>hideleg</code>) Registers</h4><a id="user-content-hypervisor-trap-delegation-hedeleg-and-hideleg-registers" class="anchor" aria-label="Permalink: Hypervisor Trap Delegation (hedeleg and hideleg) Registers" href="#hypervisor-trap-delegation-hedeleg-and-hideleg-registers"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">Register <code>hedeleg</code> is a 64-bit read/write register, formatted as shown in
<a href="#hedelegreg">Hypervisor exception delegation register (<code>hedeleg</code>).</a>.
Register <code>hideleg</code> is an HSXLEN-bit read/write register, formatted as shown in
<a href="#hidelegreg">Hypervisor interrupt delegation register (<code>hideleg</code>).</a>.
By default, all traps at
any privilege level are handled in M-mode, though M-mode usually uses
the <code>medeleg</code> and <code>mideleg</code> CSRs to delegate some traps to HS-mode. The
<code>hedeleg</code> and <code>hideleg</code> CSRs allow these traps to be further delegated
to a VS-mode guest; their layout is the same as <code>medeleg</code> and <code>mideleg</code>.</p>
</div>
<div id="user-content-hedelegreg" dir="auto">
<div dir="auto">Hypervisor exception delegation register (<code>hedeleg</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hedelegreg.edn">images/bytefield/hedelegreg.edn</a></p>
</div>
<div id="user-content-hidelegreg" dir="auto">
<div dir="auto">Hypervisor interrupt delegation register (<code>hideleg</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hidelegreg.edn">images/bytefield/hidelegreg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">A synchronous trap that has been delegated to HS-mode (using <code>medeleg</code>)
is further delegated to VS-mode if V=1 before the trap and the
corresponding <code>hedeleg</code> bit is set. Each bit of <code>hedeleg</code> shall be
either writable or read-only zero. Many bits of <code>hedeleg</code> are required
specifically to be writable or zero, as enumerated in
<a href="#hedeleg-bits">Bits of <code>hedeleg</code> that must be writable or must be read-only zero.</a>. Bit 0, corresponding to
instruction address-misaligned exceptions, must be writable if
IALIGN=32.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Requiring that certain bits of <code>hedeleg</code> be writable reduces some of the
burden on a hypervisor to handle variations of implementation.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">When XLEN=32, <code>hedelegh</code> is a 32-bit read/write register
that aliases bits 63:32 of <code>hedeleg</code>.
Register <code>hedelegh</code> does not exist when XLEN=64.</p>
</div>
<div dir="auto">
<p dir="auto">An interrupt that has been delegated to HS-mode (using <code>mideleg</code>) is
further delegated to VS-mode if the corresponding <code>hideleg</code> bit is set.
Among bits 15:0 of <code>hideleg</code>, bits 10, 6, and 2 (corresponding to the
standard VS-level interrupts) are writable, and bits 12, 9, 5, and 1
(corresponding to the standard S-level interrupts) are read-only zeros.</p>
</div>
<div dir="auto">
<p dir="auto">When a virtual supervisor external interrupt (code 10) is delegated to
VS-mode, it is automatically translated by the machine into a supervisor
external interrupt (code 9) for VS-mode, including the value written to
<code>vscause</code> on an interrupt trap. Likewise, a virtual supervisor timer
interrupt (6) is translated into a supervisor timer interrupt (5) for
VS-mode, and a virtual supervisor software interrupt (2) is translated
into a supervisor software interrupt (1) for VS-mode. Similar
translations may or may not be done for platform interrupt
causes (codes 16 and above).</p>
</div>
<markdown-accessiblity-table>
Table 2. Bits of <code>hedeleg</code> that must be writable or must be read-only zero.





<table id="user-content-hedeleg-bits"><thead>
<tr>
<th>Bit</th>
<th>Attribute</th>
<th>Corresponding Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">0<br>
1<br>
2<br>
3<br>
4<br>
5<br>
6<br>
7<br>
8<br>
9<br>
10<br>
11<br>
12<br>
13<br>
15<br>
16<br>
18<br>
19<br>
20<br>
21<br>
22<br>
23</p></td>
<td><p dir="auto">(See text)<br>
Writable<br>
Writable<br>
Writable<br>
Writable<br>
Writable<br>
Writable<br>
Writable<br>
Writable<br>
Read-only 0<br>
Read-only 0<br>
Read-only 0<br>
Writable<br>
Writable<br>
Writable<br>
Read-only 0<br>
Writable<br>
Writable<br>
Read-only 0<br>
Read-only 0<br>
Read-only 0<br>
Read-only 0</p></td>
<td><p dir="auto">Instruction address misaligned<br>
Instruction access fault<br>
Illegal instruction<br>
Breakpoint<br>
Load address misaligned<br>
Load access fault<br>
Store/AMO address misaligned<br>
Store/AMO access fault<br>
Environment call from U-mode or VU-mode<br>
Environment call from HS-mode<br>
Environment call from VS-mode<br>
Environment call from M-mode<br>
Instruction page fault<br>
Load page fault<br>
Store/AMO page fault<br>
Double trap<br>
Software check<br>
Hardware error<br>
Instruction guest-page fault<br>
Load guest-page fault<br>
Virtual instruction<br>
Store/AMO guest-page fault</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hinterruptregs" tabindex="-1" class="heading-element" dir="auto">Hypervisor Interrupt (<code>hvip</code>, <code>hip</code>, and <code>hie</code>) Registers</h4><a id="user-content-hypervisor-interrupt-hvip-hip-and-hie-registers" class="anchor" aria-label="Permalink: Hypervisor Interrupt (hvip, hip, and hie) Registers" href="#hypervisor-interrupt-hvip-hip-and-hie-registers"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">Register <code>hvip</code> is an HSXLEN-bit read/write register that a hypervisor
can write to indicate virtual interrupts intended for VS-mode. Bits of
<code>hvip</code> that are not writable are read-only zeros.</p>
</div>
<div id="user-content-hvipreg" dir="auto">
<div dir="auto">Hypervisor virtual-interrupt-pending register(<code>hvip</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hvipreg.edn">images/bytefield/hvipreg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">The standard portion (bits 15:0) of <code>hvip</code> is formatted as shown in
<a href="#hvipreg-standard">Standard portion (bits 15:0) of <code>hvip</code>.</a>. Bits VSEIP, VSTIP,
and VSSIP of <code>hvip</code> are writable. Setting VSEIP=1 in <code>hvip</code> asserts a
VS-level external interrupt; setting VSTIP asserts a VS-level timer
interrupt; and setting VSSIP asserts a VS-level software interrupt.</p>
</div>
<div id="user-content-hvipreg-standard" dir="auto">
<div dir="auto">Standard portion (bits 15:0) of <code>hvip</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hvipreg-standard.edn">images/bytefield/hvipreg-standard.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">Registers <code>hip</code> and <code>hie</code> are HSXLEN-bit read/write registers that
supplement HS-level’s <code>sip</code> and <code>sie</code> respectively. The <code>hip</code> register
indicates pending VS-level and hypervisor-specific interrupts, while
<code>hie</code> contains enable bits for the same interrupts.</p>
</div>
<div id="user-content-hipreg" dir="auto">
<div dir="auto">Hypervisor interrupt-pending register (<code>hip</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hipreg.edn">images/bytefield/hipreg.edn</a></p>
</div>
<div id="user-content-hiereg" dir="auto">
<div dir="auto">Hypervisor interrupt-enable register (<code>hie</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hiereg.edn">images/bytefield/hiereg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">For each writable bit in <code>sie</code>, the corresponding bit shall be read-only
zero in both <code>hip</code> and <code>hie</code>. Hence, the nonzero bits in <code>sie</code> and <code>hie</code>
are always mutually exclusive, and likewise for <code>sip</code> and <code>hip</code>.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">The active bits of <code>hip</code> and <code>hie</code> cannot be placed in HS-level’s <code>sip</code>
and <code>sie</code> because doing so would make it impossible for software to
emulate the hypervisor extension on platforms that do not implement it
in hardware.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">An interrupt <em>i</em> will trap to HS-mode whenever all of the following are
true: (a) either the current operating mode is HS-mode and the SIE bit
in the <code>sstatus</code> register is set, or the current operating mode has less
privilege than HS-mode; (b) bit <em>i</em> is set in both <code>sip</code> and <code>sie</code>, or
in both <code>hip</code> and <code>hie</code>; and (c) bit <em>i</em> is not set in <code>hideleg</code>.</p>
</div>
<div dir="auto">
<p dir="auto">If bit <em>i</em> of <code>sie</code> is read-only zero, the same bit in register <code>hip</code>
may be writable or may be read-only. When bit <em>i</em> in <code>hip</code> is writable,
a pending interrupt <em>i</em> can be cleared by writing 0 to this bit. If
interrupt <em>i</em> can become pending in <code>hip</code> but bit <em>i</em> in <code>hip</code> is
read-only, then either the interrupt can be cleared by clearing bit <em>i</em>
of <code>hvip</code>, or the implementation must provide some other mechanism for
clearing the pending interrupt (which may involve a call to the
execution environment).</p>
</div>
<div dir="auto">
<p dir="auto">A bit in <code>hie</code> shall be writable if the corresponding interrupt can ever
become pending in <code>hip</code>. Bits of <code>hie</code> that are not writable shall be
read-only zero.</p>
</div>
<div dir="auto">
<p dir="auto">The standard portions (bits 15:0) of registers <code>hip</code> and <code>hie</code> are
formatted as shown in <a href="#hipreg-standard">Standard portion (bits 15:0) of <code>hip</code>.</a> and <a href="#hiereg-standard">Standard portion (bits 15:0) of <code>hie</code>.</a> respectively.</p>
</div>
<div id="user-content-hipreg-standard" dir="auto">
<div dir="auto">Standard portion (bits 15:0) of <code>hip</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hipreg-standard.edn">images/bytefield/hipreg-standard.edn</a></p>
</div>
<div id="user-content-hiereg-standard" dir="auto">
<div dir="auto">Standard portion (bits 15:0) of <code>hie</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hiereg-standard.edn">images/bytefield/hiereg-standard.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">Bits <code>hip</code>.SGEIP and <code>hie</code>.SGEIE are the interrupt-pending and
interrupt-enable bits for guest external interrupts at supervisor level
(HS-level). SGEIP is read-only in <code>hip</code>, and is 1 if and only if the
bitwise logical-AND of CSRs <code>hgeip</code> and <code>hgeie</code> is nonzero in any bit.
(See <a href="#hgeinterruptregs">Hypervisor Guest External Interrupt Registers (<code>hgeip</code> and <code>hgeie</code>)</a>.)</p>
</div>
<div dir="auto">
<p dir="auto">Bits <code>hip</code>.VSEIP and <code>hie</code>.VSEIE are the interrupt-pending and
interrupt-enable bits for VS-level external interrupts. VSEIP is
read-only in <code>hip</code>, and is the logical-OR of these interrupt sources:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">bit VSEIP of <code>hvip</code>;</p>
</li>
<li>
<p dir="auto">the bit of <code>hgeip</code> selected by <code>hstatus</code>.VGEIN; and</p>
</li>
<li>
<p dir="auto">any other platform-specific external interrupt signal directed to
VS-level.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">Bits <code>hip</code>.VSTIP and <code>hie</code>.VSTIE are the interrupt-pending and
interrupt-enable bits for VS-level timer interrupts. VSTIP is read-only
in <code>hip</code>, and is the logical-OR of <code>hvip</code>.VSTIP and any other
platform-specific timer interrupt signal directed to VS-level.</p>
</div>
<div dir="auto">
<p dir="auto">Bits <code>hip</code>.VSSIP and <code>hie</code>.VSSIE are the interrupt-pending and
interrupt-enable bits for VS-level software interrupts. VSSIP in <code>hip</code>
is an alias (writable) of the same bit in <code>hvip</code>.</p>
</div>
<div dir="auto">
<p dir="auto">Multiple simultaneous interrupts destined for HS-mode are handled in the
following decreasing priority order: SEI, SSI, STI, SGEI, VSEI, VSSI,
VSTI, LCOFI.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hgeinterruptregs" tabindex="-1" class="heading-element" dir="auto">Hypervisor Guest External Interrupt Registers (<code>hgeip</code> and <code>hgeie</code>)</h4><a id="user-content-hypervisor-guest-external-interrupt-registers-hgeip-and-hgeie" class="anchor" aria-label="Permalink: Hypervisor Guest External Interrupt Registers (hgeip and hgeie)" href="#hypervisor-guest-external-interrupt-registers-hgeip-and-hgeie"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>hgeip</code> register is an HSXLEN-bit read-only register, formatted as
shown in <a href="#hgeipreg">Hypervisor guest external interrupt-pending register (<code>hgeip</code>).</a>, that indicates pending guest
external interrupts for this hart. The <code>hgeie</code> register is an HSXLEN-bit
read/write register, formatted as shown in
<a href="#hgeiereg">Hypervisor guest external interrupt-enable register (<code>hgeie</code>).</a>, that contains enable bits for the
guest external interrupts at this hart. Guest external interrupt number
<em>i</em> corresponds with bit <em>i</em> in both <code>hgeip</code> and <code>hgeie</code>.</p>
</div>
<div id="user-content-hgeipreg" dir="auto">
<div dir="auto">Hypervisor guest external interrupt-pending register (<code>hgeip</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hgeipreg.edn">images/bytefield/hgeipreg.edn</a></p>
</div>
<div id="user-content-hgeiereg" dir="auto">
<div dir="auto">Hypervisor guest external interrupt-enable register (<code>hgeie</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hgeiereg.edn">images/bytefield/hgeiereg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">Guest external interrupts represent interrupts directed to individual
virtual machines at VS-level. If a RISC-V platform supports placing a
physical device under the direct control of a guest OS with minimal
hypervisor intervention (known as <em>pass-through</em> or <em>direct assignment</em>
between a virtual machine and the physical device), then, in such
circumstance, interrupts from the device are intended for a specific
virtual machine. Each bit of <code>hgeip</code> summarizes <em>all</em> pending interrupts
directed to one virtual hart, as collected and reported by an interrupt
controller. To distinguish specific pending interrupts from multiple
devices, software must query the interrupt controller.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Support for guest external interrupts requires an interrupt controller
that can collect virtual-machine-directed interrupts separately from
other interrupts.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">The number of bits implemented in <code>hgeip</code> and <code>hgeie</code> for guest external
interrupts is UNSPECIFIED and may be zero. This number is known as <em>GEILEN</em>. The
least-significant bits are implemented first, apart from bit 0. Hence,
if GEILEN is nonzero, bits GEILEN:1 shall be writable in <code>hgeie</code>, and
all other bit positions shall be read-only zeros in both <code>hgeip</code> and
<code>hgeie</code>.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">The set of guest external interrupts received and handled at one
physical hart may differ from those received at other harts. Guest
external interrupt number <em>i</em> at one physical hart is typically expected
not to be the same as guest external interrupt <em>i</em> at any other hart.
For any one physical hart, the maximum number of virtual harts that may
directly receive guest external interrupts is limited by GEILEN. The
maximum this number can be for any implementation is 31 for RV32 and 63
for RV64, per physical hart.</p>
</div>
<div dir="auto">
<p dir="auto">A hypervisor is always free to <em>emulate</em> devices for any number of
virtual harts without being limited by GEILEN. Only direct pass-through
(direct assignment) of interrupts is affected by the GEILEN limit, and
the limit is on the number of virtual harts receiving such interrupts,
not the number of distinct interrupts received. The number of distinct
interrupts a single virtual hart may receive is determined by the
interrupt controller.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">Register <code>hgeie</code> selects the subset of guest external interrupts that
cause a supervisor-level (HS-level) guest external interrupt. The enable
bits in <code>hgeie</code> do not affect the VS-level external interrupt signal
selected from <code>hgeip</code> by <code>hstatus</code>.VGEIN.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-sec:henvcfg" tabindex="-1" class="heading-element" dir="auto">Hypervisor Environment Configuration Register (<code>henvcfg</code>)</h4><a id="user-content-hypervisor-environment-configuration-register-henvcfg" class="anchor" aria-label="Permalink: Hypervisor Environment Configuration Register (henvcfg)" href="#hypervisor-environment-configuration-register-henvcfg"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>henvcfg</code> CSR is a 64-bit read/write register, formatted
as shown in <a href="#henvcfg">Hypervisor environment configuration register (<code>henvcfg</code>).</a>, that controls
certain characteristics of the execution environment when virtualization
mode V=1.</p>
</div>
<div id="user-content-henvcfg" dir="auto">
<div dir="auto">Hypervisor environment configuration register (<code>henvcfg</code>).</div>
<div dir="auto">
<pre>{reg: [
  {bits:  1, name: 'FIOM'},
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'LPE'},
  {bits:  1, name: 'SSE'},
  {bits:  2, name: 'CBIE'},
  {bits:  1, name: 'CBCFE'},
  {bits:  1, name: 'CBZE'},
  {bits: 24, name: 'WPRI'},
  {bits:  2, name: 'PMM'},
  {bits: 25, name: 'WPRI'},
  {bits:  1, name: 'DTE'},
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'ADUE'},
  {bits:  1, name: 'PBMTE'},
  {bits:  1, name: 'STCE'},
], config:{lanes: 4, hspace:1024}}</pre>
</div>
</div>
<div dir="auto">
<p dir="auto">If bit FIOM (Fence of I/O implies Memory) is set to one in <code>henvcfg</code>,
FENCE instructions executed when V=1 are modified so the requirement to
order accesses to device I/O implies also the requirement to order main
memory accesses. <a href="#henvcfg-FIOM">Modified interpretation of FENCE predecessor and successor sets when FIOM=1 and virtualization mode V=1.</a> details the modified
interpretation of FENCE instruction bits PI, PO, SI, and SO when FIOM=1
and V=1.</p>
</div>
<div dir="auto">
<p dir="auto">Similarly, when FIOM=1 and V=1, if an atomic instruction that accesses a
region ordered as device I/O has its <em>aq</em> and/or <em>rl</em> bit set, then that
instruction is ordered as though it accesses both device I/O and memory.</p>
</div>
<markdown-accessiblity-table>
Table 3. Modified interpretation of FENCE predecessor and successor sets when FIOM=1 and virtualization mode V=1.




<table id="user-content-henvcfg-fiom"><thead>
<tr>
<th>Instruction bit</th>
<th>Meaning when set</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">PI<br>
PO</p></td>
<td><p dir="auto">Predecessor device input and memory reads (PR implied)<br>
Predecessor device output and memory writes (PW implied)</p></td>
</tr>
<tr>
<td><p dir="auto">SI<br>
SO</p></td>
<td><p dir="auto">Successor device input and memory reads (SR implied)<br>
Successor device output and memory writes (SW implied)</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">The PBMTE bit controls whether the Svpbmt extension is available for use
in VS-stage address translation. When PBMTE=1, Svpbmt is available for
VS-stage address translation. When PBMTE=0, the implementation behaves
as though Svpbmt were not implemented for VS-stage address translation.
If Svpbmt is not implemented, PBMTE is read-only zero.</p>
</div>
<div dir="auto">
<p dir="auto">If the Svadu extension is implemented, the ADUE bit controls whether hardware
updating of PTE A/D bits is enabled for VS-stage address translation.
When ADUE=1, hardware updating of PTE A/D bits is enabled during VS-stage
address translation, and the implementation behaves as though the Svade
extension were not implemented for VS-mode address translation.
When ADUE=0, the implementation behaves as though Svade were implemented for
VS-stage address translation.
If Svadu is not implemented, ADUE is read-only zero.</p>
</div>
<div dir="auto">
<p dir="auto">The definition of the STCE field is furnished by the Sstc extension.</p>
</div>
<div dir="auto">
<p dir="auto">The definition of the CBZE field is furnished by the Zicboz extension.</p>
</div>
<div dir="auto">
<p dir="auto">The definitions of the CBCFE and CBIE fields are furnished by the Zicbom extension.</p>
</div>
<div dir="auto">
<p dir="auto">The definition of the PMM field is furnished by the Ssnpm extension.</p>
</div>
<div dir="auto">
<p dir="auto">The Zicfilp extension adds the <code>LPE</code> field in <code>henvcfg</code>. When the <code>LPE</code> field
is set to 1, the Zicfilp extension is enabled in VS-mode. When the <code>LPE</code> field
is 0, the Zicfilp extension is not enabled in VS-mode and the following rules
apply to VS-mode:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">The hart does not update the <code>ELP</code> state; it remains as <code>NO_LP_EXPECTED</code>.</p>
</li>
<li>
<p dir="auto">The <code>LPAD</code> instruction operates as a no-op.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">The Zicfiss extension adds the <code>SSE</code> field in <code>henvcfg</code>. If the <code>SSE</code> field is
set to 1, the Zicfiss extension is activated in VS-mode. When the <code>SSE</code> field is
0, the Zicfiss extension remains inactive in VS-mode, and the following rules
apply when <code>V=1</code>:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">32-bit Zicfiss instructions will revert to their behavior as defined by Zimop.</p>
</li>
<li>
<p dir="auto">16-bit Zicfiss instructions will revert to their behavior as defined by Zcmop.</p>
</li>
<li>
<p dir="auto">The <code>pte.xwr=010b</code> encoding in VS-stage page tables becomes reserved.</p>
</li>
<li>
<p dir="auto">The <code>senvcfg.SSE</code> field will read as zero and is read-only.</p>
</li>
<li>
<p dir="auto">When <code>menvcfg.SSE</code> is one, <code>SSAMOSWAP.W/D</code> raises a virtual-instruction
exception.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">The Ssdbltrp extension adds the double-trap-enable (<code>DTE</code>) field in <code>henvcfg</code>.
When <code>henvcfg.DTE</code> is zero, the implementation behaves as though Ssdbltrp is not
implemented for VS-mode and the <code>vsstatus.SDT</code> bit is read-only zero.</p>
</div>
<div dir="auto">
<p dir="auto">When XLEN=32, <code>henvcfgh</code> is a
32-bit read/write register that aliases bits 63:32
of <code>henvcfg</code>. Register <code>henvcfgh</code> does not exist when
XLEN=64.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hypervisor-counter-enable-hcounteren-register" tabindex="-1" class="heading-element" dir="auto">Hypervisor Counter-Enable (<code>hcounteren</code>) Register</h4><a id="user-content-hypervisor-counter-enable-hcounteren-register" class="anchor" aria-label="Permalink: Hypervisor Counter-Enable (hcounteren) Register" href="#hypervisor-counter-enable-hcounteren-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The counter-enable register <code>hcounteren</code> is a 32-bit register that
controls the availability of the hardware performance monitoring
counters to the guest virtual machine.</p>
</div>
<div dir="auto">
<div dir="auto">Hypervisor counter-enable register (<code>hcounteren</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hcounterenreg.edn">images/bytefield/hcounterenreg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">When the CY, TM, IR, or HPM_n_ bit in the <code>hcounteren</code> register is
clear, attempts to read the <code>cycle</code>, <code>time</code>, <code>instret</code>, or
<code>hpmcounter</code> <em>n</em> register while V=1 will cause a virtual-instruction
exception if the same bit in <code>mcounteren</code> is 1. When one of these bits
is set, access to the corresponding register is permitted when V=1,
unless prevented for some other reason. In VU-mode, a counter is not
readable unless the applicable bits are set in both <code>hcounteren</code> and
<code>scounteren</code>.</p>
</div>
<div dir="auto">
<p dir="auto"><code>hcounteren</code> must be implemented. However, any of the bits may be
read-only zero, indicating reads to the corresponding counter will cause
an exception when V=1. Hence, they are effectively <strong>WARL</strong> fields.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hypervisor-time-delta-htimedelta-register" tabindex="-1" class="heading-element" dir="auto">Hypervisor Time Delta (<code>htimedelta</code>) Register</h4><a id="user-content-hypervisor-time-delta-htimedelta-register" class="anchor" aria-label="Permalink: Hypervisor Time Delta (htimedelta) Register" href="#hypervisor-time-delta-htimedelta-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>htimedelta</code> CSR is a 64-bit read/write register that contains the delta
between the value of the <code>time</code> CSR and the value returned in VS-mode or
VU-mode. That is, reading the <code>time</code> CSR in VS or VU mode returns the
sum of the contents of <code>htimedelta</code> and the actual value of <code>time</code>.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Because overflow is ignored when summing <code>htimedelta</code> and <code>time</code>, large
values of <code>htimedelta</code> may be used to represent negative time offsets.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<div dir="auto">Hypervisor time delta register.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/htimedelta.edn">images/bytefield/htimedelta.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">When XLEN=32, <code>htimedeltah</code> is a 32-bit read/write register
that aliases bits 63:32 of <code>htimedelta</code>.
Register <code>htimedeltah</code> does not exist when XLEN=64.</p>
</div>
<div dir="auto">
<p dir="auto">If the <code>time</code> CSR is implemented, <code>htimedelta</code> (and <code>htimedeltah</code> for XLEN=32)
must be implemented.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hypervisor-trap-value-htval-register" tabindex="-1" class="heading-element" dir="auto">Hypervisor Trap Value (<code>htval</code>) Register</h4><a id="user-content-hypervisor-trap-value-htval-register" class="anchor" aria-label="Permalink: Hypervisor Trap Value (htval) Register" href="#hypervisor-trap-value-htval-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>htval</code> register is an HSXLEN-bit read/write register formatted as
shown in <a href="#htvalreg">Hypervisor trap value register (<code>htval</code>).</a>. When a trap is taken into
HS-mode, <code>htval</code> is written with additional exception-specific
information, alongside <code>stval</code>, to assist software in handling the trap.</p>
</div>
<div id="user-content-htvalreg" dir="auto">
<div dir="auto">Hypervisor trap value register (<code>htval</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/htvalreg.edn">images/bytefield/htvalreg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">When a guest-page-fault trap is taken into HS-mode, <code>htval</code> is written
with either zero or the guest physical address that faulted, shifted
right by 2 bits. For other traps, <code>htval</code> is set to zero, but a future
standard or extension may redefine <code>htval’s</code> setting for other traps.</p>
</div>
<div dir="auto">
<p dir="auto">A guest-page fault may arise due to an implicit memory access during
first-stage (VS-stage) address translation, in which case a guest
physical address written to <code>htval</code> is that of the implicit memory
access that faulted—for example, the address of a VS-level page table
entry that could not be read. (The guest physical address corresponding
to the original virtual address is unknown when VS-stage translation
fails to complete.) Additional information is provided in CSR <code>htinst</code>
to disambiguate such situations.</p>
</div>
<div dir="auto">
<p dir="auto">Otherwise, for misaligned loads and stores that cause guest-page faults,
a nonzero guest physical address in <code>htval</code> corresponds to the faulting
portion of the access as indicated by the virtual address in <code>stval</code>.
For instruction guest-page faults on systems with variable-length
instructions, a nonzero <code>htval</code> corresponds to the faulting portion of
the instruction as indicated by the virtual address in <code>stval</code>.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">A guest physical address written to <code>htval</code> is shifted right by 2 bits
to accommodate addresses wider than the current XLEN. For RV32, the
hypervisor extension permits guest physical addresses as wide as 34
bits, and <code>htval</code> reports bits 33:2 of the address. This shift-by-2
encoding of guest physical addresses matches the encoding of physical
addresses in PMP address registers (<a href="#pmp">[pmp]</a>) and in
page table entries (<a href="#sv32">[sv32]</a>, <a href="#sv39">[sv39]</a>, <a href="#sv48">[sv48]</a>, and <a href="#sv57">[sv57]</a>).</p>
</div>
<div dir="auto">
<p dir="auto">If the least-significant two bits of a faulting guest physical address
are needed, these bits are ordinarily the same as the least-significant
two bits of the faulting virtual address in <code>stval</code>. For faults due to
implicit memory accesses for VS-stage address translation, the
least-significant two bits are instead zeros. These cases can be
distinguished using the value provided in register <code>htinst</code>.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto"><code>htval</code> is a <strong>WARL</strong> register that must be able to hold zero and may be capable
of holding only an arbitrary subset of other 2-bit-shifted guest
physical addresses, if any.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Unless it has reason to assume otherwise (such as a platform standard),
software that writes a value to <code>htval</code> should read back from <code>htval</code> to
confirm the stored value.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hypervisor-trap-instruction-htinst-register" tabindex="-1" class="heading-element" dir="auto">Hypervisor Trap Instruction (<code>htinst</code>) Register</h4><a id="user-content-hypervisor-trap-instruction-htinst-register" class="anchor" aria-label="Permalink: Hypervisor Trap Instruction (htinst) Register" href="#hypervisor-trap-instruction-htinst-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>htinst</code> register is an HSXLEN-bit read/write register formatted as
shown in <a href="#htinstreg">Hypervisor trap instruction (<code>htinst</code>) register.</a>. When a trap is taken into
HS-mode, <code>htinst</code> is written with a value that, if nonzero, provides
information about the instruction that trapped, to assist software in
handling the trap. The values that may be written to <code>htinst</code> on a trap
are documented in <a href="#tinst-vals">Transformed Instruction or Pseudoinstruction for <code>mtinst</code> or <code>htinst</code></a>.</p>
</div>
<div id="user-content-htinstreg" dir="auto">
<div dir="auto">Hypervisor trap instruction (<code>htinst</code>) register.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/htinstreg.edn">images/bytefield/htinstreg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto"><code>htinst</code> is a <strong>WARL</strong> register that need only be able to hold the values that
the implementation may automatically write to it on a trap.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hgatp" tabindex="-1" class="heading-element" dir="auto">Hypervisor Guest Address Translation and Protection (<code>hgatp</code>) Register</h4><a id="user-content-hypervisor-guest-address-translation-and-protection-hgatp-register" class="anchor" aria-label="Permalink: Hypervisor Guest Address Translation and Protection (hgatp) Register" href="#hypervisor-guest-address-translation-and-protection-hgatp-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>hgatp</code> register is an HSXLEN-bit read/write register, formatted as
shown in <a href="#rv32hgatp">Hypervisor guest address translation and protection register <code>hgatp</code> when HSXLEN=32.</a> for HSXLEN=32 and
<a href="#rv64hgatp">Hypervisor guest address translation and protection register <code>hgatp</code> when HSXLEN=64 for MODE values Bare, Sv39x4, Sv48x4, and Sv57x4.</a> for HSXLEN=64, which controls
G-stage address translation and protection, the second stage of
two-stage translation for guest virtual addresses (see
<a href="#two-stage-translation">Two-Stage Address Translation</a>). Similar to CSR <code>satp</code>, this
register holds the physical page number (PPN) of the guest-physical root
page table; a virtual machine identifier (VMID), which facilitates
address-translation fences on a per-virtual-machine basis; and the MODE
field, which selects the address-translation scheme for guest physical
addresses. When <code>mstatus</code>.TVM=1, attempts to read or write <code>hgatp</code> while
executing in HS-mode will raise an illegal-instruction exception.</p>
</div>
<div id="user-content-rv32hgatp" dir="auto">
<div dir="auto">Hypervisor guest address translation and protection register <code>hgatp</code> when HSXLEN=32.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/rv32hgatp.edn">images/bytefield/rv32hgatp.edn</a></p>
</div>
<div id="user-content-rv64hgatp" dir="auto">
<div dir="auto">Hypervisor guest address translation and protection register <code>hgatp</code> when HSXLEN=64 for MODE values Bare, Sv39x4, Sv48x4, and Sv57x4.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/rv64hgatp.edn">images/bytefield/rv64hgatp.edn</a></p>
</div>
<div dir="auto">
<p dir="auto"><a href="#hgatp-mode">Encoding of <code>hgatp</code> MODE field.</a> shows the encodings of the MODE field when
HSXLEN=32 and HSXLEN=64. When MODE=Bare, guest physical addresses are
equal to supervisor physical addresses, and there is no further memory
protection for a guest virtual machine beyond the physical memory
protection scheme described in <a href="#pmp">[pmp]</a>. In this
case, software must write zero to the remaining fields in <code>hgatp</code>.
Attempting to select MODE=Bare with a nonzero pattern in the remaining fields
has an UNSPECIFIED effect on the value that the remaining fields assume and an
UNSPECIFIED effect on G-stage address translation and protection behavior.</p>
</div>
<div dir="auto">
<p dir="auto">When HSXLEN=32, the only other valid setting for MODE is Sv32x4, which
is a modification of the usual Sv32 paged virtual-memory scheme,
extended to support 34-bit guest physical addresses. When HSXLEN=64,
modes Sv39x4, Sv48x4, and Sv57x4 are defined as modifications of the
Sv39, Sv48, and Sv57 paged virtual-memory schemes. All of these paged
virtual-memory schemes are described in
<a href="#guest-addr-translation">Guest Physical Address Translation</a>.</p>
</div>
<div dir="auto">
<p dir="auto">The remaining MODE settings when HSXLEN=64 are reserved for future use
and may define different interpretations of the other fields in <code>hgatp</code>.</p>
</div>
<markdown-accessiblity-table>
Table 4. Encoding of <code>hgatp</code> MODE field.





<table id="user-content-hgatp-mode"><thead>
<tr>
<th colspan="3">HSXLEN=32</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">Value</p></td>
<td><p dir="auto">Name</p></td>
<td><p dir="auto">Description</p></td>
</tr>
<tr>
<td><p dir="auto">0<br>
1</p></td>
<td><p dir="auto">Bare<br>
Sv32x4</p></td>
<td><p dir="auto">No translation or protection.<br>
Page-based 34-bit virtual addressing (2-bit extension of
Sv32).</p></td>
</tr>
<tr>
<td colspan="3"><p dir="auto"><strong>HSXLEN=64</strong></p></td>
</tr>
<tr>
<td><p dir="auto">Value</p></td>
<td><p dir="auto">Name</p></td>
<td><p dir="auto">Description</p></td>
</tr>
<tr>
<td><p dir="auto">0<br>
1-7<br>
8<br>
9<br>
10<br>
11-15</p></td>
<td><p dir="auto">Bare<br>
—<br>
Sv39x4<br>
Sv48x4<br>
Sv57x4<br>
—</p></td>
<td><p dir="auto">No translation or protection.<br>
<em>Reserved</em><br>
Page-based 41-bit virtual addressing (2-bit extension of
Sv39).<br>
Page-based 50-bit virtual addressing (2-bit extension of
Sv48).<br>
Page-based 59-bit virtual addressing (2-bit extension of
Sv57).<br>
<em>Reserved</em></p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">Implementations are not required to support all defined MODE settings
when HSXLEN=64.</p>
</div>
<div dir="auto">
<p dir="auto">A write to <code>hgatp</code> with an unsupported MODE value is not ignored as it
is for <code>satp</code>. Instead, the fields of <code>hgatp</code> are <strong>WARL</strong> in the normal way,
when so indicated.</p>
</div>
<div dir="auto">
<p dir="auto">As explained in <a href="#guest-addr-translation">Guest Physical Address Translation</a>, for the
paged virtual-memory schemes (Sv32x4, Sv39x4, Sv48x4, and Sv57x4), the
root page table is 16 KiB and must be aligned to a 16-KiB boundary. In
these modes, the lowest two bits of the physical page number (PPN) in
<code>hgatp</code> always read as zeros. An implementation that supports only the
defined paged virtual-memory schemes and/or Bare may make PPN[1:0]
read-only zero.</p>
</div>
<div dir="auto">
<p dir="auto">The number of VMID bits is UNSPECIFIED and may be zero. The number of implemented
VMID bits, termed <em>VMIDLEN</em>, may be determined by writing one to every
bit position in the VMID field, then reading back the value in <code>hgatp</code>
to see which bit positions in the VMID field hold a one. The
least-significant bits of VMID are implemented first: that is, if
VMIDLEN &gt; 0, VMID[VMIDLEN-1:0] is writable. The maximal
value of VMIDLEN, termed VMIDMAX, is 7 for Sv32x4 or 14 for Sv39x4,
Sv48x4, and Sv57x4.</p>
</div>
<div dir="auto">
<p dir="auto">The <code>hgatp</code> register is considered <em>active</em> for the purposes of the
address-translation algorithm <em>unless</em> the effective privilege mode is U
and <code>hstatus</code>.HU=0.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">This definition simplifies the implementation of speculative execution
of HLV, HLVX, and HSV instructions.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">Note that writing <code>hgatp</code> does not imply any ordering constraints
between page-table updates and subsequent G-stage address translations.
If the new virtual machine’s guest physical page tables have been
modified, or if a VMID is reused, it may be necessary to execute an
HFENCE.GVMA instruction (see <a href="#hfence.vma">Hypervisor Memory-Management Fence Instructions</a>) before or
after writing <code>hgatp</code>.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-vsstatus" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Status (<code>vsstatus</code>) Register</h4><a id="user-content-virtual-supervisor-status-vsstatus-register" class="anchor" aria-label="Permalink: Virtual Supervisor Status (vsstatus) Register" href="#virtual-supervisor-status-vsstatus-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vsstatus</code> register is a VSXLEN-bit read/write register that is
VS-mode’s version of supervisor register <code>sstatus</code>, formatted as shown
in <a href="#vsstatusreg-rv32">Virtual supervisor status (<code>vsstatus</code>) register when VSXLEN=32.</a> when VSXLEN=32 and
<a href="#vsstatusreg">Virtual supervisor status (<code>vsstatus</code>) register when VSXLEN=64.</a> when VSXLEN=64. When V=1,
<code>vsstatus</code> substitutes for the usual <code>sstatus</code>, so instructions that
normally read or modify <code>sstatus</code> actually access <code>vsstatus</code> instead.</p>
</div>
<div id="user-content-vsstatusreg-rv32" dir="auto">
<div dir="auto">Virtual supervisor status (<code>vsstatus</code>) register when VSXLEN=32.</div>
<div dir="auto">
<pre>{reg: [
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'SIE'},
  {bits:  3, name: 'WPRI'},
  {bits:  1, name: 'SPIE'},
  {bits:  1, name: 'UBE'},
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'SPP'},
  {bits:  2, name: 'VS[1:0]'},
  {bits:  2, name: 'WPRI'},
  {bits:  2, name: 'FS[1:0]'},
  {bits:  2, name: 'XS[1:0]'},
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'SUM'},
  {bits:  1, name: 'MXR'},
  {bits:  3, name: 'WPRI'},
  {bits:  1, name: 'SPELP'},
  {bits:  1, name: 'SDT'},
  {bits:  6, name: 'WPRI'},
  {bits:  1, name: 'SD'},
], config:{lanes: 2, hspace:1024}}</pre>
</div>
</div>
<div id="user-content-vsstatusreg" dir="auto">
<div dir="auto">Virtual supervisor status (<code>vsstatus</code>) register when VSXLEN=64.</div>
<div dir="auto">
<pre>{reg: [
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'SIE'},
  {bits:  3, name: 'WPRI'},
  {bits:  1, name: 'SPIE'},
  {bits:  1, name: 'UBE'},
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'SPP'},
  {bits:  2, name: 'VS[1:0]'},
  {bits:  2, name: 'WPRI'},
  {bits:  2, name: 'FS[1:0]'},
  {bits:  2, name: 'XS[1:0]'},
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'SUM'},
  {bits:  1, name: 'MXR'},
  {bits:  3, name: 'WPRI'},
  {bits:  1, name: 'SPELP'},
  {bits:  1, name: 'SDT'},
  {bits:  7, name: 'WPRI'},
  {bits:  2, name: 'UXL[1:0]'},
  {bits: 29, name: 'WPRI'},
  {bits:  1, name: 'SD'},
], config:{lanes: 4, hspace:1024}}</pre>
</div>
</div>
<div dir="auto">
<p dir="auto">The UXL field controls the effective XLEN for VU-mode, which may differ
from the XLEN for VS-mode (VSXLEN). When VSXLEN=32, the UXL field does
not exist, and VU-mode XLEN=32. When VSXLEN=64, UXL is a <strong>WARL</strong> field that is
encoded the same as the MXL field of <code>misa</code>, shown in <a href="#misabase">[misabase]</a>. In particular, an implementation may make UXL be a read-only copy of field VSXL of <code>hstatus</code>, forcing VU-mode XLEN=VSXLEN.</p>
</div>
<div dir="auto">
<p dir="auto">If VSXLEN is changed from 32 to a wider width, and if field UXL is not
restricted to a single value, it gets the value corresponding to the
widest supported width not wider than the new VSXLEN.</p>
</div>
<div dir="auto">
<p dir="auto">When V=1, both <code>vsstatus</code>.FS and the HS-level <code>sstatus</code>.FS are in
effect. Attempts to execute a floating-point instruction when either
field is 0 (Off) raise an illegal-instruction exception. Modifying the
floating-point state when V=1 causes both fields to be set to 3 (Dirty).</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">For a hypervisor to benefit from the extension context status, it must
have its own copy in the HS-level <code>sstatus</code>, maintained independently of
a guest OS running in VS-mode. While a version of the extension context
status obviously must exist in <code>vsstatus</code> for VS-mode, a hypervisor
cannot rely on this version being maintained correctly, given that
VS-level software can change <code>vsstatus</code>.FS arbitrarily. If the HS-level
<code>sstatus</code>.FS were not independently active and maintained by the
hardware in parallel with <code>vsstatus</code>.FS while V=1, hypervisors would
always be forced to conservatively swap all floating-point state when
context-switching between virtual machines.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">Similarly, when V=1, both <code>vsstatus</code>.VS and the HS-level <code>sstatus</code>.VS
are in effect. Attempts to execute a vector instruction when either
field is 0 (Off) raise an illegal-instruction exception. Modifying the
vector state when V=1 causes both fields to be set to 3 (Dirty).</p>
</div>
<div dir="auto">
<p dir="auto">Read-only fields SD and XS summarize the extension context status as it
is visible to VS-mode only. For example, the value of the HS-level
<code>sstatus</code>.FS does not affect <code>vsstatus</code>.SD.</p>
</div>
<div dir="auto">
<p dir="auto">An implementation may make field UBE be a read-only copy of
<code>hstatus</code>.VSBE.</p>
</div>
<div dir="auto">
<p dir="auto">When V=0, <code>vsstatus</code> does not directly affect the behavior of the
machine, unless a virtual-machine load/store (HLV, HLVX, or HSV) or the
MPRV feature in the <code>mstatus</code> register is used to execute a load or
store <em>as though</em> V=1.</p>
</div>
<div dir="auto">
<p dir="auto">The Zicfilp extension adds the <code>SPELP</code> field that holds the previous <code>ELP</code>, and
is updated as specified in <a href="#ZICFILP_FORWARD_TRAPS">[ZICFILP_FORWARD_TRAPS]</a>. The <code>SPELP</code> field is
encoded as follows:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">0 - <code>NO_LP_EXPECTED</code> - no landing pad instruction expected.</p>
</li>
<li>
<p dir="auto">1 - <code>LP_EXPECTED</code> - a landing pad instruction is expected.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">The Ssdbltrp adds an S-mode-disable-trap (<code>SDT</code>) field extension to address
double trap (See <a href="#supv-double-trap">[supv-double-trap]</a>) in VS-mode.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-virtual-supervisor-interrupt-vsip-and-vsie-registers" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Interrupt (<code>vsip</code> and <code>vsie</code>) Registers</h4><a id="user-content-virtual-supervisor-interrupt-vsip-and-vsie-registers" class="anchor" aria-label="Permalink: Virtual Supervisor Interrupt (vsip and vsie) Registers" href="#virtual-supervisor-interrupt-vsip-and-vsie-registers"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vsip</code> and <code>vsie</code> registers are VSXLEN-bit read/write registers that
are VS-mode’s versions of supervisor CSRs <code>sip</code> and <code>sie</code>, formatted as
shown in <a href="#vsipreg">Virtual supervisor interrupt-pending register (<code>vsip</code>).</a> and <a href="#vsiereg">Virtual supervisor interrupt-enable register (<code>vsie</code>).</a>
respectively. When V=1, <code>vsip</code> and <code>vsie</code> substitute for the usual <code>sip</code>
and <code>sie</code>, so instructions that normally read or modify <code>sip</code>/<code>sie</code>
actually access <code>vsip</code>/<code>vsie</code> instead. However, interrupts directed to
HS-level continue to be indicated in the HS-level <code>sip</code> register, not in
<code>vsip</code>, when V=1.</p>
</div>
<div id="user-content-vsipreg" dir="auto">
<div dir="auto">Virtual supervisor interrupt-pending register (<code>vsip</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vsipreg.edn">images/bytefield/vsipreg.edn</a></p>
</div>
<div id="user-content-vsiereg" dir="auto">
<div dir="auto">Virtual supervisor interrupt-enable register (<code>vsie</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vsiereg.edn">images/bytefield/vsiereg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">The standard portions (bits 15:0) of registers <code>vsip</code> and <code>vsie</code> are
formatted as shown in <a href="#vsipreg-standard">Standard portion (bits 15:0) of <code>vsip</code>.</a>
and <a href="#vsiereg-standard">Standard portion (bits 15:0) of <code>vsie</code>.</a> respectively.</p>
</div>
<div id="user-content-vsipreg-standard" dir="auto">
<div dir="auto">Standard portion (bits 15:0) of <code>vsip</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vsipreg-standard.edn">images/bytefield/vsipreg-standard.edn</a></p>
</div>
<div id="user-content-vsiereg-standard" dir="auto">
<div dir="auto">Standard portion (bits 15:0) of <code>vsie</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vsiereg-standard.edn">images/bytefield/vsiereg-standard.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">Extension Shlcofideleg supports delegating LCOFI interrupts to VS-mode.
If the Shlcofideleg extension is implemented, <code>hideleg</code> bit 13 is
writable; otherwise, it is read-only zero.
When bit 13 of <code>hideleg</code> is zero, <code>vsip</code>.LCOFIP and <code>vsie</code>.LCOFIE
are read-only zeros.
Else, <code>vsip</code>.LCOFIP and <code>vsie</code>.LCOFIE are aliases of <code>sip</code>.LCOFIP
and <code>sie</code>.LCOFIE.</p>
</div>
<div dir="auto">
<p dir="auto">When bit 10 of <code>hideleg</code> is zero, <code>vsip</code>.SEIP and <code>vsie</code>.SEIE are
read-only zeros. Else, <code>vsip</code>.SEIP and <code>vsie</code>.SEIE are aliases of
<code>hip</code>.VSEIP and <code>hie</code>.VSEIE.</p>
</div>
<div dir="auto">
<p dir="auto">When bit 6 of <code>hideleg</code> is zero, <code>vsip</code>.STIP and <code>vsie</code>.STIE are
read-only zeros. Else, <code>vsip</code>.STIP and <code>vsie</code>.STIE are aliases of
<code>hip</code>.VSTIP and <code>hie</code>.VSTIE.</p>
</div>
<div dir="auto">
<p dir="auto">When bit 2 of <code>hideleg</code> is zero, <code>vsip</code>.SSIP and <code>vsie</code>.SSIE are
read-only zeros. Else, <code>vsip</code>.SSIP and <code>vsie</code>.SSIE are aliases of
<code>hip</code>.VSSIP and <code>hie</code>.VSSIE.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-virtual-supervisor-trap-vector-base-address-vstvec-register" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Trap Vector Base Address (<code>vstvec</code>) Register</h4><a id="user-content-virtual-supervisor-trap-vector-base-address-vstvec-register" class="anchor" aria-label="Permalink: Virtual Supervisor Trap Vector Base Address (vstvec) Register" href="#virtual-supervisor-trap-vector-base-address-vstvec-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vstvec</code> register is a VSXLEN-bit read/write register that is
VS-mode’s version of supervisor register <code>stvec</code>, formatted as shown in
<a href="#vstvecreg">Virtual supervisor trap vector base address register <code>vstvec</code>.</a>. When V=1, <code>vstvec</code> substitutes for
the usual <code>stvec</code>, so instructions that normally read or modify <code>stvec</code>
actually access <code>vstvec</code> instead. When V=0, <code>vstvec</code> does not directly
affect the behavior of the machine.</p>
</div>
<div id="user-content-vstvecreg" dir="auto">
<div dir="auto">Virtual supervisor trap vector base address register <code>vstvec</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vstvecreg.edn">images/bytefield/vstvecreg.edn</a></p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-virtual-supervisor-scratch-vsscratch-register" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Scratch (<code>vsscratch</code>) Register</h4><a id="user-content-virtual-supervisor-scratch-vsscratch-register" class="anchor" aria-label="Permalink: Virtual Supervisor Scratch (vsscratch) Register" href="#virtual-supervisor-scratch-vsscratch-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vsscratch</code> register is a VSXLEN-bit read/write register that is
VS-mode’s version of supervisor register <code>sscratch</code>, formatted as shown
in <a href="#vsscratchreg">Virtual supervisor scratch register <code>vsscratch</code>.</a>. When V=1, <code>vsscratch</code>
substitutes for the usual <code>sscratch</code>, so instructions that normally read
or modify <code>sscratch</code> actually access <code>vsscratch</code> instead. The contents
of <code>vsscratch</code> never directly affect the behavior of the machine.</p>
</div>
<div id="user-content-vsscratchreg" dir="auto">
<div dir="auto">Virtual supervisor scratch register <code>vsscratch</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vsscratchreg.edn">images/bytefield/vsscratchreg.edn</a></p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-virtual-supervisor-exception-program-counter-vsepc-register" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Exception Program Counter (<code>vsepc</code>) Register</h4><a id="user-content-virtual-supervisor-exception-program-counter-vsepc-register" class="anchor" aria-label="Permalink: Virtual Supervisor Exception Program Counter (vsepc) Register" href="#virtual-supervisor-exception-program-counter-vsepc-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vsepc</code> register is a VSXLEN-bit read/write register that is
VS-mode’s version of supervisor register <code>sepc</code>, formatted as shown in
<a href="#vsepcreg">Virtual supervisor exception program counter (<code>vsepc</code>).</a>. When V=1, <code>vsepc</code> substitutes for the
usual <code>sepc</code>, so instructions that normally read or modify <code>sepc</code>
actually access <code>vsepc</code> instead. When V=0, <code>vsepc</code> does not directly
affect the behavior of the machine.</p>
</div>
<div dir="auto">
<p dir="auto"><code>vsepc</code> is a <strong>WARL</strong> register that must be able to hold the same set of values
that <code>sepc</code> can hold.</p>
</div>
<div id="user-content-vsepcreg" dir="auto">
<div dir="auto">Virtual supervisor exception program counter (<code>vsepc</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vsepcreg.edn">images/bytefield/vsepcreg.edn</a></p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-virtual-supervisor-cause-vscause-register" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Cause (<code>vscause</code>) Register</h4><a id="user-content-virtual-supervisor-cause-vscause-register" class="anchor" aria-label="Permalink: Virtual Supervisor Cause (vscause) Register" href="#virtual-supervisor-cause-vscause-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vscause</code> register is a VSXLEN-bit read/write register that is
VS-mode’s version of supervisor register <code>scause</code>, formatted as shown in
<a href="#vscausereg">Virtual supervisor cause register (<code>vscause</code>).</a>. When V=1, <code>vscause</code> substitutes
for the usual <code>scause</code>, so instructions that normally read or modify
<code>scause</code> actually access <code>vscause</code> instead. When V=0, <code>vscause</code> does not
directly affect the behavior of the machine.</p>
</div>
<div dir="auto">
<p dir="auto"><code>vscause</code> is a <strong>WLRL</strong> register that must be able to hold the same set of
values that <code>scause</code> can hold.</p>
</div>
<div id="user-content-vscausereg" dir="auto">
<div dir="auto">Virtual supervisor cause register (<code>vscause</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vscausereg.edn">images/bytefield/vscausereg.edn</a></p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-virtual-supervisor-trap-value-vstval-register" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Trap Value (<code>vstval</code>) Register</h4><a id="user-content-virtual-supervisor-trap-value-vstval-register" class="anchor" aria-label="Permalink: Virtual Supervisor Trap Value (vstval) Register" href="#virtual-supervisor-trap-value-vstval-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vstval</code> register is a VSXLEN-bit read/write register that is
VS-mode’s version of supervisor register <code>stval</code>, formatted as shown in
<a href="#vstvalreg">Virtual supervisor trap value register (<code>vstval</code>).</a>. When V=1, <code>vstval</code> substitutes for
the usual <code>stval</code>, so instructions that normally read or modify <code>stval</code>
actually access <code>vstval</code> instead. When V=0, <code>vstval</code> does not directly
affect the behavior of the machine.</p>
</div>
<div dir="auto">
<p dir="auto"><code>vstval</code> is a <strong>WARL</strong> register that must be able to hold the same set of values
that <code>stval</code> can hold.</p>
</div>
<div id="user-content-vstvalreg" dir="auto">
<div dir="auto">Virtual supervisor trap value register (<code>vstval</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vstvalreg.edn">images/bytefield/vstvalreg.edn</a></p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-virtual-supervisor-address-translation-and-protection-vsatp-register" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Address Translation and Protection (<code>vsatp</code>) Register</h4><a id="user-content-virtual-supervisor-address-translation-and-protection-vsatp-register" class="anchor" aria-label="Permalink: Virtual Supervisor Address Translation and Protection (vsatp) Register" href="#virtual-supervisor-address-translation-and-protection-vsatp-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vsatp</code> register is a VSXLEN-bit read/write register that is
VS-mode’s version of supervisor register <code>satp</code>, formatted as shown in
<a href="#rv32vsatpreg">Virtual supervisor address translation and protection <code>vsatp</code> register when VSXLEN=32.</a> for VSXLEN=32 and <a href="#rv64vsatpreg">Virtual supervisor address translation and protection <code>vsatp</code> register when VSXLEN=64.</a> for VSXLEN=64. When V=1,
<code>vsatp</code> substitutes for the usual <code>satp</code>, so instructions that normally
read or modify <code>satp</code> actually access <code>vsatp</code> instead. <code>vsatp</code> controls
VS-stage address translation, the first stage of two-stage translation
for guest virtual addresses (see
<a href="#two-stage-translation">Two-Stage Address Translation</a>).</p>
</div>
<div id="user-content-rv32vsatpreg" dir="auto">
<div dir="auto">Virtual supervisor address translation and protection <code>vsatp</code> register when VSXLEN=32.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/rv32vsatpreg.edn">images/bytefield/rv32vsatpreg.edn</a></p>
</div>
<div id="user-content-rv64vsatpreg" dir="auto">
<div dir="auto">Virtual supervisor address translation and protection <code>vsatp</code> register when VSXLEN=64.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/rv64vsatpreg.edn">images/bytefield/rv64vsatpreg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">The <code>vsatp</code> register is considered <em>active</em> for the purposes of the
address-translation algorithm <em>unless</em> the effective privilege mode is U
and <code>hstatus</code>.HU=0. However, even when <code>vsatp</code> is active, VS-stage
page-table entries’ A bits must not be set as a result of speculative
execution, unless the effective privilege mode is VS or VU.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">In particular, virtual-machine load/store (HLV, HLVX, or HSV)
instructions that are mispredicted must not cause VS-stage
A bits to be set.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">When V=0, a write to <code>vsatp</code> with an unsupported MODE value is either
ignored as it is for <code>satp</code>, or the fields of <code>vsatp</code> are treated as <strong>WARL</strong> in
the normal way. However, when V=1, a write to <code>satp</code> with an unsupported
MODE value <em>is</em> ignored and no write to <code>vsatp</code> is effected.</p>
</div>
<div dir="auto">
<p dir="auto">When V=0, <code>vsatp</code> does not directly affect the behavior of the machine,
unless a virtual-machine load/store (HLV, HLVX, or HSV) or the MPRV
feature in the <code>mstatus</code> register is used to execute a load or store <em>as
though</em> V=1.</p>
</div>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h3 id="user-content-hypervisor-instructions" tabindex="-1" class="heading-element" dir="auto">Hypervisor Instructions</h3><a id="user-content-hypervisor-instructions" class="anchor" aria-label="Permalink: Hypervisor Instructions" href="#hypervisor-instructions"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The hypervisor extension adds virtual-machine load and store
instructions and two privileged fence instructions.</p>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hypervisor-virtual-machine-load-and-store-instructions" tabindex="-1" class="heading-element" dir="auto">Hypervisor Virtual-Machine Load and Store Instructions</h4><a id="user-content-hypervisor-virtual-machine-load-and-store-instructions" class="anchor" aria-label="Permalink: Hypervisor Virtual-Machine Load and Store Instructions" href="#hypervisor-virtual-machine-load-and-store-instructions"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/wavedrom/hypv-virt-load-and-store.edn">images/wavedrom/hypv-virt-load-and-store.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">The hypervisor virtual-machine load and store instructions are valid
only in M-mode or HS-mode, or in U-mode when <code>hstatus</code>.HU=1. Each
instruction performs an explicit memory access with an effective privilege mode
of VS or VU. The effective privilege mode of the explicit memory access is VU
when <code>hstatus</code>.SPVP=0, and VS when <code>hstatus</code>.SPVP=1. As usual for VS-mode and
VU-mode, two-stage address translation is applied, and
the HS-level <code>sstatus</code>.SUM is ignored. HS-level <code>sstatus</code>.MXR makes
execute-only pages readable by explicit loads for both stages of address translation
(VS-stage and G-stage), whereas <code>vsstatus</code>.MXR affects only the first
translation stage (VS-stage).</p>
</div>
<div dir="auto">
<p dir="auto">For every RV32I or RV64I load instruction, LB, LBU, LH, LHU, LW, LWU,
and LD, there is a corresponding virtual-machine load instruction:
HLV.B, HLV.BU, HLV.H, HLV.HU, HLV.W, HLV.WU, and HLV.D. For every RV32I
or RV64I store instruction, SB, SH, SW, and SD, there is a corresponding
virtual-machine store instruction: HSV.B, HSV.H, HSV.W, and HSV.D.
Instructions HLV.WU, HLV.D, and HSV.D are not valid for RV32, of course.</p>
</div>
<div dir="auto">
<p dir="auto">Instructions HLVX.HU and HLVX.WU are the same as HLV.HU and HLV.WU,
except that <em>execute</em> permission takes the place of <em>read</em> permission
during address translation. That is, the memory being read must be
executable in both stages of address translation, but read permission is
not required. For the supervisor physical address that results from
address translation, the supervisor physical memory attributes must
grant both <em>execute</em> and <em>read</em> permissions. (The <em>supervisor physical
memory attributes</em> are the machine’s physical memory attributes as
modified by physical memory protection, <a href="#pmp">[pmp]</a>, for
supervisor level.)</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">HLVX cannot override machine-level physical memory protection (PMP), so
attempting to read memory that PMP designates as execute-only still
results in an access-fault exception.</p>
</div>
<div dir="auto">
<p dir="auto">Although HLVX instructions’ explicit memory accesses require execute
permissions, they still raise the same exceptions as other load
instructions, rather than raising fetch exceptions instead.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">HLVX.WU is valid for RV32, even though LWU and HLV.WU are not. (For
RV32, HLVX.WU can be considered a variant of HLV.W, as sign extension is
irrelevant for 32-bit values.)</p>
</div>
<div dir="auto">
<p dir="auto">Attempts to execute a virtual-machine load/store instruction (HLV, HLVX,
or HSV) when V=1 cause a virtual-instruction exception. Attempts to execute
one of these same instructions from U-mode when <code>hstatus</code>.HU=0 cause an
illegal-instruction exception.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hfence.vma" tabindex="-1" class="heading-element" dir="auto">Hypervisor Memory-Management Fence Instructions</h4><a id="user-content-hypervisor-memory-management-fence-instructions" class="anchor" aria-label="Permalink: Hypervisor Memory-Management Fence Instructions" href="#hypervisor-memory-management-fence-instructions"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/wavedrom/hypv-mm-fence.edn">images/wavedrom/hypv-mm-fence.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">The hypervisor memory-management fence instructions, HFENCE.VVMA and
HFENCE.GVMA, perform a function similar to SFENCE.VMA
(<a href="#sfence.vma">[sfence.vma]</a>), except applying to the
VS-level memory-management data structures controlled by CSR <code>vsatp</code>
(HFENCE.VVMA) or the guest-physical memory-management data structures
controlled by CSR <code>hgatp</code> (HFENCE.GVMA). Instruction SFENCE.VMA applies
only to the memory-management data structures controlled by the current
<code>satp</code> (either the HS-level <code>satp</code> when V=0 or <code>vsatp</code> when V=1).</p>
</div>
<div dir="auto">
<p dir="auto">HFENCE.VVMA is valid only in M-mode or HS-mode. Its effect is much the
same as temporarily entering VS-mode and executing SFENCE.VMA. Executing
an HFENCE.VVMA guarantees that any previous stores already visible to
the current hart are ordered before all implicit reads by that hart done
for VS-stage address translation for instructions that</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">are subsequent to the HFENCE.VVMA, and</p>
</li>
<li>
<p dir="auto">execute when <code>hgatp</code>.VMID has the same setting as it did when
HFENCE.VVMA executed.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">Implicit reads need not be ordered when <code>hgatp</code>.VMID is different than
at the time HFENCE.VVMA executed. If operand <em>rs1</em>≠<code>x0</code>, it specifies a single guest virtual address, and if operand <em>rs2</em>≠<code>x0</code>, it specifies a single guest address-space identifier (ASID).</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">An HFENCE.VVMA instruction applies only to a single virtual machine,
identified by the setting of <code>hgatp</code>.VMID when HFENCE.VVMA executes.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">When <em>rs2</em>≠<code>x0</code>, bits XLEN-1:ASIDMAX of the value held
in <em>rs2</em> are reserved for future standard use. Until their use is
defined by a standard extension, they should be zeroed by software and
ignored by current implementations. Furthermore, if
ASIDLEN &lt; ASIDMAX, the implementation shall ignore bits
ASIDMAX-1:ASIDLEN of the value held in <em>rs2</em>.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Simpler implementations of HFENCE.VVMA can ignore the guest virtual
address in <em>rs1</em> and the guest ASID value in <em>rs2</em>, as well as
<code>hgatp</code>.VMID, and always perform a global fence for the VS-level memory
management of all virtual machines, or even a global fence for all
memory-management data structures.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">Neither <code>mstatus</code>.TVM nor <code>hstatus</code>.VTVM causes HFENCE.VVMA to trap.</p>
</div>
<div dir="auto">
<p dir="auto">HFENCE.GVMA is valid only in HS-mode when <code>mstatus</code>.TVM=0, or in M-mode
(irrespective of <code>mstatus</code>.TVM). Executing an HFENCE.GVMA instruction
guarantees that any previous stores already visible to the current hart
are ordered before all implicit reads by that hart done for G-stage
address translation for instructions that follow the HFENCE.GVMA. If
operand <em>rs1</em>≠<code>x0</code>, it specifies a single guest
physical address, shifted right by 2 bits, and if operand
<em>rs2</em>≠<code>x0</code>, it specifies a single virtual machine
identifier (VMID).</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Conceptually, an implementation might contain two address-translation
caches: one that maps guest virtual addresses to guest physical
addresses, and another that maps guest physical addresses to supervisor
physical addresses. HFENCE.GVMA need not flush the former cache, but it
must flush entries from the latter cache that match the HFENCE.GVMA’s
address and VMID arguments.</p>
</div>
<div dir="auto">
<p dir="auto">More commonly, implementations contain address-translation caches that
map guest virtual addresses directly to supervisor physical addresses,
removing a level of indirection. For such implementations, any entry
whose guest virtual address maps to a guest physical address that
matches the HFENCE.GVMA’s address and VMID arguments must be flushed.
Selectively flushing entries in this fashion requires tagging them with
the guest physical address, which is costly, and so a common technique
is to flush all entries that match the HFENCE.GVMA’s VMID argument,
regardless of the address argument.</p>
</div>
<hr>
<div dir="auto">
<p dir="auto">Like for a guest physical address written to <code>htval</code> on a trap, a guest
physical address specified in <em>rs1</em> is shifted right by 2 bits to
accommodate addresses wider than the current XLEN.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">When <em>rs2</em>≠<code>x0</code>, bits XLEN-1:VMIDMAX of the value held
in <em>rs2</em> are reserved for future standard use. Until their use is
defined by a standard extension, they should be zeroed by software and
ignored by current implementations. Furthermore, if
VMIDLEN &lt; VMIDMAX, the implementation shall ignore bits
VMIDMAX-1:VMIDLEN of the value held in <em>rs2</em>.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Simpler implementations of HFENCE.GVMA can ignore the guest physical
address in <em>rs1</em> and the VMID value in <em>rs2</em> and always perform a global
fence for the guest-physical memory management of all virtual machines,
or even a global fence for all memory-management data structures.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">If <code>hgatp</code>.MODE is changed for a given VMID, an HFENCE.GVMA with
<em>rs1</em>=<code>x0</code> (and <em>rs2</em> set to either <code>x0</code> or the VMID) must be executed
to order subsequent guest translations with the MODE change—even if the
old MODE or new MODE is Bare.</p>
</div>
<div dir="auto">
<p dir="auto">Attempts to execute HFENCE.VVMA or HFENCE.GVMA when V=1 cause a
virtual-instruction exception, while attempts to do the same in U-mode cause an
illegal-instruction exception. Attempting to execute HFENCE.GVMA in HS-mode
when <code>mstatus</code>.TVM=1 also causes an illegal-instruction exception.</p>
</div>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h3 id="user-content-machine-level-csrs" tabindex="-1" class="heading-element" dir="auto">Machine-Level CSRs</h3><a id="user-content-machine-level-csrs" class="anchor" aria-label="Permalink: Machine-Level CSRs" href="#machine-level-csrs"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The hypervisor extension augments or modifies machine CSRs <code>mstatus</code>,
<code>mstatush</code>, <code>mideleg</code>, <code>mip</code>, and <code>mie</code>, and adds CSRs <code>mtval2</code> and
<code>mtinst</code>.</p>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-machine-status-mstatus-and-mstatush-registers" tabindex="-1" class="heading-element" dir="auto">Machine Status (<code>mstatus</code> and <code>mstatush</code>) Registers</h4><a id="user-content-machine-status-mstatus-and-mstatush-registers" class="anchor" aria-label="Permalink: Machine Status (mstatus and mstatush) Registers" href="#machine-status-mstatus-and-mstatush-registers"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The hypervisor extension adds two fields, MPV and GVA, to the
machine-level <code>mstatus</code> or <code>mstatush</code> CSR, and modifies the behavior of
several existing <code>mstatus</code> fields.
<a href="#hypervisor-mstatus">Machine status (<code>mstatus</code>) register for RV64 when the hypervisor extension is implemented.</a> shows the modified
<code>mstatus</code> register when the hypervisor extension is implemented and
MXLEN=64. When MXLEN=32, the hypervisor extension adds MPV and GVA not
to <code>mstatus</code> but to <code>mstatush</code>.
<a href="#hypervisor-mstatush">Additional machine status (<code>mstatush</code>) register for RV32 when the hypervisor extension is implemented.  The format of <code>mstatus</code> is unchanged for RV32.</a> shows the
<code>mstatush</code> register when the hypervisor extension is implemented and
MXLEN=32.</p>
</div>
<div id="user-content-hypervisor-mstatus" dir="auto">
<div dir="auto">Machine status (<code>mstatus</code>) register for RV64 when the hypervisor extension is implemented.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hypv-mstatus.edn">images/bytefield/hypv-mstatus.edn</a></p>
</div>
<div id="user-content-hypervisor-mstatush" dir="auto">
<div dir="auto">Additional machine status (<code>mstatush</code>) register for RV32 when the hypervisor extension is implemented.  The format of <code>mstatus</code> is unchanged for RV32.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hypv-mstatush.edn">images/bytefield/hypv-mstatush.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">The MPV bit (Machine Previous Virtualization Mode) is written by the
implementation whenever a trap is taken into M-mode. Just as the MPP
field is set to the (nominal) privilege mode at the time of the trap,
the MPV bit is set to the value of the virtualization mode V at the time
of the trap. When an MRET instruction is executed, the virtualization
mode V is set to MPV, unless MPP=3, in which case V remains 0.</p>
</div>
<div dir="auto">
<p dir="auto">Field GVA (Guest Virtual Address) is written by the implementation
whenever a trap is taken into M-mode. For any trap (breakpoint, address
misaligned, access fault, page fault, or guest-page fault) that writes a
guest virtual address to <code>mtval</code>, GVA is set to 1. For any other trap
into M-mode, GVA is set to 0.</p>
</div>
<div dir="auto">
<p dir="auto">The TSR and TVM fields of <code>mstatus</code> affect execution only in HS-mode,
not in VS-mode. The TW field affects execution in all modes except
M-mode.</p>
</div>
<div dir="auto">
<p dir="auto">Setting TVM=1 prevents HS-mode from accessing <code>hgatp</code> or executing
HFENCE.GVMA or HINVAL.GVMA, but has no effect on accesses to <code>vsatp</code> or
instructions HFENCE.VVMA or HINVAL.VVMA.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">TVM exists in <code>mstatus</code> to allow machine-level software to modify the
address translations managed by a supervisor-level OS, usually for the
purpose of inserting another stage of address translation below that
controlled by the OS. The instruction traps enabled by TVM=1 permit
machine level to co-opt both <code>satp</code> and <code>hgatp</code> and substitute <em>shadow
page tables</em> that merge the OS’s chosen page translations with M-level’s
lower-stage translations, all without the OS being aware. M-level
software needs this ability not only to emulate the hypervisor extension
if not already supported, but also to emulate any future RISC-V
extensions that may modify or add address translation stages, perhaps,
for example, to improve support for nested hypervisors, i.e., running
hypervisors atop other hypervisors.</p>
</div>
<div dir="auto">
<p dir="auto">However, setting TVM=1 does not cause traps for accesses to <code>vsatp</code> or
instructions HFENCE.VVMA or HINVAL.VVMA, or for any actions taken in
VS-mode, because M-level software is not expected to need to involve
itself in VS-stage address translation. For virtual machines, it should
be sufficient, and in all likelihood faster as well, to leave VS-stage
address translation alone and merge all other translation stages into
G-stage shadow page tables controlled by <code>hgatp</code>. This assumption does
place some constraints on possible future RISC-V extensions that current
machines will be able to emulate efficiently.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">The hypervisor extension changes the behavior of the Modify Privilege
field, MPRV, of <code>mstatus</code>. When MPRV=0, translation and protection
behave as normal. When MPRV=1, explicit memory accesses are translated
and protected, and endianness is applied, as though the current
virtualization mode were set to MPV and the current nominal privilege
mode were set to MPP. <a href="#h-mprv">Effect of MPRV on the translation and protection of explicit memory accesses.</a> enumerates the cases.</p>
</div>
<markdown-accessiblity-table>
Table 5. Effect of MPRV on the translation and protection of explicit memory accesses.






<table id="user-content-h-mprv"><thead>
<tr>
<th>MPRV</th>
<th>MPV</th>
<th>MPP</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">0</p></td>
<td><p dir="auto">-</p></td>
<td><p dir="auto">-</p></td>
<td><p dir="auto">Normal access; current privilege mode applies.</p></td>
</tr>
<tr>
<td><p dir="auto">1</p></td>
<td><p dir="auto">0</p></td>
<td><p dir="auto">0</p></td>
<td><p dir="auto">U-level access with HS-level translation and protection only.</p></td>
</tr>
<tr>
<td><p dir="auto">1</p></td>
<td><p dir="auto">0</p></td>
<td><p dir="auto">1</p></td>
<td><p dir="auto">HS-level access with HS-level translation and protection only.</p></td>
</tr>
<tr>
<td><p dir="auto">1</p></td>
<td><p dir="auto">-</p></td>
<td><p dir="auto">3</p></td>
<td><p dir="auto">M-level access with no translation.</p></td>
</tr>
<tr>
<td><p dir="auto">1</p></td>
<td><p dir="auto">1</p></td>
<td><p dir="auto">0</p></td>
<td><p dir="auto">VU-level access with two-stage translation and protection. The
HS-level MXR bit makes any executable page readable. <code>vsstatus</code>.MXR
makes readable those pages marked executable at the VS translation
stage, but only if readable at the guest-physical translation stage.</p></td>
</tr>
<tr>
<td><p dir="auto">1</p></td>
<td><p dir="auto">1</p></td>
<td><p dir="auto">1</p></td>
<td><p dir="auto">VS-level access with two-stage translation and protection. The
HS-level MXR bit makes any executable page readable. <code>vsstatus</code>.MXR
makes readable those pages marked executable at the VS translation
stage, but only if readable at the guest-physical translation stage.
<code>vsstatus</code>.SUM applies instead of the HS-level SUM bit.</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">MPRV does not affect the virtual-machine load/store instructions, HLV,
HLVX, and HSV. The explicit loads and stores of these instructions
always act as though V=1 and the nominal privilege mode were
<code>hstatus</code>.SPVP, overriding MPRV.</p>
</div>
<div dir="auto">
<p dir="auto">The <code>mstatus</code> register is a superset of the HS-level <code>sstatus</code> register
but is not a superset of <code>vsstatus</code>.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-machine-interrupt-delegation-mideleg-register" tabindex="-1" class="heading-element" dir="auto">Machine Interrupt Delegation (<code>mideleg</code>) Register</h4><a id="user-content-machine-interrupt-delegation-mideleg-register" class="anchor" aria-label="Permalink: Machine Interrupt Delegation (mideleg) Register" href="#machine-interrupt-delegation-mideleg-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">When the hypervisor extension is implemented, bits 10, 6, and 2 of
<code>mideleg</code> (corresponding to the standard VS-level interrupts) are each
read-only one. Furthermore, if any guest external interrupts are
implemented (GEILEN is nonzero), bit 12 of <code>mideleg</code> (corresponding to
supervisor-level guest external interrupts) is also read-only one.
VS-level interrupts and guest external interrupts are always delegated
past M-mode to HS-mode.</p>
</div>
<div dir="auto">
<p dir="auto">For bits of <code>mideleg</code> that are zero, the corresponding bits in
<code>hideleg</code>, <code>hip</code>, and <code>hie</code> are read-only zeros.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-machine-interrupt-mip-and-mie-registers" tabindex="-1" class="heading-element" dir="auto">Machine Interrupt (<code>mip</code> and <code>mie</code>) Registers</h4><a id="user-content-machine-interrupt-mip-and-mie-registers" class="anchor" aria-label="Permalink: Machine Interrupt (mip and mie) Registers" href="#machine-interrupt-mip-and-mie-registers"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The hypervisor extension gives registers <code>mip</code> and <code>mie</code> additional
active bits for the hypervisor-added interrupts. <a href="#hypervisor-mipreg-standard">Standard portion (bits 15:0) of <code>mip</code>.</a> and <a href="#hypervisor-miereg-standard">Standard portion (bits 15:0) of <code>mie</code>.</a> show the
standard portions (bits 15:0) of registers <code>mip</code> and <code>mie</code> when the
hypervisor extension is implemented.</p>
</div>
<div id="user-content-hypervisor-mipreg-standard" dir="auto">
<div dir="auto">Standard portion (bits 15:0) of <code>mip</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hypv-mipreg-standard.edn">images/bytefield/hypv-mipreg-standard.edn</a></p>
</div>
<div id="user-content-hypervisor-miereg-standard" dir="auto">
<div dir="auto">Standard portion (bits 15:0) of <code>mie</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hypv-miereg-standard.edn">images/bytefield/hypv-miereg-standard.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">Bits SGEIP, VSEIP, VSTIP, and VSSIP in <code>mip</code> are aliases for the same
bits in hypervisor CSR <code>hip</code>, while SGEIE, VSEIE, VSTIE, and VSSIE in
<code>mie</code> are aliases for the same bits in <code>hie</code>.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-machine-second-trap-value-mtval2-register" tabindex="-1" class="heading-element" dir="auto">Machine Second Trap Value (<code>mtval2</code>) Register</h4><a id="user-content-machine-second-trap-value-mtval2-register" class="anchor" aria-label="Permalink: Machine Second Trap Value (mtval2) Register" href="#machine-second-trap-value-mtval2-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>mtval2</code> register is an MXLEN-bit read/write register formatted as
shown in <a href="#mtval2reg">Machine second trap value register (<code>mtval2</code>).</a>. When a trap is taken into
M-mode, <code>mtval2</code> is written with additional exception-specific
information, alongside <code>mtval</code>, to assist software in handling the trap.</p>
</div>
<div id="user-content-mtval2reg" dir="auto">
<div dir="auto">Machine second trap value register (<code>mtval2</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/mtval2reg.edn">images/bytefield/mtval2reg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">When a guest-page-fault trap is taken into M-mode, <code>mtval2</code> is written
with either zero or the guest physical address that faulted, shifted
right by 2 bits. For other traps, <code>mtval2</code> is set to zero, but a future
standard or extension may redefine <code>mtval2’s</code> setting for other traps.</p>
</div>
<div dir="auto">
<p dir="auto">If a guest-page fault is due to an implicit memory access during
first-stage (VS-stage) address translation, a guest physical address
written to <code>mtval2</code> is that of the implicit memory access that faulted.
Additional information is provided in CSR <code>mtinst</code> to disambiguate such
situations.</p>
</div>
<div dir="auto">
<p dir="auto">Otherwise, for misaligned loads and stores that cause guest-page faults,
a nonzero guest physical address in <code>mtval2</code> corresponds to the faulting
portion of the access as indicated by the virtual address in <code>mtval</code>.
For instruction guest-page faults on systems with variable-length
instructions, a nonzero <code>mtval2</code> corresponds to the faulting portion of
the instruction as indicated by the virtual address in <code>mtval</code>.</p>
</div>
<div dir="auto">
<p dir="auto"><code>mtval2</code> is a <strong>WARL</strong> register that must be able to hold zero and may be
capable of holding only an arbitrary subset of other 2-bit-shifted guest
physical addresses, if any.</p>
</div>
<div dir="auto">
<p dir="auto">The Ssdbltrap extension (See <a href="#ssdbltrp">[ssdbltrp]</a>) requires the implementation of
the <code>mtval2</code> CSR.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-machine-trap-instruction-mtinst-register" tabindex="-1" class="heading-element" dir="auto">Machine Trap Instruction (<code>mtinst</code>) Register</h4><a id="user-content-machine-trap-instruction-mtinst-register" class="anchor" aria-label="Permalink: Machine Trap Instruction (mtinst) Register" href="#machine-trap-instruction-mtinst-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>mtinst</code> register is an MXLEN-bit read/write register formatted as
shown in <a href="#mtinstreg">Machine trap instruction (<code>mtinst</code>) register.</a>. When a trap is taken into
M-mode, <code>mtinst</code> is written with a value that, if nonzero, provides
information about the instruction that trapped, to assist software in
handling the trap. The values that may be written to <code>mtinst</code> on a trap
are documented in <a href="#tinst-vals">Transformed Instruction or Pseudoinstruction for <code>mtinst</code> or <code>htinst</code></a>.</p>
</div>
<div id="user-content-mtinstreg" dir="auto">
<div dir="auto">Machine trap instruction (<code>mtinst</code>) register.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/mtinstreg.edn">images/bytefield/mtinstreg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto"><code>mtinst</code> is a <strong>WARL</strong> register that need only be able to hold the values that
the implementation may automatically write to it on a trap.</p>
</div>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h3 id="user-content-two-stage-translation" tabindex="-1" class="heading-element" dir="auto">Two-Stage Address Translation</h3><a id="user-content-two-stage-address-translation" class="anchor" aria-label="Permalink: Two-Stage Address Translation" href="#two-stage-address-translation"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">Whenever the current virtualization mode V is 1, two-stage address
translation and protection is in effect. For any virtual memory access,
the original virtual address is converted in the first stage by VS-level
address translation, as controlled by the <code>vsatp</code> register, into a
<em>guest physical address</em>. The guest physical address is then converted
in the second stage by guest physical address translation, as controlled
by the <code>hgatp</code> register, into a supervisor physical address. The two
stages are known also as VS-stage and G-stage translation. Although
there is no option to disable two-stage address translation when V=1,
either stage of translation can be effectively disabled by zeroing the
corresponding <code>vsatp</code> or <code>hgatp</code> register.</p>
</div>
<div dir="auto">
<p dir="auto">The <code>vsstatus</code> field MXR, which makes execute-only pages readable by explicit loads, only
overrides VS-stage page protection. Setting MXR at VS-level does not
override guest-physical page protections. Setting MXR at HS-level,
however, overrides both VS-stage and G-stage execute-only permissions.</p>
</div>
<div dir="auto">
<p dir="auto">When V=1, memory accesses that would normally bypass address translation
are subject to G-stage address translation alone. This includes memory
accesses made in support of VS-stage address translation, such as reads
and writes of VS-level page tables.</p>
</div>
<div dir="auto">
<p dir="auto">Machine-level physical memory protection applies to supervisor physical
addresses and is in effect regardless of virtualization mode.</p>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-guest-addr-translation" tabindex="-1" class="heading-element" dir="auto">Guest Physical Address Translation</h4><a id="user-content-guest-physical-address-translation" class="anchor" aria-label="Permalink: Guest Physical Address Translation" href="#guest-physical-address-translation"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The mapping of guest physical addresses to supervisor physical addresses
is controlled by CSR <code>hgatp</code> (<a href="#hgatp">Hypervisor Guest Address Translation and Protection (<code>hgatp</code>) Register</a>).</p>
</div>
<div dir="auto">
<p dir="auto">When the address translation scheme selected by the MODE field of
<code>hgatp</code> is Bare, guest physical addresses are equal to supervisor
physical addresses without modification, and no memory protection
applies in the trivial translation of guest physical addresses to
supervisor physical addresses.</p>
</div>
<div dir="auto">
<p dir="auto">When <code>hgatp</code>.MODE specifies a translation scheme of Sv32x4, Sv39x4,
Sv48x4, or Sv57x4, G-stage address translation is a variation on the
usual page-based virtual address translation scheme of Sv32, Sv39, Sv48,
or Sv57, respectively. In each case, the size of the incoming address is
widened by 2 bits (to 34, 41, 50, or 59 bits). To accommodate the
2 extra bits, the root page table (only) is expanded by a factor of four
to be 16 KiB instead of the usual 4 KiB. Matching its larger size, the
root page table also must be aligned to a 16 KiB boundary instead of the
usual 4 KiB page boundary. Except as noted, all other aspects of Sv32,
Sv39, Sv48, or Sv57 are adopted unchanged for G-stage translation.
Non-root page tables and all page table entries (PTEs) have the same
formats as documented in <a href="#sv32">[sv32]</a>, <a href="#sv39">[sv39]</a>, <a href="#sv48">[sv48]</a>, and <a href="#sv57">[sv57]</a>.</p>
</div>
<div dir="auto">
<p dir="auto">For Sv32x4, an incoming guest physical address is partitioned into a
virtual page number (VPN) and page offset as shown in
<a href="#sv32x4va">Sv32x4 virtual address (guest physical address).</a>. This partitioning is identical to
that for an Sv32 virtual address as depicted in
<a href="#sv32va">[sv32va]</a>, except with 2 more bits at the
high end in VPN[1]. (Note that the fields of a partitioned guest
physical address also correspond one-for-one with the structure that
Sv32 assigns to a physical address, depicted in
<a href="#sv32va">[sv32va]</a>.)</p>
</div>
<div id="user-content-sv32x4va" dir="auto">
<div dir="auto">Sv32x4 virtual address (guest physical address).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/sv32x4va.edn">images/bytefield/sv32x4va.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">For Sv39x4, an incoming guest physical address is partitioned as shown
in <a href="#sv39x4va">Sv39x4 virtual address (guest physical address).</a>. This partitioning is identical to that for an Sv39 virtual address as depicted in <a href="#sv39va">[sv39va]</a>, except with 2 more bits at the
high end in VPN[2]. Address bits 63:41 must all be zeros, or else a
guest-page-fault exception occurs.</p>
</div>
<div id="user-content-sv39x4va" dir="auto">
<div dir="auto">Sv39x4 virtual address (guest physical address).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/sv39x4va.edn">images/bytefield/sv39x4va.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">For Sv48x4, an incoming guest physical address is partitioned as shown
in <a href="#sv48x4va">Sv48x4 virtual address (guest physical address).</a>. This partitioning is identical to
that for an Sv48 virtual address as depicted in
<a href="#sv48va">[sv48va]</a>, except with 2 more bits at the
high end in VPN[3]. Address bits 63:50 must all be zeros, or else a
guest-page-fault exception occurs.</p>
</div>
<div id="user-content-sv48x4va" dir="auto">
<div dir="auto">Sv48x4 virtual address (guest physical address).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/sv48x4va.edn">images/bytefield/sv48x4va.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">For Sv57x4, an incoming guest physical address is partitioned as shown
in <a href="#sv57x4va">Sv57x4 virtual address (guest physical address).</a>. This partitioning is identical to
that for an Sv57 virtual address as depicted in
<a href="#sv57va">[sv57va]</a>, except with 2 more bits at the
high end in VPN[4]. Address bits 63:59 must all be zeros, or else a
guest-page-fault exception occurs.</p>
</div>
<div id="user-content-sv57x4va" dir="auto">
<div dir="auto">Sv57x4 virtual address (guest physical address).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/sv57x4va.edn">images/bytefield/sv57x4va.edn</a></p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">The page-based G-stage address translation scheme for RV32, Sv32x4, is
defined to support a 34-bit guest physical address so that an RV32
hypervisor need not be limited in its ability to virtualize real 32-bit
RISC-V machines, even those with 33-bit or 34-bit physical addresses.
This may include the possibility of a machine virtualizing itself, if it
happens to use 33-bit or 34-bit physical addresses. Multiplying the size
and alignment of the root page table by a factor of four is the cheapest
way to extend Sv32 to cover a 34-bit address. The possible wastage of
12 KiB for an unnecessarily large root page table is expected to be of
negligible consequence for most (maybe all) real uses.</p>
</div>
<div dir="auto">
<p dir="auto">A consistent ability to virtualize machines having as much as four times
the physical address space as virtual address space is believed to be of
some utility also for RV64. For a machine implementing 39-bit virtual
addresses (Sv39), for example, this allows the hypervisor extension to
support up to a 41-bit guest physical address space without either
necessitating hardware support for 48-bit virtual addresses (Sv48) or
falling back to emulating the larger address space using shadow page
tables.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">The conversion of an Sv32x4, Sv39x4, Sv48x4, or Sv57x4 guest physical
address is accomplished with the same algorithm used for Sv32, Sv39,
Sv48, or Sv57, as presented in
<a href="#sv32algorithm">[sv32algorithm]</a>, except that:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto"><code>hgatp</code> substitutes for the usual <code>satp</code>;</p>
</li>
<li>
<p dir="auto">for the translation to begin, the effective privilege mode must be
VS-mode or VU-mode;</p>
</li>
<li>
<p dir="auto">when checking the U bit, the current privilege mode is always taken to
be U-mode; and</p>
</li>
<li>
<p dir="auto">guest-page-fault exceptions are raised instead of regular page-fault
exceptions.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">For G-stage address translation, all memory accesses (including those
made to access data structures for VS-stage address translation) are
considered to be user-level accesses, as though executed in U-mode.
Access type permissions—readable, writable, or executable—are checked
during G-stage translation the same as for VS-stage translation. For a
memory access made to support VS-stage address translation (such as to
read/write a VS-level page table), permissions and the need to set A
and/or D bits at the G-stage level are checked as though for an implicit
load or store, not for the original access type. However, any exception
is always reported for the original access type (instruction, load, or
store/AMO).</p>
</div>
<div dir="auto">
<p dir="auto">The G bit in all G-stage PTEs is currently not used. Until
its use is defined by a standard extension, it should be cleared by
software for forward compatibility, and must be ignored by hardware.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">G-stage address translation uses the identical format for PTEs as
regular address translation, even including the U bit, due to the
possibility of sharing some (or all) page tables between G-stage
translation and regular HS-level address translation. Regardless of
whether this usage will ever become common, we chose not to preclude it.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-guest-page-faults" tabindex="-1" class="heading-element" dir="auto">Guest-Page Faults</h4><a id="user-content-guest-page-faults" class="anchor" aria-label="Permalink: Guest-Page Faults" href="#guest-page-faults"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">Guest-page-fault traps may be delegated from M-mode to HS-mode under the
control of CSR <code>medeleg</code>, but cannot be delegated to other privilege
modes. On a guest-page fault, CSR <code>mtval</code> or <code>stval</code> is written with the
faulting guest virtual address as usual, and <code>mtval2</code> or <code>htval</code> is
written either with zero or with the faulting guest physical address,
shifted right by 2 bits. CSR <code>mtinst</code> or <code>htinst</code> may also be written
with information about the faulting instruction or other reason for the
access, as explained in <a href="#tinst-vals">Transformed Instruction or Pseudoinstruction for <code>mtinst</code> or <code>htinst</code></a>.</p>
</div>
<div dir="auto">
<p dir="auto">When an instruction fetch or a misaligned memory access straddles a page
boundary, two different address translations are involved. When a
guest-page fault occurs in such a circumstance, the faulting virtual
address written to <code>mtval</code>/<code>stval</code> is the same as would be required for
a regular page fault. Thus, the faulting virtual address may be a
page-boundary address that is higher than the instruction’s original
virtual address, if the byte at that page boundary is among the accessed
bytes.</p>
</div>
<div dir="auto">
<p dir="auto">When a guest-page fault is not due to an implicit memory access for
VS-stage address translation, a nonzero guest physical address written
to <code>mtval2</code>/<code>htval</code> shall correspond to the exact virtual address
written to <code>mtval</code>/<code>stval</code>.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hyp-mm-fences" tabindex="-1" class="heading-element" dir="auto">Memory-Management Fences</h4><a id="user-content-memory-management-fences" class="anchor" aria-label="Permalink: Memory-Management Fences" href="#memory-management-fences"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The behavior of the SFENCE.VMA instruction is affected by the current
virtualization mode V. When V=0, the virtual-address argument is an
HS-level virtual address, and the ASID argument is an HS-level ASID. The
instruction orders stores only to HS-level address-translation
structures with subsequent HS-level address translations.</p>
</div>
<div dir="auto">
<p dir="auto">When V=1, the virtual-address argument to SFENCE.VMA is a guest virtual
address within the current virtual machine, and the ASID argument is a
VS-level ASID within the current virtual machine. The current virtual
machine is identified by the VMID field of CSR <code>hgatp</code>, and the
effective ASID can be considered to be the combination of this VMID with
the VS-level ASID. The SFENCE.VMA instruction orders stores only to the
VS-level address-translation structures with subsequent VS-stage address
translations for the same virtual machine, i.e., only when <code>hgatp</code>.VMID
is the same as when the SFENCE.VMA executed.</p>
</div>
<div dir="auto">
<p dir="auto">Hypervisor instructions HFENCE.VVMA and HFENCE.GVMA provide additional
memory-management fences to complement SFENCE.VMA. These instructions
are described in <a href="#hfence.vma">Hypervisor Memory-Management Fence Instructions</a>.</p>
</div>
<div dir="auto">
<p dir="auto"><a href="#pmp-vmem">[pmp-vmem]</a> discusses the intersection between
physical memory protection (PMP) and page-based address translation. It
is noted there that, when PMP settings are modified in a manner that
affects either the physical memory that holds page tables or the
physical memory to which page tables point, M-mode software must
synchronize the PMP settings with the virtual memory system. For
HS-level address translation, this is accomplished by executing in
M-mode an SFENCE.VMA instruction with <em>rs1</em>=<code>x0</code> and <em>rs2</em>=<code>x0</code>, after
the PMP CSRs are written. Synchronization with G-stage and VS-stage data
structures is also needed. Executing an HFENCE.GVMA instruction with
<em>rs1</em>=<code>x0</code> and <em>rs2</em>=<code>x0</code> suffices to flush all G-stage or VS-stage
address-translation cache entries that have cached PMP settings
corresponding to the final translated supervisor physical address. An
HFENCE.VVMA instruction is not required.</p>
</div>
<div dir="auto">
<p dir="auto">Similarly, if the setting of the PBMTE bit in <code>menvcfg</code> is changed, an
HFENCE.GVMA instruction with <em>rs1</em>=<code>x0</code> and <em>rs2</em>=<code>x0</code> suffices to synchronize
with respect to the altered interpretation of G-stage and VS-stage PTEs' PBMT
fields.</p>
</div>
<div dir="auto">
<p dir="auto">By contrast, if the PBMTE bit in <code>henvcfg</code> is changed, executing an
HFENCE.VVMA with <em>rs1</em>=<code>x0</code> and <em>rs2</em>=<code>x0</code> suffices to synchronize with
respect to the altered interpretation of VS-stage PTEs' PBMT fields for the
currently active VMID.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
No mechanism is provided to atomically change <code>vsatp</code> and <code>hgatp</code>
together.  Hence, to prevent speculative execution causing one guest’s
VS-stage translations to be cached under another guest’s VMID, world-switch
code should zero <code>vsatp</code>, then swap <code>hgatp</code>, then finally write the new
<code>vsatp</code> value.  Similarly, if <code>henvcfg</code>.PBMTE need be world-switched, it
should be switched after zeroing <code>vsatp</code> but before writing the new <code>vsatp</code>
value, obviating the need to execute an HFENCE.VVMA instruction.
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h3 id="user-content-traps" tabindex="-1" class="heading-element" dir="auto">Traps</h3><a id="user-content-traps" class="anchor" aria-label="Permalink: Traps" href="#traps"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-sec:hcauses" tabindex="-1" class="heading-element" dir="auto">Trap Cause Codes</h4><a id="user-content-trap-cause-codes" class="anchor" aria-label="Permalink: Trap Cause Codes" href="#trap-cause-codes"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The hypervisor extension augments the trap cause encoding.
<a href="#hcauses">Machine and supervisor cause register (<code>mcause</code> and <code>scause</code>) values when the hypervisor extension is implemented.</a> lists the possible M-mode and HS-mode
trap cause codes when the hypervisor extension is implemented. Codes are
added for VS-level interrupts (interrupts 2, 6, 10), for
supervisor-level guest external interrupts (interrupt 12), for
virtual-instruction exceptions (exception 22), and for guest-page faults
(exceptions 20, 21, 23). Furthermore, environment calls from VS-mode are
assigned cause 10, whereas those from HS-mode or S-mode use cause 9 as
usual.</p>
</div>
<markdown-accessiblity-table>
Table 6. Machine and supervisor cause register (<code>mcause</code> and <code>scause</code>) values when the hypervisor extension is implemented.





<table id="user-content-hcauses"><thead>
<tr>
<th>Interrupt</th>
<th>Exception Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">1<br>
1<br>
1<br>
1</p></td>
<td><p dir="auto">0<br>
1<br>
2<br>
3</p></td>
<td><p dir="auto"><em>Reserved</em><br>
Supervisor software interrupt<br>
Virtual supervisor software interrupt<br>
Machine software interrupt</p></td>
</tr>
<tr>
<td><p dir="auto">1<br>
1<br>
1<br>
1</p></td>
<td><p dir="auto">4<br>
5<br>
6<br>
7</p></td>
<td><p dir="auto"><em>Reserved</em><br>
Supervisor timer interrupt<br>
Virtual supervisor timer interrupt<br>
Machine timer interrupt</p></td>
</tr>
<tr>
<td><p dir="auto">1<br>
1<br>
1<br>
1</p></td>
<td><p dir="auto">8<br>
9<br>
10<br>
11</p></td>
<td><p dir="auto"><em>Reserved</em><br>
Supervisor external interrupt<br>
Virtual supervisor external interrupt<br>
Machine external interrupt</p></td>
</tr>
<tr>
<td><p dir="auto">1<br>
1<br>
1<br>
1</p></td>
<td><p dir="auto">12<br>
13<br>
14-15<br>
≥16</p></td>
<td><p dir="auto">Supervisor guest external interrupt<br>
<em>Reserved for counter-overflow interrupt</em><br>
<em>Reserved</em><br>
<em>Designated for platform use</em></p></td>
</tr>
<tr>
<td><p dir="auto">0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br></p></td>
<td><p dir="auto">0<br>
1<br>
2<br>
3<br>
4<br>
5<br>
6<br>
7<br>
8<br>
9<br>
10<br>
11<br>
12<br>
13<br>
14<br>
15<br>
16<br>
17<br>
18<br>
19<br>
20<br>
21<br>
22<br>
23<br>
24-31<br>
32-47<br>
48-63<br>
≥64</p></td>
<td><p dir="auto">Instruction address misaligned<br>
Instruction access fault <br>
Illegal instruction <br>
Breakpoint <br>
Load address misaligned<br>
Load access fault<br>
Store/AMO address misaligned<br>
Store/AMO access fault<br>
Environment call from U-mode or VU-mode<br>
Environment call from HS-mode<br>
Environment call from VS-mode<br>
Environment call from M-mode<br>
Instruction page fault<br>
Load page fault<br>
<em>Reserved</em><br>
Store/AMO page fault<br>
Double trap<br>
<em>Reserved</em> <br>
Software check<br>
Hardware error<br>
Instruction guest-page fault<br>
Load guest-page fault<br>
Virtual instruction<br>
Store/AMO guest-page fault<br>
<em>Designated for custom use</em><br>
<em>Reserved</em><br>
<em>Designated for custom use</em><br>
<em>Reserved</em></p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">HS-mode and VS-mode ECALLs use different cause values so they can be
delegated separately.</p>
</div>
<div dir="auto">
<p dir="auto">When V=1, a virtual-instruction exception (code 22) is normally raised
instead of an illegal-instruction exception if the attempted instruction
is <em>HS-qualified</em> but is prevented from executing when V=1 either due to
insufficient privilege or because the instruction is expressly disabled
by a supervisor or hypervisor CSR such as <code>scounteren</code> or <code>hcounteren</code>.
An instruction is <em>HS-qualified</em> if it would be valid to execute in
HS-mode (for some values of the instruction’s register operands),
assuming fields TSR and TVM of CSR <code>mstatus</code> are both zero.</p>
</div>
<div dir="auto">
<p dir="auto">A special rule applies for CSR instructions that access 32-bit high-half
CSRs such as <code>cycleh</code> and <code>htimedeltah</code>. When V=1 and
XLEN=32, an invalid attempt to access a high-half CSR
raises a virtual-instruction
exception instead of an illegal-instruction exception if the same CSR
instruction for the corresponding <em>low-half</em> CSR (e.g.<code>cycle</code> or
<code>htimedelta</code>) is HS-qualified.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">When XLEN&gt;32, an attempt to access a high-half CSR
always raises an illegal-instruction exception.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">Specifically, a virtual-instruction exception is raised for the
following cases:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">in VS-mode, attempts to access a non-high-half counter CSR when the
corresponding bit in <code>hcounteren</code> is 0 and the same bit in <code>mcounteren</code>
is 1;</p>
</li>
<li>
<p dir="auto">in VS-mode, if XLEN=32, attempts to access a high-half counter CSR
when the corresponding bit in <code>hcounteren</code> is 0 and the same bit in
<code>mcounteren</code> is 1;</p>
</li>
<li>
<p dir="auto">in VU-mode, attempts to access a non-high-half counter CSR when the
corresponding bit in either <code>hcounteren</code> or <code>scounteren</code> is 0 and the
same bit in <code>mcounteren</code> is 1;</p>
</li>
<li>
<p dir="auto">in VU-mode, if XLEN=32, attempts to access a high-half counter CSR
when the corresponding bit in either <code>hcounteren</code> or <code>scounteren</code> is 0
and the same bit in <code>mcounteren</code> is 1;</p>
</li>
<li>
<p dir="auto">in VS-mode or VU-mode, attempts to execute a hypervisor instruction
(HLV, HLVX, HSV, or HFENCE);</p>
</li>
<li>
<p dir="auto">in VS-mode or VU-mode, attempts to access an implemented non-high-half
hypervisor CSR or VS CSR when the same access (read/write) would be
allowed in HS-mode, assuming <code>mstatus</code>.TVM=0;</p>
</li>
<li>
<p dir="auto">in VS-mode or VU-mode, if XLEN=32, attempts to access an implemented
high-half hypervisor CSR or high-half VS CSR when the same access
(read/write) to the CSR"s low-half partner would be allowed in HS-mode,
assuming <code>mstatus</code>.TVM=0;</p>
</li>
<li>
<p dir="auto">in VU-mode, attempts to execute WFI when <code>mstatus</code>.TW=0, or to execute
a supervisor instruction (SRET or SFENCE);</p>
</li>
<li>
<p dir="auto">in VU-mode, attempts to access an implemented non-high-half supervisor
CSR when the same access (read/write) would be allowed in HS-mode,
assuming <code>mstatus</code>.TVM=0;</p>
</li>
<li>
<p dir="auto">in VU-mode, if XLEN=32, attempts to access an implemented high-half
supervisor CSR when the same access to the CSR’s low-half partner would
be allowed in HS-mode, assuming <code>mstatus</code>.TVM=0;</p>
</li>
<li>
<p dir="auto">in VS-mode, attempts to execute WFI when <code>hstatus</code>.VTW=1 and
<code>mstatus</code>.TW=0, unless the instruction completes within an
implementation-specific, bounded time;</p>
</li>
<li>
<p dir="auto">in VS-mode, attempts to execute SRET when <code>hstatus</code>.VTSR=1; and</p>
</li>
<li>
<p dir="auto">in VS-mode, attempts to execute an SFENCE.VMA or SINVAL.VMA
instruction or to access <code>satp</code>, when <code>hstatus</code>.VTVM=1.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">Other extensions to the RISC-V Privileged Architecture may add to the
set of circumstances that cause a virtual-instruction exception when
V=1.</p>
</div>
<div dir="auto">
<p dir="auto">On a virtual-instruction trap, <code>mtval</code> or <code>stval</code> is written the same as
for an illegal-instruction trap.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">It is not unusual that hypervisors must emulate the instructions that
raise virtual-instruction exceptions, to support nested hypervisors or
for other reasons. Machine level is expected ordinarily to delegate
virtual-instruction traps directly to HS-level, whereas
illegal-instruction traps are likely to be processed first in M-mode before
being conditionally delegated (by software) to HS-level. Consequently,
virtual-instruction traps are expected typically to be handled faster
than illegal-instruction traps.</p>
</div>
<div dir="auto">
<p dir="auto">When not emulating the trapping instruction, a hypervisor should convert
a virtual-instruction trap into an illegal-instruction exception for the
guest virtual machine.</p>
</div>
<hr>
<div dir="auto">
<p dir="auto">Because TSR and TVM in <code>mstatus</code> are intended to impact only S-mode
(HS-mode), they are ignored for determining exceptions in VS-mode.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">Fields FS and VS in registers <code>sstatus</code> and <code>vsstatus</code> deviate from the usual
<em>HS-qualified</em> rule.
If an instruction is prevented from executing because FS or VS is zero in
either <code>sstatus</code> or <code>vsstatus</code>, the exception raised is always an
illegal-instruction exception, never a virtual-instruction exception.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Early implementations of the H extension treated FS and VS in <code>sstatus</code> and
<code>vsstatus</code> specially this way, and the behavior has been codified to maintain
compatibility for software.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto"></div>
<markdown-accessiblity-table>
Table 7. Synchronous exception priority when the hypervisor extension is implemented.





<table id="user-content-hsyncexcprio"><thead>
<tr>
<th>Priority</th>
<th>Exc.Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto"><em>Highest</em></p></td>
<td><p dir="auto">3</p></td>
<td><p dir="auto">Instruction address breakpoint</p></td>
</tr>
<tr>
<td></td>
<td><p dir="auto">12, 20, 1</p></td>
<td><p dir="auto">During instruction address translation:<br>
   First encountered page fault, guest-page fault, or access
fault</p></td>
</tr>
<tr>
<td></td>
<td><p dir="auto">1</p></td>
<td><p dir="auto">With physical address for instruction:<br>
   Instruction access fault</p></td>
</tr>
<tr>
<td></td>
<td><p dir="auto">2<br>
22<br>
0<br>
8, 9, 10, 11<br>
3<br>
3</p></td>
<td><p dir="auto">Illegal instruction<br>
Virtual instruction<br>
Instruction address misaligned<br>
Environment call<br>
Environment break<br>
   Load/store/AMO address breakpoint</p></td>
</tr>
<tr>
<td></td>
<td><p dir="auto">4,6</p></td>
<td><p dir="auto">Optionally:<br>
   Load/store/AMO address misaligned</p></td>
</tr>
<tr>
<td></td>
<td><p dir="auto">13, 15, 21, 23, 5, 7</p></td>
<td><p dir="auto">During address translation for an explicit memory access:<br>
   First encountered page fault, guest-page fault,
or access fault</p></td>
</tr>
<tr>
<td></td>
<td><p dir="auto">5, 7</p></td>
<td><p dir="auto">With physical address for an explicit memory access:<br>
   Load/store/AMO access fault</p></td>
</tr>
<tr>
<td><p dir="auto"><em>Lowest</em></p></td>
<td><p dir="auto">4, 6</p></td>
<td><p dir="auto">If not higher priority:<br>
   Load/store/AMO address misaligned</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">If an instruction may raise multiple synchronous exceptions, the
decreasing priority order of <a href="#HSyncExcPrio">Synchronous exception priority when the hypervisor extension is implemented.</a>
indicates which exception is taken and reported in <code>mcause</code> or <code>scause</code>.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-trap-entry" tabindex="-1" class="heading-element" dir="auto">Trap Entry</h4><a id="user-content-trap-entry" class="anchor" aria-label="Permalink: Trap Entry" href="#trap-entry"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">When a trap occurs in HS-mode or U-mode, it goes to M-mode, unless
delegated by <code>medeleg</code> or <code>mideleg</code>, in which case it goes to HS-mode.
When a trap occurs in VS-mode or VU-mode, it goes to M-mode, unless
delegated by <code>medeleg</code> or <code>mideleg</code>, in which case it goes to HS-mode,
unless further delegated by <code>hedeleg</code> or <code>hideleg</code>, in which case it
goes to VS-mode.</p>
</div>
<div dir="auto">
<p dir="auto">When a trap is taken into M-mode, virtualization mode V gets set to 0,
and fields MPV and MPP in <code>mstatus</code> (or <code>mstatush</code>) are set according to
<a href="#h-mpp">Value of <code>mstatus</code>/<code>mstatush</code> fields MPV and MPP after a trap into M-mode.  Upon trap return, MPV is ignored when MPP=3.</a>. A trap into M-mode also writes fields GVA,
MPIE, and MIE in <code>mstatus</code>/<code>mstatush</code> and writes CSRs <code>mepc</code>, <code>mcause</code>,
<code>mtval</code>, <code>mtval2</code>, and <code>mtinst</code>.</p>
</div>
<markdown-accessiblity-table>
Table 8. Value of <code>mstatus</code>/<code>mstatush</code> fields MPV and MPP after a trap into M-mode.  Upon trap return, MPV is ignored when MPP=3.





<table id="user-content-h-mpp"><thead>
<tr>
<th>Previous Mode</th>
<th>MPV</th>
<th>MPP</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">U-mode<br>
HS-mode<br>
M-mode</p></td>
<td><p dir="auto">0<br>
0<br>
0</p></td>
<td><p dir="auto">0<br>
1<br>
3</p></td>
</tr>
<tr>
<td><p dir="auto">VU-mode<br>
VS-mode</p></td>
<td><p dir="auto">1<br>
1</p></td>
<td><p dir="auto">0<br>
1</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">When a trap is taken into HS-mode, virtualization mode V is set to 0,
and <code>hstatus</code>.SPV and <code>sstatus</code>.SPP are set according to
<a href="#h-spp">Value of <code>hstatus</code> field SPV and <code>sstatus</code> field SPP after a trap into HS-mode.</a>. If V was 1 before the trap, field SPVP in
<code>hstatus</code> is set the same as <code>sstatus</code>.SPP; otherwise, SPVP is left
unchanged. A trap into HS-mode also writes field GVA in <code>hstatus</code>,
fields SPIE and SIE in <code>sstatus</code>, and CSRs <code>sepc</code>, <code>scause</code>, <code>stval</code>,
<code>htval</code>, and <code>htinst</code>.</p>
</div>
<markdown-accessiblity-table>
Table 9. Value of <code>hstatus</code> field SPV and <code>sstatus</code> field SPP after a trap into HS-mode.





<table id="user-content-h-spp"><thead>
<tr>
<th>Previous Mode</th>
<th>SPV</th>
<th>SPP</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">U-mode<br>
HS-mode<br></p></td>
<td><p dir="auto">0<br>
0</p></td>
<td><p dir="auto">0<br>
1</p></td>
</tr>
<tr>
<td><p dir="auto">VU-mode<br>
VS-mode</p></td>
<td><p dir="auto">1<br>
1</p></td>
<td><p dir="auto">0<br>
1</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">When a trap is taken into VS-mode, <code>vsstatus</code>.SPP is set according to
<a href="#h-vspp">Value of <code>vsstatus</code> field SPP after a trap into VS-mode.</a>. Register <code>hstatus</code> and the HS-level
<code>sstatus</code> are not modified, and the virtualization mode V remains 1. A
trap into VS-mode also writes fields SPIE and SIE in <code>vsstatus</code> and
writes CSRs <code>vsepc</code>, <code>vscause</code>, and <code>vstval</code>.</p>
</div>
<markdown-accessiblity-table>
Table 10. Value of <code>vsstatus</code> field SPP after a trap into VS-mode.




<table id="user-content-h-vspp"><thead>
<tr>
<th>Previous Mode</th>
<th>SPP</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">VU-mode<br>
VS-mode</p></td>
<td><p dir="auto">0<br>
1</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-tinst-vals" tabindex="-1" class="heading-element" dir="auto">Transformed Instruction or Pseudoinstruction for <code>mtinst</code> or <code>htinst</code></h4><a id="user-content-transformed-instruction-or-pseudoinstruction-for-mtinst-or-htinst" class="anchor" aria-label="Permalink: Transformed Instruction or Pseudoinstruction for mtinst or htinst" href="#transformed-instruction-or-pseudoinstruction-for-mtinst-or-htinst"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">On any trap into M-mode or HS-mode, one of these values is written
automatically into the appropriate trap instruction CSR, <code>mtinst</code> or
<code>htinst</code>:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">zero;</p>
</li>
<li>
<p dir="auto">a transformation of the trapping instruction;</p>
</li>
<li>
<p dir="auto">a custom value (allowed only if the trapping instruction is
non-standard); or</p>
</li>
<li>
<p dir="auto">a special pseudoinstruction.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">Except when a pseudoinstruction value is required (described later), the
value written to <code>mtinst</code> or <code>htinst</code> may always be zero, indicating
that the hardware is providing no information in the register for this
particular trap.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">The value written to the trap instruction CSR serves two purposes. The
first is to improve the speed of instruction emulation in a trap
handler, partly by allowing the handler to skip loading the trapping
instruction from memory, and partly by obviating some of the work of
decoding and executing the instruction. The second purpose is to supply,
via pseudoinstructions, additional information about guest-page-fault
exceptions caused by implicit memory accesses done for VS-stage address
translation.</p>
</div>
<div dir="auto">
<p dir="auto">A <em>transformation</em> of the trapping instruction is written instead of
simply a copy of the original instruction in order to minimize the
burden for hardware yet still provide to a trap handler the information
needed to emulate the instruction. An implementation may at any time
reduce its effort by substituting zero in place of the transformed
instruction.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">On an interrupt, the value written to the trap instruction register is
always zero. On a synchronous exception, if a nonzero value is written,
one of the following shall be true about the value:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">Bit 0 is <code>1</code>, and replacing bit 1 with <code>1</code> makes the value into a
valid encoding of a standard instruction.</p>
<div dir="auto">
<p dir="auto">In this case, the instruction that trapped is the same kind as indicated
by the register value, and the register value is the transformation of
the trapping instruction, as defined later. For example, if bits 1:0 are
binary <code>11</code> and the register value is the encoding of a standard LW
(load word) instruction, then the trapping instruction is LW, and the
register value is the transformation of the trapping LW instruction.</p>
</div>
</li>
<li>
<p dir="auto">Bit 0 is <code>1</code>, and replacing bit 1 with <code>1</code> makes the value into an
instruction encoding that is explicitly designated for a custom
instruction (<em>not</em> an unused reserved encoding).</p>
<div dir="auto">
<p dir="auto">This is a <em>custom value</em>. The instruction that trapped is a non-standard
instruction. The interpretation of a custom value is not otherwise
specified by this standard.</p>
</div>
</li>
<li>
<p dir="auto">The value is one of the special pseudoinstructions defined later, all
of which have bits 1:0 equal to <code>00</code>.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">These three cases exclude a large number of other possible values, such
as all those having bits 1:0 equal to binary <code>10</code>. A future standard or
extension may define additional cases, thus allowing values that are
currently excluded. Software may safely treat an unrecognized value in a
trap instruction register the same as zero.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">To be forward-compatible with future revisions of this standard,
software that interprets a nonzero value from <code>mtinst</code> or <code>htinst</code> must
fully verify that the value conforms to one of the cases listed above.
For instance, for RV64, discovering that bits 6:0 of <code>mtinst</code> are
<code>0000011</code> and bits 14:12 are <code>010</code> is not sufficient to establish that
the first case applies and the trapping instruction is a standard LW
instruction; rather, software must also confirm that bits 63:32 of
<code>mtinst</code> are all zeros. A future standard might define new values for
64-bit <code>mtinst</code> that are nonzero in bits 63:32 yet may coincidentally
have in bits 31:0 the same bit patterns as standard RV64 instructions.</p>
</div>
<hr>
<div dir="auto">
<p dir="auto">Unlike for standard instructions, there is no requirement that the
instruction encoding of a custom value be of the same ``kind'' as the
instruction that trapped (or even have any correlation with the trapping
instruction).</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto"><a href="#tinst-values">Values that may be automatically written to the trap instruction (<code>mtinst</code> or <code>htinst</code>) register on an exception trap.</a> shows the values that may be
automatically written to the trap instruction register for each standard
exception cause. For exceptions that prevent the fetching of an
instruction, only zero or a pseudoinstruction value may be written. A
custom value may be automatically written only if the instruction that
traps is non-standard. A future standard or extension may permit other
values to be written, chosen from the set of allowed values established
earlier.</p>
</div>
<div dir="auto"></div>
<markdown-accessiblity-table>
Table 11. Values that may be automatically written to the trap instruction (<code>mtinst</code> or <code>htinst</code>) register on an exception trap.







<table id="user-content-tinst-values"><thead>
<tr>
<th>Exception</th>
<th>Zero</th>
<th>Transformed<br>
Standard<br>
Instruction</th>
<th>Custom Value</th>
<th>Pseudoinstruction Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">Instruction address misaligned</p></td>
<td><p dir="auto">Yes</p></td>
<td><p dir="auto">No</p></td>
<td><p dir="auto">Yes</p></td>
<td><p dir="auto">No</p></td>
</tr>
<tr>
<td><p dir="auto">Instruction access fault<br>
Illegal instruction<br>
Breakpoint<br>
Virtual instruction</p></td>
<td><p dir="auto">Yes<br>
Yes<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
No<br>
No<br>
No<br></p></td>
<td><p dir="auto">No<br>
No<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
No<br>
No<br>
No</p></td>
</tr>
<tr>
<td><p dir="auto">Load address misaligned<br>
Load access fault<br>
Store/AMO address misaligned<br>
Store/AMO access fault</p></td>
<td><p dir="auto">Yes<br>
Yes<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">Yes<br>
Yes<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">Yes<br>
Yes<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
No<br>
No<br>
No</p></td>
</tr>
<tr>
<td><p dir="auto">Environment call</p></td>
<td><p dir="auto">Yes</p></td>
<td><p dir="auto">No</p></td>
<td><p dir="auto">Yes</p></td>
<td><p dir="auto">No</p></td>
</tr>
<tr>
<td><p dir="auto">Instruction page fault<br>
Load page fault<br>
Store/AMO page fault</p></td>
<td><p dir="auto">Yes<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
No<br>
No</p></td>
</tr>
<tr>
<td><p dir="auto">Instruction guest-page fault<br>
Load guest-page fault<br>
Store/AMO guest-page fault</p></td>
<td><p dir="auto">Yes<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">Yes<br>
Yes<br>
Yes</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">As enumerated in the table, a synchronous exception may write to the
trap instruction register a standard transformation of the trapping
instruction only for exceptions that arise from explicit memory accesses
(from loads, stores, and AMO instructions). Accordingly, standard
transformations are currently defined only for these memory-access
instructions. If a synchronous trap occurs for a standard instruction
for which no transformation has been defined, the trap instruction
register shall be written with zero (or, under certain circumstances,
with a special pseudoinstruction value).</p>
</div>
<div dir="auto">
<p dir="auto">For a standard load instruction that is not a compressed instruction and
is one of LB, LBU, LH, LHU, LW, LWU, LD, FLW, FLD, FLQ, or FLH, the
transformed instruction has the format shown in
<a href="#transformedloadinst">Transformed load instruction (LB, LBU, LH, LHU, LW, LWU, LD, FLW, FLD, FLQ, or FLH). Fields funct3, rd, and opcode are the same as the trapping load instruction.</a>.</p>
</div>
<div id="user-content-transformedloadinst" dir="auto">
<div dir="auto">Transformed load instruction (LB, LBU, LH, LHU, LW, LWU, LD, FLW, FLD, FLQ, or FLH). Fields funct3, rd, and opcode are the same as the trapping load instruction.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/wavedrom/transformedloadinst.edn">images/wavedrom/transformedloadinst.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">For a standard store instruction that is not a compressed instruction
and is one of SB, SH, SW, SD, FSW, FSD, FSQ, or FSH, the transformed
instruction has the format shown in
<a href="#transformedstoreinst">Transformed store instruction (SB, SH, SW, SD, FSW, FSD, FSQ, or FSH). Fields rs2, funct3, and opcode are the same as the trapping store instruction.</a>.</p>
</div>
<div id="user-content-transformedstoreinst" dir="auto">
<div dir="auto">Transformed store instruction (SB, SH, SW, SD, FSW, FSD, FSQ, or FSH). Fields rs2, funct3, and opcode are the same as the trapping store instruction.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/wavedrom/transformedstoreinst.edn">images/wavedrom/transformedstoreinst.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">For a standard atomic instruction (load-reserved, store-conditional, or AMO instruction), the transformed instruction has the format shown in <a href="#transformedatomicinst">Transformed atomic instruction (load-reserved, store-conditional, or AMO instruction). All fields are the same as the trapping instruction except bits 19:15, Addr. Offset.</a>.</p>
</div>
<div id="user-content-transformedatomicinst" dir="auto">
<div dir="auto">Transformed atomic instruction (load-reserved, store-conditional, or AMO instruction). All fields are the same as the trapping instruction except bits 19:15, Addr. Offset.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/wavedrom/transformedatomicinst.edn">images/wavedrom/transformedatomicinst.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">For a standard virtual-machine load/store instruction (HLV, HLVX, or HSV), the transformed instruction has the format shown in <a href="#transformedvmaccessinst">Transformed virtual-machine load/store instruction (HLV, HLVX, HSV). All fields are the same as the trapping instruction except bits 19:15, Addr. Offset</a>.</p>
</div>
<div id="user-content-transformedvmaccessinst" dir="auto">
<div dir="auto">Transformed virtual-machine load/store instruction (HLV, HLVX, HSV). All fields are the same as the trapping instruction except bits 19:15, Addr. Offset</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/wavedrom/transformedvmaccessinst.edn">images/wavedrom/transformedvmaccessinst.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">In all the transformed instructions above, the Addr. Offset field that
replaces the instruction’s rs1 field in bits 19:15 is the positive
difference between the faulting virtual address (written to <code>mtval</code> or
<code>stval</code>) and the original virtual address. This difference can be
nonzero only for a misaligned memory access. Note also that, for basic
loads and stores, the transformations replace the instruction’s
immediate offset fields with zero.</p>
</div>
<div dir="auto">
<p dir="auto">For a standard compressed instruction (16-bit size), the transformed
instruction is found as follows:</p>
</div>
<div dir="auto">
<ol dir="auto">
<li>
<p dir="auto">Expand the compressed instruction to its 32-bit equivalent.</p>
</li>
<li>
<p dir="auto">Transform the 32-bit equivalent instruction.</p>
</li>
<li>
<p dir="auto">Replace bit 1 with a <code>0</code>.</p>
</li>
</ol>
</div>
<div dir="auto">
<p dir="auto">Bits 1:0 of a transformed standard instruction will be binary <code>01</code> if
the trapping instruction is compressed and <code>11</code> if not.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">In decoding the contents of <code>mtinst</code> or <code>htinst</code>, once software has
determined that the register contains the encoding of a standard basic
load (LB, LBU, LH, LHU, LW, LWU, LD, FLW, FLD, FLQ, or FLH) or basic
store (SB, SH, SW, SD, FSW, FSD, FSQ, or FSH), it is not necessary to
confirm also that the immediate offset fields (31:25, and 24:20 or 11:7)
are zeros. The knowledge that the register’s value is the encoding of a
basic load/store is sufficient to prove that the trapping instruction is
of the same kind.</p>
</div>
<div dir="auto">
<p dir="auto">A future version of this standard may add information to the fields that
are currently zeros. However, for backwards compatibility, any such
information will be for performance purposes only and can safely be
ignored.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">For guest-page faults, the trap instruction register is written with a
special pseudoinstruction value if: (a) the fault is caused by an
implicit memory access for VS-stage address translation, and (b) a
nonzero value (the faulting guest physical address) is written to
<code>mtval2</code> or <code>htval</code>. If both conditions are met, the value written to
<code>mtinst</code> or <code>htinst</code> must be taken from
<a href="#pseudoinsts">Special pseudoinstruction values for guest-page faults.  The RV32 values are used when VSXLEN=32, and the RV64 values when VSXLEN=64.</a>; zero is not allowed.</p>
</div>
<markdown-accessiblity-table>
Table 12. Special pseudoinstruction values for guest-page faults.  The RV32 values are used when VSXLEN=32, and the RV64 values when VSXLEN=64.




<table id="user-content-pseudoinsts"><thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto"><code>0x00002000</code><br>
<code>0x00002020</code></p></td>
<td><p dir="auto">32-bit read for VS-stage address translation (RV32)<br>
32-bit write for VS-stage address translation (RV32)</p></td>
</tr>
<tr>
<td><p dir="auto"><code>0x00003000</code><br>
<code>0x00003020</code></p></td>
<td><p dir="auto">64-bit read for VS-stage address translation (RV64)<br>
64-bit write for VS-stage address translation (RV64)</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">The defined pseudoinstruction values are designed to correspond closely
with the encodings of basic loads and stores, as illustrated by
<a href="#pseudoinsts-basis">Standard instructions corresponding to the special pseudoinstructions of Special pseudoinstruction values for guest-page faults.  The RV32 values are used when VSXLEN=32, and the RV64 values when VSXLEN=64..</a>.</p>
</div>
<markdown-accessiblity-table>
Table 13. Standard instructions corresponding to the special pseudoinstructions of <a href="#pseudoinsts">Special pseudoinstruction values for guest-page faults.  The RV32 values are used when VSXLEN=32, and the RV64 values when VSXLEN=64.</a>.




<table id="user-content-pseudoinsts-basis"><thead>
<tr>
<th>Encoding</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto"><code>0x00002003</code><br>
<code>0x00002023</code></p></td>
<td><p dir="auto"><code>lw x0,0(x0)</code><br>
<code>sw x0,0(x0)</code></p></td>
</tr>
<tr>
<td><p dir="auto"><code>0x00003003</code><br>
<code>0x00003023</code></p></td>
<td><p dir="auto"><code>ld x0,0(x0)</code><br>
<code>sd x0,0(x0)</code></p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">A <em>write</em> pseudoinstruction (<code>0x00002020</code> or <code>0x00003020</code>) is used for
the case that the machine is attempting automatically to update bits A
and/or D in VS-level page tables. All other implicit memory accesses for
VS-stage address translation will be reads. If a machine never
automatically updates bits A or D in VS-level page tables (leaving this
to software), the <em>write</em> case will never arise. The fact that such a
page table update must actually be atomic, not just a simple write, is
ignored for the pseudoinstruction.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">If the conditions that necessitate a pseudoinstruction value can ever
occur for M-mode, then <code>mtinst</code> cannot be entirely read-only zero; and
likewise for HS-mode and <code>htinst</code>. However, in that case, the trap
instruction registers may minimally support only values 0 and
<code>0x00002000</code> or <code>0x00003000</code>, and possibly <code>0x00002020</code> or <code>0x00003020</code>,
requiring as few as one or two flip-flops in hardware, per register.</p>
</div>
<hr>
<div dir="auto">
<p dir="auto">There is no harm here in ignoring the atomicity requirement for page
table updates, because a hypervisor is not expected in these
circumstances to emulate an implicit memory access that fails. Rather,
the hypervisor is given enough information about the faulting access to
be able to make the memory accessible (e.g. by restoring a missing page
of virtual memory) before resuming execution by retrying the faulting
instruction.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-trap-return" tabindex="-1" class="heading-element" dir="auto">Trap Return</h4><a id="user-content-trap-return" class="anchor" aria-label="Permalink: Trap Return" href="#trap-return"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The MRET instruction is used to return from a trap taken into M-mode.
MRET first determines what the new privilege mode will be according to
the values of MPP and MPV in <code>mstatus</code> or <code>mstatush</code>, as encoded in
<a href="#h-mpp">Value of <code>mstatus</code>/<code>mstatush</code> fields MPV and MPP after a trap into M-mode.  Upon trap return, MPV is ignored when MPP=3.</a>. MRET then in <code>mstatus</code>/<code>mstatush</code> sets
MPV=0, MPP=0, MIE=MPIE, and MPIE=1. Lastly, MRET sets the privilege mode
as previously determined, and sets <code>pc</code>=<code>mepc</code>.</p>
</div>
<div dir="auto">
<p dir="auto">The SRET instruction is used to return from a trap taken into HS-mode or
VS-mode. Its behavior depends on the current virtualization mode.</p>
</div>
<div dir="auto">
<p dir="auto">When executed in M-mode or HS-mode (i.e., V=0), SRET first determines
what the new privilege mode will be according to the values in
<code>hstatus</code>.SPV and <code>sstatus</code>.SPP, as encoded in
<a href="#h-spp">Value of <code>hstatus</code> field SPV and <code>sstatus</code> field SPP after a trap into HS-mode.</a>. SRET then sets <code>hstatus</code>.SPV=0, and in
<code>sstatus</code> sets SPP=0, SIE=SPIE, and SPIE=1. Lastly, SRET sets the
privilege mode as previously determined, and sets <code>pc</code>=<code>sepc</code>.</p>
</div>
<div dir="auto">
<p dir="auto">When executed in VS-mode (i.e., V=1), SRET sets the privilege mode
according to <a href="#h-vspp">Value of <code>vsstatus</code> field SPP after a trap into VS-mode.</a>, in <code>vsstatus</code> sets SPP=0,
SIE=SPIE, and SPIE=1, and lastly sets <code>pc</code>=<code>vsepc</code>.</p>
</div>
<div dir="auto">
<p dir="auto">If the Ssdbltrp extension is implemented, when <code>SRET</code> is executed in HS-mode,
if the new privilege mode is VU, the <code>SRET</code> instruction sets <code>vsstatus.SDT</code>
to 0. When executed in VS-mode, <code>vsstatus.SDT</code> is set to 0.</p>
</div>
</div>
</div>
</div>
</div></article>","renderedFileInfo":null,"shortPath":null,"symbolsEnabled":true,"tabSize":4,"topBannersInfo":{"overridingGlobalFundingFile":false,"globalPreferredFundingPath":null,"showInvalidCitationWarning":false,"citationHelpUrl":"https://docs.github.com/github/creating-cloning-and-archiving-repositories/creating-a-repository-on-github/about-citation-files","actionsOnboardingTip":null},"truncated":false,"viewable":true,"workflowRedirectUrl":null,"symbols":{"timed_out":false,"not_analyzed":true,"symbols":[]}},"copilotInfo":null,"copilotAccessAllowed":false,"modelsAccessAllowed":false,"modelsRepoIntegrationEnabled":false,"isMarketplaceEnabled":true,"csrf_tokens":{"/riscv/riscv-isa-manual/branches":{"post":"xa2xiyYp98ZobRvHhp9DynhgAnuJkPRMVLqBGdRaIcV1xT-JUUTBYp55OPrylqWdxDIGaXpKGZFqY3yacsp_Xw"},"/repos/preferences":{"post":"j92szRUDR1YG-1gcASxe8eqiWEqWHmoimOkctlFRnkkpAueG3XVvrUIt-3gdIBd528hL-ixvGytU14VktNVjAw"}}},"title":"riscv-isa-manual/src/hypervisor.adoc at main · riscv/riscv-isa-manual","appPayload":{"helpUrl":"https://docs.github.com","findFileWorkerPath":"/assets-cdn/worker/find-file-worker-9bd411a8e273.js","findInFileWorkerPath":"/assets-cdn/worker/find-in-file-worker-410714137fc9.js","githubDevUrl":"https://github.dev/","enabled_features":{"code_nav_ui_events":false,"react_blob_overlay":true,"accessible_code_button":true}}}</script>
  <div data-target="react-app.reactRoot"><meta data-hydrostats="publish"> <!-- --> <!-- --> <button hidden="" data-testid="header-permalink-button" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="y,Shift+Y"></button><button hidden="" data-hotkey="y,Shift+Y"></button><div><div style="--spacing:var(--spacing-none)" class="prc-PageLayout-PageLayoutRoot-1zlEO"><div class="prc-PageLayout-PageLayoutWrapper-s2ao4" data-width="full"><div class="prc-PageLayout-PageLayoutContent-jzDMn"><div tabindex="0" class="Box-sc-g0xbh4-0 gISSDQ"><div class="prc-PageLayout-PaneWrapper-nGO0U ReposFileTreePane-module__Pane--D26Sw ReposFileTreePane-module__HidePane--a07q8" style="--offset-header:0px;--spacing-row:var(--spacing-none);--spacing-column:var(--spacing-none)" data-is-hidden="false" data-position="start" data-sticky="true"><div class="prc-PageLayout-HorizontalDivider-CYLp5 prc-PageLayout-PaneHorizontalDivider-4exOb" data-variant="none" data-position="start" style="--spacing-divider:var(--spacing-none);--spacing:var(--spacing-none)"></div><div class="prc-PageLayout-Pane-Vl5LI" data-resizable="true" style="--spacing:var(--spacing-none);--pane-min-width:256px;--pane-max-width:calc(100vw - var(--pane-max-width-diff));--pane-width-size:var(--pane-width-large);--pane-width:320px"><div><div id="repos-file-tree" class="Box-sc-g0xbh4-0 bNhwaa"><div class="ReposFileTreePane-module__Box_1--ZT_4S"><div class="Box-sc-g0xbh4-0 jfIeyl"><h2 class="use-tree-pane-module__Heading--iI_ad prc-Heading-Heading-6CmGO"><button data-component="IconButton" type="button" data-testid="collapse-file-tree-button" aria-expanded="true" aria-controls="repos-file-tree" class="prc-Button-ButtonBase-c50BI position-relative ExpandFileTreeButton-module__expandButton--oKI1R fgColor-muted prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="medium" data-variant="invisible" aria-describedby=":R756mplab:-loading-announcement" aria-labelledby=":R156mplab:" data-hotkey="Control+b"><svg aria-hidden="true" focusable="false" class="octicon octicon-sidebar-expand" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="m4.177 7.823 2.396-2.396A.25.25 0 0 1 7 5.604v4.792a.25.25 0 0 1-.427.177L4.177 8.177a.25.25 0 0 1 0-.354Z"></path><path d="M0 1.75C0 .784.784 0 1.75 0h12.5C15.216 0 16 .784 16 1.75v12.5A1.75 1.75 0 0 1 14.25 16H1.75A1.75 1.75 0 0 1 0 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25H9.5v-13Zm12.5 13a.25.25 0 0 0 .25-.25V1.75a.25.25 0 0 0-.25-.25H11v13Z"></path></svg></button><span class="prc-TooltipV2-Tooltip-cYMVY" data-direction="se" aria-hidden="true" id=":R156mplab:" popover="auto">Collapse file tree</span><button hidden="" data-testid="" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="Control+b"></button></h2><h2 class="Box-sc-g0xbh4-0 kOkWgo prc-Heading-Heading-6CmGO">Files</h2></div><div class="ReposFileTreePane-module__Box_2--RgzGf"><div class="ReposFileTreePane-module__Box_3--XDLn8"><button style="min-width:0" type="button" aria-haspopup="true" aria-expanded="false" tabindex="0" aria-label="main branch" data-testid="anchor-button" class="prc-Button-ButtonBase-c50BI react-repos-tree-pane-ref-selector width-full ref-selector-class RefSelectorAnchoredOverlay-module__RefSelectorOverlayBtn--D34zl" data-loading="false" data-size="medium" data-variant="default" aria-describedby="ref-picker-repos-header-ref-selector-loading-announcement" id="ref-picker-repos-header-ref-selector" data-hotkey="w"><span data-component="buttonContent" data-align="center" class="prc-Button-ButtonContent-HKbr-"><span data-component="text" class="prc-Button-Label-pTQ3x"><div class="RefSelectorAnchoredOverlay-module__RefSelectorOverlayContainer--mCbv8"><div class="RefSelectorAnchoredOverlay-module__RefSelectorOverlayHeader--D4cnZ"><svg aria-hidden="true" focusable="false" class="octicon octicon-git-branch" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="M9.5 3.25a2.25 2.25 0 1 1 3 2.122V6A2.5 2.5 0 0 1 10 8.5H6a1 1 0 0 0-1 1v1.128a2.251 2.251 0 1 1-1.5 0V5.372a2.25 2.25 0 1 1 1.5 0v1.836A2.493 2.493 0 0 1 6 7h4a1 1 0 0 0 1-1v-.628A2.25 2.25 0 0 1 9.5 3.25Zm-6 0a.75.75 0 1 0 1.5 0 .75.75 0 0 0-1.5 0Zm8.25-.75a.75.75 0 1 0 0 1.5.75.75 0 0 0 0-1.5ZM4.25 12a.75.75 0 1 0 0 1.5.75.75 0 0 0 0-1.5Z"></path></svg></div><div class="ref-selector-button-text-container RefSelectorAnchoredOverlay-module__RefSelectorBtnTextContainer--yO402"><span class="RefSelectorAnchoredOverlay-module__RefSelectorText--bxVhQ">&nbsp;<!-- -->main</span></div></div></span><span data-component="trailingVisual" class="prc-Button-Visual-2epfX prc-Button-VisualWrap-Db-eB"><svg aria-hidden="true" focusable="false" class="octicon octicon-triangle-down" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="m4.427 7.427 3.396 3.396a.25.25 0 0 0 .354 0l3.396-3.396A.25.25 0 0 0 11.396 7H4.604a.25.25 0 0 0-.177.427Z"></path></svg></span></span></button><button hidden="" data-testid="ref-selector-hotkey-button" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="w"></button></div><div class="ReposFileTreePane-module__Box_4--TLAAU"><a data-component="IconButton" type="button" class="prc-Button-ButtonBase-c50BI ReposFileTreePane-module__IconButton--fpuBk prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="medium" data-variant="default" aria-describedby=":R6q6mplab:-loading-announcement" aria-labelledby=":Rq6mplab:" href="/riscv/riscv-isa-manual/new/main/src" data-discover="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-plus" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="M7.75 2a.75.75 0 0 1 .75.75V7h4.25a.75.75 0 0 1 0 1.5H8.5v4.25a.75.75 0 0 1-1.5 0V8.5H2.75a.75.75 0 0 1 0-1.5H7V2.75A.75.75 0 0 1 7.75 2Z"></path></svg></a><span class="prc-TooltipV2-Tooltip-cYMVY" data-direction="n" aria-hidden="true" id=":Rq6mplab:" popover="auto">Add file</span><button data-component="IconButton" type="button" class="Box-sc-g0xbh4-0 dPUXSa prc-Button-ButtonBase-c50BI SearchButton-module__IconButton--kxA3Q prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="medium" data-variant="default" aria-describedby=":Rra6mplab:-loading-announcement" aria-labelledby=":R3a6mplab:" data-hotkey="/"><svg aria-hidden="true" focusable="false" class="octicon octicon-search" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="M10.68 11.74a6 6 0 0 1-7.922-8.982 6 6 0 0 1 8.982 7.922l3.04 3.04a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215ZM11.5 7a4.499 4.499 0 1 0-8.997 0A4.499 4.499 0 0 0 11.5 7Z"></path></svg></button><span class="prc-TooltipV2-Tooltip-cYMVY" data-direction="nw" aria-hidden="true" id=":R3a6mplab:" popover="auto">Search this repository</span><button hidden="" data-testid="" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="/"></button></div></div></div><div class="Box-sc-g0xbh4-0 ReposFileTreePane-module__FileResultsList--YEf_n"><span class="d-flex FileResultsList-module__FilesSearchBox--fSAh3 TextInput-wrapper prc-components-TextInputWrapper-i1ofR prc-components-TextInputBaseWrapper-ueK9q" data-leading-visual="true" data-trailing-visual="true" aria-busy="false"><span class="TextInput-icon" id=":R5amplab:" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-search" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="M10.68 11.74a6 6 0 0 1-7.922-8.982 6 6 0 0 1 8.982 7.922l3.04 3.04a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215ZM11.5 7a4.499 4.499 0 1 0-8.997 0A4.499 4.499 0 0 0 11.5 7Z"></path></svg></span><input type="text" aria-label="Go to file" role="combobox" aria-controls="file-results-list" aria-expanded="false" aria-haspopup="dialog" autocorrect="off" spellcheck="false" placeholder="Go to file" aria-describedby=":R5amplab: :R5amplabH1:" data-component="input" class="prc-components-Input-Ic-y8" value=""><span class="TextInput-icon" id=":R5amplabH1:" aria-hidden="true"><kbd>t</kbd></span></span></div><button hidden="" data-testid="" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="t,Shift+T"></button><button hidden="" data-hotkey="t,Shift+T"></button><div class="Box-sc-g0xbh4-0 ReposFileTreePane-module__Box_5--cckih"><div><div class="react-tree-show-tree-items"><div class="ReposFileTreeView-module__Box--bDodO" data-testid="repos-file-tree-container"><nav aria-label="File Tree Navigation"><span class="prc-src-InternalVisuallyHidden-nlR9R" role="status" aria-live="polite" aria-atomic="true"></span><ul role="tree" aria-label="Files" data-truncate-text="true" class="prc-TreeView-TreeViewRootUlStyles-eZtxW"><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id=".github-item" role="treeitem" aria-labelledby=":r0:" aria-describedby=":r1:" aria-level="1" aria-expanded="false" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 1; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"></div></div><div class="PRIVATE_TreeView-item-toggle PRIVATE_TreeView-item-toggle--hover PRIVATE_TreeView-item-toggle--end prc-TreeView-TreeViewItemToggle-gWUdE prc-TreeView-TreeViewItemToggleHover-nEgP- prc-TreeView-TreeViewItemToggleEnd-t-AEB"><svg aria-hidden="true" focusable="false" class="octicon octicon-chevron-right" viewBox="0 0 12 12" width="12" height="12" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M4.7 10c-.2 0-.4-.1-.5-.2-.3-.3-.3-.8 0-1.1L6.9 6 4.2 3.3c-.3-.3-.3-.8 0-1.1.3-.3.8-.3 1.1 0l3.3 3.2c.3.3.3.8 0 1.1L5.3 9.7c-.2.2-.4.3-.6.3Z"></path></svg></div><div id=":r0:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r1:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><div class="PRIVATE_TreeView-directory-icon prc-TreeView-TreeViewDirectoryIcon-PHbeP"><svg aria-hidden="true" focusable="false" class="octicon octicon-file-directory-fill" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M1.75 1A1.75 1.75 0 0 0 0 2.75v10.5C0 14.216.784 15 1.75 15h12.5A1.75 1.75 0 0 0 16 13.25v-8.5A1.75 1.75 0 0 0 14.25 3H7.5a.25.25 0 0 1-.2-.1l-.9-1.2C6.07 1.26 5.55 1 5 1H1.75Z"></path></svg></div></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>.github</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="dependencies-item" role="treeitem" aria-labelledby=":r3:" aria-describedby=":r4:" aria-level="1" aria-expanded="false" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 1; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"></div></div><div class="PRIVATE_TreeView-item-toggle PRIVATE_TreeView-item-toggle--hover PRIVATE_TreeView-item-toggle--end prc-TreeView-TreeViewItemToggle-gWUdE prc-TreeView-TreeViewItemToggleHover-nEgP- prc-TreeView-TreeViewItemToggleEnd-t-AEB"><svg aria-hidden="true" focusable="false" class="octicon octicon-chevron-right" viewBox="0 0 12 12" width="12" height="12" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M4.7 10c-.2 0-.4-.1-.5-.2-.3-.3-.3-.8 0-1.1L6.9 6 4.2 3.3c-.3-.3-.3-.8 0-1.1.3-.3.8-.3 1.1 0l3.3 3.2c.3.3.3.8 0 1.1L5.3 9.7c-.2.2-.4.3-.6.3Z"></path></svg></div><div id=":r3:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r4:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><div class="PRIVATE_TreeView-directory-icon prc-TreeView-TreeViewDirectoryIcon-PHbeP"><svg aria-hidden="true" focusable="false" class="octicon octicon-file-directory-fill" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M1.75 1A1.75 1.75 0 0 0 0 2.75v10.5C0 14.216.784 15 1.75 15h12.5A1.75 1.75 0 0 0 16 13.25v-8.5A1.75 1.75 0 0 0 14.25 3H7.5a.25.25 0 0 1-.2-.1l-.9-1.2C6.07 1.26 5.55 1 5 1H1.75Z"></path></svg></div></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>dependencies</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="docs-resources-item" role="treeitem" aria-labelledby=":r6:" aria-describedby=":r7:" aria-level="1" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 1; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"></div></div><div id=":r6:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r7:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file-submodule" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M0 2.75C0 1.784.784 1 1.75 1H5c.55 0 1.07.26 1.4.7l.9 1.2a.25.25 0 0 0 .2.1h6.75c.966 0 1.75.784 1.75 1.75v8.5A1.75 1.75 0 0 1 14.25 15H1.75A1.75 1.75 0 0 1 0 13.25Zm9.42 9.36 2.883-2.677a.25.25 0 0 0 0-.366L9.42 6.39a.249.249 0 0 0-.42.183V8.5H4.75a.75.75 0 0 0 0 1.5H9v1.927c0 .218.26.331.42.183Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span style="color: var(--fgColor-accent, var(--color-accent-fg));">docs-resources</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="normative_rule_defs-item" role="treeitem" aria-labelledby=":r9:" aria-describedby=":ra:" aria-level="1" aria-expanded="false" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 1; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"></div></div><div class="PRIVATE_TreeView-item-toggle PRIVATE_TreeView-item-toggle--hover PRIVATE_TreeView-item-toggle--end prc-TreeView-TreeViewItemToggle-gWUdE prc-TreeView-TreeViewItemToggleHover-nEgP- prc-TreeView-TreeViewItemToggleEnd-t-AEB"><svg aria-hidden="true" focusable="false" class="octicon octicon-chevron-right" viewBox="0 0 12 12" width="12" height="12" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M4.7 10c-.2 0-.4-.1-.5-.2-.3-.3-.3-.8 0-1.1L6.9 6 4.2 3.3c-.3-.3-.3-.8 0-1.1.3-.3.8-.3 1.1 0l3.3 3.2c.3.3.3.8 0 1.1L5.3 9.7c-.2.2-.4.3-.6.3Z"></path></svg></div><div id=":r9:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":ra:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><div class="PRIVATE_TreeView-directory-icon prc-TreeView-TreeViewDirectoryIcon-PHbeP"><svg aria-hidden="true" focusable="false" class="octicon octicon-file-directory-fill" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M1.75 1A1.75 1.75 0 0 0 0 2.75v10.5C0 14.216.784 15 1.75 15h12.5A1.75 1.75 0 0 0 16 13.25v-8.5A1.75 1.75 0 0 0 14.25 3H7.5a.25.25 0 0 1-.2-.1l-.9-1.2C6.07 1.26 5.55 1 5 1H1.75Z"></path></svg></div></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>normative_rule_defs</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src-item" role="treeitem" aria-labelledby=":rc:" aria-describedby=":rd:" aria-level="1" aria-expanded="true" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 1; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"></div></div><div class="PRIVATE_TreeView-item-toggle PRIVATE_TreeView-item-toggle--hover PRIVATE_TreeView-item-toggle--end prc-TreeView-TreeViewItemToggle-gWUdE prc-TreeView-TreeViewItemToggleHover-nEgP- prc-TreeView-TreeViewItemToggleEnd-t-AEB"><svg aria-hidden="true" focusable="false" class="octicon octicon-chevron-down" viewBox="0 0 12 12" width="12" height="12" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M6 8.825c-.2 0-.4-.1-.5-.2l-3.3-3.3c-.3-.3-.3-.8 0-1.1.3-.3.8-.3 1.1 0l2.7 2.7 2.7-2.7c.3-.3.8-.3 1.1 0 .3.3.3.8 0 1.1l-3.2 3.2c-.2.2-.4.3-.6.3Z"></path></svg></div><div id=":rc:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":rd:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><div class="PRIVATE_TreeView-directory-icon prc-TreeView-TreeViewDirectoryIcon-PHbeP"><svg aria-hidden="true" focusable="false" class="octicon octicon-file-directory-open-fill" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M.513 1.513A1.75 1.75 0 0 1 1.75 1h3.5c.55 0 1.07.26 1.4.7l.9 1.2a.25.25 0 0 0 .2.1H13a1 1 0 0 1 1 1v.5H2.75a.75.75 0 0 0 0 1.5h11.978a1 1 0 0 1 .994 1.117L15 13.25A1.75 1.75 0 0 1 13.25 15H1.75A1.75 1.75 0 0 1 0 13.25V2.75c0-.464.184-.91.513-1.237Z"></path></svg></div></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>src</span></span></div></div><ul role="group" style="list-style: none; padding: 0px; margin: 0px;" aria-label="src"><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/example-item" role="treeitem" aria-labelledby=":rf:" aria-describedby=":rg:" aria-level="2" aria-expanded="false" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div class="PRIVATE_TreeView-item-toggle PRIVATE_TreeView-item-toggle--hover prc-TreeView-TreeViewItemToggle-gWUdE prc-TreeView-TreeViewItemToggleHover-nEgP- prc-TreeView-TreeViewItemToggleEnd-t-AEB"><svg aria-hidden="true" focusable="false" class="octicon octicon-chevron-right" viewBox="0 0 12 12" width="12" height="12" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M4.7 10c-.2 0-.4-.1-.5-.2-.3-.3-.3-.8 0-1.1L6.9 6 4.2 3.3c-.3-.3-.3-.8 0-1.1.3-.3.8-.3 1.1 0l3.3 3.2c.3.3.3.8 0 1.1L5.3 9.7c-.2.2-.4.3-.6.3Z"></path></svg></div><div id=":rf:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":rg:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><div class="PRIVATE_TreeView-directory-icon prc-TreeView-TreeViewDirectoryIcon-PHbeP"><svg aria-hidden="true" focusable="false" class="octicon octicon-file-directory-fill" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M1.75 1A1.75 1.75 0 0 0 0 2.75v10.5C0 14.216.784 15 1.75 15h12.5A1.75 1.75 0 0 0 16 13.25v-8.5A1.75 1.75 0 0 0 14.25 3H7.5a.25.25 0 0 1-.2-.1l-.9-1.2C6.07 1.26 5.55 1 5 1H1.75Z"></path></svg></div></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>example</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/images-item" role="treeitem" aria-labelledby=":ri:" aria-describedby=":rj:" aria-level="2" aria-expanded="false" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div class="PRIVATE_TreeView-item-toggle PRIVATE_TreeView-item-toggle--hover prc-TreeView-TreeViewItemToggle-gWUdE prc-TreeView-TreeViewItemToggleHover-nEgP- prc-TreeView-TreeViewItemToggleEnd-t-AEB"><svg aria-hidden="true" focusable="false" class="octicon octicon-chevron-right" viewBox="0 0 12 12" width="12" height="12" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M4.7 10c-.2 0-.4-.1-.5-.2-.3-.3-.3-.8 0-1.1L6.9 6 4.2 3.3c-.3-.3-.3-.8 0-1.1.3-.3.8-.3 1.1 0l3.3 3.2c.3.3.3.8 0 1.1L5.3 9.7c-.2.2-.4.3-.6.3Z"></path></svg></div><div id=":ri:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":rj:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><div class="PRIVATE_TreeView-directory-icon prc-TreeView-TreeViewDirectoryIcon-PHbeP"><svg aria-hidden="true" focusable="false" class="octicon octicon-file-directory-fill" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M1.75 1A1.75 1.75 0 0 0 0 2.75v10.5C0 14.216.784 15 1.75 15h12.5A1.75 1.75 0 0 0 16 13.25v-8.5A1.75 1.75 0 0 0 14.25 3H7.5a.25.25 0 0 1-.2-.1l-.9-1.2C6.07 1.26 5.55 1 5 1H1.75Z"></path></svg></div></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>images</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/resources-item" role="treeitem" aria-labelledby=":rl:" aria-describedby=":rm:" aria-level="2" aria-expanded="false" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div class="PRIVATE_TreeView-item-toggle PRIVATE_TreeView-item-toggle--hover prc-TreeView-TreeViewItemToggle-gWUdE prc-TreeView-TreeViewItemToggleHover-nEgP- prc-TreeView-TreeViewItemToggleEnd-t-AEB"><svg aria-hidden="true" focusable="false" class="octicon octicon-chevron-right" viewBox="0 0 12 12" width="12" height="12" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M4.7 10c-.2 0-.4-.1-.5-.2-.3-.3-.3-.8 0-1.1L6.9 6 4.2 3.3c-.3-.3-.3-.8 0-1.1.3-.3.8-.3 1.1 0l3.3 3.2c.3.3.3.8 0 1.1L5.3 9.7c-.2.2-.4.3-.6.3Z"></path></svg></div><div id=":rl:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":rm:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><div class="PRIVATE_TreeView-directory-icon prc-TreeView-TreeViewDirectoryIcon-PHbeP"><svg aria-hidden="true" focusable="false" class="octicon octicon-file-directory-fill" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M1.75 1A1.75 1.75 0 0 0 0 2.75v10.5C0 14.216.784 15 1.75 15h12.5A1.75 1.75 0 0 0 16 13.25v-8.5A1.75 1.75 0 0 0 14.25 3H7.5a.25.25 0 0 1-.2-.1l-.9-1.2C6.07 1.26 5.55 1 5 1H1.75Z"></path></svg></div></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>resources</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/a-st-ext.adoc-item" role="treeitem" aria-labelledby=":ro:" aria-describedby=":rp:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":ro:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":rp:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>a-st-ext.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/b-st-ext.adoc-item" role="treeitem" aria-labelledby=":rr:" aria-describedby=":rs:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":rr:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":rs:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>b-st-ext.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/bfloat16.adoc-item" role="treeitem" aria-labelledby=":ru:" aria-describedby=":rv:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":ru:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":rv:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>bfloat16.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/bibliography.adoc-item" role="treeitem" aria-labelledby=":r11:" aria-describedby=":r12:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r11:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r12:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>bibliography.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/c-st-ext.adoc-item" role="treeitem" aria-labelledby=":r14:" aria-describedby=":r15:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r14:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r15:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>c-st-ext.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/calling-convention.adoc-item" role="treeitem" aria-labelledby=":r17:" aria-describedby=":r18:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r17:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r18:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>calling-convention.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/cmo.adoc-item" role="treeitem" aria-labelledby=":r1a:" aria-describedby=":r1b:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r1a:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r1b:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>cmo.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/colophon.adoc-item" role="treeitem" aria-labelledby=":r1d:" aria-describedby=":r1e:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r1d:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r1e:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>colophon.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/counters.adoc-item" role="treeitem" aria-labelledby=":r1g:" aria-describedby=":r1h:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r1g:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r1h:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>counters.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/d-st-ext.adoc-item" role="treeitem" aria-labelledby=":r1j:" aria-describedby=":r1k:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r1j:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r1k:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>d-st-ext.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/f-st-ext.adoc-item" role="treeitem" aria-labelledby=":r1m:" aria-describedby=":r1n:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r1m:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r1n:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>f-st-ext.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/fraclmul.adoc-item" role="treeitem" aria-labelledby=":r1p:" aria-describedby=":r1q:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r1p:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r1q:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>fraclmul.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="0" id="src/hypervisor.adoc-item" role="treeitem" aria-labelledby=":r1s:" aria-describedby=":r1t:" aria-level="2" aria-current="true" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r1s:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r1t:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>hypervisor.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/index.adoc-item" role="treeitem" aria-labelledby=":r1v:" aria-describedby=":r20:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r1v:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r20:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>index.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/indirect-csr.adoc-item" role="treeitem" aria-labelledby=":r22:" aria-describedby=":r23:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r22:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r23:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>indirect-csr.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/intro.adoc-item" role="treeitem" aria-labelledby=":r25:" aria-describedby=":r26:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r25:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r26:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>intro.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/m-st-ext.adoc-item" role="treeitem" aria-labelledby=":r28:" aria-describedby=":r29:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r28:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r29:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>m-st-ext.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/machine.adoc-item" role="treeitem" aria-labelledby=":r2b:" aria-describedby=":r2c:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r2b:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r2c:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>machine.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/mm-alloy.adoc-item" role="treeitem" aria-labelledby=":r2e:" aria-describedby=":r2f:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r2e:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r2f:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>mm-alloy.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/mm-eplan.adoc-item" role="treeitem" aria-labelledby=":r2h:" aria-describedby=":r2i:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r2h:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r2i:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>mm-eplan.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/mm-formal.adoc-item" role="treeitem" aria-labelledby=":r2k:" aria-describedby=":r2l:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r2k:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r2l:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>mm-formal.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/mm-herd.adoc-item" role="treeitem" aria-labelledby=":r2n:" aria-describedby=":r2o:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r2n:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r2o:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>mm-herd.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/naming.adoc-item" role="treeitem" aria-labelledby=":r2q:" aria-describedby=":r2r:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r2q:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r2r:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>naming.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/priv-cfi.adoc-item" role="treeitem" aria-labelledby=":r2t:" aria-describedby=":r2u:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r2t:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r2u:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>priv-cfi.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/priv-csrs.adoc-item" role="treeitem" aria-labelledby=":r30:" aria-describedby=":r31:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r30:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r31:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>priv-csrs.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/priv-history.adoc-item" role="treeitem" aria-labelledby=":r33:" aria-describedby=":r34:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r33:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r34:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>priv-history.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/priv-insns.adoc-item" role="treeitem" aria-labelledby=":r36:" aria-describedby=":r37:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r36:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r37:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>priv-insns.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/priv-intro.adoc-item" role="treeitem" aria-labelledby=":r39:" aria-describedby=":r3a:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r39:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r3a:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>priv-intro.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/priv-preface.adoc-item" role="treeitem" aria-labelledby=":r3c:" aria-describedby=":r3d:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r3c:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r3d:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>priv-preface.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/q-st-ext.adoc-item" role="treeitem" aria-labelledby=":r3f:" aria-describedby=":r3g:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r3f:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r3g:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>q-st-ext.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/riscv-privileged.adoc-item" role="treeitem" aria-labelledby=":r3i:" aria-describedby=":r3j:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r3i:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r3j:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>riscv-privileged.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/riscv-unprivileged.adoc-item" role="treeitem" aria-labelledby=":r3l:" aria-describedby=":r3m:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r3l:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r3m:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>riscv-unprivileged.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/rnmi.adoc-item" role="treeitem" aria-labelledby=":r3o:" aria-describedby=":r3p:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r3o:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r3p:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>rnmi.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/rv-32-64g.adoc-item" role="treeitem" aria-labelledby=":r3r:" aria-describedby=":r3s:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r3r:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r3s:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>rv-32-64g.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/rv32.adoc-item" role="treeitem" aria-labelledby=":r3u:" aria-describedby=":r3v:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r3u:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r3v:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>rv32.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/rv32e.adoc-item" role="treeitem" aria-labelledby=":r41:" aria-describedby=":r42:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r41:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r42:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>rv32e.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/rv64.adoc-item" role="treeitem" aria-labelledby=":r44:" aria-describedby=":r45:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r44:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r45:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>rv64.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/rvwmo.adoc-item" role="treeitem" aria-labelledby=":r47:" aria-describedby=":r48:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r47:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r48:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>rvwmo.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/scalar-crypto.adoc-item" role="treeitem" aria-labelledby=":r4a:" aria-describedby=":r4b:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r4a:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r4b:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>scalar-crypto.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/smcdeleg.adoc-item" role="treeitem" aria-labelledby=":r4d:" aria-describedby=":r4e:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r4d:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r4e:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>smcdeleg.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/smcntrpmf.adoc-item" role="treeitem" aria-labelledby=":r4g:" aria-describedby=":r4h:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r4g:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r4h:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>smcntrpmf.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/smctr.adoc-item" role="treeitem" aria-labelledby=":r4j:" aria-describedby=":r4k:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r4j:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r4k:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>smctr.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/smdbltrp.adoc-item" role="treeitem" aria-labelledby=":r4m:" aria-describedby=":r4n:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r4m:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r4n:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>smdbltrp.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/smepmp.adoc-item" role="treeitem" aria-labelledby=":r4p:" aria-describedby=":r4q:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r4p:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r4q:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>smepmp.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/smstateen.adoc-item" role="treeitem" aria-labelledby=":r4s:" aria-describedby=":r4t:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r4s:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r4t:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>smstateen.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/sscofpmf.adoc-item" role="treeitem" aria-labelledby=":r4v:" aria-describedby=":r50:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r4v:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r50:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>sscofpmf.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/ssdbltrp.adoc-item" role="treeitem" aria-labelledby=":r52:" aria-describedby=":r53:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r52:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r53:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>ssdbltrp.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/sstc.adoc-item" role="treeitem" aria-labelledby=":r55:" aria-describedby=":r56:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r55:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r56:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>sstc.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/supervisor.adoc-item" role="treeitem" aria-labelledby=":r58:" aria-describedby=":r59:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r58:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r59:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>supervisor.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/svgnam.def-item" role="treeitem" aria-labelledby=":r5b:" aria-describedby=":r5c:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r5b:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r5c:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>svgnam.def</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/unpriv-cfi.adoc-item" role="treeitem" aria-labelledby=":r5e:" aria-describedby=":r5f:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r5e:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r5f:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>unpriv-cfi.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/v-st-ext.adoc-item" role="treeitem" aria-labelledby=":r5h:" aria-describedby=":r5i:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r5h:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r5i:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>v-st-ext.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/vector-crypto.adoc-item" role="treeitem" aria-labelledby=":r5k:" aria-describedby=":r5l:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r5k:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r5l:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>vector-crypto.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/vector-examples.adoc-item" role="treeitem" aria-labelledby=":r5n:" aria-describedby=":r5o:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r5n:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r5o:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>vector-examples.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zabha.adoc-item" role="treeitem" aria-labelledby=":r5q:" aria-describedby=":r5r:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r5q:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r5r:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zabha.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zacas.adoc-item" role="treeitem" aria-labelledby=":r5t:" aria-describedby=":r5u:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r5t:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r5u:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zacas.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zawrs.adoc-item" role="treeitem" aria-labelledby=":r60:" aria-describedby=":r61:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r60:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r61:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zawrs.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zc.adoc-item" role="treeitem" aria-labelledby=":r63:" aria-describedby=":r64:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r63:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r64:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zc.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zfa.adoc-item" role="treeitem" aria-labelledby=":r66:" aria-describedby=":r67:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r66:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r67:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zfa.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zfh.adoc-item" role="treeitem" aria-labelledby=":r69:" aria-describedby=":r6a:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r69:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r6a:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zfh.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zfinx.adoc-item" role="treeitem" aria-labelledby=":r6c:" aria-describedby=":r6d:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r6c:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r6d:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zfinx.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zicond.adoc-item" role="treeitem" aria-labelledby=":r6f:" aria-describedby=":r6g:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r6f:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r6g:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zicond.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zicsr.adoc-item" role="treeitem" aria-labelledby=":r6i:" aria-describedby=":r6j:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r6i:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r6j:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zicsr.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zifencei.adoc-item" role="treeitem" aria-labelledby=":r6l:" aria-describedby=":r6m:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r6l:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r6m:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zifencei.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zihintntl.adoc-item" role="treeitem" aria-labelledby=":r6o:" aria-describedby=":r6p:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r6o:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r6p:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zihintntl.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zihintpause.adoc-item" role="treeitem" aria-labelledby=":r6r:" aria-describedby=":r6s:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r6r:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r6s:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zihintpause.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zilsd.adoc-item" role="treeitem" aria-labelledby=":r6u:" aria-describedby=":r6v:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r6u:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r6v:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zilsd.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zimop.adoc-item" role="treeitem" aria-labelledby=":r71:" aria-describedby=":r72:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r71:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r72:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zimop.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/zpm.adoc-item" role="treeitem" aria-labelledby=":r74:" aria-describedby=":r75:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r74:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r75:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>zpm.adoc</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="src/ztso-st-ext.adoc-item" role="treeitem" aria-labelledby=":r77:" aria-describedby=":r78:" aria-level="2" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 2; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"><div class="PRIVATE_TreeView-item-level-line prc-TreeView-TreeViewItemLevelLine-KPSSL"></div></div></div><div id=":r77:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r78:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>ztso-st-ext.adoc</span></span></div></div></li></ul></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id=".gitignore-item" role="treeitem" aria-labelledby=":r7a:" aria-describedby=":r7b:" aria-level="1" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 1; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"></div></div><div id=":r7a:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r7b:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>.gitignore</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id=".gitmodules-item" role="treeitem" aria-labelledby=":r7d:" aria-describedby=":r7e:" aria-level="1" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 1; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"></div></div><div id=":r7d:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r7e:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>.gitmodules</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id=".pre-commit-config.yaml-item" role="treeitem" aria-labelledby=":r7g:" aria-describedby=":r7h:" aria-level="1" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 1; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"></div></div><div id=":r7g:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r7h:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>.pre-commit-config.yaml</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="LICENSE-item" role="treeitem" aria-labelledby=":r7j:" aria-describedby=":r7k:" aria-level="1" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 1; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"></div></div><div id=":r7j:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r7k:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>LICENSE</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="Makefile-item" role="treeitem" aria-labelledby=":r7m:" aria-describedby=":r7n:" aria-level="1" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 1; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"></div></div><div id=":r7m:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r7n:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>Makefile</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="README.md-item" role="treeitem" aria-labelledby=":r7p:" aria-describedby=":r7q:" aria-level="1" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 1; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"></div></div><div id=":r7p:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r7q:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>README.md</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="marchid.md-item" role="treeitem" aria-labelledby=":r7s:" aria-describedby=":r7t:" aria-level="1" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 1; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"></div></div><div id=":r7s:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r7t:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>marchid.md</span></span></div></div></li><li class="PRIVATE_TreeView-item prc-TreeView-TreeViewItem-ShJr0" tabindex="-1" id="tagging_normative_rules.adoc-item" role="treeitem" aria-labelledby=":r7v:" aria-describedby=":r80:" aria-level="1" aria-selected="false"><div class="PRIVATE_TreeView-item-container prc-TreeView-TreeViewItemContainer--2Rkn" style="--level: 1; content-visibility: auto; contain-intrinsic-size: auto 2rem;"><div style="grid-area: spacer; display: flex;"><div style="width: 100%; display: flex;"></div></div><div id=":r7v:" class="PRIVATE_TreeView-item-content prc-TreeView-TreeViewItemContent-f0r0b"><div class="PRIVATE_VisuallyHidden prc-TreeView-TreeViewVisuallyHidden-4-mPv" aria-hidden="true" id=":r80:"></div><div class="PRIVATE_TreeView-item-visual prc-TreeView-TreeViewItemVisual-dRlGq" aria-hidden="true"><svg aria-hidden="true" focusable="false" class="octicon octicon-file" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M2 1.75C2 .784 2.784 0 3.75 0h6.586c.464 0 .909.184 1.237.513l2.914 2.914c.329.328.513.773.513 1.237v9.586A1.75 1.75 0 0 1 13.25 16h-9.5A1.75 1.75 0 0 1 2 14.25Zm1.75-.25a.25.25 0 0 0-.25.25v12.5c0 .138.112.25.25.25h9.5a.25.25 0 0 0 .25-.25V6h-2.75A1.75 1.75 0 0 1 9 4.25V1.5Zm6.75.062V4.25c0 .138.112.25.25.25h2.688l-.011-.013-2.914-2.914-.013-.011Z"></path></svg></div><span class="PRIVATE_TreeView-item-content-text prc-TreeView-TreeViewItemContentText-smZM-"><span>tagging_normative_rules.adoc</span></span></div></div></li></ul></nav></div></div></div></div></div></div></div><div class="prc-PageLayout-VerticalDivider-4A4Qm prc-PageLayout-PaneVerticalDivider-1c9vy" data-variant="line" data-position="start" style="--spacing:var(--spacing-none)"><div role="slider" aria-label="Draggable pane splitter" aria-valuemin="256" aria-valuemax="714" aria-valuenow="320" aria-valuetext="Pane width 320 pixels" tabindex="0" class="Box-sc-g0xbh4-0 bHLmSv"></div></div></div></div><div class="prc-PageLayout-ContentWrapper-b-QRo CodeView-module__SplitPageLayout_Content--qxR1C" data-is-hidden="false"><div class="prc-PageLayout-Content--F7-I" data-width="full" style="--spacing:var(--spacing-none)"><div data-selector="repos-split-pane-content" tabindex="0" class="Box-sc-g0xbh4-0 leYMvG"><div class="Box-sc-g0xbh4-0 KMPzq"><div class="container CodeViewHeader-module__Box--PofRM"><div class="px-3 pt-3 pb-0" id="StickyHeader"><div class="CodeViewHeader-module__Box_1--KpLzV"><div class="CodeViewHeader-module__Box_2--xzDOt"><div class="CodeViewHeader-module__Box_6--iStzT"><div class="Box-sc-g0xbh4-0 cEytCf"><nav data-testid="breadcrumbs" aria-labelledby="repos-header-breadcrumb--wide-heading" id="repos-header-breadcrumb--wide" class="Box-sc-g0xbh4-0 fzFXnm"><h2 class="sr-only ScreenReaderHeading-module__userSelectNone--vlUbc prc-Heading-Heading-6CmGO" data-testid="screen-reader-heading" id="repos-header-breadcrumb--wide-heading">Breadcrumbs</h2><ol class="Box-sc-g0xbh4-0 iMnkmv"><li class="Box-sc-g0xbh4-0 ghzDag"><a class="Box-sc-g0xbh4-0 kHuKdh prc-Link-Link-85e08" sx="[object Object]" data-testid="breadcrumbs-repo-link" href="/riscv/riscv-isa-manual/tree/main" data-discover="true">riscv-isa-manual</a></li><li class="Box-sc-g0xbh4-0 ghzDag"><span class="Box-sc-g0xbh4-0 hzJBof prc-Text-Text-0ima0" aria-hidden="true">/</span><a class="Box-sc-g0xbh4-0 kgiVEz prc-Link-Link-85e08" sx="[object Object]" href="/riscv/riscv-isa-manual/tree/main/src" data-discover="true">src</a></li></ol></nav><div data-testid="breadcrumbs-filename" class="Box-sc-g0xbh4-0 ghzDag"><span class="Box-sc-g0xbh4-0 hzJBof prc-Text-Text-0ima0" aria-hidden="true">/</span><h1 class="Box-sc-g0xbh4-0 jGhzSQ prc-Heading-Heading-6CmGO" tabindex="-1" id="file-name-id-wide">hypervisor.adoc</h1></div><button data-component="IconButton" type="button" class="prc-Button-ButtonBase-c50BI ml-2 prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="small" data-variant="invisible" aria-describedby=":Rvb9lab:-loading-announcement" aria-labelledby=":R3b9lab:"><svg aria-hidden="true" focusable="false" class="octicon octicon-copy" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="M0 6.75C0 5.784.784 5 1.75 5h1.5a.75.75 0 0 1 0 1.5h-1.5a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-1.5a.75.75 0 0 1 1.5 0v1.5A1.75 1.75 0 0 1 9.25 16h-7.5A1.75 1.75 0 0 1 0 14.25Z"></path><path d="M5 1.75C5 .784 5.784 0 6.75 0h7.5C15.216 0 16 .784 16 1.75v7.5A1.75 1.75 0 0 1 14.25 11h-7.5A1.75 1.75 0 0 1 5 9.25Zm1.75-.25a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-7.5a.25.25 0 0 0-.25-.25Z"></path></svg></button><span class="CopyToClipboardButton-module__tooltip--HDUYz prc-TooltipV2-Tooltip-cYMVY" data-direction="nw" aria-label="Copy path" aria-hidden="true" id=":R3b9lab:" popover="auto">Copy path</span></div></div><div class="react-code-view-header-element--wide"><div class="CodeViewHeader-module__Box_7--FZfkg"><div class="d-flex gap-2"> <button type="button" class="Box-sc-g0xbh4-0 fjrFuv prc-Button-ButtonBase-c50BI NavigationMenu-module__Button--SJihq" data-loading="false" data-no-visuals="true" data-size="medium" data-variant="default" aria-describedby=":R1ahj9lab:-loading-announcement" data-hotkey="b,Shift+B,Control+/ Control+b"><span data-component="buttonContent" class="Box-sc-g0xbh4-0 gUkoLg prc-Button-ButtonContent-HKbr-"><span data-component="text" class="prc-Button-Label-pTQ3x">Blame</span></span></button><button hidden="" data-testid="" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="b,Shift+B,Control+/ Control+b"></button><button data-component="IconButton" type="button" data-testid="more-file-actions-button-nav-menu-wide" aria-haspopup="true" aria-expanded="false" tabindex="0" class="prc-Button-ButtonBase-c50BI js-blob-dropdown-click NavigationMenu-module__IconButton--NqJ_L prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="medium" data-variant="default" aria-describedby=":Rihj9lab:-loading-announcement" aria-labelledby=":Rfihj9lab:" id=":Rihj9lab:"><svg aria-hidden="true" focusable="false" class="octicon octicon-kebab-horizontal" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="M8 9a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3ZM1.5 9a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Zm13 0a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Z"></path></svg></button><span class="prc-TooltipV2-Tooltip-cYMVY" data-direction="nw" aria-hidden="true" id=":Rfihj9lab:" popover="auto">More file actions</span> </div></div></div><div class="react-code-view-header-element--narrow"><div class="CodeViewHeader-module__Box_7--FZfkg"><div class="d-flex gap-2"> <button type="button" class="Box-sc-g0xbh4-0 fjrFuv prc-Button-ButtonBase-c50BI NavigationMenu-module__Button--SJihq" data-loading="false" data-no-visuals="true" data-size="medium" data-variant="default" aria-describedby=":R1ahr9lab:-loading-announcement" data-hotkey="b,Shift+B,Control+/ Control+b"><span data-component="buttonContent" class="Box-sc-g0xbh4-0 gUkoLg prc-Button-ButtonContent-HKbr-"><span data-component="text" class="prc-Button-Label-pTQ3x">Blame</span></span></button><button hidden="" data-testid="" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="b,Shift+B,Control+/ Control+b"></button><button data-component="IconButton" type="button" data-testid="more-file-actions-button-nav-menu-narrow" aria-haspopup="true" aria-expanded="false" tabindex="0" class="prc-Button-ButtonBase-c50BI js-blob-dropdown-click NavigationMenu-module__IconButton--NqJ_L prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="medium" data-variant="default" aria-describedby=":Rihr9lab:-loading-announcement" aria-labelledby=":Rfihr9lab:" id=":Rihr9lab:"><svg aria-hidden="true" focusable="false" class="octicon octicon-kebab-horizontal" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="M8 9a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3ZM1.5 9a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Zm13 0a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Z"></path></svg></button><span class="prc-TooltipV2-Tooltip-cYMVY" data-direction="nw" aria-hidden="true" id=":Rfihr9lab:" popover="auto">More file actions</span> </div></div></div></div></div></div></div></div><div class="Box-sc-g0xbh4-0 dJxjrT react-code-view-bottom-padding"> <div class="BlobTopBanners-module__Box--g_bGk"></div> <!-- --> <!-- --> </div><div class="Box-sc-g0xbh4-0 dJxjrT"> <!-- --> <!-- --> <div class="d-flex flex-column border rounded-2 mb-3 pl-1"><div class="LatestCommit-module__Box--Fimpo"><h2 class="sr-only ScreenReaderHeading-module__userSelectNone--vlUbc prc-Heading-Heading-6CmGO" data-testid="screen-reader-heading">Latest commit</h2><div data-testid="latest-commit" class="LatestCommit-module__Box_1--aQ5OG"><div class="CommitAttribution-module__CommitAttributionContainer--Si80C"><div data-testid="author-avatar" class="Box-sc-g0xbh4-0 AuthorAvatar-module__AuthorAvatarContainer--Z1TF8"><a class="prc-Link-Link-85e08" href="/jrahmeh" data-testid="avatar-icon-link" data-hovercard-url="/users/jrahmeh/hovercard" aria-keyshortcuts="Alt+ArrowUp"><img data-component="Avatar" class="AuthorAvatar-module__authorAvatarImage--bQzij prc-Avatar-Avatar-ZRS-m" alt="jrahmeh" width="20" height="20" style="--avatarSize-regular: 20px;" src="https://avatars.githubusercontent.com/u/2390111?v=4&amp;size=40" data-testid="github-avatar" aria-label="jrahmeh"></a><a class="Box-sc-g0xbh4-0 gLSgdJ AuthorAvatar-module__authorHoverableLink--vw9qe prc-Link-Link-85e08" data-muted="true" href="/riscv/riscv-isa-manual/commits?author=jrahmeh" aria-label="commits by jrahmeh" data-hovercard-url="/users/jrahmeh/hovercard" aria-keyshortcuts="Alt+ArrowUp">jrahmeh</a></div><span class=""></span></div><div class="d-none d-sm-flex LatestCommit-module__Box_2--JDY37"><div class="Truncate flex-items-center f5"><span class="Truncate-text prc-Text-Text-0ima0" data-testid="latest-commit-html"><a href="/riscv/riscv-isa-manual/commit/853e233ee35295a3e6784cdc791585d7d01596e1" class="Link--secondary" data-pjax="true" data-hovercard-url="/riscv/riscv-isa-manual/commit/853e233ee35295a3e6784cdc791585d7d01596e1/hovercard" aria-keyshortcuts="Alt+ArrowUp">Avoid stating that G bit is reserved in PTE of G-stage (</a><a href="https://github.com/riscv/riscv-isa-manual/pull/2155" data-hovercard-url="/riscv/riscv-isa-manual/pull/2155/hovercard" data-hovercard-type="pull_request" data-url="https://github.com/riscv/riscv-isa-manual/issues/2155" data-permission-text="Title is private" data-id="3259870866" data-error-text="Failed to load title" class="issue-link js-issue-link" aria-keyshortcuts="Alt+ArrowUp">#2155</a><a href="/riscv/riscv-isa-manual/commit/853e233ee35295a3e6784cdc791585d7d01596e1" class="Link--secondary" data-pjax="true" data-hovercard-url="/riscv/riscv-isa-manual/commit/853e233ee35295a3e6784cdc791585d7d01596e1/hovercard" aria-keyshortcuts="Alt+ArrowUp">)</a></span></div><button data-component="IconButton" type="button" aria-pressed="false" aria-expanded="false" data-testid="latest-commit-details-toggle" class="prc-Button-ButtonBase-c50BI LatestCommit-module__IconButton--Zxaob prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="small" data-variant="invisible" aria-describedby=":r83:-loading-announcement" aria-labelledby=":r82:"><svg aria-hidden="true" focusable="false" class="octicon octicon-ellipsis" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M0 5.75C0 4.784.784 4 1.75 4h12.5c.966 0 1.75.784 1.75 1.75v4.5A1.75 1.75 0 0 1 14.25 12H1.75A1.75 1.75 0 0 1 0 10.25ZM12 7a1 1 0 1 0 0 2 1 1 0 0 0 0-2ZM7 8a1 1 0 1 0 2 0 1 1 0 0 0-2 0ZM4 7a1 1 0 1 0 0 2 1 1 0 0 0 0-2Z"></path></svg></button><span class="prc-TooltipV2-Tooltip-cYMVY" data-direction="s" aria-hidden="true" id=":r82:" popover="auto">Open commit details</span><button data-component="IconButton" type="button" data-testid="checks-status-badge-icon" class="Box-sc-g0xbh4-0 hQmpYF prc-Button-ButtonBase-c50BI ChecksStatusBadge-module__ChecksStatusBadgeIconButton--rpD4z prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="small" data-variant="invisible" aria-describedby=":r85:-loading-announcement" aria-labelledby=":r84:"><svg aria-hidden="true" focusable="false" class="octicon octicon-check" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M13.78 4.22a.75.75 0 0 1 0 1.06l-7.25 7.25a.75.75 0 0 1-1.06 0L2.22 9.28a.751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018L6 10.94l6.72-6.72a.75.75 0 0 1 1.06 0Z"></path></svg></button><span class="prc-TooltipV2-Tooltip-cYMVY" data-direction="s" aria-hidden="true" id=":r84:" popover="auto">success</span></div><span class="d-flex d-sm-none fgColor-muted f6"><relative-time class="sc-aXZVg" tense="past" datetime="2025-07-24T18:55:16.000Z" title="Jul 25, 2025, 2:55 AM GMT+8">Jul 25, 2025</relative-time></span></div><div class="d-flex flex-shrink-0 gap-2"><div data-testid="latest-commit-details" class="d-none d-sm-flex flex-items-center"><span class="d-flex flex-nowrap fgColor-muted f6"><a class="Link--secondary prc-Link-Link-85e08" aria-label="Commit 853e233" data-hovercard-url="/riscv/riscv-isa-manual/commit/853e233ee35295a3e6784cdc791585d7d01596e1/hovercard" href="/riscv/riscv-isa-manual/commit/853e233ee35295a3e6784cdc791585d7d01596e1" data-discover="true" aria-keyshortcuts="Alt+ArrowUp">853e233</a>&nbsp;·&nbsp;<relative-time class="sc-aXZVg" tense="past" datetime="2025-07-24T18:55:16.000Z" title="Jul 25, 2025, 2:55 AM GMT+8">Jul 25, 2025</relative-time></span></div><div class="d-flex gap-2"><h2 class="sr-only ScreenReaderHeading-module__userSelectNone--vlUbc prc-Heading-Heading-6CmGO" data-testid="screen-reader-heading">History</h2><a href="/riscv/riscv-isa-manual/commits/main/src/hypervisor.adoc" class="prc-Button-ButtonBase-c50BI d-none d-lg-flex LinkButton-module__code-view-link-button--thtqc flex-items-center fgColor-default" data-loading="false" data-size="small" data-variant="invisible" aria-describedby=":R1bdal9lab:-loading-announcement"><span data-component="buttonContent" data-align="center" class="prc-Button-ButtonContent-HKbr-"><span data-component="leadingVisual" class="prc-Button-Visual-2epfX prc-Button-VisualWrap-Db-eB"><svg aria-hidden="true" focusable="false" class="octicon octicon-history" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="m.427 1.927 1.215 1.215a8.002 8.002 0 1 1-1.6 5.685.75.75 0 1 1 1.493-.154 6.5 6.5 0 1 0 1.18-4.458l1.358 1.358A.25.25 0 0 1 3.896 6H.25A.25.25 0 0 1 0 5.75V2.104a.25.25 0 0 1 .427-.177ZM7.75 4a.75.75 0 0 1 .75.75v2.992l2.028.812a.75.75 0 0 1-.557 1.392l-2.5-1A.751.751 0 0 1 7 8.25v-3.5A.75.75 0 0 1 7.75 4Z"></path></svg></span><span data-component="text" class="prc-Button-Label-pTQ3x"><span class="fgColor-default">History</span></span></span></a><div class="d-sm-none"><button data-component="IconButton" type="button" aria-pressed="false" aria-expanded="false" data-testid="latest-commit-details-toggle" class="prc-Button-ButtonBase-c50BI LatestCommit-module__IconButton--Zxaob prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="small" data-variant="invisible" aria-describedby=":r87:-loading-announcement" aria-labelledby=":r86:"><svg aria-hidden="true" focusable="false" class="octicon octicon-ellipsis" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align: text-bottom;"><path d="M0 5.75C0 4.784.784 4 1.75 4h12.5c.966 0 1.75.784 1.75 1.75v4.5A1.75 1.75 0 0 1 14.25 12H1.75A1.75 1.75 0 0 1 0 10.25ZM12 7a1 1 0 1 0 0 2 1 1 0 0 0 0-2ZM7 8a1 1 0 1 0 2 0 1 1 0 0 0-2 0ZM4 7a1 1 0 1 0 0 2 1 1 0 0 0 0-2Z"></path></svg></button><span class="prc-TooltipV2-Tooltip-cYMVY" data-direction="s" aria-hidden="true" id=":r86:" popover="auto">Open commit details</span></div><div class="d-flex d-lg-none"><span role="tooltip" aria-label="History" id="history-icon-button-tooltip" class="Tooltip__TooltipBase-sc-17tf59c-0 hWlpPn tooltipped-n"><a aria-label="View commit history for this file." href="/riscv/riscv-isa-manual/commits/main/src/hypervisor.adoc" class="prc-Button-ButtonBase-c50BI LinkButton-module__code-view-link-button--thtqc flex-items-center fgColor-default" data-loading="false" data-size="small" data-variant="invisible" aria-describedby=":R6bdal9lab:-loading-announcement history-icon-button-tooltip"><span data-component="buttonContent" data-align="center" class="prc-Button-ButtonContent-HKbr-"><span data-component="leadingVisual" class="prc-Button-Visual-2epfX prc-Button-VisualWrap-Db-eB"><svg aria-hidden="true" focusable="false" class="octicon octicon-history" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="m.427 1.927 1.215 1.215a8.002 8.002 0 1 1-1.6 5.685.75.75 0 1 1 1.493-.154 6.5 6.5 0 1 0 1.18-4.458l1.358 1.358A.25.25 0 0 1 3.896 6H.25A.25.25 0 0 1 0 5.75V2.104a.25.25 0 0 1 .427-.177ZM7.75 4a.75.75 0 0 1 .75.75v2.992l2.028.812a.75.75 0 0 1-.557 1.392l-2.5-1A.751.751 0 0 1 7 8.25v-3.5A.75.75 0 0 1 7.75 4Z"></path></svg></span></span></a></span></div></div></div></div></div><div class="Box-sc-g0xbh4-0 ldRxiI"><div class="Box-sc-g0xbh4-0 fVkfyA container"><div class="Box-sc-g0xbh4-0 gNAmSV react-code-size-details-banner"><div class="react-code-size-details-banner CodeSizeDetails-module__Box--QdxnQ"><div class="text-mono CodeSizeDetails-module__Box_1--_uFDs"><div data-testid="blob-size" class="CodeSizeDetails-module__Truncate_1--er0Uk prc-Truncate-Truncate-A9Wn6" data-inline="true" title="101 KB" style="--truncate-max-width:100%"><span>2599 lines (2218 loc) · 101 KB</span></div></div></div></div><div class="Box-sc-g0xbh4-0 jdLMhu react-blob-view-header-sticky" id="repos-sticky-header"><div class="BlobViewHeader-module__Box--pvsIA"><div class="react-blob-sticky-header"><div class="Box-sc-g0xbh4-0 cWyMqi"><div class="FileNameStickyHeader-module__Box_5--xBJ2J"><div class="Box-sc-g0xbh4-0 fHind"><nav data-testid="breadcrumbs" aria-labelledby="sticky-breadcrumb-heading" id="sticky-breadcrumb" class="Box-sc-g0xbh4-0 fzFXnm"><h2 class="sr-only ScreenReaderHeading-module__userSelectNone--vlUbc prc-Heading-Heading-6CmGO" data-testid="screen-reader-heading" id="sticky-breadcrumb-heading">Breadcrumbs</h2><ol class="Box-sc-g0xbh4-0 iMnkmv"><li class="Box-sc-g0xbh4-0 ghzDag"><a class="Box-sc-g0xbh4-0 kHuKdh prc-Link-Link-85e08" sx="[object Object]" data-testid="breadcrumbs-repo-link" href="/riscv/riscv-isa-manual/tree/main" data-discover="true">riscv-isa-manual</a></li><li class="Box-sc-g0xbh4-0 ghzDag"><span class="Box-sc-g0xbh4-0 oDtgN prc-Text-Text-0ima0" aria-hidden="true">/</span><a class="Box-sc-g0xbh4-0 kgiVEz prc-Link-Link-85e08" sx="[object Object]" href="/riscv/riscv-isa-manual/tree/main/src" data-discover="true">src</a></li></ol></nav><div data-testid="breadcrumbs-filename" class="Box-sc-g0xbh4-0 ghzDag"><span class="Box-sc-g0xbh4-0 oDtgN prc-Text-Text-0ima0" aria-hidden="true">/</span><h1 class="Box-sc-g0xbh4-0 dnZoUW prc-Heading-Heading-6CmGO" tabindex="-1" id="sticky-file-name-id">hypervisor.adoc</h1></div></div><button type="button" class="prc-Button-ButtonBase-c50BI FileNameStickyHeader-module__Button--SaiiH FileNameStickyHeader-module__GoToTopButton--9lB4x" data-loading="false" data-size="small" data-variant="invisible" aria-describedby=":R4mfal9lab:-loading-announcement"><span data-component="buttonContent" data-align="center" class="prc-Button-ButtonContent-HKbr-"><span data-component="leadingVisual" class="prc-Button-Visual-2epfX prc-Button-VisualWrap-Db-eB"><svg aria-hidden="true" focusable="false" class="octicon octicon-arrow-up" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="M3.47 7.78a.75.75 0 0 1 0-1.06l4.25-4.25a.75.75 0 0 1 1.06 0l4.25 4.25a.751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018L9 4.81v7.44a.75.75 0 0 1-1.5 0V4.81L4.53 7.78a.75.75 0 0 1-1.06 0Z"></path></svg></span><span data-component="text" class="prc-Button-Label-pTQ3x">Top</span></span></button></div></div></div><div class="Box-sc-g0xbh4-0 dhuhek BlobViewHeader-module__Box_1--PPihg"><h2 class="sr-only ScreenReaderHeading-module__userSelectNone--vlUbc prc-Heading-Heading-6CmGO" data-testid="screen-reader-heading">File metadata and controls</h2><div class="BlobViewHeader-module__Box_2--G_jCG"><ul aria-label="File view" class="prc-SegmentedControl-SegmentedControl-e7570 BlobTabButtons-module__SegmentedControl--JMGov" data-size="small"><li class="prc-SegmentedControl-Item-7Aq6h" data-selected=""><button aria-current="true" class="prc-SegmentedControl-Button-ojWXD" type="button" style="--separator-color:transparent" data-hotkey="Control+/ Control+p"><span class="prc-SegmentedControl-Content-gnQ4n segmentedControl-content"><div class="prc-SegmentedControl-Text-c5gSh segmentedControl-text" data-text="Preview">Preview</div></span></button></li><li class="prc-SegmentedControl-Item-7Aq6h"><button aria-current="false" class="prc-SegmentedControl-Button-ojWXD" type="button" style="--separator-color:var(--borderColor-default, var(--color-border-default, #d0d7de))" data-hotkey="Control+/ Control+c"><span class="prc-SegmentedControl-Content-gnQ4n segmentedControl-content"><div class="prc-SegmentedControl-Text-c5gSh segmentedControl-text" data-text="Code">Code</div></span></button></li><li class="prc-SegmentedControl-Item-7Aq6h"><button aria-current="false" class="prc-SegmentedControl-Button-ojWXD" type="button" style="--separator-color:var(--borderColor-default, var(--color-border-default, #d0d7de))" data-hotkey="b,Shift+B,Control+/ Control+b"><span class="prc-SegmentedControl-Content-gnQ4n segmentedControl-content"><div class="prc-SegmentedControl-Text-c5gSh segmentedControl-text" data-text="Blame">Blame</div></span></button></li></ul><button hidden="" data-testid="" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="Control+/ Control+c"></button><button hidden="" data-testid="" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="b,Shift+B,Control+/ Control+b"></button><button hidden="" data-testid="" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="Control+/ Control+p"></button><div class="react-code-size-details-in-header CodeSizeDetails-module__Box--QdxnQ"><div class="text-mono CodeSizeDetails-module__Box_1--_uFDs"><div data-testid="blob-size" class="CodeSizeDetails-module__Truncate_1--er0Uk prc-Truncate-Truncate-A9Wn6" data-inline="true" title="101 KB" style="--truncate-max-width:100%"><span>2599 lines (2218 loc) · 101 KB</span></div></div></div></div><div class="BlobViewHeader-module__Box_3--Kvpex"><button hidden="" data-testid="" data-hotkey="Control+Shift+&gt;" data-hotkey-scope="read-only-cursor-text-area"></button><button hidden="" data-hotkey="Control+Shift+&gt;"></button><button hidden="" data-testid="" data-hotkey="Control+Shift+&lt;" data-hotkey-scope="read-only-cursor-text-area"></button><button hidden="" data-hotkey="Control+Shift+&lt;"></button><div class="react-blob-header-edit-and-raw-actions BlobViewHeader-module__Box_4--vFP89"><div class="prc-ButtonGroup-ButtonGroup-vcMeG"><div><a href="https://github.com/riscv/riscv-isa-manual/raw/refs/heads/main/src/hypervisor.adoc" data-testid="raw-button" class="Box-sc-g0xbh4-0 lefpaC prc-Button-ButtonBase-c50BI BlobViewHeader-module__LinkButton--DMph4" data-loading="false" data-no-visuals="true" data-size="small" data-variant="default" aria-describedby=":R2lf6fal9lab:-loading-announcement" data-hotkey="Control+/ Control+r"><span data-component="buttonContent" class="Box-sc-g0xbh4-0 gUkoLg prc-Button-ButtonContent-HKbr-"><span data-component="text" class="prc-Button-Label-pTQ3x">Raw</span></span></a></div><div><button data-component="IconButton" type="button" data-testid="copy-raw-button" class="prc-Button-ButtonBase-c50BI prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="small" data-variant="default" aria-describedby=":R3clf6fal9lab:-loading-announcement" aria-labelledby=":Rclf6fal9lab:" data-hotkey="Control+Shift+C"><svg aria-hidden="true" focusable="false" class="octicon octicon-copy" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="M0 6.75C0 5.784.784 5 1.75 5h1.5a.75.75 0 0 1 0 1.5h-1.5a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-1.5a.75.75 0 0 1 1.5 0v1.5A1.75 1.75 0 0 1 9.25 16h-7.5A1.75 1.75 0 0 1 0 14.25Z"></path><path d="M5 1.75C5 .784 5.784 0 6.75 0h7.5C15.216 0 16 .784 16 1.75v7.5A1.75 1.75 0 0 1 14.25 11h-7.5A1.75 1.75 0 0 1 5 9.25Zm1.75-.25a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-7.5a.25.25 0 0 0-.25-.25Z"></path></svg></button><span class="prc-TooltipV2-Tooltip-cYMVY" data-direction="n" aria-hidden="true" id=":Rclf6fal9lab:" popover="auto">Copy raw file</span></div><div><button data-component="IconButton" type="button" data-testid="download-raw-button" class="Box-sc-g0xbh4-0 ivobqY prc-Button-ButtonBase-c50BI prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="small" data-variant="default" aria-describedby=":Rulf6fal9lab:-loading-announcement" aria-labelledby=":R6lf6fal9lab:" data-hotkey="Control+Shift+S"><svg aria-hidden="true" focusable="false" class="octicon octicon-download" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="M2.75 14A1.75 1.75 0 0 1 1 12.25v-2.5a.75.75 0 0 1 1.5 0v2.5c0 .138.112.25.25.25h10.5a.25.25 0 0 0 .25-.25v-2.5a.75.75 0 0 1 1.5 0v2.5A1.75 1.75 0 0 1 13.25 14Z"></path><path d="M7.25 7.689V2a.75.75 0 0 1 1.5 0v5.689l1.97-1.969a.749.749 0 1 1 1.06 1.06l-3.25 3.25a.749.749 0 0 1-1.06 0L4.22 6.78a.749.749 0 1 1 1.06-1.06l1.97 1.969Z"></path></svg></button><span class="prc-TooltipV2-Tooltip-cYMVY" data-direction="n" aria-hidden="true" id=":R6lf6fal9lab:" popover="auto">Download raw file</span></div></div><button hidden="" data-testid="raw-button-shortcut" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="Control+/ Control+r"></button><button hidden="" data-testid="copy-raw-button-shortcut" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="Control+Shift+C"></button><button hidden="" data-testid="download-raw-button-shortcut" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="Control+Shift+S"></button><a class="js-github-dev-shortcut d-none prc-Link-Link-85e08" href="https://github.dev/" data-hotkey="., Control+Shift+/"></a><button hidden="" data-testid="" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="., Control+Shift+/"></button><a class="js-github-dev-new-tab-shortcut d-none prc-Link-Link-85e08" href="https://github.dev/" target="_blank" data-hotkey="Shift+.,Shift+&gt;,&gt;"></a><button hidden="" data-testid="" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="Shift+.,Shift+&gt;,&gt;"></button><div class="prc-ButtonGroup-ButtonGroup-vcMeG"><div><a sx="[object Object]" data-component="IconButton" type="button" data-testid="edit-button" class="Box-sc-g0xbh4-0 iCOsHh prc-Button-ButtonBase-c50BI BlobViewHeader-module__IconButton_1--MzNlL prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="small" data-variant="default" aria-describedby=":Rr9f6fal9lab:-loading-announcement" aria-labelledby=":R39f6fal9lab:" href="/riscv/riscv-isa-manual/edit/main/src/hypervisor.adoc#hypervisor-virtual-machine-load-and-store-instructions" data-discover="true" data-hotkey="e,Shift+E"><svg aria-hidden="true" focusable="false" class="octicon octicon-pencil" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="M11.013 1.427a1.75 1.75 0 0 1 2.474 0l1.086 1.086a1.75 1.75 0 0 1 0 2.474l-8.61 8.61c-.21.21-.47.364-.756.445l-3.251.93a.75.75 0 0 1-.927-.928l.929-3.25c.081-.286.235-.547.445-.758l8.61-8.61Zm.176 4.823L9.75 4.81l-6.286 6.287a.253.253 0 0 0-.064.108l-.558 1.953 1.953-.558a.253.253 0 0 0 .108-.064Zm1.238-3.763a.25.25 0 0 0-.354 0L10.811 3.75l1.439 1.44 1.263-1.263a.25.25 0 0 0 0-.354Z"></path></svg></a><span class="prc-TooltipV2-Tooltip-cYMVY" data-direction="nw" aria-hidden="true" id=":R39f6fal9lab:" popover="auto">Fork this repository and edit the file</span></div><div><button data-component="IconButton" type="button" data-testid="more-edit-button" aria-haspopup="true" aria-expanded="false" tabindex="0" class="prc-Button-ButtonBase-c50BI prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="small" data-variant="default" aria-describedby=":R59f6fal9lab:-loading-announcement" aria-labelledby=":R3t9f6fal9lab:" id=":R59f6fal9lab:"><svg aria-hidden="true" focusable="false" class="octicon octicon-triangle-down" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="m4.427 7.427 3.396 3.396a.25.25 0 0 0 .354 0l3.396-3.396A.25.25 0 0 0 11.396 7H4.604a.25.25 0 0 0-.177.427Z"></path></svg></button><span class="prc-TooltipV2-Tooltip-cYMVY" data-direction="nw" aria-hidden="true" id=":R3t9f6fal9lab:" popover="auto">More edit options</span></div></div><button hidden="" data-testid="" data-hotkey="e,Shift+E" data-hotkey-scope="read-only-cursor-text-area"></button></div><button data-component="IconButton" type="button" aria-pressed="false" class="Box-sc-g0xbh4-0 yaMnG prc-Button-ButtonBase-c50BI TableOfContents-module__IconButton--RCaNg prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="small" data-variant="invisible" aria-describedby=":Rdv6fal9lab:-loading-announcement" aria-labelledby=":R1v6fal9lab:"><svg aria-hidden="true" focusable="false" class="octicon octicon-list-unordered" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="M5.75 2.5h8.5a.75.75 0 0 1 0 1.5h-8.5a.75.75 0 0 1 0-1.5Zm0 5h8.5a.75.75 0 0 1 0 1.5h-8.5a.75.75 0 0 1 0-1.5Zm0 5h8.5a.75.75 0 0 1 0 1.5h-8.5a.75.75 0 0 1 0-1.5ZM2 14a1 1 0 1 1 0-2 1 1 0 0 1 0 2Zm1-6a1 1 0 1 1-2 0 1 1 0 0 1 2 0ZM2 4a1 1 0 1 1 0-2 1 1 0 0 1 0 2Z"></path></svg></button><span class="prc-TooltipV2-Tooltip-cYMVY" data-direction="n" aria-hidden="true" id=":R1v6fal9lab:" popover="auto">Outline</span><div class="react-blob-header-edit-and-raw-actions-combined"><button data-component="IconButton" type="button" title="More file actions" data-testid="more-file-actions-button" aria-haspopup="true" aria-expanded="false" tabindex="0" class="prc-Button-ButtonBase-c50BI js-blob-dropdown-click BlobViewHeader-module__IconButton--uO1fA prc-Button-IconButton-szpyj" data-loading="false" data-no-visuals="true" data-size="small" data-variant="invisible" aria-describedby=":Ra76fal9lab:-loading-announcement" aria-labelledby=":R7q76fal9lab:" id=":Ra76fal9lab:"><svg aria-hidden="true" focusable="false" class="octicon octicon-kebab-horizontal" viewBox="0 0 16 16" width="16" height="16" fill="currentColor" display="inline-block" overflow="visible" style="vertical-align:text-bottom"><path d="M8 9a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3ZM1.5 9a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Zm13 0a1.5 1.5 0 1 0 0-3 1.5 1.5 0 0 0 0 3Z"></path></svg></button><span class="prc-TooltipV2-Tooltip-cYMVY" data-direction="nw" aria-hidden="true" id=":R7q76fal9lab:" popover="auto">Edit and raw actions</span></div></div></div></div><div></div></div><div class="Box-sc-g0xbh4-0 hGyMdv"><section aria-labelledby="file-name-id-wide file-name-id-mobile" class="Box-sc-g0xbh4-0 fGqKFv"><div class="Box-sc-g0xbh4-0 eoaCFS js-snippet-clipboard-copy-unpositioned undefined" data-hpc="true"><article class="markdown-body entry-content container-lg" itemprop="text"><div dir="auto">
<div class="markdown-heading" dir="auto"><h2 id="user-content-hypervisor" tabindex="-1" class="heading-element" dir="auto">"H" Extension for Hypervisor Support, Version 1.0</h2><a id="user-content-h-extension-for-hypervisor-support-version-10" class="anchor" aria-label="Permalink: &quot;H&quot; Extension for Hypervisor Support, Version 1.0" href="#h-extension-for-hypervisor-support-version-10"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<div dir="auto">
<p dir="auto">This chapter describes the RISC-V hypervisor extension, which
virtualizes the supervisor-level architecture to support the efficient
hosting of guest operating systems atop a type-1 or type-2 hypervisor.
The hypervisor extension changes supervisor mode into
<em>hypervisor-extended supervisor mode</em> (HS-mode, or <em>hypervisor mode</em> for
short), where a hypervisor or a hosting-capable operating system runs.
The hypervisor extension also adds another stage of address translation,
from <em>guest physical addresses</em> to supervisor physical addresses, to
virtualize the memory and memory-mapped I/O subsystems for a guest
operating system. HS-mode acts the same as S-mode, but with additional
instructions and CSRs that control the new stage of address translation
and support hosting a guest OS in virtual S-mode (VS-mode). Regular
S-mode operating systems can execute without modification either in
HS-mode or as VS-mode guests.</p>
</div>
<div dir="auto">
<p dir="auto">In HS-mode, an OS or hypervisor interacts with the machine through the
same SBI as an OS normally does from S-mode. An HS-mode hypervisor is
expected to implement the SBI for its VS-mode guest.</p>
</div>
<div dir="auto">
<p dir="auto">The hypervisor extension depends on an "I" base integer ISA with 32
<code>x</code> registers (RV32I or RV64I), not RV32E or RV64E, which have only 16 <code>x</code>
registers. CSR <code>mtval</code> must not be read-only zero, and standard
page-based address translation must be supported, either Sv32 for RV32,
or a minimum of Sv39 for RV64.</p>
</div>
<div dir="auto">
<p dir="auto">The hypervisor extension is enabled by setting bit 7 in the <code>misa</code> CSR,
which corresponds to the letter H. RISC-V harts that implement the
hypervisor extension are encouraged not to hardwire <code>misa</code>[7], so that
the extension may be disabled.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">The baseline privileged architecture is designed to simplify the use of
classic virtualization techniques, where a guest OS is run at
user-level, as the few privileged instructions can be easily detected
and trapped. The hypervisor extension improves virtualization
performance by reducing the frequency of these traps.</p>
</div>
<div dir="auto">
<p dir="auto">The hypervisor extension has been designed to be efficiently emulable on
platforms that do not implement the extension, by running the hypervisor
in S-mode and trapping into M-mode for hypervisor CSR accesses and to
maintain shadow page tables. The majority of CSR accesses for type-2
hypervisors are valid S-mode accesses so need not be trapped.
Hypervisors can support nested virtualization analogously.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h3 id="user-content-privilege-modes" tabindex="-1" class="heading-element" dir="auto">Privilege Modes</h3><a id="user-content-privilege-modes" class="anchor" aria-label="Permalink: Privilege Modes" href="#privilege-modes"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The current <em>virtualization mode</em>, denoted V, indicates whether the hart
is currently executing in a guest. When V=1, the hart is either in
virtual S-mode (VS-mode), or in virtual U-mode (VU-mode) atop a guest OS
running in VS-mode. When V=0, the hart is either in M-mode, in HS-mode,
or in U-mode atop an OS running in HS-mode. The virtualization mode also
indicates whether two-stage address translation is active (V=1) or
inactive (V=0). <a href="#HPrivModes">Privilege modes with the hypervisor extension.</a> lists the
possible privilege modes of a RISC-V hart with the hypervisor extension.</p>
</div>
<div dir="auto"></div>
<markdown-accessiblity-table data-catalyst="">
Table 1. Privilege modes with the hypervisor extension.







<table id="user-content-hprivmodes"><tbody>
<tr>
<td><p dir="auto">Virtualization<br>
Mode (V)</p></td>
<td><p dir="auto">Nominal Privilege</p></td>
<td><p dir="auto">Abbreviation</p></td>
<td><p dir="auto">Name</p></td>
<td><p dir="auto">Two-Stage Translation</p></td>
</tr>
<tr>
<td><p dir="auto">0<br>
0<br>
0</p></td>
<td><p dir="auto">U<br>
S<br>
M</p></td>
<td><p dir="auto">U-mode<br>
HS-mode<br>
M-mode</p></td>
<td><p dir="auto">User mode<br>
Hypervisor-extended supervisor mode<br>
Machine mode</p></td>
<td><p dir="auto">Off<br>
Off<br>
Off</p></td>
</tr>
<tr>
<td><p dir="auto">1<br>
1</p></td>
<td><p dir="auto">U<br>
S</p></td>
<td><p dir="auto">VU-mode<br>
VS-mode</p></td>
<td><p dir="auto">Virtual user mode<br>
Virtual supervisor mode</p></td>
<td><p dir="auto">On<br>
On</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">For privilege modes U and VU, the <em>nominal privilege mode</em> is U, and for
privilege modes HS and VS, the nominal privilege mode is S.</p>
</div>
<div dir="auto">
<p dir="auto">HS-mode is more privileged than VS-mode, and VS-mode is more privileged
than VU-mode. VS-mode interrupts are globally disabled when executing in
U-mode.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">This description does not consider the possibility of U-mode or VU-mode
interrupts and will be revised if an extension for user-level interrupts
is adopted.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h3 id="user-content-hypervisor-and-virtual-supervisor-csrs" tabindex="-1" class="heading-element" dir="auto">Hypervisor and Virtual Supervisor CSRs</h3><a id="user-content-hypervisor-and-virtual-supervisor-csrs" class="anchor" aria-label="Permalink: Hypervisor and Virtual Supervisor CSRs" href="#hypervisor-and-virtual-supervisor-csrs"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">An OS or hypervisor running in HS-mode uses the supervisor CSRs to
interact with the exception, interrupt, and address-translation
subsystems. Additional CSRs are provided to HS-mode, but not to VS-mode,
to manage two-stage address translation and to control the behavior of a
VS-mode guest: <code>hstatus</code>, <code>hedeleg</code>, <code>hideleg</code>, <code>hvip</code>, <code>hip</code>, <code>hie</code>,
<code>hgeip</code>, <code>hgeie</code>, <code>henvcfg</code>, <code>henvcfgh</code>, <code>hcounteren</code>, <code>htimedelta</code>,
<code>htimedeltah</code>, <code>htval</code>, <code>htinst</code>, and <code>hgatp</code>.</p>
</div>
<div dir="auto">
<p dir="auto">Furthermore, several <em>virtual supervisor</em> CSRs (VS CSRs) are replicas of
the normal supervisor CSRs. For example, <code>vsstatus</code> is the VS CSR that
duplicates the usual <code>sstatus</code> CSR.</p>
</div>
<div dir="auto">
<p dir="auto">When V=1, the VS CSRs substitute for the corresponding supervisor CSRs,
taking over all functions of the usual supervisor CSRs except as
specified otherwise. Instructions that normally read or modify a
supervisor CSR shall instead access the corresponding VS CSR. When V=1,
an attempt to read or write a VS CSR directly by its own separate CSR
address causes a virtual-instruction exception. (Attempts from U-mode
cause an illegal-instruction exception as usual.) The VS CSRs can be
accessed as themselves only from M-mode or HS-mode.</p>
</div>
<div dir="auto">
<p dir="auto">While V=1, the normal HS-level supervisor CSRs that are replaced by VS
CSRs retain their values but do not affect the behavior of the machine
unless specifically documented to do so. Conversely, when V=0, the VS
CSRs do not ordinarily affect the behavior of the machine other than
being readable and writable by CSR instructions.</p>
</div>
<div dir="auto">
<p dir="auto">Some standard supervisor CSRs (<code>senvcfg</code>, <code>scounteren</code>, and <code>scontext</code>,
possibly others) have no matching VS CSR. These supervisor CSRs continue
to have their usual function and accessibility even when V=1, except
with VS-mode and VU-mode substituting for HS-mode and U-mode. Hypervisor
software is expected to manually swap the contents of these registers as
needed.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Matching VS CSRs exist only for the supervisor CSRs that must be
duplicated, which are mainly those that get automatically written by
traps or that impact instruction execution immediately after trap entry
and/or right before SRET, when software alone is unable to swap a CSR at
exactly the right moment. Currently, most supervisor CSRs fall into this
category, but future ones might not.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">In this chapter, we use the term <em>HSXLEN</em> to refer to the effective XLEN
when executing in HS-mode, and <em>VSXLEN</em> to refer to the effective XLEN
when executing in VS-mode.</p>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-sec:hstatus" tabindex="-1" class="heading-element" dir="auto">Hypervisor Status (<code>hstatus</code>) Register</h4><a id="user-content-hypervisor-status-hstatus-register" class="anchor" aria-label="Permalink: Hypervisor Status (hstatus) Register" href="#hypervisor-status-hstatus-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>hstatus</code> register is an HSXLEN-bit read/write register formatted as
shown in <a href="#hstatusreg-rv32">Hypervisor status register (<code>hstatus</code>) when HSXLEN=32</a> when HSXLEN=32
and <a href="#hstatusreg">Hypervisor status register (<code>hstatus</code>) when HSXLEN=64.</a> when HSXLEN=64. The <code>hstatus</code>
register provides facilities analogous to the <code>mstatus</code> register for
tracking and controlling the exception behavior of a VS-mode guest.</p>
</div>
<div id="user-content-hstatusreg-rv32" dir="auto">
<div dir="auto">Hypervisor status register (<code>hstatus</code>) when HSXLEN=32</div>
<div dir="auto">
<pre>{reg: [
  {bits:  5, name: 'WPRI'},
  {bits:  1, name: 'VSBE'},
  {bits:  1, name: 'GVA'},
  {bits:  1, name: 'SPV'},
  {bits:  1, name: 'SPVP'},
  {bits:  1, name: 'HU'},
  {bits:  2, name: 'WPRI'},
  {bits:  6, name: 'VGEIN'},
  {bits:  2, name: 'WPRI'},
  {bits:  1, name: 'VTVM'},
  {bits:  1, name: 'VTW'},
  {bits:  1, name: 'VTSR'},
  {bits:  9, name: 'WPRI'},
], config:{lanes: 2, hspace:1024}}</pre>
</div>
</div>
<div id="user-content-hstatusreg" dir="auto">
<div dir="auto">Hypervisor status register (<code>hstatus</code>) when HSXLEN=64.</div>
<div dir="auto">
<pre>{reg: [
  {bits:  5, name: 'WPRI'},
  {bits:  1, name: 'VSBE'},
  {bits:  1, name: 'GVA'},
  {bits:  1, name: 'SPV'},
  {bits:  1, name: 'SPVP'},
  {bits:  1, name: 'HU'},
  {bits:  2, name: 'WPRI'},
  {bits:  6, name: 'VGEIN'},
  {bits:  2, name: 'WPRI'},
  {bits:  1, name: 'VTVM'},
  {bits:  1, name: 'VTW'},
  {bits:  1, name: 'VTSR'},
  {bits:  9, name: 'WPRI'},
  {bits:  2, name: 'VSXL'},
  {bits: 14, name: 'WPRI'},
  {bits:  2, name: 'HUPMM'},
  {bits: 14, name: 'WPRI'},
], config:{lanes: 4, hspace:1024}}</pre>
</div>
</div>
<div dir="auto">
<p dir="auto">The VSXL field controls the effective XLEN for VS-mode (known as
VSXLEN), which may differ from the XLEN for HS-mode (HSXLEN). When
HSXLEN=32, the VSXL field does not exist, and VSXLEN=32. When HSXLEN=64,
VSXL is a <strong>WARL</strong> field that is encoded the same as the MXL field of <code>misa</code>,
shown in <a href="#misabase">[misabase]</a>. In particular, an
implementation may make VSXL be a read-only field whose value always
ensures that VSXLEN=HSXLEN.</p>
</div>
<div dir="auto">
<p dir="auto">If HSXLEN is changed from 32 to a wider width, and if field VSXL is not
restricted to a single value, it gets the value corresponding to the
widest supported width not wider than the new HSXLEN.</p>
</div>
<div dir="auto">
<p dir="auto">The <code>hstatus</code> fields VTSR, VTW, and VTVM are defined analogously to the
<code>mstatus</code> fields TSR, TW, and TVM, but affect execution only in VS-mode,
and cause virtual-instruction exceptions instead of illegal-instruction
exceptions. When VTSR=1, an attempt in VS-mode to execute SRET raises a
virtual-instruction exception. When VTW=1 (and assuming <code>mstatus</code>.TW=0),
an attempt in VS-mode to execute WFI raises a virtual-instruction
exception if the WFI does not complete within an
implementation-specific, bounded time limit. An implementation may have
WFI always raise a virtual-instruction exception in VS-mode when VTW=1
(and <code>mstatus</code>.TW=0), even if there are pending globally-disabled
interrupts when the instruction is executed. When VTVM=1, an attempt in
VS-mode to execute SFENCE.VMA or SINVAL.VMA or to access CSR <code>satp</code>
raises a virtual-instruction exception.</p>
</div>
<div dir="auto">
<p dir="auto">The VGEIN (Virtual Guest External Interrupt Number) field selects a
guest external interrupt source for VS-level external interrupts. VGEIN
is a <strong>WLRL</strong> field that must be able to hold values between zero and the
maximum guest external interrupt number (known as GEILEN), inclusive.
When VGEIN=0, no guest external interrupt source is selected for
VS-level external interrupts. GEILEN may be zero, in which case VGEIN
may be read-only zero. Guest external interrupts are explained in
<a href="#hgeinterruptregs">Hypervisor Guest External Interrupt Registers (<code>hgeip</code> and <code>hgeie</code>)</a>, and the use of VGEIN is covered
further in <a href="#hinterruptregs">Hypervisor Interrupt (<code>hvip</code>, <code>hip</code>, and <code>hie</code>) Registers</a>.</p>
</div>
<div dir="auto">
<p dir="auto">Field HU (Hypervisor in U-mode) controls whether the virtual-machine
load/store instructions, HLV, HLVX, and HSV, can be used also in U-mode.
When HU=1, these instructions can be executed in U-mode the same as in
HS-mode. When HU=0, all hypervisor instructions cause an
illegal-instruction exception in U-mode.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">The HU bit allows a portion of a hypervisor to be run in U-mode for
greater protection against software bugs, while still retaining access
to a virtual machine’s memory.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">The SPV bit (Supervisor Previous Virtualization mode) is written by the
implementation whenever a trap is taken into HS-mode. Just as the SPP
bit in <code>sstatus</code> is set to the (nominal) privilege mode at the time of
the trap, the SPV bit in <code>hstatus</code> is set to the value of the
virtualization mode V at the time of the trap. When an SRET instruction
is executed when V=0, V is set to SPV.</p>
</div>
<div dir="auto">
<p dir="auto">When V=1 and a trap is taken into HS-mode, bit SPVP (Supervisor Previous
Virtual Privilege) is set to the nominal privilege mode at the time of
the trap, the same as <code>sstatus</code>.SPP. But if V=0 before a trap, SPVP is
left unchanged on trap entry. SPVP controls the effective privilege of
explicit memory accesses made by the virtual-machine load/store
instructions, HLV, HLVX, and HSV.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Without SPVP, if instructions HLV, HLVX, and HSV looked instead to
<code>sstatus</code>.SPP for the effective privilege of their memory accesses,
then, even with HU=1, U-mode could not access virtual machine memory at
VS-level, because to enter U-mode using SRET always leaves SPP=0. Unlike
SPP, field SPVP is untouched by transitions back-and-forth between
HS-mode and U-mode.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">Field GVA (Guest Virtual Address) is written by the implementation
whenever a trap is taken into HS-mode. For any trap (breakpoint, address
misaligned, access fault, page fault, or guest-page fault) that writes a
guest virtual address to <code>stval</code>, GVA is set to&nbsp;1. For any other trap
into HS-mode, GVA is set to&nbsp;0.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">For breakpoint and memory access traps that write a nonzero value to
<code>stval</code>, GVA is redundant with field SPV (the two bits are set the same)
except when the explicit memory access of an HLV, HLVX, or HSV
instruction causes a fault. In that case, SPV=0 but GVA=1.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">The VSBE bit is a <strong>WARL</strong> field that controls the endianness of explicit memory
accesses made from VS-mode. If VSBE=0, explicit load and store memory
accesses made from VS-mode are little-endian, and if VSBE=1, they are
big-endian. VSBE also controls the endianness of all implicit accesses
to VS-level memory management data structures, such as page tables. An
implementation may make VSBE a read-only field that always specifies the
same endianness as HS-mode.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hypervisor-trap-delegation-hedeleg-and-hideleg-registers" tabindex="-1" class="heading-element" dir="auto">Hypervisor Trap Delegation (<code>hedeleg</code> and <code>hideleg</code>) Registers</h4><a id="user-content-hypervisor-trap-delegation-hedeleg-and-hideleg-registers" class="anchor" aria-label="Permalink: Hypervisor Trap Delegation (hedeleg and hideleg) Registers" href="#hypervisor-trap-delegation-hedeleg-and-hideleg-registers"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">Register <code>hedeleg</code> is a 64-bit read/write register, formatted as shown in
<a href="#hedelegreg">Hypervisor exception delegation register (<code>hedeleg</code>).</a>.
Register <code>hideleg</code> is an HSXLEN-bit read/write register, formatted as shown in
<a href="#hidelegreg">Hypervisor interrupt delegation register (<code>hideleg</code>).</a>.
By default, all traps at
any privilege level are handled in M-mode, though M-mode usually uses
the <code>medeleg</code> and <code>mideleg</code> CSRs to delegate some traps to HS-mode. The
<code>hedeleg</code> and <code>hideleg</code> CSRs allow these traps to be further delegated
to a VS-mode guest; their layout is the same as <code>medeleg</code> and <code>mideleg</code>.</p>
</div>
<div id="user-content-hedelegreg" dir="auto">
<div dir="auto">Hypervisor exception delegation register (<code>hedeleg</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hedelegreg.edn">images/bytefield/hedelegreg.edn</a></p>
</div>
<div id="user-content-hidelegreg" dir="auto">
<div dir="auto">Hypervisor interrupt delegation register (<code>hideleg</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hidelegreg.edn">images/bytefield/hidelegreg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">A synchronous trap that has been delegated to HS-mode (using <code>medeleg</code>)
is further delegated to VS-mode if V=1 before the trap and the
corresponding <code>hedeleg</code> bit is set. Each bit of <code>hedeleg</code> shall be
either writable or read-only zero. Many bits of <code>hedeleg</code> are required
specifically to be writable or zero, as enumerated in
<a href="#hedeleg-bits">Bits of <code>hedeleg</code> that must be writable or must be read-only zero.</a>. Bit&nbsp;0, corresponding to
instruction address-misaligned exceptions, must be writable if
IALIGN=32.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Requiring that certain bits of <code>hedeleg</code> be writable reduces some of the
burden on a hypervisor to handle variations of implementation.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">When XLEN=32, <code>hedelegh</code> is a 32-bit read/write register
that aliases bits 63:32 of <code>hedeleg</code>.
Register <code>hedelegh</code> does not exist when XLEN=64.</p>
</div>
<div dir="auto">
<p dir="auto">An interrupt that has been delegated to HS-mode (using <code>mideleg</code>) is
further delegated to VS-mode if the corresponding <code>hideleg</code> bit is set.
Among bits 15:0 of <code>hideleg</code>, bits 10, 6, and 2 (corresponding to the
standard VS-level interrupts) are writable, and bits 12, 9, 5, and 1
(corresponding to the standard S-level interrupts) are read-only zeros.</p>
</div>
<div dir="auto">
<p dir="auto">When a virtual supervisor external interrupt (code 10) is delegated to
VS-mode, it is automatically translated by the machine into a supervisor
external interrupt (code 9) for VS-mode, including the value written to
<code>vscause</code> on an interrupt trap. Likewise, a virtual supervisor timer
interrupt (6) is translated into a supervisor timer interrupt (5) for
VS-mode, and a virtual supervisor software interrupt (2) is translated
into a supervisor software interrupt (1) for VS-mode. Similar
translations may or may not be done for platform interrupt
causes (codes 16 and above).</p>
</div>
<markdown-accessiblity-table data-catalyst="">
Table 2. Bits of <code>hedeleg</code> that must be writable or must be read-only zero.





<table id="user-content-hedeleg-bits"><thead>
<tr>
<th>Bit</th>
<th>Attribute</th>
<th>Corresponding Exception</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">0<br>
1<br>
2<br>
3<br>
4<br>
5<br>
6<br>
7<br>
8<br>
9<br>
10<br>
11<br>
12<br>
13<br>
15<br>
16<br>
18<br>
19<br>
20<br>
21<br>
22<br>
23</p></td>
<td><p dir="auto">(See text)<br>
Writable<br>
Writable<br>
Writable<br>
Writable<br>
Writable<br>
Writable<br>
Writable<br>
Writable<br>
Read-only 0<br>
Read-only 0<br>
Read-only 0<br>
Writable<br>
Writable<br>
Writable<br>
Read-only 0<br>
Writable<br>
Writable<br>
Read-only 0<br>
Read-only 0<br>
Read-only 0<br>
Read-only 0</p></td>
<td><p dir="auto">Instruction address misaligned<br>
Instruction access fault<br>
Illegal instruction<br>
Breakpoint<br>
Load address misaligned<br>
Load access fault<br>
Store/AMO address misaligned<br>
Store/AMO access fault<br>
Environment call from U-mode or VU-mode<br>
Environment call from HS-mode<br>
Environment call from VS-mode<br>
Environment call from M-mode<br>
Instruction page fault<br>
Load page fault<br>
Store/AMO page fault<br>
Double trap<br>
Software check<br>
Hardware error<br>
Instruction guest-page fault<br>
Load guest-page fault<br>
Virtual instruction<br>
Store/AMO guest-page fault</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hinterruptregs" tabindex="-1" class="heading-element" dir="auto">Hypervisor Interrupt (<code>hvip</code>, <code>hip</code>, and <code>hie</code>) Registers</h4><a id="user-content-hypervisor-interrupt-hvip-hip-and-hie-registers" class="anchor" aria-label="Permalink: Hypervisor Interrupt (hvip, hip, and hie) Registers" href="#hypervisor-interrupt-hvip-hip-and-hie-registers"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">Register <code>hvip</code> is an HSXLEN-bit read/write register that a hypervisor
can write to indicate virtual interrupts intended for VS-mode. Bits of
<code>hvip</code> that are not writable are read-only zeros.</p>
</div>
<div id="user-content-hvipreg" dir="auto">
<div dir="auto">Hypervisor virtual-interrupt-pending register(<code>hvip</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hvipreg.edn">images/bytefield/hvipreg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">The standard portion (bits 15:0) of <code>hvip</code> is formatted as shown in
<a href="#hvipreg-standard">Standard portion (bits 15:0) of <code>hvip</code>.</a>. Bits VSEIP, VSTIP,
and VSSIP of <code>hvip</code> are writable. Setting VSEIP=1 in <code>hvip</code> asserts a
VS-level external interrupt; setting VSTIP asserts a VS-level timer
interrupt; and setting VSSIP asserts a VS-level software interrupt.</p>
</div>
<div id="user-content-hvipreg-standard" dir="auto">
<div dir="auto">Standard portion (bits 15:0) of <code>hvip</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hvipreg-standard.edn">images/bytefield/hvipreg-standard.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">Registers <code>hip</code> and <code>hie</code> are HSXLEN-bit read/write registers that
supplement HS-level’s <code>sip</code> and <code>sie</code> respectively. The <code>hip</code> register
indicates pending VS-level and hypervisor-specific interrupts, while
<code>hie</code> contains enable bits for the same interrupts.</p>
</div>
<div id="user-content-hipreg" dir="auto">
<div dir="auto">Hypervisor interrupt-pending register (<code>hip</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hipreg.edn">images/bytefield/hipreg.edn</a></p>
</div>
<div id="user-content-hiereg" dir="auto">
<div dir="auto">Hypervisor interrupt-enable register (<code>hie</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hiereg.edn">images/bytefield/hiereg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">For each writable bit in <code>sie</code>, the corresponding bit shall be read-only
zero in both <code>hip</code> and <code>hie</code>. Hence, the nonzero bits in <code>sie</code> and <code>hie</code>
are always mutually exclusive, and likewise for <code>sip</code> and <code>hip</code>.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">The active bits of <code>hip</code> and <code>hie</code> cannot be placed in HS-level’s <code>sip</code>
and <code>sie</code> because doing so would make it impossible for software to
emulate the hypervisor extension on platforms that do not implement it
in hardware.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">An interrupt <em>i</em> will trap to HS-mode whenever all of the following are
true: (a) either the current operating mode is HS-mode and the SIE bit
in the <code>sstatus</code> register is set, or the current operating mode has less
privilege than HS-mode; (b) bit <em>i</em> is set in both <code>sip</code> and <code>sie</code>, or
in both <code>hip</code> and <code>hie</code>; and (c) bit <em>i</em> is not set in <code>hideleg</code>.</p>
</div>
<div dir="auto">
<p dir="auto">If bit <em>i</em> of <code>sie</code> is read-only zero, the same bit in register <code>hip</code>
may be writable or may be read-only. When bit <em>i</em> in <code>hip</code> is writable,
a pending interrupt <em>i</em> can be cleared by writing 0 to this bit. If
interrupt <em>i</em> can become pending in <code>hip</code> but bit <em>i</em> in <code>hip</code> is
read-only, then either the interrupt can be cleared by clearing bit <em>i</em>
of <code>hvip</code>, or the implementation must provide some other mechanism for
clearing the pending interrupt (which may involve a call to the
execution environment).</p>
</div>
<div dir="auto">
<p dir="auto">A bit in <code>hie</code> shall be writable if the corresponding interrupt can ever
become pending in <code>hip</code>. Bits of <code>hie</code> that are not writable shall be
read-only zero.</p>
</div>
<div dir="auto">
<p dir="auto">The standard portions (bits 15:0) of registers <code>hip</code> and <code>hie</code> are
formatted as shown in <a href="#hipreg-standard">Standard portion (bits 15:0) of <code>hip</code>.</a> and <a href="#hiereg-standard">Standard portion (bits 15:0) of <code>hie</code>.</a> respectively.</p>
</div>
<div id="user-content-hipreg-standard" dir="auto">
<div dir="auto">Standard portion (bits 15:0) of <code>hip</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hipreg-standard.edn">images/bytefield/hipreg-standard.edn</a></p>
</div>
<div id="user-content-hiereg-standard" dir="auto">
<div dir="auto">Standard portion (bits 15:0) of <code>hie</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hiereg-standard.edn">images/bytefield/hiereg-standard.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">Bits <code>hip</code>.SGEIP and <code>hie</code>.SGEIE are the interrupt-pending and
interrupt-enable bits for guest external interrupts at supervisor level
(HS-level). SGEIP is read-only in <code>hip</code>, and is 1 if and only if the
bitwise logical-AND of CSRs <code>hgeip</code> and <code>hgeie</code> is nonzero in any bit.
(See <a href="#hgeinterruptregs">Hypervisor Guest External Interrupt Registers (<code>hgeip</code> and <code>hgeie</code>)</a>.)</p>
</div>
<div dir="auto">
<p dir="auto">Bits <code>hip</code>.VSEIP and <code>hie</code>.VSEIE are the interrupt-pending and
interrupt-enable bits for VS-level external interrupts. VSEIP is
read-only in <code>hip</code>, and is the logical-OR of these interrupt sources:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">bit VSEIP of <code>hvip</code>;</p>
</li>
<li>
<p dir="auto">the bit of <code>hgeip</code> selected by <code>hstatus</code>.VGEIN; and</p>
</li>
<li>
<p dir="auto">any other platform-specific external interrupt signal directed to
VS-level.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">Bits <code>hip</code>.VSTIP and <code>hie</code>.VSTIE are the interrupt-pending and
interrupt-enable bits for VS-level timer interrupts. VSTIP is read-only
in <code>hip</code>, and is the logical-OR of <code>hvip</code>.VSTIP and any other
platform-specific timer interrupt signal directed to VS-level.</p>
</div>
<div dir="auto">
<p dir="auto">Bits <code>hip</code>.VSSIP and <code>hie</code>.VSSIE are the interrupt-pending and
interrupt-enable bits for VS-level software interrupts. VSSIP in <code>hip</code>
is an alias (writable) of the same bit in <code>hvip</code>.</p>
</div>
<div dir="auto">
<p dir="auto">Multiple simultaneous interrupts destined for HS-mode are handled in the
following decreasing priority order: SEI, SSI, STI, SGEI, VSEI, VSSI,
VSTI, LCOFI.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hgeinterruptregs" tabindex="-1" class="heading-element" dir="auto">Hypervisor Guest External Interrupt Registers (<code>hgeip</code> and <code>hgeie</code>)</h4><a id="user-content-hypervisor-guest-external-interrupt-registers-hgeip-and-hgeie" class="anchor" aria-label="Permalink: Hypervisor Guest External Interrupt Registers (hgeip and hgeie)" href="#hypervisor-guest-external-interrupt-registers-hgeip-and-hgeie"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>hgeip</code> register is an HSXLEN-bit read-only register, formatted as
shown in <a href="#hgeipreg">Hypervisor guest external interrupt-pending register (<code>hgeip</code>).</a>, that indicates pending guest
external interrupts for this hart. The <code>hgeie</code> register is an HSXLEN-bit
read/write register, formatted as shown in
<a href="#hgeiereg">Hypervisor guest external interrupt-enable register (<code>hgeie</code>).</a>, that contains enable bits for the
guest external interrupts at this hart. Guest external interrupt number
<em>i</em> corresponds with bit&nbsp;<em>i</em> in both <code>hgeip</code> and <code>hgeie</code>.</p>
</div>
<div id="user-content-hgeipreg" dir="auto">
<div dir="auto">Hypervisor guest external interrupt-pending register (<code>hgeip</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hgeipreg.edn">images/bytefield/hgeipreg.edn</a></p>
</div>
<div id="user-content-hgeiereg" dir="auto">
<div dir="auto">Hypervisor guest external interrupt-enable register (<code>hgeie</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hgeiereg.edn">images/bytefield/hgeiereg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">Guest external interrupts represent interrupts directed to individual
virtual machines at VS-level. If a RISC-V platform supports placing a
physical device under the direct control of a guest OS with minimal
hypervisor intervention (known as <em>pass-through</em> or <em>direct assignment</em>
between a virtual machine and the physical device), then, in such
circumstance, interrupts from the device are intended for a specific
virtual machine. Each bit of <code>hgeip</code> summarizes <em>all</em> pending interrupts
directed to one virtual hart, as collected and reported by an interrupt
controller. To distinguish specific pending interrupts from multiple
devices, software must query the interrupt controller.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Support for guest external interrupts requires an interrupt controller
that can collect virtual-machine-directed interrupts separately from
other interrupts.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">The number of bits implemented in <code>hgeip</code> and <code>hgeie</code> for guest external
interrupts is UNSPECIFIED and may be zero. This number is known as <em>GEILEN</em>. The
least-significant bits are implemented first, apart from bit 0. Hence,
if GEILEN is nonzero, bits GEILEN:1 shall be writable in <code>hgeie</code>, and
all other bit positions shall be read-only zeros in both <code>hgeip</code> and
<code>hgeie</code>.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">The set of guest external interrupts received and handled at one
physical hart may differ from those received at other harts. Guest
external interrupt number <em>i</em> at one physical hart is typically expected
not to be the same as guest external interrupt <em>i</em> at any other hart.
For any one physical hart, the maximum number of virtual harts that may
directly receive guest external interrupts is limited by GEILEN. The
maximum this number can be for any implementation is 31 for RV32 and 63
for RV64, per physical hart.</p>
</div>
<div dir="auto">
<p dir="auto">A hypervisor is always free to <em>emulate</em> devices for any number of
virtual harts without being limited by GEILEN. Only direct pass-through
(direct assignment) of interrupts is affected by the GEILEN limit, and
the limit is on the number of virtual harts receiving such interrupts,
not the number of distinct interrupts received. The number of distinct
interrupts a single virtual hart may receive is determined by the
interrupt controller.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">Register <code>hgeie</code> selects the subset of guest external interrupts that
cause a supervisor-level (HS-level) guest external interrupt. The enable
bits in <code>hgeie</code> do not affect the VS-level external interrupt signal
selected from <code>hgeip</code> by <code>hstatus</code>.VGEIN.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-sec:henvcfg" tabindex="-1" class="heading-element" dir="auto">Hypervisor Environment Configuration Register (<code>henvcfg</code>)</h4><a id="user-content-hypervisor-environment-configuration-register-henvcfg" class="anchor" aria-label="Permalink: Hypervisor Environment Configuration Register (henvcfg)" href="#hypervisor-environment-configuration-register-henvcfg"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>henvcfg</code> CSR is a 64-bit read/write register, formatted
as shown in <a href="#henvcfg">Hypervisor environment configuration register (<code>henvcfg</code>).</a>, that controls
certain characteristics of the execution environment when virtualization
mode V=1.</p>
</div>
<div id="user-content-henvcfg" dir="auto">
<div dir="auto">Hypervisor environment configuration register (<code>henvcfg</code>).</div>
<div dir="auto">
<pre>{reg: [
  {bits:  1, name: 'FIOM'},
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'LPE'},
  {bits:  1, name: 'SSE'},
  {bits:  2, name: 'CBIE'},
  {bits:  1, name: 'CBCFE'},
  {bits:  1, name: 'CBZE'},
  {bits: 24, name: 'WPRI'},
  {bits:  2, name: 'PMM'},
  {bits: 25, name: 'WPRI'},
  {bits:  1, name: 'DTE'},
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'ADUE'},
  {bits:  1, name: 'PBMTE'},
  {bits:  1, name: 'STCE'},
], config:{lanes: 4, hspace:1024}}</pre>
</div>
</div>
<div dir="auto">
<p dir="auto">If bit FIOM (Fence of I/O implies Memory) is set to one in <code>henvcfg</code>,
FENCE instructions executed when V=1 are modified so the requirement to
order accesses to device I/O implies also the requirement to order main
memory accesses. <a href="#henvcfg-FIOM">Modified interpretation of FENCE predecessor and successor sets when FIOM=1 and virtualization mode V=1.</a> details the modified
interpretation of FENCE instruction bits PI, PO, SI, and SO when FIOM=1
and V=1.</p>
</div>
<div dir="auto">
<p dir="auto">Similarly, when FIOM=1 and V=1, if an atomic instruction that accesses a
region ordered as device I/O has its <em>aq</em> and/or <em>rl</em> bit set, then that
instruction is ordered as though it accesses both device I/O and memory.</p>
</div>
<markdown-accessiblity-table data-catalyst="">
Table 3. Modified interpretation of FENCE predecessor and successor sets when FIOM=1 and virtualization mode V=1.




<table id="user-content-henvcfg-fiom"><thead>
<tr>
<th>Instruction bit</th>
<th>Meaning when set</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">PI<br>
PO</p></td>
<td><p dir="auto">Predecessor device input and memory reads (PR implied)<br>
Predecessor device output and memory writes (PW implied)</p></td>
</tr>
<tr>
<td><p dir="auto">SI<br>
SO</p></td>
<td><p dir="auto">Successor device input and memory reads (SR implied)<br>
Successor device output and memory writes (SW implied)</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">The PBMTE bit controls whether the Svpbmt extension is available for use
in VS-stage address translation. When PBMTE=1, Svpbmt is available for
VS-stage address translation. When PBMTE=0, the implementation behaves
as though Svpbmt were not implemented for VS-stage address translation.
If Svpbmt is not implemented, PBMTE is read-only zero.</p>
</div>
<div dir="auto">
<p dir="auto">If the Svadu extension is implemented, the ADUE bit controls whether hardware
updating of PTE A/D bits is enabled for VS-stage address translation.
When ADUE=1, hardware updating of PTE A/D bits is enabled during VS-stage
address translation, and the implementation behaves as though the Svade
extension were not implemented for VS-mode address translation.
When ADUE=0, the implementation behaves as though Svade were implemented for
VS-stage address translation.
If Svadu is not implemented, ADUE is read-only zero.</p>
</div>
<div dir="auto">
<p dir="auto">The definition of the STCE field is furnished by the Sstc extension.</p>
</div>
<div dir="auto">
<p dir="auto">The definition of the CBZE field is furnished by the Zicboz extension.</p>
</div>
<div dir="auto">
<p dir="auto">The definitions of the CBCFE and CBIE fields are furnished by the Zicbom extension.</p>
</div>
<div dir="auto">
<p dir="auto">The definition of the PMM field is furnished by the Ssnpm extension.</p>
</div>
<div dir="auto">
<p dir="auto">The Zicfilp extension adds the <code>LPE</code> field in <code>henvcfg</code>. When the <code>LPE</code> field
is set to 1, the Zicfilp extension is enabled in VS-mode. When the <code>LPE</code> field
is 0, the Zicfilp extension is not enabled in VS-mode and the following rules
apply to VS-mode:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">The hart does not update the <code>ELP</code> state; it remains as <code>NO_LP_EXPECTED</code>.</p>
</li>
<li>
<p dir="auto">The <code>LPAD</code> instruction operates as a no-op.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">The Zicfiss extension adds the <code>SSE</code> field in <code>henvcfg</code>. If the <code>SSE</code> field is
set to 1, the Zicfiss extension is activated in VS-mode. When the <code>SSE</code> field is
0, the Zicfiss extension remains inactive in VS-mode, and the following rules
apply when <code>V=1</code>:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">32-bit Zicfiss instructions will revert to their behavior as defined by Zimop.</p>
</li>
<li>
<p dir="auto">16-bit Zicfiss instructions will revert to their behavior as defined by Zcmop.</p>
</li>
<li>
<p dir="auto">The <code>pte.xwr=010b</code> encoding in VS-stage page tables becomes reserved.</p>
</li>
<li>
<p dir="auto">The <code>senvcfg.SSE</code> field will read as zero and is read-only.</p>
</li>
<li>
<p dir="auto">When <code>menvcfg.SSE</code> is one, <code>SSAMOSWAP.W/D</code> raises a virtual-instruction
exception.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">The Ssdbltrp extension adds the double-trap-enable (<code>DTE</code>) field in <code>henvcfg</code>.
When <code>henvcfg.DTE</code> is zero, the implementation behaves as though Ssdbltrp is not
implemented for VS-mode and the <code>vsstatus.SDT</code> bit is read-only zero.</p>
</div>
<div dir="auto">
<p dir="auto">When XLEN=32, <code>henvcfgh</code> is a
32-bit read/write register that aliases bits 63:32
of <code>henvcfg</code>. Register <code>henvcfgh</code> does not exist when
XLEN=64.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hypervisor-counter-enable-hcounteren-register" tabindex="-1" class="heading-element" dir="auto">Hypervisor Counter-Enable (<code>hcounteren</code>) Register</h4><a id="user-content-hypervisor-counter-enable-hcounteren-register" class="anchor" aria-label="Permalink: Hypervisor Counter-Enable (hcounteren) Register" href="#hypervisor-counter-enable-hcounteren-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The counter-enable register <code>hcounteren</code> is a 32-bit register that
controls the availability of the hardware performance monitoring
counters to the guest virtual machine.</p>
</div>
<div dir="auto">
<div dir="auto">Hypervisor counter-enable register (<code>hcounteren</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hcounterenreg.edn">images/bytefield/hcounterenreg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">When the CY, TM, IR, or HPM_n_ bit in the <code>hcounteren</code> register is
clear, attempts to read the <code>cycle</code>, <code>time</code>, <code>instret</code>, or
<code>hpmcounter</code> <em>n</em> register while V=1 will cause a virtual-instruction
exception if the same bit in <code>mcounteren</code> is 1. When one of these bits
is set, access to the corresponding register is permitted when V=1,
unless prevented for some other reason. In VU-mode, a counter is not
readable unless the applicable bits are set in both <code>hcounteren</code> and
<code>scounteren</code>.</p>
</div>
<div dir="auto">
<p dir="auto"><code>hcounteren</code> must be implemented. However, any of the bits may be
read-only zero, indicating reads to the corresponding counter will cause
an exception when V=1. Hence, they are effectively <strong>WARL</strong> fields.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hypervisor-time-delta-htimedelta-register" tabindex="-1" class="heading-element" dir="auto">Hypervisor Time Delta (<code>htimedelta</code>) Register</h4><a id="user-content-hypervisor-time-delta-htimedelta-register" class="anchor" aria-label="Permalink: Hypervisor Time Delta (htimedelta) Register" href="#hypervisor-time-delta-htimedelta-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>htimedelta</code> CSR is a 64-bit read/write register that contains the delta
between the value of the <code>time</code> CSR and the value returned in VS-mode or
VU-mode. That is, reading the <code>time</code> CSR in VS or VU mode returns the
sum of the contents of <code>htimedelta</code> and the actual value of <code>time</code>.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Because overflow is ignored when summing <code>htimedelta</code> and <code>time</code>, large
values of <code>htimedelta</code> may be used to represent negative time offsets.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<div dir="auto">Hypervisor time delta register.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/htimedelta.edn">images/bytefield/htimedelta.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">When XLEN=32, <code>htimedeltah</code> is a 32-bit read/write register
that aliases bits 63:32 of <code>htimedelta</code>.
Register <code>htimedeltah</code> does not exist when XLEN=64.</p>
</div>
<div dir="auto">
<p dir="auto">If the <code>time</code> CSR is implemented, <code>htimedelta</code> (and <code>htimedeltah</code> for XLEN=32)
must be implemented.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hypervisor-trap-value-htval-register" tabindex="-1" class="heading-element" dir="auto">Hypervisor Trap Value (<code>htval</code>) Register</h4><a id="user-content-hypervisor-trap-value-htval-register" class="anchor" aria-label="Permalink: Hypervisor Trap Value (htval) Register" href="#hypervisor-trap-value-htval-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>htval</code> register is an HSXLEN-bit read/write register formatted as
shown in <a href="#htvalreg">Hypervisor trap value register (<code>htval</code>).</a>. When a trap is taken into
HS-mode, <code>htval</code> is written with additional exception-specific
information, alongside <code>stval</code>, to assist software in handling the trap.</p>
</div>
<div id="user-content-htvalreg" dir="auto">
<div dir="auto">Hypervisor trap value register (<code>htval</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/htvalreg.edn">images/bytefield/htvalreg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">When a guest-page-fault trap is taken into HS-mode, <code>htval</code> is written
with either zero or the guest physical address that faulted, shifted
right by 2 bits. For other traps, <code>htval</code> is set to zero, but a future
standard or extension may redefine <code>htval’s</code> setting for other traps.</p>
</div>
<div dir="auto">
<p dir="auto">A guest-page fault may arise due to an implicit memory access during
first-stage (VS-stage) address translation, in which case a guest
physical address written to <code>htval</code> is that of the implicit memory
access that faulted—for example, the address of a VS-level page table
entry that could not be read. (The guest physical address corresponding
to the original virtual address is unknown when VS-stage translation
fails to complete.) Additional information is provided in CSR <code>htinst</code>
to disambiguate such situations.</p>
</div>
<div dir="auto">
<p dir="auto">Otherwise, for misaligned loads and stores that cause guest-page faults,
a nonzero guest physical address in <code>htval</code> corresponds to the faulting
portion of the access as indicated by the virtual address in <code>stval</code>.
For instruction guest-page faults on systems with variable-length
instructions, a nonzero <code>htval</code> corresponds to the faulting portion of
the instruction as indicated by the virtual address in <code>stval</code>.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">A guest physical address written to <code>htval</code> is shifted right by 2&nbsp;bits
to accommodate addresses wider than the current XLEN. For RV32, the
hypervisor extension permits guest physical addresses as wide as 34
bits, and <code>htval</code> reports bits 33:2 of the address. This shift-by-2
encoding of guest physical addresses matches the encoding of physical
addresses in PMP address registers (<a href="#pmp">[pmp]</a>) and in
page table entries (<a href="#sv32">[sv32]</a>, <a href="#sv39">[sv39]</a>, <a href="#sv48">[sv48]</a>, and <a href="#sv57">[sv57]</a>).</p>
</div>
<div dir="auto">
<p dir="auto">If the least-significant two bits of a faulting guest physical address
are needed, these bits are ordinarily the same as the least-significant
two bits of the faulting virtual address in <code>stval</code>. For faults due to
implicit memory accesses for VS-stage address translation, the
least-significant two bits are instead zeros. These cases can be
distinguished using the value provided in register <code>htinst</code>.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto"><code>htval</code> is a <strong>WARL</strong> register that must be able to hold zero and may be capable
of holding only an arbitrary subset of other 2-bit-shifted guest
physical addresses, if any.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Unless it has reason to assume otherwise (such as a platform standard),
software that writes a value to <code>htval</code> should read back from <code>htval</code> to
confirm the stored value.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hypervisor-trap-instruction-htinst-register" tabindex="-1" class="heading-element" dir="auto">Hypervisor Trap Instruction (<code>htinst</code>) Register</h4><a id="user-content-hypervisor-trap-instruction-htinst-register" class="anchor" aria-label="Permalink: Hypervisor Trap Instruction (htinst) Register" href="#hypervisor-trap-instruction-htinst-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>htinst</code> register is an HSXLEN-bit read/write register formatted as
shown in <a href="#htinstreg">Hypervisor trap instruction (<code>htinst</code>) register.</a>. When a trap is taken into
HS-mode, <code>htinst</code> is written with a value that, if nonzero, provides
information about the instruction that trapped, to assist software in
handling the trap. The values that may be written to <code>htinst</code> on a trap
are documented in <a href="#tinst-vals">Transformed Instruction or Pseudoinstruction for <code>mtinst</code> or <code>htinst</code></a>.</p>
</div>
<div id="user-content-htinstreg" dir="auto">
<div dir="auto">Hypervisor trap instruction (<code>htinst</code>) register.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/htinstreg.edn">images/bytefield/htinstreg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto"><code>htinst</code> is a <strong>WARL</strong> register that need only be able to hold the values that
the implementation may automatically write to it on a trap.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hgatp" tabindex="-1" class="heading-element" dir="auto">Hypervisor Guest Address Translation and Protection (<code>hgatp</code>) Register</h4><a id="user-content-hypervisor-guest-address-translation-and-protection-hgatp-register" class="anchor" aria-label="Permalink: Hypervisor Guest Address Translation and Protection (hgatp) Register" href="#hypervisor-guest-address-translation-and-protection-hgatp-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>hgatp</code> register is an HSXLEN-bit read/write register, formatted as
shown in <a href="#rv32hgatp">Hypervisor guest address translation and protection register <code>hgatp</code> when HSXLEN=32.</a> for HSXLEN=32 and
<a href="#rv64hgatp">Hypervisor guest address translation and protection register <code>hgatp</code> when HSXLEN=64 for MODE values Bare, Sv39x4, Sv48x4, and Sv57x4.</a> for HSXLEN=64, which controls
G-stage address translation and protection, the second stage of
two-stage translation for guest virtual addresses (see
<a href="#two-stage-translation">Two-Stage Address Translation</a>). Similar to CSR <code>satp</code>, this
register holds the physical page number (PPN) of the guest-physical root
page table; a virtual machine identifier (VMID), which facilitates
address-translation fences on a per-virtual-machine basis; and the MODE
field, which selects the address-translation scheme for guest physical
addresses. When <code>mstatus</code>.TVM=1, attempts to read or write <code>hgatp</code> while
executing in HS-mode will raise an illegal-instruction exception.</p>
</div>
<div id="user-content-rv32hgatp" dir="auto">
<div dir="auto">Hypervisor guest address translation and protection register <code>hgatp</code> when HSXLEN=32.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/rv32hgatp.edn">images/bytefield/rv32hgatp.edn</a></p>
</div>
<div id="user-content-rv64hgatp" dir="auto">
<div dir="auto">Hypervisor guest address translation and protection register <code>hgatp</code> when HSXLEN=64 for MODE values Bare, Sv39x4, Sv48x4, and Sv57x4.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/rv64hgatp.edn">images/bytefield/rv64hgatp.edn</a></p>
</div>
<div dir="auto">
<p dir="auto"><a href="#hgatp-mode">Encoding of <code>hgatp</code> MODE field.</a> shows the encodings of the MODE field when
HSXLEN=32 and HSXLEN=64. When MODE=Bare, guest physical addresses are
equal to supervisor physical addresses, and there is no further memory
protection for a guest virtual machine beyond the physical memory
protection scheme described in <a href="#pmp">[pmp]</a>. In this
case, software must write zero to the remaining fields in <code>hgatp</code>.
Attempting to select MODE=Bare with a nonzero pattern in the remaining fields
has an UNSPECIFIED effect on the value that the remaining fields assume and an
UNSPECIFIED effect on G-stage address translation and protection behavior.</p>
</div>
<div dir="auto">
<p dir="auto">When HSXLEN=32, the only other valid setting for MODE is Sv32x4, which
is a modification of the usual Sv32 paged virtual-memory scheme,
extended to support 34-bit guest physical addresses. When HSXLEN=64,
modes Sv39x4, Sv48x4, and Sv57x4 are defined as modifications of the
Sv39, Sv48, and Sv57 paged virtual-memory schemes. All of these paged
virtual-memory schemes are described in
<a href="#guest-addr-translation">Guest Physical Address Translation</a>.</p>
</div>
<div dir="auto">
<p dir="auto">The remaining MODE settings when HSXLEN=64 are reserved for future use
and may define different interpretations of the other fields in <code>hgatp</code>.</p>
</div>
<markdown-accessiblity-table data-catalyst="">
Table 4. Encoding of <code>hgatp</code> MODE field.





<table id="user-content-hgatp-mode"><thead>
<tr>
<th colspan="3">HSXLEN=32</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">Value</p></td>
<td><p dir="auto">Name</p></td>
<td><p dir="auto">Description</p></td>
</tr>
<tr>
<td><p dir="auto">0<br>
1</p></td>
<td><p dir="auto">Bare<br>
Sv32x4</p></td>
<td><p dir="auto">No translation or protection.<br>
Page-based 34-bit virtual addressing (2-bit extension of
Sv32).</p></td>
</tr>
<tr>
<td colspan="3"><p dir="auto"><strong>HSXLEN=64</strong></p></td>
</tr>
<tr>
<td><p dir="auto">Value</p></td>
<td><p dir="auto">Name</p></td>
<td><p dir="auto">Description</p></td>
</tr>
<tr>
<td><p dir="auto">0<br>
1-7<br>
8<br>
9<br>
10<br>
11-15</p></td>
<td><p dir="auto">Bare<br>
—<br>
Sv39x4<br>
Sv48x4<br>
Sv57x4<br>
—</p></td>
<td><p dir="auto">No translation or protection.<br>
<em>Reserved</em><br>
Page-based 41-bit virtual addressing (2-bit extension of
Sv39).<br>
Page-based 50-bit virtual addressing (2-bit extension of
Sv48).<br>
Page-based 59-bit virtual addressing (2-bit extension of
Sv57).<br>
<em>Reserved</em></p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">Implementations are not required to support all defined MODE settings
when HSXLEN=64.</p>
</div>
<div dir="auto">
<p dir="auto">A write to <code>hgatp</code> with an unsupported MODE value is not ignored as it
is for <code>satp</code>. Instead, the fields of <code>hgatp</code> are <strong>WARL</strong> in the normal way,
when so indicated.</p>
</div>
<div dir="auto">
<p dir="auto">As explained in <a href="#guest-addr-translation">Guest Physical Address Translation</a>, for the
paged virtual-memory schemes (Sv32x4, Sv39x4, Sv48x4, and Sv57x4), the
root page table is 16 KiB and must be aligned to a 16-KiB boundary. In
these modes, the lowest two bits of the physical page number (PPN) in
<code>hgatp</code> always read as zeros. An implementation that supports only the
defined paged virtual-memory schemes and/or Bare may make PPN[1:0]
read-only zero.</p>
</div>
<div dir="auto">
<p dir="auto">The number of VMID bits is UNSPECIFIED and may be zero. The number of implemented
VMID bits, termed <em>VMIDLEN</em>, may be determined by writing one to every
bit position in the VMID field, then reading back the value in <code>hgatp</code>
to see which bit positions in the VMID field hold a one. The
least-significant bits of VMID are implemented first: that is, if
VMIDLEN &gt; 0, VMID[VMIDLEN-1:0] is writable. The maximal
value of VMIDLEN, termed VMIDMAX, is 7 for Sv32x4 or 14 for Sv39x4,
Sv48x4, and Sv57x4.</p>
</div>
<div dir="auto">
<p dir="auto">The <code>hgatp</code> register is considered <em>active</em> for the purposes of the
address-translation algorithm <em>unless</em> the effective privilege mode is U
and <code>hstatus</code>.HU=0.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">This definition simplifies the implementation of speculative execution
of HLV, HLVX, and HSV instructions.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">Note that writing <code>hgatp</code> does not imply any ordering constraints
between page-table updates and subsequent G-stage address translations.
If the new virtual machine’s guest physical page tables have been
modified, or if a VMID is reused, it may be necessary to execute an
HFENCE.GVMA instruction (see <a href="#hfence.vma">Hypervisor Memory-Management Fence Instructions</a>) before or
after writing <code>hgatp</code>.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-vsstatus" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Status (<code>vsstatus</code>) Register</h4><a id="user-content-virtual-supervisor-status-vsstatus-register" class="anchor" aria-label="Permalink: Virtual Supervisor Status (vsstatus) Register" href="#virtual-supervisor-status-vsstatus-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vsstatus</code> register is a VSXLEN-bit read/write register that is
VS-mode’s version of supervisor register <code>sstatus</code>, formatted as shown
in <a href="#vsstatusreg-rv32">Virtual supervisor status (<code>vsstatus</code>) register when VSXLEN=32.</a> when VSXLEN=32 and
<a href="#vsstatusreg">Virtual supervisor status (<code>vsstatus</code>) register when VSXLEN=64.</a> when VSXLEN=64. When V=1,
<code>vsstatus</code> substitutes for the usual <code>sstatus</code>, so instructions that
normally read or modify <code>sstatus</code> actually access <code>vsstatus</code> instead.</p>
</div>
<div id="user-content-vsstatusreg-rv32" dir="auto">
<div dir="auto">Virtual supervisor status (<code>vsstatus</code>) register when VSXLEN=32.</div>
<div dir="auto">
<pre>{reg: [
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'SIE'},
  {bits:  3, name: 'WPRI'},
  {bits:  1, name: 'SPIE'},
  {bits:  1, name: 'UBE'},
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'SPP'},
  {bits:  2, name: 'VS[1:0]'},
  {bits:  2, name: 'WPRI'},
  {bits:  2, name: 'FS[1:0]'},
  {bits:  2, name: 'XS[1:0]'},
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'SUM'},
  {bits:  1, name: 'MXR'},
  {bits:  3, name: 'WPRI'},
  {bits:  1, name: 'SPELP'},
  {bits:  1, name: 'SDT'},
  {bits:  6, name: 'WPRI'},
  {bits:  1, name: 'SD'},
], config:{lanes: 2, hspace:1024}}</pre>
</div>
</div>
<div id="user-content-vsstatusreg" dir="auto">
<div dir="auto">Virtual supervisor status (<code>vsstatus</code>) register when VSXLEN=64.</div>
<div dir="auto">
<pre>{reg: [
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'SIE'},
  {bits:  3, name: 'WPRI'},
  {bits:  1, name: 'SPIE'},
  {bits:  1, name: 'UBE'},
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'SPP'},
  {bits:  2, name: 'VS[1:0]'},
  {bits:  2, name: 'WPRI'},
  {bits:  2, name: 'FS[1:0]'},
  {bits:  2, name: 'XS[1:0]'},
  {bits:  1, name: 'WPRI'},
  {bits:  1, name: 'SUM'},
  {bits:  1, name: 'MXR'},
  {bits:  3, name: 'WPRI'},
  {bits:  1, name: 'SPELP'},
  {bits:  1, name: 'SDT'},
  {bits:  7, name: 'WPRI'},
  {bits:  2, name: 'UXL[1:0]'},
  {bits: 29, name: 'WPRI'},
  {bits:  1, name: 'SD'},
], config:{lanes: 4, hspace:1024}}</pre>
</div>
</div>
<div dir="auto">
<p dir="auto">The UXL field controls the effective XLEN for VU-mode, which may differ
from the XLEN for VS-mode (VSXLEN). When VSXLEN=32, the UXL field does
not exist, and VU-mode XLEN=32. When VSXLEN=64, UXL is a <strong>WARL</strong> field that is
encoded the same as the MXL field of <code>misa</code>, shown in <a href="#misabase">[misabase]</a>. In particular, an implementation may make UXL be a read-only copy of field VSXL of <code>hstatus</code>, forcing VU-mode XLEN=VSXLEN.</p>
</div>
<div dir="auto">
<p dir="auto">If VSXLEN is changed from 32 to a wider width, and if field UXL is not
restricted to a single value, it gets the value corresponding to the
widest supported width not wider than the new VSXLEN.</p>
</div>
<div dir="auto">
<p dir="auto">When V=1, both <code>vsstatus</code>.FS and the HS-level <code>sstatus</code>.FS are in
effect. Attempts to execute a floating-point instruction when either
field is 0 (Off) raise an illegal-instruction exception. Modifying the
floating-point state when V=1 causes both fields to be set to 3 (Dirty).</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">For a hypervisor to benefit from the extension context status, it must
have its own copy in the HS-level <code>sstatus</code>, maintained independently of
a guest OS running in VS-mode. While a version of the extension context
status obviously must exist in <code>vsstatus</code> for VS-mode, a hypervisor
cannot rely on this version being maintained correctly, given that
VS-level software can change <code>vsstatus</code>.FS arbitrarily. If the HS-level
<code>sstatus</code>.FS were not independently active and maintained by the
hardware in parallel with <code>vsstatus</code>.FS while V=1, hypervisors would
always be forced to conservatively swap all floating-point state when
context-switching between virtual machines.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">Similarly, when V=1, both <code>vsstatus</code>.VS and the HS-level <code>sstatus</code>.VS
are in effect. Attempts to execute a vector instruction when either
field is 0 (Off) raise an illegal-instruction exception. Modifying the
vector state when V=1 causes both fields to be set to 3 (Dirty).</p>
</div>
<div dir="auto">
<p dir="auto">Read-only fields SD and XS summarize the extension context status as it
is visible to VS-mode only. For example, the value of the HS-level
<code>sstatus</code>.FS does not affect <code>vsstatus</code>.SD.</p>
</div>
<div dir="auto">
<p dir="auto">An implementation may make field UBE be a read-only copy of
<code>hstatus</code>.VSBE.</p>
</div>
<div dir="auto">
<p dir="auto">When V=0, <code>vsstatus</code> does not directly affect the behavior of the
machine, unless a virtual-machine load/store (HLV, HLVX, or HSV) or the
MPRV feature in the <code>mstatus</code> register is used to execute a load or
store <em>as though</em> V=1.</p>
</div>
<div dir="auto">
<p dir="auto">The Zicfilp extension adds the <code>SPELP</code> field that holds the previous <code>ELP</code>, and
is updated as specified in <a href="#ZICFILP_FORWARD_TRAPS">[ZICFILP_FORWARD_TRAPS]</a>. The <code>SPELP</code> field is
encoded as follows:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">0 - <code>NO_LP_EXPECTED</code> - no landing pad instruction expected.</p>
</li>
<li>
<p dir="auto">1 - <code>LP_EXPECTED</code> - a landing pad instruction is expected.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">The Ssdbltrp adds an S-mode-disable-trap (<code>SDT</code>) field extension to address
double trap (See <a href="#supv-double-trap">[supv-double-trap]</a>) in VS-mode.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-virtual-supervisor-interrupt-vsip-and-vsie-registers" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Interrupt (<code>vsip</code> and <code>vsie</code>) Registers</h4><a id="user-content-virtual-supervisor-interrupt-vsip-and-vsie-registers" class="anchor" aria-label="Permalink: Virtual Supervisor Interrupt (vsip and vsie) Registers" href="#virtual-supervisor-interrupt-vsip-and-vsie-registers"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vsip</code> and <code>vsie</code> registers are VSXLEN-bit read/write registers that
are VS-mode’s versions of supervisor CSRs <code>sip</code> and <code>sie</code>, formatted as
shown in <a href="#vsipreg">Virtual supervisor interrupt-pending register (<code>vsip</code>).</a> and <a href="#vsiereg">Virtual supervisor interrupt-enable register (<code>vsie</code>).</a>
respectively. When V=1, <code>vsip</code> and <code>vsie</code> substitute for the usual <code>sip</code>
and <code>sie</code>, so instructions that normally read or modify <code>sip</code>/<code>sie</code>
actually access <code>vsip</code>/<code>vsie</code> instead. However, interrupts directed to
HS-level continue to be indicated in the HS-level <code>sip</code> register, not in
<code>vsip</code>, when V=1.</p>
</div>
<div id="user-content-vsipreg" dir="auto">
<div dir="auto">Virtual supervisor interrupt-pending register (<code>vsip</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vsipreg.edn">images/bytefield/vsipreg.edn</a></p>
</div>
<div id="user-content-vsiereg" dir="auto">
<div dir="auto">Virtual supervisor interrupt-enable register (<code>vsie</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vsiereg.edn">images/bytefield/vsiereg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">The standard portions (bits 15:0) of registers <code>vsip</code> and <code>vsie</code> are
formatted as shown in <a href="#vsipreg-standard">Standard portion (bits 15:0) of <code>vsip</code>.</a>
and <a href="#vsiereg-standard">Standard portion (bits 15:0) of <code>vsie</code>.</a> respectively.</p>
</div>
<div id="user-content-vsipreg-standard" dir="auto">
<div dir="auto">Standard portion (bits 15:0) of <code>vsip</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vsipreg-standard.edn">images/bytefield/vsipreg-standard.edn</a></p>
</div>
<div id="user-content-vsiereg-standard" dir="auto">
<div dir="auto">Standard portion (bits 15:0) of <code>vsie</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vsiereg-standard.edn">images/bytefield/vsiereg-standard.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">Extension Shlcofideleg supports delegating LCOFI interrupts to VS-mode.
If the Shlcofideleg extension is implemented, <code>hideleg</code> bit 13 is
writable; otherwise, it is read-only zero.
When bit 13 of <code>hideleg</code> is zero, <code>vsip</code>.LCOFIP and <code>vsie</code>.LCOFIE
are read-only zeros.
Else, <code>vsip</code>.LCOFIP and <code>vsie</code>.LCOFIE are aliases of <code>sip</code>.LCOFIP
and <code>sie</code>.LCOFIE.</p>
</div>
<div dir="auto">
<p dir="auto">When bit 10 of <code>hideleg</code> is zero, <code>vsip</code>.SEIP and <code>vsie</code>.SEIE are
read-only zeros. Else, <code>vsip</code>.SEIP and <code>vsie</code>.SEIE are aliases of
<code>hip</code>.VSEIP and <code>hie</code>.VSEIE.</p>
</div>
<div dir="auto">
<p dir="auto">When bit 6 of <code>hideleg</code> is zero, <code>vsip</code>.STIP and <code>vsie</code>.STIE are
read-only zeros. Else, <code>vsip</code>.STIP and <code>vsie</code>.STIE are aliases of
<code>hip</code>.VSTIP and <code>hie</code>.VSTIE.</p>
</div>
<div dir="auto">
<p dir="auto">When bit 2 of <code>hideleg</code> is zero, <code>vsip</code>.SSIP and <code>vsie</code>.SSIE are
read-only zeros. Else, <code>vsip</code>.SSIP and <code>vsie</code>.SSIE are aliases of
<code>hip</code>.VSSIP and <code>hie</code>.VSSIE.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-virtual-supervisor-trap-vector-base-address-vstvec-register" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Trap Vector Base Address (<code>vstvec</code>) Register</h4><a id="user-content-virtual-supervisor-trap-vector-base-address-vstvec-register" class="anchor" aria-label="Permalink: Virtual Supervisor Trap Vector Base Address (vstvec) Register" href="#virtual-supervisor-trap-vector-base-address-vstvec-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vstvec</code> register is a VSXLEN-bit read/write register that is
VS-mode’s version of supervisor register <code>stvec</code>, formatted as shown in
<a href="#vstvecreg">Virtual supervisor trap vector base address register <code>vstvec</code>.</a>. When V=1, <code>vstvec</code> substitutes for
the usual <code>stvec</code>, so instructions that normally read or modify <code>stvec</code>
actually access <code>vstvec</code> instead. When V=0, <code>vstvec</code> does not directly
affect the behavior of the machine.</p>
</div>
<div id="user-content-vstvecreg" dir="auto">
<div dir="auto">Virtual supervisor trap vector base address register <code>vstvec</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vstvecreg.edn">images/bytefield/vstvecreg.edn</a></p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-virtual-supervisor-scratch-vsscratch-register" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Scratch (<code>vsscratch</code>) Register</h4><a id="user-content-virtual-supervisor-scratch-vsscratch-register" class="anchor" aria-label="Permalink: Virtual Supervisor Scratch (vsscratch) Register" href="#virtual-supervisor-scratch-vsscratch-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vsscratch</code> register is a VSXLEN-bit read/write register that is
VS-mode’s version of supervisor register <code>sscratch</code>, formatted as shown
in <a href="#vsscratchreg">Virtual supervisor scratch register <code>vsscratch</code>.</a>. When V=1, <code>vsscratch</code>
substitutes for the usual <code>sscratch</code>, so instructions that normally read
or modify <code>sscratch</code> actually access <code>vsscratch</code> instead. The contents
of <code>vsscratch</code> never directly affect the behavior of the machine.</p>
</div>
<div id="user-content-vsscratchreg" dir="auto">
<div dir="auto">Virtual supervisor scratch register <code>vsscratch</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vsscratchreg.edn">images/bytefield/vsscratchreg.edn</a></p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-virtual-supervisor-exception-program-counter-vsepc-register" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Exception Program Counter (<code>vsepc</code>) Register</h4><a id="user-content-virtual-supervisor-exception-program-counter-vsepc-register" class="anchor" aria-label="Permalink: Virtual Supervisor Exception Program Counter (vsepc) Register" href="#virtual-supervisor-exception-program-counter-vsepc-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vsepc</code> register is a VSXLEN-bit read/write register that is
VS-mode’s version of supervisor register <code>sepc</code>, formatted as shown in
<a href="#vsepcreg">Virtual supervisor exception program counter (<code>vsepc</code>).</a>. When V=1, <code>vsepc</code> substitutes for the
usual <code>sepc</code>, so instructions that normally read or modify <code>sepc</code>
actually access <code>vsepc</code> instead. When V=0, <code>vsepc</code> does not directly
affect the behavior of the machine.</p>
</div>
<div dir="auto">
<p dir="auto"><code>vsepc</code> is a <strong>WARL</strong> register that must be able to hold the same set of values
that <code>sepc</code> can hold.</p>
</div>
<div id="user-content-vsepcreg" dir="auto">
<div dir="auto">Virtual supervisor exception program counter (<code>vsepc</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vsepcreg.edn">images/bytefield/vsepcreg.edn</a></p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-virtual-supervisor-cause-vscause-register" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Cause (<code>vscause</code>) Register</h4><a id="user-content-virtual-supervisor-cause-vscause-register" class="anchor" aria-label="Permalink: Virtual Supervisor Cause (vscause) Register" href="#virtual-supervisor-cause-vscause-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vscause</code> register is a VSXLEN-bit read/write register that is
VS-mode’s version of supervisor register <code>scause</code>, formatted as shown in
<a href="#vscausereg">Virtual supervisor cause register (<code>vscause</code>).</a>. When V=1, <code>vscause</code> substitutes
for the usual <code>scause</code>, so instructions that normally read or modify
<code>scause</code> actually access <code>vscause</code> instead. When V=0, <code>vscause</code> does not
directly affect the behavior of the machine.</p>
</div>
<div dir="auto">
<p dir="auto"><code>vscause</code> is a <strong>WLRL</strong> register that must be able to hold the same set of
values that <code>scause</code> can hold.</p>
</div>
<div id="user-content-vscausereg" dir="auto">
<div dir="auto">Virtual supervisor cause register (<code>vscause</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vscausereg.edn">images/bytefield/vscausereg.edn</a></p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-virtual-supervisor-trap-value-vstval-register" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Trap Value (<code>vstval</code>) Register</h4><a id="user-content-virtual-supervisor-trap-value-vstval-register" class="anchor" aria-label="Permalink: Virtual Supervisor Trap Value (vstval) Register" href="#virtual-supervisor-trap-value-vstval-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vstval</code> register is a VSXLEN-bit read/write register that is
VS-mode’s version of supervisor register <code>stval</code>, formatted as shown in
<a href="#vstvalreg">Virtual supervisor trap value register (<code>vstval</code>).</a>. When V=1, <code>vstval</code> substitutes for
the usual <code>stval</code>, so instructions that normally read or modify <code>stval</code>
actually access <code>vstval</code> instead. When V=0, <code>vstval</code> does not directly
affect the behavior of the machine.</p>
</div>
<div dir="auto">
<p dir="auto"><code>vstval</code> is a <strong>WARL</strong> register that must be able to hold the same set of values
that <code>stval</code> can hold.</p>
</div>
<div id="user-content-vstvalreg" dir="auto">
<div dir="auto">Virtual supervisor trap value register (<code>vstval</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/vstvalreg.edn">images/bytefield/vstvalreg.edn</a></p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-virtual-supervisor-address-translation-and-protection-vsatp-register" tabindex="-1" class="heading-element" dir="auto">Virtual Supervisor Address Translation and Protection (<code>vsatp</code>) Register</h4><a id="user-content-virtual-supervisor-address-translation-and-protection-vsatp-register" class="anchor" aria-label="Permalink: Virtual Supervisor Address Translation and Protection (vsatp) Register" href="#virtual-supervisor-address-translation-and-protection-vsatp-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>vsatp</code> register is a VSXLEN-bit read/write register that is
VS-mode’s version of supervisor register <code>satp</code>, formatted as shown in
<a href="#rv32vsatpreg">Virtual supervisor address translation and protection <code>vsatp</code> register when VSXLEN=32.</a> for VSXLEN=32 and <a href="#rv64vsatpreg">Virtual supervisor address translation and protection <code>vsatp</code> register when VSXLEN=64.</a> for VSXLEN=64. When V=1,
<code>vsatp</code> substitutes for the usual <code>satp</code>, so instructions that normally
read or modify <code>satp</code> actually access <code>vsatp</code> instead. <code>vsatp</code> controls
VS-stage address translation, the first stage of two-stage translation
for guest virtual addresses (see
<a href="#two-stage-translation">Two-Stage Address Translation</a>).</p>
</div>
<div id="user-content-rv32vsatpreg" dir="auto">
<div dir="auto">Virtual supervisor address translation and protection <code>vsatp</code> register when VSXLEN=32.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/rv32vsatpreg.edn">images/bytefield/rv32vsatpreg.edn</a></p>
</div>
<div id="user-content-rv64vsatpreg" dir="auto">
<div dir="auto">Virtual supervisor address translation and protection <code>vsatp</code> register when VSXLEN=64.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/rv64vsatpreg.edn">images/bytefield/rv64vsatpreg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">The <code>vsatp</code> register is considered <em>active</em> for the purposes of the
address-translation algorithm <em>unless</em> the effective privilege mode is U
and <code>hstatus</code>.HU=0. However, even when <code>vsatp</code> is active, VS-stage
page-table entries’ A bits must not be set as a result of speculative
execution, unless the effective privilege mode is VS or VU.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">In particular, virtual-machine load/store (HLV, HLVX, or HSV)
instructions that are mispredicted must not cause VS-stage
A bits to be set.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">When V=0, a write to <code>vsatp</code> with an unsupported MODE value is either
ignored as it is for <code>satp</code>, or the fields of <code>vsatp</code> are treated as <strong>WARL</strong> in
the normal way. However, when V=1, a write to <code>satp</code> with an unsupported
MODE value <em>is</em> ignored and no write to <code>vsatp</code> is effected.</p>
</div>
<div dir="auto">
<p dir="auto">When V=0, <code>vsatp</code> does not directly affect the behavior of the machine,
unless a virtual-machine load/store (HLV, HLVX, or HSV) or the MPRV
feature in the <code>mstatus</code> register is used to execute a load or store <em>as
though</em> V=1.</p>
</div>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h3 id="user-content-hypervisor-instructions" tabindex="-1" class="heading-element" dir="auto">Hypervisor Instructions</h3><a id="user-content-hypervisor-instructions" class="anchor" aria-label="Permalink: Hypervisor Instructions" href="#hypervisor-instructions"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The hypervisor extension adds virtual-machine load and store
instructions and two privileged fence instructions.</p>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hypervisor-virtual-machine-load-and-store-instructions" tabindex="-1" class="heading-element" dir="auto" data-react-autofocus="true">Hypervisor Virtual-Machine Load and Store Instructions</h4><a id="user-content-hypervisor-virtual-machine-load-and-store-instructions" class="anchor" aria-label="Permalink: Hypervisor Virtual-Machine Load and Store Instructions" href="#hypervisor-virtual-machine-load-and-store-instructions"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/wavedrom/hypv-virt-load-and-store.edn">images/wavedrom/hypv-virt-load-and-store.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">The hypervisor virtual-machine load and store instructions are valid
only in M-mode or HS-mode, or in U-mode when <code>hstatus</code>.HU=1. Each
instruction performs an explicit memory access with an effective privilege mode
of VS or VU. The effective privilege mode of the explicit memory access is VU
when <code>hstatus</code>.SPVP=0, and VS when <code>hstatus</code>.SPVP=1. As usual for VS-mode and
VU-mode, two-stage address translation is applied, and
the HS-level <code>sstatus</code>.SUM is ignored. HS-level <code>sstatus</code>.MXR makes
execute-only pages readable by explicit loads for both stages of address translation
(VS-stage and G-stage), whereas <code>vsstatus</code>.MXR affects only the first
translation stage (VS-stage).</p>
</div>
<div dir="auto">
<p dir="auto">For every RV32I or RV64I load instruction, LB, LBU, LH, LHU, LW, LWU,
and LD, there is a corresponding virtual-machine load instruction:
HLV.B, HLV.BU, HLV.H, HLV.HU, HLV.W, HLV.WU, and HLV.D. For every RV32I
or RV64I store instruction, SB, SH, SW, and SD, there is a corresponding
virtual-machine store instruction: HSV.B, HSV.H, HSV.W, and HSV.D.
Instructions HLV.WU, HLV.D, and HSV.D are not valid for RV32, of course.</p>
</div>
<div dir="auto">
<p dir="auto">Instructions HLVX.HU and HLVX.WU are the same as HLV.HU and HLV.WU,
except that <em>execute</em> permission takes the place of <em>read</em> permission
during address translation. That is, the memory being read must be
executable in both stages of address translation, but read permission is
not required. For the supervisor physical address that results from
address translation, the supervisor physical memory attributes must
grant both <em>execute</em> and <em>read</em> permissions. (The <em>supervisor physical
memory attributes</em> are the machine’s physical memory attributes as
modified by physical memory protection, <a href="#pmp">[pmp]</a>, for
supervisor level.)</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">HLVX cannot override machine-level physical memory protection (PMP), so
attempting to read memory that PMP designates as execute-only still
results in an access-fault exception.</p>
</div>
<div dir="auto">
<p dir="auto">Although HLVX instructions’ explicit memory accesses require execute
permissions, they still raise the same exceptions as other load
instructions, rather than raising fetch exceptions instead.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">HLVX.WU is valid for RV32, even though LWU and HLV.WU are not. (For
RV32, HLVX.WU can be considered a variant of HLV.W, as sign extension is
irrelevant for 32-bit values.)</p>
</div>
<div dir="auto">
<p dir="auto">Attempts to execute a virtual-machine load/store instruction (HLV, HLVX,
or HSV) when V=1 cause a virtual-instruction exception. Attempts to execute
one of these same instructions from U-mode when <code>hstatus</code>.HU=0 cause an
illegal-instruction exception.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hfence.vma" tabindex="-1" class="heading-element" dir="auto">Hypervisor Memory-Management Fence Instructions</h4><a id="user-content-hypervisor-memory-management-fence-instructions" class="anchor" aria-label="Permalink: Hypervisor Memory-Management Fence Instructions" href="#hypervisor-memory-management-fence-instructions"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/wavedrom/hypv-mm-fence.edn">images/wavedrom/hypv-mm-fence.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">The hypervisor memory-management fence instructions, HFENCE.VVMA and
HFENCE.GVMA, perform a function similar to SFENCE.VMA
(<a href="#sfence.vma">[sfence.vma]</a>), except applying to the
VS-level memory-management data structures controlled by CSR <code>vsatp</code>
(HFENCE.VVMA) or the guest-physical memory-management data structures
controlled by CSR <code>hgatp</code> (HFENCE.GVMA). Instruction SFENCE.VMA applies
only to the memory-management data structures controlled by the current
<code>satp</code> (either the HS-level <code>satp</code> when V=0 or <code>vsatp</code> when V=1).</p>
</div>
<div dir="auto">
<p dir="auto">HFENCE.VVMA is valid only in M-mode or HS-mode. Its effect is much the
same as temporarily entering VS-mode and executing SFENCE.VMA. Executing
an HFENCE.VVMA guarantees that any previous stores already visible to
the current hart are ordered before all implicit reads by that hart done
for VS-stage address translation for instructions that</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">are subsequent to the HFENCE.VVMA, and</p>
</li>
<li>
<p dir="auto">execute when <code>hgatp</code>.VMID has the same setting as it did when
HFENCE.VVMA executed.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">Implicit reads need not be ordered when <code>hgatp</code>.VMID is different than
at the time HFENCE.VVMA executed. If operand <em>rs1</em>≠<code>x0</code>, it specifies a single guest virtual address, and if operand <em>rs2</em>≠<code>x0</code>, it specifies a single guest address-space identifier (ASID).</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">An HFENCE.VVMA instruction applies only to a single virtual machine,
identified by the setting of <code>hgatp</code>.VMID when HFENCE.VVMA executes.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">When <em>rs2</em>≠<code>x0</code>, bits XLEN-1:ASIDMAX of the value held
in <em>rs2</em> are reserved for future standard use. Until their use is
defined by a standard extension, they should be zeroed by software and
ignored by current implementations. Furthermore, if
ASIDLEN &lt; ASIDMAX, the implementation shall ignore bits
ASIDMAX-1:ASIDLEN of the value held in <em>rs2</em>.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Simpler implementations of HFENCE.VVMA can ignore the guest virtual
address in <em>rs1</em> and the guest ASID value in <em>rs2</em>, as well as
<code>hgatp</code>.VMID, and always perform a global fence for the VS-level memory
management of all virtual machines, or even a global fence for all
memory-management data structures.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">Neither <code>mstatus</code>.TVM nor <code>hstatus</code>.VTVM causes HFENCE.VVMA to trap.</p>
</div>
<div dir="auto">
<p dir="auto">HFENCE.GVMA is valid only in HS-mode when <code>mstatus</code>.TVM=0, or in M-mode
(irrespective of <code>mstatus</code>.TVM). Executing an HFENCE.GVMA instruction
guarantees that any previous stores already visible to the current hart
are ordered before all implicit reads by that hart done for G-stage
address translation for instructions that follow the HFENCE.GVMA. If
operand <em>rs1</em>≠<code>x0</code>, it specifies a single guest
physical address, shifted right by 2 bits, and if operand
<em>rs2</em>≠<code>x0</code>, it specifies a single virtual machine
identifier (VMID).</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Conceptually, an implementation might contain two address-translation
caches: one that maps guest virtual addresses to guest physical
addresses, and another that maps guest physical addresses to supervisor
physical addresses. HFENCE.GVMA need not flush the former cache, but it
must flush entries from the latter cache that match the HFENCE.GVMA’s
address and VMID arguments.</p>
</div>
<div dir="auto">
<p dir="auto">More commonly, implementations contain address-translation caches that
map guest virtual addresses directly to supervisor physical addresses,
removing a level of indirection. For such implementations, any entry
whose guest virtual address maps to a guest physical address that
matches the HFENCE.GVMA’s address and VMID arguments must be flushed.
Selectively flushing entries in this fashion requires tagging them with
the guest physical address, which is costly, and so a common technique
is to flush all entries that match the HFENCE.GVMA’s VMID argument,
regardless of the address argument.</p>
</div>
<hr>
<div dir="auto">
<p dir="auto">Like for a guest physical address written to <code>htval</code> on a trap, a guest
physical address specified in <em>rs1</em> is shifted right by 2&nbsp;bits to
accommodate addresses wider than the current XLEN.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">When <em>rs2</em>≠<code>x0</code>, bits XLEN-1:VMIDMAX of the value held
in <em>rs2</em> are reserved for future standard use. Until their use is
defined by a standard extension, they should be zeroed by software and
ignored by current implementations. Furthermore, if
VMIDLEN &lt; VMIDMAX, the implementation shall ignore bits
VMIDMAX-1:VMIDLEN of the value held in <em>rs2</em>.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Simpler implementations of HFENCE.GVMA can ignore the guest physical
address in <em>rs1</em> and the VMID value in <em>rs2</em> and always perform a global
fence for the guest-physical memory management of all virtual machines,
or even a global fence for all memory-management data structures.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">If <code>hgatp</code>.MODE is changed for a given VMID, an HFENCE.GVMA with
<em>rs1</em>=<code>x0</code> (and <em>rs2</em> set to either <code>x0</code> or the VMID) must be executed
to order subsequent guest translations with the MODE change—even if the
old MODE or new MODE is Bare.</p>
</div>
<div dir="auto">
<p dir="auto">Attempts to execute HFENCE.VVMA or HFENCE.GVMA when V=1 cause a
virtual-instruction exception, while attempts to do the same in U-mode cause an
illegal-instruction exception. Attempting to execute HFENCE.GVMA in HS-mode
when <code>mstatus</code>.TVM=1 also causes an illegal-instruction exception.</p>
</div>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h3 id="user-content-machine-level-csrs" tabindex="-1" class="heading-element" dir="auto">Machine-Level CSRs</h3><a id="user-content-machine-level-csrs" class="anchor" aria-label="Permalink: Machine-Level CSRs" href="#machine-level-csrs"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The hypervisor extension augments or modifies machine CSRs <code>mstatus</code>,
<code>mstatush</code>, <code>mideleg</code>, <code>mip</code>, and <code>mie</code>, and adds CSRs <code>mtval2</code> and
<code>mtinst</code>.</p>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-machine-status-mstatus-and-mstatush-registers" tabindex="-1" class="heading-element" dir="auto">Machine Status (<code>mstatus</code> and <code>mstatush</code>) Registers</h4><a id="user-content-machine-status-mstatus-and-mstatush-registers" class="anchor" aria-label="Permalink: Machine Status (mstatus and mstatush) Registers" href="#machine-status-mstatus-and-mstatush-registers"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The hypervisor extension adds two fields, MPV and GVA, to the
machine-level <code>mstatus</code> or <code>mstatush</code> CSR, and modifies the behavior of
several existing <code>mstatus</code> fields.
<a href="#hypervisor-mstatus">Machine status (<code>mstatus</code>) register for RV64 when the hypervisor extension is implemented.</a> shows the modified
<code>mstatus</code> register when the hypervisor extension is implemented and
MXLEN=64. When MXLEN=32, the hypervisor extension adds MPV and GVA not
to <code>mstatus</code> but to <code>mstatush</code>.
<a href="#hypervisor-mstatush">Additional machine status (<code>mstatush</code>) register for RV32 when the hypervisor extension is implemented.  The format of <code>mstatus</code> is unchanged for RV32.</a> shows the
<code>mstatush</code> register when the hypervisor extension is implemented and
MXLEN=32.</p>
</div>
<div id="user-content-hypervisor-mstatus" dir="auto">
<div dir="auto">Machine status (<code>mstatus</code>) register for RV64 when the hypervisor extension is implemented.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hypv-mstatus.edn">images/bytefield/hypv-mstatus.edn</a></p>
</div>
<div id="user-content-hypervisor-mstatush" dir="auto">
<div dir="auto">Additional machine status (<code>mstatush</code>) register for RV32 when the hypervisor extension is implemented.  The format of <code>mstatus</code> is unchanged for RV32.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hypv-mstatush.edn">images/bytefield/hypv-mstatush.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">The MPV bit (Machine Previous Virtualization Mode) is written by the
implementation whenever a trap is taken into M-mode. Just as the MPP
field is set to the (nominal) privilege mode at the time of the trap,
the MPV bit is set to the value of the virtualization mode V at the time
of the trap. When an MRET instruction is executed, the virtualization
mode V is set to MPV, unless MPP=3, in which case V remains 0.</p>
</div>
<div dir="auto">
<p dir="auto">Field GVA (Guest Virtual Address) is written by the implementation
whenever a trap is taken into M-mode. For any trap (breakpoint, address
misaligned, access fault, page fault, or guest-page fault) that writes a
guest virtual address to <code>mtval</code>, GVA is set to 1. For any other trap
into M-mode, GVA is set to 0.</p>
</div>
<div dir="auto">
<p dir="auto">The TSR and TVM fields of <code>mstatus</code> affect execution only in HS-mode,
not in VS-mode. The TW field affects execution in all modes except
M-mode.</p>
</div>
<div dir="auto">
<p dir="auto">Setting TVM=1 prevents HS-mode from accessing <code>hgatp</code> or executing
HFENCE.GVMA or HINVAL.GVMA, but has no effect on accesses to <code>vsatp</code> or
instructions HFENCE.VVMA or HINVAL.VVMA.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">TVM exists in <code>mstatus</code> to allow machine-level software to modify the
address translations managed by a supervisor-level OS, usually for the
purpose of inserting another stage of address translation below that
controlled by the OS. The instruction traps enabled by TVM=1 permit
machine level to co-opt both <code>satp</code> and <code>hgatp</code> and substitute <em>shadow
page tables</em> that merge the OS’s chosen page translations with M-level’s
lower-stage translations, all without the OS being aware. M-level
software needs this ability not only to emulate the hypervisor extension
if not already supported, but also to emulate any future RISC-V
extensions that may modify or add address translation stages, perhaps,
for example, to improve support for nested hypervisors, i.e., running
hypervisors atop other hypervisors.</p>
</div>
<div dir="auto">
<p dir="auto">However, setting TVM=1 does not cause traps for accesses to <code>vsatp</code> or
instructions HFENCE.VVMA or HINVAL.VVMA, or for any actions taken in
VS-mode, because M-level software is not expected to need to involve
itself in VS-stage address translation. For virtual machines, it should
be sufficient, and in all likelihood faster as well, to leave VS-stage
address translation alone and merge all other translation stages into
G-stage shadow page tables controlled by <code>hgatp</code>. This assumption does
place some constraints on possible future RISC-V extensions that current
machines will be able to emulate efficiently.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">The hypervisor extension changes the behavior of the Modify Privilege
field, MPRV, of <code>mstatus</code>. When MPRV=0, translation and protection
behave as normal. When MPRV=1, explicit memory accesses are translated
and protected, and endianness is applied, as though the current
virtualization mode were set to MPV and the current nominal privilege
mode were set to MPP. <a href="#h-mprv">Effect of MPRV on the translation and protection of explicit memory accesses.</a> enumerates the cases.</p>
</div>
<markdown-accessiblity-table data-catalyst="">
Table 5. Effect of MPRV on the translation and protection of explicit memory accesses.






<table id="user-content-h-mprv"><thead>
<tr>
<th>MPRV</th>
<th>MPV</th>
<th>MPP</th>
<th>Effect</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">0</p></td>
<td><p dir="auto">-</p></td>
<td><p dir="auto">-</p></td>
<td><p dir="auto">Normal access; current privilege mode applies.</p></td>
</tr>
<tr>
<td><p dir="auto">1</p></td>
<td><p dir="auto">0</p></td>
<td><p dir="auto">0</p></td>
<td><p dir="auto">U-level access with HS-level translation and protection only.</p></td>
</tr>
<tr>
<td><p dir="auto">1</p></td>
<td><p dir="auto">0</p></td>
<td><p dir="auto">1</p></td>
<td><p dir="auto">HS-level access with HS-level translation and protection only.</p></td>
</tr>
<tr>
<td><p dir="auto">1</p></td>
<td><p dir="auto">-</p></td>
<td><p dir="auto">3</p></td>
<td><p dir="auto">M-level access with no translation.</p></td>
</tr>
<tr>
<td><p dir="auto">1</p></td>
<td><p dir="auto">1</p></td>
<td><p dir="auto">0</p></td>
<td><p dir="auto">VU-level access with two-stage translation and protection. The
HS-level MXR bit makes any executable page readable. <code>vsstatus</code>.MXR
makes readable those pages marked executable at the VS translation
stage, but only if readable at the guest-physical translation stage.</p></td>
</tr>
<tr>
<td><p dir="auto">1</p></td>
<td><p dir="auto">1</p></td>
<td><p dir="auto">1</p></td>
<td><p dir="auto">VS-level access with two-stage translation and protection. The
HS-level MXR bit makes any executable page readable. <code>vsstatus</code>.MXR
makes readable those pages marked executable at the VS translation
stage, but only if readable at the guest-physical translation stage.
<code>vsstatus</code>.SUM applies instead of the HS-level SUM bit.</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">MPRV does not affect the virtual-machine load/store instructions, HLV,
HLVX, and HSV. The explicit loads and stores of these instructions
always act as though V=1 and the nominal privilege mode were
<code>hstatus</code>.SPVP, overriding MPRV.</p>
</div>
<div dir="auto">
<p dir="auto">The <code>mstatus</code> register is a superset of the HS-level <code>sstatus</code> register
but is not a superset of <code>vsstatus</code>.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-machine-interrupt-delegation-mideleg-register" tabindex="-1" class="heading-element" dir="auto">Machine Interrupt Delegation (<code>mideleg</code>) Register</h4><a id="user-content-machine-interrupt-delegation-mideleg-register" class="anchor" aria-label="Permalink: Machine Interrupt Delegation (mideleg) Register" href="#machine-interrupt-delegation-mideleg-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">When the hypervisor extension is implemented, bits 10, 6, and 2 of
<code>mideleg</code> (corresponding to the standard VS-level interrupts) are each
read-only one. Furthermore, if any guest external interrupts are
implemented (GEILEN is nonzero), bit 12 of <code>mideleg</code> (corresponding to
supervisor-level guest external interrupts) is also read-only one.
VS-level interrupts and guest external interrupts are always delegated
past M-mode to HS-mode.</p>
</div>
<div dir="auto">
<p dir="auto">For bits of <code>mideleg</code> that are zero, the corresponding bits in
<code>hideleg</code>, <code>hip</code>, and <code>hie</code> are read-only zeros.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-machine-interrupt-mip-and-mie-registers" tabindex="-1" class="heading-element" dir="auto">Machine Interrupt (<code>mip</code> and <code>mie</code>) Registers</h4><a id="user-content-machine-interrupt-mip-and-mie-registers" class="anchor" aria-label="Permalink: Machine Interrupt (mip and mie) Registers" href="#machine-interrupt-mip-and-mie-registers"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The hypervisor extension gives registers <code>mip</code> and <code>mie</code> additional
active bits for the hypervisor-added interrupts. <a href="#hypervisor-mipreg-standard">Standard portion (bits 15:0) of <code>mip</code>.</a> and <a href="#hypervisor-miereg-standard">Standard portion (bits 15:0) of <code>mie</code>.</a> show the
standard portions (bits 15:0) of registers <code>mip</code> and <code>mie</code> when the
hypervisor extension is implemented.</p>
</div>
<div id="user-content-hypervisor-mipreg-standard" dir="auto">
<div dir="auto">Standard portion (bits 15:0) of <code>mip</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hypv-mipreg-standard.edn">images/bytefield/hypv-mipreg-standard.edn</a></p>
</div>
<div id="user-content-hypervisor-miereg-standard" dir="auto">
<div dir="auto">Standard portion (bits 15:0) of <code>mie</code>.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/hypv-miereg-standard.edn">images/bytefield/hypv-miereg-standard.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">Bits SGEIP, VSEIP, VSTIP, and VSSIP in <code>mip</code> are aliases for the same
bits in hypervisor CSR <code>hip</code>, while SGEIE, VSEIE, VSTIE, and VSSIE in
<code>mie</code> are aliases for the same bits in <code>hie</code>.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-machine-second-trap-value-mtval2-register" tabindex="-1" class="heading-element" dir="auto">Machine Second Trap Value (<code>mtval2</code>) Register</h4><a id="user-content-machine-second-trap-value-mtval2-register" class="anchor" aria-label="Permalink: Machine Second Trap Value (mtval2) Register" href="#machine-second-trap-value-mtval2-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>mtval2</code> register is an MXLEN-bit read/write register formatted as
shown in <a href="#mtval2reg">Machine second trap value register (<code>mtval2</code>).</a>. When a trap is taken into
M-mode, <code>mtval2</code> is written with additional exception-specific
information, alongside <code>mtval</code>, to assist software in handling the trap.</p>
</div>
<div id="user-content-mtval2reg" dir="auto">
<div dir="auto">Machine second trap value register (<code>mtval2</code>).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/mtval2reg.edn">images/bytefield/mtval2reg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">When a guest-page-fault trap is taken into M-mode, <code>mtval2</code> is written
with either zero or the guest physical address that faulted, shifted
right by 2 bits. For other traps, <code>mtval2</code> is set to zero, but a future
standard or extension may redefine <code>mtval2’s</code> setting for other traps.</p>
</div>
<div dir="auto">
<p dir="auto">If a guest-page fault is due to an implicit memory access during
first-stage (VS-stage) address translation, a guest physical address
written to <code>mtval2</code> is that of the implicit memory access that faulted.
Additional information is provided in CSR <code>mtinst</code> to disambiguate such
situations.</p>
</div>
<div dir="auto">
<p dir="auto">Otherwise, for misaligned loads and stores that cause guest-page faults,
a nonzero guest physical address in <code>mtval2</code> corresponds to the faulting
portion of the access as indicated by the virtual address in <code>mtval</code>.
For instruction guest-page faults on systems with variable-length
instructions, a nonzero <code>mtval2</code> corresponds to the faulting portion of
the instruction as indicated by the virtual address in <code>mtval</code>.</p>
</div>
<div dir="auto">
<p dir="auto"><code>mtval2</code> is a <strong>WARL</strong> register that must be able to hold zero and may be
capable of holding only an arbitrary subset of other 2-bit-shifted guest
physical addresses, if any.</p>
</div>
<div dir="auto">
<p dir="auto">The Ssdbltrap extension (See <a href="#ssdbltrp">[ssdbltrp]</a>) requires the implementation of
the <code>mtval2</code> CSR.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-machine-trap-instruction-mtinst-register" tabindex="-1" class="heading-element" dir="auto">Machine Trap Instruction (<code>mtinst</code>) Register</h4><a id="user-content-machine-trap-instruction-mtinst-register" class="anchor" aria-label="Permalink: Machine Trap Instruction (mtinst) Register" href="#machine-trap-instruction-mtinst-register"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The <code>mtinst</code> register is an MXLEN-bit read/write register formatted as
shown in <a href="#mtinstreg">Machine trap instruction (<code>mtinst</code>) register.</a>. When a trap is taken into
M-mode, <code>mtinst</code> is written with a value that, if nonzero, provides
information about the instruction that trapped, to assist software in
handling the trap. The values that may be written to <code>mtinst</code> on a trap
are documented in <a href="#tinst-vals">Transformed Instruction or Pseudoinstruction for <code>mtinst</code> or <code>htinst</code></a>.</p>
</div>
<div id="user-content-mtinstreg" dir="auto">
<div dir="auto">Machine trap instruction (<code>mtinst</code>) register.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/mtinstreg.edn">images/bytefield/mtinstreg.edn</a></p>
</div>
<div dir="auto">
<p dir="auto"><code>mtinst</code> is a <strong>WARL</strong> register that need only be able to hold the values that
the implementation may automatically write to it on a trap.</p>
</div>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h3 id="user-content-two-stage-translation" tabindex="-1" class="heading-element" dir="auto">Two-Stage Address Translation</h3><a id="user-content-two-stage-address-translation" class="anchor" aria-label="Permalink: Two-Stage Address Translation" href="#two-stage-address-translation"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">Whenever the current virtualization mode V is 1, two-stage address
translation and protection is in effect. For any virtual memory access,
the original virtual address is converted in the first stage by VS-level
address translation, as controlled by the <code>vsatp</code> register, into a
<em>guest physical address</em>. The guest physical address is then converted
in the second stage by guest physical address translation, as controlled
by the <code>hgatp</code> register, into a supervisor physical address. The two
stages are known also as VS-stage and G-stage translation. Although
there is no option to disable two-stage address translation when V=1,
either stage of translation can be effectively disabled by zeroing the
corresponding <code>vsatp</code> or <code>hgatp</code> register.</p>
</div>
<div dir="auto">
<p dir="auto">The <code>vsstatus</code> field MXR, which makes execute-only pages readable by explicit loads, only
overrides VS-stage page protection. Setting MXR at VS-level does not
override guest-physical page protections. Setting MXR at HS-level,
however, overrides both VS-stage and G-stage execute-only permissions.</p>
</div>
<div dir="auto">
<p dir="auto">When V=1, memory accesses that would normally bypass address translation
are subject to G-stage address translation alone. This includes memory
accesses made in support of VS-stage address translation, such as reads
and writes of VS-level page tables.</p>
</div>
<div dir="auto">
<p dir="auto">Machine-level physical memory protection applies to supervisor physical
addresses and is in effect regardless of virtualization mode.</p>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-guest-addr-translation" tabindex="-1" class="heading-element" dir="auto">Guest Physical Address Translation</h4><a id="user-content-guest-physical-address-translation" class="anchor" aria-label="Permalink: Guest Physical Address Translation" href="#guest-physical-address-translation"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The mapping of guest physical addresses to supervisor physical addresses
is controlled by CSR <code>hgatp</code> (<a href="#hgatp">Hypervisor Guest Address Translation and Protection (<code>hgatp</code>) Register</a>).</p>
</div>
<div dir="auto">
<p dir="auto">When the address translation scheme selected by the MODE field of
<code>hgatp</code> is Bare, guest physical addresses are equal to supervisor
physical addresses without modification, and no memory protection
applies in the trivial translation of guest physical addresses to
supervisor physical addresses.</p>
</div>
<div dir="auto">
<p dir="auto">When <code>hgatp</code>.MODE specifies a translation scheme of Sv32x4, Sv39x4,
Sv48x4, or Sv57x4, G-stage address translation is a variation on the
usual page-based virtual address translation scheme of Sv32, Sv39, Sv48,
or Sv57, respectively. In each case, the size of the incoming address is
widened by 2 bits (to 34, 41, 50, or 59 bits). To accommodate the
2 extra bits, the root page table (only) is expanded by a factor of four
to be 16 KiB instead of the usual 4 KiB. Matching its larger size, the
root page table also must be aligned to a 16 KiB boundary instead of the
usual 4 KiB page boundary. Except as noted, all other aspects of Sv32,
Sv39, Sv48, or Sv57 are adopted unchanged for G-stage translation.
Non-root page tables and all page table entries (PTEs) have the same
formats as documented in <a href="#sv32">[sv32]</a>, <a href="#sv39">[sv39]</a>, <a href="#sv48">[sv48]</a>, and <a href="#sv57">[sv57]</a>.</p>
</div>
<div dir="auto">
<p dir="auto">For Sv32x4, an incoming guest physical address is partitioned into a
virtual page number (VPN) and page offset as shown in
<a href="#sv32x4va">Sv32x4 virtual address (guest physical address).</a>. This partitioning is identical to
that for an Sv32 virtual address as depicted in
<a href="#sv32va">[sv32va]</a>, except with 2 more bits at the
high end in VPN[1]. (Note that the fields of a partitioned guest
physical address also correspond one-for-one with the structure that
Sv32 assigns to a physical address, depicted in
<a href="#sv32va">[sv32va]</a>.)</p>
</div>
<div id="user-content-sv32x4va" dir="auto">
<div dir="auto">Sv32x4 virtual address (guest physical address).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/sv32x4va.edn">images/bytefield/sv32x4va.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">For Sv39x4, an incoming guest physical address is partitioned as shown
in <a href="#sv39x4va">Sv39x4 virtual address (guest physical address).</a>. This partitioning is identical to that for an Sv39 virtual address as depicted in <a href="#sv39va">[sv39va]</a>, except with 2 more bits at the
high end in VPN[2]. Address bits 63:41 must all be zeros, or else a
guest-page-fault exception occurs.</p>
</div>
<div id="user-content-sv39x4va" dir="auto">
<div dir="auto">Sv39x4 virtual address (guest physical address).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/sv39x4va.edn">images/bytefield/sv39x4va.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">For Sv48x4, an incoming guest physical address is partitioned as shown
in <a href="#sv48x4va">Sv48x4 virtual address (guest physical address).</a>. This partitioning is identical to
that for an Sv48 virtual address as depicted in
<a href="#sv48va">[sv48va]</a>, except with 2 more bits at the
high end in VPN[3]. Address bits 63:50 must all be zeros, or else a
guest-page-fault exception occurs.</p>
</div>
<div id="user-content-sv48x4va" dir="auto">
<div dir="auto">Sv48x4 virtual address (guest physical address).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/sv48x4va.edn">images/bytefield/sv48x4va.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">For Sv57x4, an incoming guest physical address is partitioned as shown
in <a href="#sv57x4va">Sv57x4 virtual address (guest physical address).</a>. This partitioning is identical to
that for an Sv57 virtual address as depicted in
<a href="#sv57va">[sv57va]</a>, except with 2 more bits at the
high end in VPN[4]. Address bits 63:59 must all be zeros, or else a
guest-page-fault exception occurs.</p>
</div>
<div id="user-content-sv57x4va" dir="auto">
<div dir="auto">Sv57x4 virtual address (guest physical address).</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/bytefield/sv57x4va.edn">images/bytefield/sv57x4va.edn</a></p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">The page-based G-stage address translation scheme for RV32, Sv32x4, is
defined to support a 34-bit guest physical address so that an RV32
hypervisor need not be limited in its ability to virtualize real 32-bit
RISC-V machines, even those with 33-bit or 34-bit physical addresses.
This may include the possibility of a machine virtualizing itself, if it
happens to use 33-bit or 34-bit physical addresses. Multiplying the size
and alignment of the root page table by a factor of four is the cheapest
way to extend Sv32 to cover a 34-bit address. The possible wastage of
12 KiB for an unnecessarily large root page table is expected to be of
negligible consequence for most (maybe all) real uses.</p>
</div>
<div dir="auto">
<p dir="auto">A consistent ability to virtualize machines having as much as four times
the physical address space as virtual address space is believed to be of
some utility also for RV64. For a machine implementing 39-bit virtual
addresses (Sv39), for example, this allows the hypervisor extension to
support up to a 41-bit guest physical address space without either
necessitating hardware support for 48-bit virtual addresses (Sv48) or
falling back to emulating the larger address space using shadow page
tables.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">The conversion of an Sv32x4, Sv39x4, Sv48x4, or Sv57x4 guest physical
address is accomplished with the same algorithm used for Sv32, Sv39,
Sv48, or Sv57, as presented in
<a href="#sv32algorithm">[sv32algorithm]</a>, except that:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto"><code>hgatp</code> substitutes for the usual <code>satp</code>;</p>
</li>
<li>
<p dir="auto">for the translation to begin, the effective privilege mode must be
VS-mode or VU-mode;</p>
</li>
<li>
<p dir="auto">when checking the U bit, the current privilege mode is always taken to
be U-mode; and</p>
</li>
<li>
<p dir="auto">guest-page-fault exceptions are raised instead of regular page-fault
exceptions.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">For G-stage address translation, all memory accesses (including those
made to access data structures for VS-stage address translation) are
considered to be user-level accesses, as though executed in U-mode.
Access type permissions—readable, writable, or executable—are checked
during G-stage translation the same as for VS-stage translation. For a
memory access made to support VS-stage address translation (such as to
read/write a VS-level page table), permissions and the need to set A
and/or D bits at the G-stage level are checked as though for an implicit
load or store, not for the original access type. However, any exception
is always reported for the original access type (instruction, load, or
store/AMO).</p>
</div>
<div dir="auto">
<p dir="auto">The G bit in all G-stage PTEs is currently not used. Until
its use is defined by a standard extension, it should be cleared by
software for forward compatibility, and must be ignored by hardware.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">G-stage address translation uses the identical format for PTEs as
regular address translation, even including the U bit, due to the
possibility of sharing some (or all) page tables between G-stage
translation and regular HS-level address translation. Regardless of
whether this usage will ever become common, we chose not to preclude it.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-guest-page-faults" tabindex="-1" class="heading-element" dir="auto">Guest-Page Faults</h4><a id="user-content-guest-page-faults" class="anchor" aria-label="Permalink: Guest-Page Faults" href="#guest-page-faults"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">Guest-page-fault traps may be delegated from M-mode to HS-mode under the
control of CSR <code>medeleg</code>, but cannot be delegated to other privilege
modes. On a guest-page fault, CSR <code>mtval</code> or <code>stval</code> is written with the
faulting guest virtual address as usual, and <code>mtval2</code> or <code>htval</code> is
written either with zero or with the faulting guest physical address,
shifted right by 2 bits. CSR <code>mtinst</code> or <code>htinst</code> may also be written
with information about the faulting instruction or other reason for the
access, as explained in <a href="#tinst-vals">Transformed Instruction or Pseudoinstruction for <code>mtinst</code> or <code>htinst</code></a>.</p>
</div>
<div dir="auto">
<p dir="auto">When an instruction fetch or a misaligned memory access straddles a page
boundary, two different address translations are involved. When a
guest-page fault occurs in such a circumstance, the faulting virtual
address written to <code>mtval</code>/<code>stval</code> is the same as would be required for
a regular page fault. Thus, the faulting virtual address may be a
page-boundary address that is higher than the instruction’s original
virtual address, if the byte at that page boundary is among the accessed
bytes.</p>
</div>
<div dir="auto">
<p dir="auto">When a guest-page fault is not due to an implicit memory access for
VS-stage address translation, a nonzero guest physical address written
to <code>mtval2</code>/<code>htval</code> shall correspond to the exact virtual address
written to <code>mtval</code>/<code>stval</code>.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-hyp-mm-fences" tabindex="-1" class="heading-element" dir="auto">Memory-Management Fences</h4><a id="user-content-memory-management-fences" class="anchor" aria-label="Permalink: Memory-Management Fences" href="#memory-management-fences"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The behavior of the SFENCE.VMA instruction is affected by the current
virtualization mode V. When V=0, the virtual-address argument is an
HS-level virtual address, and the ASID argument is an HS-level ASID. The
instruction orders stores only to HS-level address-translation
structures with subsequent HS-level address translations.</p>
</div>
<div dir="auto">
<p dir="auto">When V=1, the virtual-address argument to SFENCE.VMA is a guest virtual
address within the current virtual machine, and the ASID argument is a
VS-level ASID within the current virtual machine. The current virtual
machine is identified by the VMID field of CSR <code>hgatp</code>, and the
effective ASID can be considered to be the combination of this VMID with
the VS-level ASID. The SFENCE.VMA instruction orders stores only to the
VS-level address-translation structures with subsequent VS-stage address
translations for the same virtual machine, i.e., only when <code>hgatp</code>.VMID
is the same as when the SFENCE.VMA executed.</p>
</div>
<div dir="auto">
<p dir="auto">Hypervisor instructions HFENCE.VVMA and HFENCE.GVMA provide additional
memory-management fences to complement SFENCE.VMA. These instructions
are described in <a href="#hfence.vma">Hypervisor Memory-Management Fence Instructions</a>.</p>
</div>
<div dir="auto">
<p dir="auto"><a href="#pmp-vmem">[pmp-vmem]</a> discusses the intersection between
physical memory protection (PMP) and page-based address translation. It
is noted there that, when PMP settings are modified in a manner that
affects either the physical memory that holds page tables or the
physical memory to which page tables point, M-mode software must
synchronize the PMP settings with the virtual memory system. For
HS-level address translation, this is accomplished by executing in
M-mode an SFENCE.VMA instruction with <em>rs1</em>=<code>x0</code> and <em>rs2</em>=<code>x0</code>, after
the PMP CSRs are written. Synchronization with G-stage and VS-stage data
structures is also needed. Executing an HFENCE.GVMA instruction with
<em>rs1</em>=<code>x0</code> and <em>rs2</em>=<code>x0</code> suffices to flush all G-stage or VS-stage
address-translation cache entries that have cached PMP settings
corresponding to the final translated supervisor physical address. An
HFENCE.VVMA instruction is not required.</p>
</div>
<div dir="auto">
<p dir="auto">Similarly, if the setting of the PBMTE bit in <code>menvcfg</code> is changed, an
HFENCE.GVMA instruction with <em>rs1</em>=<code>x0</code> and <em>rs2</em>=<code>x0</code> suffices to synchronize
with respect to the altered interpretation of G-stage and VS-stage PTEs' PBMT
fields.</p>
</div>
<div dir="auto">
<p dir="auto">By contrast, if the PBMTE bit in <code>henvcfg</code> is changed, executing an
HFENCE.VVMA with <em>rs1</em>=<code>x0</code> and <em>rs2</em>=<code>x0</code> suffices to synchronize with
respect to the altered interpretation of VS-stage PTEs' PBMT fields for the
currently active VMID.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
No mechanism is provided to atomically change <code>vsatp</code> and <code>hgatp</code>
together.  Hence, to prevent speculative execution causing one guest’s
VS-stage translations to be cached under another guest’s VMID, world-switch
code should zero <code>vsatp</code>, then swap <code>hgatp</code>, then finally write the new
<code>vsatp</code> value.  Similarly, if <code>henvcfg</code>.PBMTE need be world-switched, it
should be switched after zeroing <code>vsatp</code> but before writing the new <code>vsatp</code>
value,&nbsp;obviating the need to execute an HFENCE.VVMA instruction.
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h3 id="user-content-traps" tabindex="-1" class="heading-element" dir="auto">Traps</h3><a id="user-content-traps" class="anchor" aria-label="Permalink: Traps" href="#traps"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-sec:hcauses" tabindex="-1" class="heading-element" dir="auto">Trap Cause Codes</h4><a id="user-content-trap-cause-codes" class="anchor" aria-label="Permalink: Trap Cause Codes" href="#trap-cause-codes"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The hypervisor extension augments the trap cause encoding.
<a href="#hcauses">Machine and supervisor cause register (<code>mcause</code> and <code>scause</code>) values when the hypervisor extension is implemented.</a> lists the possible M-mode and HS-mode
trap cause codes when the hypervisor extension is implemented. Codes are
added for VS-level interrupts (interrupts 2, 6, 10), for
supervisor-level guest external interrupts (interrupt 12), for
virtual-instruction exceptions (exception 22), and for guest-page faults
(exceptions 20, 21, 23). Furthermore, environment calls from VS-mode are
assigned cause 10, whereas those from HS-mode or S-mode use cause 9 as
usual.</p>
</div>
<markdown-accessiblity-table data-catalyst="">
Table 6. Machine and supervisor cause register (<code>mcause</code> and <code>scause</code>) values when the hypervisor extension is implemented.





<table id="user-content-hcauses"><thead>
<tr>
<th>Interrupt</th>
<th>Exception Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">1<br>
1<br>
1<br>
1</p></td>
<td><p dir="auto">0<br>
1<br>
2<br>
3</p></td>
<td><p dir="auto"><em>Reserved</em><br>
Supervisor software interrupt<br>
Virtual supervisor software interrupt<br>
Machine software interrupt</p></td>
</tr>
<tr>
<td><p dir="auto">1<br>
1<br>
1<br>
1</p></td>
<td><p dir="auto">4<br>
5<br>
6<br>
7</p></td>
<td><p dir="auto"><em>Reserved</em><br>
Supervisor timer interrupt<br>
Virtual supervisor timer interrupt<br>
Machine timer interrupt</p></td>
</tr>
<tr>
<td><p dir="auto">1<br>
1<br>
1<br>
1</p></td>
<td><p dir="auto">8<br>
9<br>
10<br>
11</p></td>
<td><p dir="auto"><em>Reserved</em><br>
Supervisor external interrupt<br>
Virtual supervisor external interrupt<br>
Machine external interrupt</p></td>
</tr>
<tr>
<td><p dir="auto">1<br>
1<br>
1<br>
1</p></td>
<td><p dir="auto">12<br>
13<br>
14-15<br>
≥16</p></td>
<td><p dir="auto">Supervisor guest external interrupt<br>
<em>Reserved for counter-overflow interrupt</em><br>
<em>Reserved</em><br>
<em>Designated for platform use</em></p></td>
</tr>
<tr>
<td><p dir="auto">0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br>
0<br></p></td>
<td><p dir="auto">0<br>
1<br>
2<br>
3<br>
4<br>
5<br>
6<br>
7<br>
8<br>
9<br>
10<br>
11<br>
12<br>
13<br>
14<br>
15<br>
16<br>
17<br>
18<br>
19<br>
20<br>
21<br>
22<br>
23<br>
24-31<br>
32-47<br>
48-63<br>
≥64</p></td>
<td><p dir="auto">Instruction address misaligned<br>
Instruction access fault <br>
Illegal instruction <br>
Breakpoint <br>
Load address misaligned<br>
Load access fault<br>
Store/AMO address misaligned<br>
Store/AMO access fault<br>
Environment call from U-mode or VU-mode<br>
Environment call from HS-mode<br>
Environment call from VS-mode<br>
Environment call from M-mode<br>
Instruction page fault<br>
Load page fault<br>
<em>Reserved</em><br>
Store/AMO page fault<br>
Double trap<br>
<em>Reserved</em> <br>
Software check<br>
Hardware error<br>
Instruction guest-page fault<br>
Load guest-page fault<br>
Virtual instruction<br>
Store/AMO guest-page fault<br>
<em>Designated for custom use</em><br>
<em>Reserved</em><br>
<em>Designated for custom use</em><br>
<em>Reserved</em></p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">HS-mode and VS-mode ECALLs use different cause values so they can be
delegated separately.</p>
</div>
<div dir="auto">
<p dir="auto">When V=1, a virtual-instruction exception (code 22) is normally raised
instead of an illegal-instruction exception if the attempted instruction
is <em>HS-qualified</em> but is prevented from executing when V=1 either due to
insufficient privilege or because the instruction is expressly disabled
by a supervisor or hypervisor CSR such as <code>scounteren</code> or <code>hcounteren</code>.
An instruction is <em>HS-qualified</em> if it would be valid to execute in
HS-mode (for some values of the instruction’s register operands),
assuming fields TSR and TVM of CSR <code>mstatus</code> are both zero.</p>
</div>
<div dir="auto">
<p dir="auto">A special rule applies for CSR instructions that access 32-bit high-half
CSRs such as <code>cycleh</code> and <code>htimedeltah</code>. When V=1 and
XLEN=32, an invalid attempt to access a high-half CSR
raises a virtual-instruction
exception instead of an illegal-instruction exception if the same CSR
instruction for the corresponding <em>low-half</em> CSR (e.g.<code>cycle</code> or
<code>htimedelta</code>) is HS-qualified.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">When XLEN&gt;32, an attempt to access a high-half CSR
always raises an illegal-instruction exception.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">Specifically, a virtual-instruction exception is raised for the
following cases:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">in VS-mode, attempts to access a non-high-half counter CSR when the
corresponding bit in <code>hcounteren</code> is 0 and the same bit in <code>mcounteren</code>
is 1;</p>
</li>
<li>
<p dir="auto">in VS-mode, if XLEN=32, attempts to access a high-half counter CSR
when the corresponding bit in <code>hcounteren</code> is 0 and the same bit in
<code>mcounteren</code> is 1;</p>
</li>
<li>
<p dir="auto">in VU-mode, attempts to access a non-high-half counter CSR when the
corresponding bit in either <code>hcounteren</code> or <code>scounteren</code> is 0 and the
same bit in <code>mcounteren</code> is 1;</p>
</li>
<li>
<p dir="auto">in VU-mode, if XLEN=32, attempts to access a high-half counter CSR
when the corresponding bit in either <code>hcounteren</code> or <code>scounteren</code> is 0
and the same bit in <code>mcounteren</code> is 1;</p>
</li>
<li>
<p dir="auto">in VS-mode or VU-mode, attempts to execute a hypervisor instruction
(HLV, HLVX, HSV, or HFENCE);</p>
</li>
<li>
<p dir="auto">in VS-mode or VU-mode, attempts to access an implemented non-high-half
hypervisor CSR or VS CSR when the same access (read/write) would be
allowed in HS-mode, assuming <code>mstatus</code>.TVM=0;</p>
</li>
<li>
<p dir="auto">in VS-mode or VU-mode, if XLEN=32, attempts to access an implemented
high-half hypervisor CSR or high-half VS CSR when the same access
(read/write) to the CSR"s low-half partner would be allowed in HS-mode,
assuming <code>mstatus</code>.TVM=0;</p>
</li>
<li>
<p dir="auto">in VU-mode, attempts to execute WFI when <code>mstatus</code>.TW=0, or to execute
a supervisor instruction (SRET or SFENCE);</p>
</li>
<li>
<p dir="auto">in VU-mode, attempts to access an implemented non-high-half supervisor
CSR when the same access (read/write) would be allowed in HS-mode,
assuming <code>mstatus</code>.TVM=0;</p>
</li>
<li>
<p dir="auto">in VU-mode, if XLEN=32, attempts to access an implemented high-half
supervisor CSR when the same access to the CSR’s low-half partner would
be allowed in HS-mode, assuming <code>mstatus</code>.TVM=0;</p>
</li>
<li>
<p dir="auto">in VS-mode, attempts to execute WFI when <code>hstatus</code>.VTW=1 and
<code>mstatus</code>.TW=0, unless the instruction completes within an
implementation-specific, bounded time;</p>
</li>
<li>
<p dir="auto">in VS-mode, attempts to execute SRET when <code>hstatus</code>.VTSR=1; and</p>
</li>
<li>
<p dir="auto">in VS-mode, attempts to execute an SFENCE.VMA or SINVAL.VMA
instruction or to access <code>satp</code>, when <code>hstatus</code>.VTVM=1.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">Other extensions to the RISC-V Privileged Architecture may add to the
set of circumstances that cause a virtual-instruction exception when
V=1.</p>
</div>
<div dir="auto">
<p dir="auto">On a virtual-instruction trap, <code>mtval</code> or <code>stval</code> is written the same as
for an illegal-instruction trap.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">It is not unusual that hypervisors must emulate the instructions that
raise virtual-instruction exceptions, to support nested hypervisors or
for other reasons. Machine level is expected ordinarily to delegate
virtual-instruction traps directly to HS-level, whereas
illegal-instruction traps are likely to be processed first in M-mode before
being conditionally delegated (by software) to HS-level. Consequently,
virtual-instruction traps are expected typically to be handled faster
than illegal-instruction traps.</p>
</div>
<div dir="auto">
<p dir="auto">When not emulating the trapping instruction, a hypervisor should convert
a virtual-instruction trap into an illegal-instruction exception for the
guest virtual machine.</p>
</div>
<hr>
<div dir="auto">
<p dir="auto">Because TSR and TVM in <code>mstatus</code> are intended to impact only S-mode
(HS-mode), they are ignored for determining exceptions in VS-mode.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">Fields FS and VS in registers <code>sstatus</code> and <code>vsstatus</code> deviate from the usual
<em>HS-qualified</em> rule.
If an instruction is prevented from executing because FS or VS is zero in
either <code>sstatus</code> or <code>vsstatus</code>, the exception raised is always an
illegal-instruction exception, never a virtual-instruction exception.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">Early implementations of the H extension treated FS and VS in <code>sstatus</code> and
<code>vsstatus</code> specially this way, and the behavior has been codified to maintain
compatibility for software.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto"></div>
<markdown-accessiblity-table data-catalyst="">
Table 7. Synchronous exception priority when the hypervisor extension is implemented.





<table id="user-content-hsyncexcprio"><thead>
<tr>
<th>Priority</th>
<th>Exc.Code</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto"><em>Highest</em></p></td>
<td><p dir="auto">3</p></td>
<td><p dir="auto">Instruction address breakpoint</p></td>
</tr>
<tr>
<td></td>
<td><p dir="auto">12, 20, 1</p></td>
<td><p dir="auto">During instruction address translation:<br>
&nbsp;&nbsp;&nbsp;First encountered page fault, guest-page fault, or access
fault</p></td>
</tr>
<tr>
<td></td>
<td><p dir="auto">1</p></td>
<td><p dir="auto">With physical address for instruction:<br>
&nbsp;&nbsp;&nbsp;Instruction access fault</p></td>
</tr>
<tr>
<td></td>
<td><p dir="auto">2<br>
22<br>
0<br>
8, 9, 10, 11<br>
3<br>
3</p></td>
<td><p dir="auto">Illegal instruction<br>
Virtual instruction<br>
Instruction address misaligned<br>
Environment call<br>
Environment break<br>
&nbsp;&nbsp;&nbsp;Load/store/AMO address breakpoint</p></td>
</tr>
<tr>
<td></td>
<td><p dir="auto">4,6</p></td>
<td><p dir="auto">Optionally:<br>
&nbsp;&nbsp;&nbsp;Load/store/AMO address misaligned</p></td>
</tr>
<tr>
<td></td>
<td><p dir="auto">13, 15, 21, 23, 5, 7</p></td>
<td><p dir="auto">During address translation for an explicit memory access:<br>
&nbsp;&nbsp;&nbsp;First encountered page fault, guest-page fault,
or access fault</p></td>
</tr>
<tr>
<td></td>
<td><p dir="auto">5, 7</p></td>
<td><p dir="auto">With physical address for an explicit memory access:<br>
&nbsp;&nbsp;&nbsp;Load/store/AMO access fault</p></td>
</tr>
<tr>
<td><p dir="auto"><em>Lowest</em></p></td>
<td><p dir="auto">4, 6</p></td>
<td><p dir="auto">If not higher priority:<br>
&nbsp;&nbsp;&nbsp;Load/store/AMO address misaligned</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">If an instruction may raise multiple synchronous exceptions, the
decreasing priority order of <a href="#HSyncExcPrio">Synchronous exception priority when the hypervisor extension is implemented.</a>
indicates which exception is taken and reported in <code>mcause</code> or <code>scause</code>.</p>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-trap-entry" tabindex="-1" class="heading-element" dir="auto">Trap Entry</h4><a id="user-content-trap-entry" class="anchor" aria-label="Permalink: Trap Entry" href="#trap-entry"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">When a trap occurs in HS-mode or U-mode, it goes to M-mode, unless
delegated by <code>medeleg</code> or <code>mideleg</code>, in which case it goes to HS-mode.
When a trap occurs in VS-mode or VU-mode, it goes to M-mode, unless
delegated by <code>medeleg</code> or <code>mideleg</code>, in which case it goes to HS-mode,
unless further delegated by <code>hedeleg</code> or <code>hideleg</code>, in which case it
goes to VS-mode.</p>
</div>
<div dir="auto">
<p dir="auto">When a trap is taken into M-mode, virtualization mode V gets set to&nbsp;0,
and fields MPV and MPP in <code>mstatus</code> (or <code>mstatush</code>) are set according to
<a href="#h-mpp">Value of <code>mstatus</code>/<code>mstatush</code> fields MPV and MPP after a trap into M-mode.  Upon trap return, MPV is ignored when MPP=3.</a>. A trap into M-mode also writes fields GVA,
MPIE, and MIE in <code>mstatus</code>/<code>mstatush</code> and writes CSRs <code>mepc</code>, <code>mcause</code>,
<code>mtval</code>, <code>mtval2</code>, and <code>mtinst</code>.</p>
</div>
<markdown-accessiblity-table data-catalyst="">
Table 8. Value of <code>mstatus</code>/<code>mstatush</code> fields MPV and MPP after a trap into M-mode.  Upon trap return, MPV is ignored when MPP=3.





<table id="user-content-h-mpp"><thead>
<tr>
<th>Previous Mode</th>
<th>MPV</th>
<th>MPP</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">U-mode<br>
HS-mode<br>
M-mode</p></td>
<td><p dir="auto">0<br>
0<br>
0</p></td>
<td><p dir="auto">0<br>
1<br>
3</p></td>
</tr>
<tr>
<td><p dir="auto">VU-mode<br>
VS-mode</p></td>
<td><p dir="auto">1<br>
1</p></td>
<td><p dir="auto">0<br>
1</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">When a trap is taken into HS-mode, virtualization mode V is set to 0,
and <code>hstatus</code>.SPV and <code>sstatus</code>.SPP are set according to
<a href="#h-spp">Value of <code>hstatus</code> field SPV and <code>sstatus</code> field SPP after a trap into HS-mode.</a>. If V was 1 before the trap, field SPVP in
<code>hstatus</code> is set the same as <code>sstatus</code>.SPP; otherwise, SPVP is left
unchanged. A trap into HS-mode also writes field GVA in <code>hstatus</code>,
fields SPIE and SIE in <code>sstatus</code>, and CSRs <code>sepc</code>, <code>scause</code>, <code>stval</code>,
<code>htval</code>, and <code>htinst</code>.</p>
</div>
<markdown-accessiblity-table data-catalyst="">
Table 9. Value of <code>hstatus</code> field SPV and <code>sstatus</code> field SPP after a trap into HS-mode.





<table id="user-content-h-spp"><thead>
<tr>
<th>Previous Mode</th>
<th>SPV</th>
<th>SPP</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">U-mode<br>
HS-mode<br></p></td>
<td><p dir="auto">0<br>
0</p></td>
<td><p dir="auto">0<br>
1</p></td>
</tr>
<tr>
<td><p dir="auto">VU-mode<br>
VS-mode</p></td>
<td><p dir="auto">1<br>
1</p></td>
<td><p dir="auto">0<br>
1</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">When a trap is taken into VS-mode, <code>vsstatus</code>.SPP is set according to
<a href="#h-vspp">Value of <code>vsstatus</code> field SPP after a trap into VS-mode.</a>. Register <code>hstatus</code> and the HS-level
<code>sstatus</code> are not modified, and the virtualization mode V remains 1. A
trap into VS-mode also writes fields SPIE and SIE in <code>vsstatus</code> and
writes CSRs <code>vsepc</code>, <code>vscause</code>, and <code>vstval</code>.</p>
</div>
<markdown-accessiblity-table data-catalyst="">
Table 10. Value of <code>vsstatus</code> field SPP after a trap into VS-mode.




<table id="user-content-h-vspp"><thead>
<tr>
<th>Previous Mode</th>
<th>SPP</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">VU-mode<br>
VS-mode</p></td>
<td><p dir="auto">0<br>
1</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-tinst-vals" tabindex="-1" class="heading-element" dir="auto">Transformed Instruction or Pseudoinstruction for <code>mtinst</code> or <code>htinst</code></h4><a id="user-content-transformed-instruction-or-pseudoinstruction-for-mtinst-or-htinst" class="anchor" aria-label="Permalink: Transformed Instruction or Pseudoinstruction for mtinst or htinst" href="#transformed-instruction-or-pseudoinstruction-for-mtinst-or-htinst"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">On any trap into M-mode or HS-mode, one of these values is written
automatically into the appropriate trap instruction CSR, <code>mtinst</code> or
<code>htinst</code>:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">zero;</p>
</li>
<li>
<p dir="auto">a transformation of the trapping instruction;</p>
</li>
<li>
<p dir="auto">a custom value (allowed only if the trapping instruction is
non-standard); or</p>
</li>
<li>
<p dir="auto">a special pseudoinstruction.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">Except when a pseudoinstruction value is required (described later), the
value written to <code>mtinst</code> or <code>htinst</code> may always be zero, indicating
that the hardware is providing no information in the register for this
particular trap.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">The value written to the trap instruction CSR serves two purposes. The
first is to improve the speed of instruction emulation in a trap
handler, partly by allowing the handler to skip loading the trapping
instruction from memory, and partly by obviating some of the work of
decoding and executing the instruction. The second purpose is to supply,
via pseudoinstructions, additional information about guest-page-fault
exceptions caused by implicit memory accesses done for VS-stage address
translation.</p>
</div>
<div dir="auto">
<p dir="auto">A <em>transformation</em> of the trapping instruction is written instead of
simply a copy of the original instruction in order to minimize the
burden for hardware yet still provide to a trap handler the information
needed to emulate the instruction. An implementation may at any time
reduce its effort by substituting zero in place of the transformed
instruction.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">On an interrupt, the value written to the trap instruction register is
always zero. On a synchronous exception, if a nonzero value is written,
one of the following shall be true about the value:</p>
</div>
<div dir="auto">
<ul dir="auto">
<li>
<p dir="auto">Bit 0 is <code>1</code>, and replacing bit 1 with <code>1</code> makes the value into a
valid encoding of a standard instruction.</p>
<div dir="auto">
<p dir="auto">In this case, the instruction that trapped is the same kind as indicated
by the register value, and the register value is the transformation of
the trapping instruction, as defined later. For example, if bits 1:0 are
binary <code>11</code> and the register value is the encoding of a standard LW
(load word) instruction, then the trapping instruction is LW, and the
register value is the transformation of the trapping LW instruction.</p>
</div>
</li>
<li>
<p dir="auto">Bit 0 is <code>1</code>, and replacing bit 1 with <code>1</code> makes the value into an
instruction encoding that is explicitly designated for a custom
instruction (<em>not</em> an unused reserved encoding).</p>
<div dir="auto">
<p dir="auto">This is a <em>custom value</em>. The instruction that trapped is a non-standard
instruction. The interpretation of a custom value is not otherwise
specified by this standard.</p>
</div>
</li>
<li>
<p dir="auto">The value is one of the special pseudoinstructions defined later, all
of which have bits 1:0 equal to <code>00</code>.</p>
</li>
</ul>
</div>
<div dir="auto">
<p dir="auto">These three cases exclude a large number of other possible values, such
as all those having bits 1:0 equal to binary <code>10</code>. A future standard or
extension may define additional cases, thus allowing values that are
currently excluded. Software may safely treat an unrecognized value in a
trap instruction register the same as zero.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">To be forward-compatible with future revisions of this standard,
software that interprets a nonzero value from <code>mtinst</code> or <code>htinst</code> must
fully verify that the value conforms to one of the cases listed above.
For instance, for RV64, discovering that bits 6:0 of <code>mtinst</code> are
<code>0000011</code> and bits 14:12 are <code>010</code> is not sufficient to establish that
the first case applies and the trapping instruction is a standard LW
instruction; rather, software must also confirm that bits 63:32 of
<code>mtinst</code> are all zeros. A future standard might define new values for
64-bit <code>mtinst</code> that are nonzero in bits 63:32 yet may coincidentally
have in bits 31:0 the same bit patterns as standard RV64 instructions.</p>
</div>
<hr>
<div dir="auto">
<p dir="auto">Unlike for standard instructions, there is no requirement that the
instruction encoding of a custom value be of the same ``kind'' as the
instruction that trapped (or even have any correlation with the trapping
instruction).</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto"><a href="#tinst-values">Values that may be automatically written to the trap instruction (<code>mtinst</code> or <code>htinst</code>) register on an exception trap.</a> shows the values that may be
automatically written to the trap instruction register for each standard
exception cause. For exceptions that prevent the fetching of an
instruction, only zero or a pseudoinstruction value may be written. A
custom value may be automatically written only if the instruction that
traps is non-standard. A future standard or extension may permit other
values to be written, chosen from the set of allowed values established
earlier.</p>
</div>
<div dir="auto"></div>
<markdown-accessiblity-table data-catalyst="">
Table 11. Values that may be automatically written to the trap instruction (<code>mtinst</code> or <code>htinst</code>) register on an exception trap.







<table id="user-content-tinst-values"><thead>
<tr>
<th>Exception</th>
<th>Zero</th>
<th>Transformed<br>
Standard<br>
Instruction</th>
<th>Custom Value</th>
<th>Pseudoinstruction Value</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto">Instruction address misaligned</p></td>
<td><p dir="auto">Yes</p></td>
<td><p dir="auto">No</p></td>
<td><p dir="auto">Yes</p></td>
<td><p dir="auto">No</p></td>
</tr>
<tr>
<td><p dir="auto">Instruction access fault<br>
Illegal instruction<br>
Breakpoint<br>
Virtual instruction</p></td>
<td><p dir="auto">Yes<br>
Yes<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
No<br>
No<br>
No<br></p></td>
<td><p dir="auto">No<br>
No<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
No<br>
No<br>
No</p></td>
</tr>
<tr>
<td><p dir="auto">Load address misaligned<br>
Load access fault<br>
Store/AMO address misaligned<br>
Store/AMO access fault</p></td>
<td><p dir="auto">Yes<br>
Yes<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">Yes<br>
Yes<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">Yes<br>
Yes<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
No<br>
No<br>
No</p></td>
</tr>
<tr>
<td><p dir="auto">Environment call</p></td>
<td><p dir="auto">Yes</p></td>
<td><p dir="auto">No</p></td>
<td><p dir="auto">Yes</p></td>
<td><p dir="auto">No</p></td>
</tr>
<tr>
<td><p dir="auto">Instruction page fault<br>
Load page fault<br>
Store/AMO page fault</p></td>
<td><p dir="auto">Yes<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
No<br>
No</p></td>
</tr>
<tr>
<td><p dir="auto">Instruction guest-page fault<br>
Load guest-page fault<br>
Store/AMO guest-page fault</p></td>
<td><p dir="auto">Yes<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">No<br>
Yes<br>
Yes</p></td>
<td><p dir="auto">Yes<br>
Yes<br>
Yes</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">As enumerated in the table, a synchronous exception may write to the
trap instruction register a standard transformation of the trapping
instruction only for exceptions that arise from explicit memory accesses
(from loads, stores, and AMO instructions). Accordingly, standard
transformations are currently defined only for these memory-access
instructions. If a synchronous trap occurs for a standard instruction
for which no transformation has been defined, the trap instruction
register shall be written with zero (or, under certain circumstances,
with a special pseudoinstruction value).</p>
</div>
<div dir="auto">
<p dir="auto">For a standard load instruction that is not a compressed instruction and
is one of LB, LBU, LH, LHU, LW, LWU, LD, FLW, FLD, FLQ, or FLH, the
transformed instruction has the format shown in
<a href="#transformedloadinst">Transformed load instruction (LB, LBU, LH, LHU, LW, LWU, LD, FLW, FLD, FLQ, or FLH). Fields funct3, rd, and opcode are the same as the trapping load instruction.</a>.</p>
</div>
<div id="user-content-transformedloadinst" dir="auto">
<div dir="auto">Transformed load instruction (LB, LBU, LH, LHU, LW, LWU, LD, FLW, FLD, FLQ, or FLH). Fields funct3, rd, and opcode are the same as the trapping load instruction.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/wavedrom/transformedloadinst.edn">images/wavedrom/transformedloadinst.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">For a standard store instruction that is not a compressed instruction
and is one of SB, SH, SW, SD, FSW, FSD, FSQ, or FSH, the transformed
instruction has the format shown in
<a href="#transformedstoreinst">Transformed store instruction (SB, SH, SW, SD, FSW, FSD, FSQ, or FSH). Fields rs2, funct3, and opcode are the same as the trapping store instruction.</a>.</p>
</div>
<div id="user-content-transformedstoreinst" dir="auto">
<div dir="auto">Transformed store instruction (SB, SH, SW, SD, FSW, FSD, FSQ, or FSH). Fields rs2, funct3, and opcode are the same as the trapping store instruction.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/wavedrom/transformedstoreinst.edn">images/wavedrom/transformedstoreinst.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">For a standard atomic instruction (load-reserved, store-conditional, or AMO instruction), the transformed instruction has the format shown in <a href="#transformedatomicinst">Transformed atomic instruction (load-reserved, store-conditional, or AMO instruction). All fields are the same as the trapping instruction except bits 19:15, Addr. Offset.</a>.</p>
</div>
<div id="user-content-transformedatomicinst" dir="auto">
<div dir="auto">Transformed atomic instruction (load-reserved, store-conditional, or AMO instruction). All fields are the same as the trapping instruction except bits 19:15, Addr. Offset.</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/wavedrom/transformedatomicinst.edn">images/wavedrom/transformedatomicinst.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">For a standard virtual-machine load/store instruction (HLV, HLVX, or HSV), the transformed instruction has the format shown in <a href="#transformedvmaccessinst">Transformed virtual-machine load/store instruction (HLV, HLVX, HSV). All fields are the same as the trapping instruction except bits 19:15, Addr. Offset</a>.</p>
</div>
<div id="user-content-transformedvmaccessinst" dir="auto">
<div dir="auto">Transformed virtual-machine load/store instruction (HLV, HLVX, HSV). All fields are the same as the trapping instruction except bits 19:15, Addr. Offset</div>
<p dir="auto"><a href="/riscv/riscv-isa-manual/blob/main/src/images/wavedrom/transformedvmaccessinst.edn">images/wavedrom/transformedvmaccessinst.edn</a></p>
</div>
<div dir="auto">
<p dir="auto">In all the transformed instructions above, the Addr.&nbsp;Offset field that
replaces the instruction’s rs1 field in bits 19:15 is the positive
difference between the faulting virtual address (written to <code>mtval</code> or
<code>stval</code>) and the original virtual address. This difference can be
nonzero only for a misaligned memory access. Note also that, for basic
loads and stores, the transformations replace the instruction’s
immediate offset fields with zero.</p>
</div>
<div dir="auto">
<p dir="auto">For a standard compressed instruction (16-bit size), the transformed
instruction is found as follows:</p>
</div>
<div dir="auto">
<ol dir="auto">
<li>
<p dir="auto">Expand the compressed instruction to its 32-bit equivalent.</p>
</li>
<li>
<p dir="auto">Transform the 32-bit equivalent instruction.</p>
</li>
<li>
<p dir="auto">Replace bit 1 with a <code>0</code>.</p>
</li>
</ol>
</div>
<div dir="auto">
<p dir="auto">Bits 1:0 of a transformed standard instruction will be binary <code>01</code> if
the trapping instruction is compressed and <code>11</code> if not.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">In decoding the contents of <code>mtinst</code> or <code>htinst</code>, once software has
determined that the register contains the encoding of a standard basic
load (LB, LBU, LH, LHU, LW, LWU, LD, FLW, FLD, FLQ, or FLH) or basic
store (SB, SH, SW, SD, FSW, FSD, FSQ, or FSH), it is not necessary to
confirm also that the immediate offset fields (31:25, and 24:20 or 11:7)
are zeros. The knowledge that the register’s value is the encoding of a
basic load/store is sufficient to prove that the trapping instruction is
of the same kind.</p>
</div>
<div dir="auto">
<p dir="auto">A future version of this standard may add information to the fields that
are currently zeros. However, for backwards compatibility, any such
information will be for performance purposes only and can safely be
ignored.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
<div dir="auto">
<p dir="auto">For guest-page faults, the trap instruction register is written with a
special pseudoinstruction value if: (a) the fault is caused by an
implicit memory access for VS-stage address translation, and (b) a
nonzero value (the faulting guest physical address) is written to
<code>mtval2</code> or <code>htval</code>. If both conditions are met, the value written to
<code>mtinst</code> or <code>htinst</code> must be taken from
<a href="#pseudoinsts">Special pseudoinstruction values for guest-page faults.  The RV32 values are used when VSXLEN=32, and the RV64 values when VSXLEN=64.</a>; zero is not allowed.</p>
</div>
<markdown-accessiblity-table data-catalyst="">
Table 12. Special pseudoinstruction values for guest-page faults.  The RV32 values are used when VSXLEN=32, and the RV64 values when VSXLEN=64.




<table id="user-content-pseudoinsts"><thead>
<tr>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto"><code>0x00002000</code><br>
<code>0x00002020</code></p></td>
<td><p dir="auto">32-bit read for VS-stage address translation (RV32)<br>
32-bit write for VS-stage address translation (RV32)</p></td>
</tr>
<tr>
<td><p dir="auto"><code>0x00003000</code><br>
<code>0x00003020</code></p></td>
<td><p dir="auto">64-bit read for VS-stage address translation (RV64)<br>
64-bit write for VS-stage address translation (RV64)</p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">The defined pseudoinstruction values are designed to correspond closely
with the encodings of basic loads and stores, as illustrated by
<a href="#pseudoinsts-basis">Standard instructions corresponding to the special pseudoinstructions of Special pseudoinstruction values for guest-page faults.  The RV32 values are used when VSXLEN=32, and the RV64 values when VSXLEN=64..</a>.</p>
</div>
<markdown-accessiblity-table data-catalyst="">
Table 13. Standard instructions corresponding to the special pseudoinstructions of <a href="#pseudoinsts">Special pseudoinstruction values for guest-page faults.  The RV32 values are used when VSXLEN=32, and the RV64 values when VSXLEN=64.</a>.




<table id="user-content-pseudoinsts-basis"><thead>
<tr>
<th>Encoding</th>
<th>Instruction</th>
</tr>
</thead>
<tbody>
<tr>
<td><p dir="auto"><code>0x00002003</code><br>
<code>0x00002023</code></p></td>
<td><p dir="auto"><code>lw x0,0(x0)</code><br>
<code>sw x0,0(x0)</code></p></td>
</tr>
<tr>
<td><p dir="auto"><code>0x00003003</code><br>
<code>0x00003023</code></p></td>
<td><p dir="auto"><code>ld x0,0(x0)</code><br>
<code>sd x0,0(x0)</code></p></td>
</tr>
</tbody>
</table></markdown-accessiblity-table>
<div dir="auto">
<p dir="auto">A <em>write</em> pseudoinstruction (<code>0x00002020</code> or <code>0x00003020</code>) is used for
the case that the machine is attempting automatically to update bits A
and/or D in VS-level page tables. All other implicit memory accesses for
VS-stage address translation will be reads. If a machine never
automatically updates bits A or D in VS-level page tables (leaving this
to software), the <em>write</em> case will never arise. The fact that such a
page table update must actually be atomic, not just a simple write, is
ignored for the pseudoinstruction.</p>
</div>
<div dir="auto">
<markdown-accessiblity-table data-catalyst=""><table>
<tbody><tr>
<td>
<div dir="auto">Note</div>
</td>
<td>
<div dir="auto">
<p dir="auto">If the conditions that necessitate a pseudoinstruction value can ever
occur for M-mode, then <code>mtinst</code> cannot be entirely read-only zero; and
likewise for HS-mode and <code>htinst</code>. However, in that case, the trap
instruction registers may minimally support only values 0 and
<code>0x00002000</code> or <code>0x00003000</code>, and possibly <code>0x00002020</code> or <code>0x00003020</code>,
requiring as few as one or two flip-flops in hardware, per register.</p>
</div>
<hr>
<div dir="auto">
<p dir="auto">There is no harm here in ignoring the atomicity requirement for page
table updates, because a hypervisor is not expected in these
circumstances to emulate an implicit memory access that fails. Rather,
the hypervisor is given enough information about the faulting access to
be able to make the memory accessible (e.g.&nbsp;by restoring a missing page
of virtual memory) before resuming execution by retrying the faulting
instruction.</p>
</div>
</td>
</tr>
</tbody></table></markdown-accessiblity-table>
</div>
</div>
<div dir="auto">
<div class="markdown-heading" dir="auto"><h4 id="user-content-trap-return" tabindex="-1" class="heading-element" dir="auto">Trap Return</h4><a id="user-content-trap-return" class="anchor" aria-label="Permalink: Trap Return" href="#trap-return"><svg class="octicon octicon-link" viewBox="0 0 16 16" version="1.1" width="16" height="16" aria-hidden="true"><path d="m7.775 3.275 1.25-1.25a3.5 3.5 0 1 1 4.95 4.95l-2.5 2.5a3.5 3.5 0 0 1-4.95 0 .751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018 1.998 1.998 0 0 0 2.83 0l2.5-2.5a2.002 2.002 0 0 0-2.83-2.83l-1.25 1.25a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042Zm-4.69 9.64a1.998 1.998 0 0 0 2.83 0l1.25-1.25a.751.751 0 0 1 1.042.018.751.751 0 0 1 .018 1.042l-1.25 1.25a3.5 3.5 0 1 1-4.95-4.95l2.5-2.5a3.5 3.5 0 0 1 4.95 0 .751.751 0 0 1-.018 1.042.751.751 0 0 1-1.042.018 1.998 1.998 0 0 0-2.83 0l-2.5 2.5a1.998 1.998 0 0 0 0 2.83Z"></path></svg></a></div>
<div dir="auto">
<p dir="auto">The MRET instruction is used to return from a trap taken into M-mode.
MRET first determines what the new privilege mode will be according to
the values of MPP and MPV in <code>mstatus</code> or <code>mstatush</code>, as encoded in
<a href="#h-mpp">Value of <code>mstatus</code>/<code>mstatush</code> fields MPV and MPP after a trap into M-mode.  Upon trap return, MPV is ignored when MPP=3.</a>. MRET then in <code>mstatus</code>/<code>mstatush</code> sets
MPV=0, MPP=0, MIE=MPIE, and MPIE=1. Lastly, MRET sets the privilege mode
as previously determined, and sets <code>pc</code>=<code>mepc</code>.</p>
</div>
<div dir="auto">
<p dir="auto">The SRET instruction is used to return from a trap taken into HS-mode or
VS-mode. Its behavior depends on the current virtualization mode.</p>
</div>
<div dir="auto">
<p dir="auto">When executed in M-mode or HS-mode (i.e., V=0), SRET first determines
what the new privilege mode will be according to the values in
<code>hstatus</code>.SPV and <code>sstatus</code>.SPP, as encoded in
<a href="#h-spp">Value of <code>hstatus</code> field SPV and <code>sstatus</code> field SPP after a trap into HS-mode.</a>. SRET then sets <code>hstatus</code>.SPV=0, and in
<code>sstatus</code> sets SPP=0, SIE=SPIE, and SPIE=1. Lastly, SRET sets the
privilege mode as previously determined, and sets <code>pc</code>=<code>sepc</code>.</p>
</div>
<div dir="auto">
<p dir="auto">When executed in VS-mode (i.e., V=1), SRET sets the privilege mode
according to <a href="#h-vspp">Value of <code>vsstatus</code> field SPP after a trap into VS-mode.</a>, in <code>vsstatus</code> sets SPP=0,
SIE=SPIE, and SPIE=1, and lastly sets <code>pc</code>=<code>vsepc</code>.</p>
</div>
<div dir="auto">
<p dir="auto">If the Ssdbltrp extension is implemented, when <code>SRET</code> is executed in HS-mode,
if the new privilege mode is VU, the <code>SRET</code> instruction sets <code>vsstatus.SDT</code>
to 0. When executed in VS-mode, <code>vsstatus.SDT</code> is set to 0.</p>
</div>
</div>
</div>
</div>
</div></article></div><button hidden="" data-hotkey="Control+a"></button></section></div></div></div> <!-- --> <!-- --> </div></div></div></div></div></div></div><div id="find-result-marks-container" class="Box-sc-g0xbh4-0 cCoXib"></div><button hidden="" data-testid="" data-hotkey-scope="read-only-cursor-text-area" data-hotkey="Control+F6,Control+Shift+F6"></button><button hidden="" data-hotkey="Control+F6,Control+Shift+F6"></button></div> <!-- --> <!-- --> <script type="application/json" id="__PRIMER_DATA_:R0:__">{"resolvedServerColorMode":"day"}</script></div>
</react-app>




  </div>

</turbo-frame>

    </main>
  </div>

  </div>

          <footer class="footer pt-8 pb-6 f6 color-fg-muted p-responsive" role="contentinfo" hidden="">
  <h2 class="sr-only">Footer</h2>

  


  <div class="d-flex flex-justify-center flex-items-center flex-column-reverse flex-lg-row flex-wrap flex-lg-nowrap">
    <div class="d-flex flex-items-center flex-shrink-0 mx-2">
      <a aria-label="GitHub Homepage" class="footer-octicon mr-2" href="https://github.com">
        <svg aria-hidden="true" height="24" viewBox="0 0 24 24" version="1.1" width="24" data-view-component="true" class="octicon octicon-mark-github">
    <path d="M12 1C5.923 1 1 5.923 1 12c0 4.867 3.149 8.979 7.521 10.436.55.096.756-.233.756-.522 0-.262-.013-1.128-.013-2.049-2.764.509-3.479-.674-3.699-1.292-.124-.317-.66-1.293-1.127-1.554-.385-.207-.936-.715-.014-.729.866-.014 1.485.797 1.691 1.128.99 1.663 2.571 1.196 3.204.907.096-.715.385-1.196.701-1.471-2.448-.275-5.005-1.224-5.005-5.432 0-1.196.426-2.186 1.128-2.956-.111-.275-.496-1.402.11-2.915 0 0 .921-.288 3.024 1.128a10.193 10.193 0 0 1 2.75-.371c.936 0 1.871.123 2.75.371 2.104-1.43 3.025-1.128 3.025-1.128.605 1.513.221 2.64.111 2.915.701.77 1.127 1.747 1.127 2.956 0 4.222-2.571 5.157-5.019 5.432.399.344.743 1.004.743 2.035 0 1.471-.014 2.654-.014 3.025 0 .289.206.632.756.522C19.851 20.979 23 16.854 23 12c0-6.077-4.922-11-11-11Z"></path>
</svg>
</a>
      <span>
        © 2025 GitHub,&nbsp;Inc.
      </span>
    </div>

    <nav aria-label="Footer">
      <h3 class="sr-only" id="sr-footer-heading">Footer navigation</h3>

      <ul class="list-style-none d-flex flex-justify-center flex-wrap mb-2 mb-lg-0" aria-labelledby="sr-footer-heading">

          <li class="mx-2">
            <a data-analytics-event="{&quot;category&quot;:&quot;Footer&quot;,&quot;action&quot;:&quot;go to Terms&quot;,&quot;label&quot;:&quot;text:terms&quot;}" href="https://docs.github.com/site-policy/github-terms/github-terms-of-service" data-view-component="true" class="Link--secondary Link">Terms</a>
          </li>

          <li class="mx-2">
            <a data-analytics-event="{&quot;category&quot;:&quot;Footer&quot;,&quot;action&quot;:&quot;go to privacy&quot;,&quot;label&quot;:&quot;text:privacy&quot;}" href="https://docs.github.com/site-policy/privacy-policies/github-privacy-statement" data-view-component="true" class="Link--secondary Link">Privacy</a>
          </li>

          <li class="mx-2">
            <a data-analytics-event="{&quot;category&quot;:&quot;Footer&quot;,&quot;action&quot;:&quot;go to security&quot;,&quot;label&quot;:&quot;text:security&quot;}" href="https://github.com/security" data-view-component="true" class="Link--secondary Link">Security</a>
          </li>

          <li class="mx-2">
            <a data-analytics-event="{&quot;category&quot;:&quot;Footer&quot;,&quot;action&quot;:&quot;go to status&quot;,&quot;label&quot;:&quot;text:status&quot;}" href="https://www.githubstatus.com/" data-view-component="true" class="Link--secondary Link">Status</a>
          </li>

            <li class="mx-2">
              <a data-analytics-event="{&quot;category&quot;:&quot;Footer&quot;,&quot;action&quot;:&quot;go to community&quot;,&quot;label&quot;:&quot;text:community&quot;}" href="https://github.community/" data-view-component="true" class="Link--secondary Link">Community</a>
            </li>

          <li class="mx-2">
            <a data-analytics-event="{&quot;category&quot;:&quot;Footer&quot;,&quot;action&quot;:&quot;go to docs&quot;,&quot;label&quot;:&quot;text:docs&quot;}" href="https://docs.github.com/" data-view-component="true" class="Link--secondary Link">Docs</a>
          </li>

          <li class="mx-2">
            <a data-analytics-event="{&quot;category&quot;:&quot;Footer&quot;,&quot;action&quot;:&quot;go to contact&quot;,&quot;label&quot;:&quot;text:contact&quot;}" href="https://support.github.com?tags=dotcom-footer" data-view-component="true" class="Link--secondary Link">Contact</a>
          </li>

          <li class="mx-2">
  <cookie-consent-link data-catalyst="">
    <button type="button" class="Link--secondary underline-on-hover border-0 p-0 color-bg-transparent" data-action="click:cookie-consent-link#showConsentManagement" data-analytics-event="{&quot;location&quot;:&quot;footer&quot;,&quot;action&quot;:&quot;cookies&quot;,&quot;context&quot;:&quot;subfooter&quot;,&quot;tag&quot;:&quot;link&quot;,&quot;label&quot;:&quot;cookies_link_subfooter_footer&quot;}">
       Manage cookies
    </button>
  </cookie-consent-link>
</li>

<li class="mx-2">
  <cookie-consent-link data-catalyst="">
    <button type="button" class="Link--secondary underline-on-hover border-0 p-0 color-bg-transparent text-left" data-action="click:cookie-consent-link#showConsentManagement" data-analytics-event="{&quot;location&quot;:&quot;footer&quot;,&quot;action&quot;:&quot;dont_share_info&quot;,&quot;context&quot;:&quot;subfooter&quot;,&quot;tag&quot;:&quot;link&quot;,&quot;label&quot;:&quot;dont_share_info_link_subfooter_footer&quot;}">
      Do not share my personal information
    </button>
  </cookie-consent-link>
</li>

      </ul>
    </nav>
  </div>
</footer>



    <ghcc-consent id="ghcc" class="position-fixed bottom-0 left-0" style="z-index: 999999" data-locale="en" data-initial-cookie-consent-allowed="" data-cookie-consent-required="true" data-catalyst=""></ghcc-consent>




  <div id="ajax-error-message" class="ajax-error-message flash flash-error" hidden="">
    <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-alert">
    <path d="M6.457 1.047c.659-1.234 2.427-1.234 3.086 0l6.082 11.378A1.75 1.75 0 0 1 14.082 15H1.918a1.75 1.75 0 0 1-1.543-2.575Zm1.763.707a.25.25 0 0 0-.44 0L1.698 13.132a.25.25 0 0 0 .22.368h12.164a.25.25 0 0 0 .22-.368Zm.53 3.996v2.5a.75.75 0 0 1-1.5 0v-2.5a.75.75 0 0 1 1.5 0ZM9 11a1 1 0 1 1-2 0 1 1 0 0 1 2 0Z"></path>
</svg>
    <button type="button" class="flash-close js-ajax-error-dismiss" aria-label="Dismiss error">
      <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-x">
    <path d="M3.72 3.72a.75.75 0 0 1 1.06 0L8 6.94l3.22-3.22a.749.749 0 0 1 1.275.326.749.749 0 0 1-.215.734L9.06 8l3.22 3.22a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215L8 9.06l-3.22 3.22a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042L6.94 8 3.72 4.78a.75.75 0 0 1 0-1.06Z"></path>
</svg>
    </button>
    You can’t perform that action at this time.
  </div>

    <template id="site-details-dialog">
  <details class="details-reset details-overlay details-overlay-dark lh-default color-fg-default hx_rsm" open="">
    <summary role="button" aria-label="Close dialog"></summary>
    <details-dialog class="Box Box--overlay d-flex flex-column anim-fade-in fast hx_rsm-dialog hx_rsm-modal">
      <button class="Box-btn-octicon m-0 btn-octicon position-absolute right-0 top-0" type="button" aria-label="Close dialog" data-close-dialog="">
        <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-x">
    <path d="M3.72 3.72a.75.75 0 0 1 1.06 0L8 6.94l3.22-3.22a.749.749 0 0 1 1.275.326.749.749 0 0 1-.215.734L9.06 8l3.22 3.22a.749.749 0 0 1-.326 1.275.749.749 0 0 1-.734-.215L8 9.06l-3.22 3.22a.751.751 0 0 1-1.042-.018.751.751 0 0 1-.018-1.042L6.94 8 3.72 4.78a.75.75 0 0 1 0-1.06Z"></path>
</svg>
      </button>
      <div class="octocat-spinner my-6 js-details-dialog-spinner"></div>
    </details-dialog>
  </details>
</template>

    <div class="Popover js-hovercard-content position-absolute" style="display: none; outline: none;">
  <div class="Popover-message Popover-message--bottom-left Popover-message--large Box color-shadow-large" style="width:360px;"></div>
</div>

    <template id="snippet-clipboard-copy-button">
  <div class="zeroclipboard-container position-absolute right-0 top-0">
    <clipboard-copy aria-label="Copy" class="ClipboardButton btn js-clipboard-copy m-2 p-0" data-copy-feedback="Copied!" data-tooltip-direction="w">
      <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-copy js-clipboard-copy-icon m-2">
    <path d="M0 6.75C0 5.784.784 5 1.75 5h1.5a.75.75 0 0 1 0 1.5h-1.5a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-1.5a.75.75 0 0 1 1.5 0v1.5A1.75 1.75 0 0 1 9.25 16h-7.5A1.75 1.75 0 0 1 0 14.25Z"></path><path d="M5 1.75C5 .784 5.784 0 6.75 0h7.5C15.216 0 16 .784 16 1.75v7.5A1.75 1.75 0 0 1 14.25 11h-7.5A1.75 1.75 0 0 1 5 9.25Zm1.75-.25a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-7.5a.25.25 0 0 0-.25-.25Z"></path>
</svg>
      <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-check js-clipboard-check-icon color-fg-success d-none m-2">
    <path d="M13.78 4.22a.75.75 0 0 1 0 1.06l-7.25 7.25a.75.75 0 0 1-1.06 0L2.22 9.28a.751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018L6 10.94l6.72-6.72a.75.75 0 0 1 1.06 0Z"></path>
</svg>
    </clipboard-copy>
  </div>
</template>
<template id="snippet-clipboard-copy-button-unpositioned">
  <div class="zeroclipboard-container">
    <clipboard-copy aria-label="Copy" class="ClipboardButton btn btn-invisible js-clipboard-copy m-2 p-0 d-flex flex-justify-center flex-items-center" data-copy-feedback="Copied!" data-tooltip-direction="w">
      <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-copy js-clipboard-copy-icon">
    <path d="M0 6.75C0 5.784.784 5 1.75 5h1.5a.75.75 0 0 1 0 1.5h-1.5a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-1.5a.75.75 0 0 1 1.5 0v1.5A1.75 1.75 0 0 1 9.25 16h-7.5A1.75 1.75 0 0 1 0 14.25Z"></path><path d="M5 1.75C5 .784 5.784 0 6.75 0h7.5C15.216 0 16 .784 16 1.75v7.5A1.75 1.75 0 0 1 14.25 11h-7.5A1.75 1.75 0 0 1 5 9.25Zm1.75-.25a.25.25 0 0 0-.25.25v7.5c0 .138.112.25.25.25h7.5a.25.25 0 0 0 .25-.25v-7.5a.25.25 0 0 0-.25-.25Z"></path>
</svg>
      <svg aria-hidden="true" height="16" viewBox="0 0 16 16" version="1.1" width="16" data-view-component="true" class="octicon octicon-check js-clipboard-check-icon color-fg-success d-none">
    <path d="M13.78 4.22a.75.75 0 0 1 0 1.06l-7.25 7.25a.75.75 0 0 1-1.06 0L2.22 9.28a.751.751 0 0 1 .018-1.042.751.751 0 0 1 1.042-.018L6 10.94l6.72-6.72a.75.75 0 0 1 1.06 0Z"></path>
</svg>
    </clipboard-copy>
  </div>
</template>


    <style>
      .user-mention[href$="/BillXiang"] {
        color: var(--color-user-mention-fg);
        background-color: var(--bgColor-attention-muted, var(--color-attention-subtle));
        border-radius: 2px;
        margin-left: -2px;
        margin-right: -2px;
      }
      .user-mention[href$="/BillXiang"]:before,
      .user-mention[href$="/BillXiang"]:after {
        content: '';
        display: inline-block;
        width: 2px;
      }
    </style>


    </div>
    <div id="js-global-screen-reader-notice" class="sr-only mt-n1" aria-live="polite" aria-atomic="true"></div>
    <div id="js-global-screen-reader-notice-assertive" class="sr-only mt-n1" aria-live="assertive" aria-atomic="true"></div>
  


<div class="sr-only mt-n1" id="screenReaderAnnouncementDiv" role="alert" data-testid="screenReaderAnnouncement" aria-live="assertive">&nbsp;</div><div id="github-upload-progress" style="position: fixed; top: 10px; left: 10px; background-color: rgb(255, 193, 7); padding: 10px; border: 1px solid rgb(204, 204, 204); z-index: 9999;">上传到 GitHub 成功！</div></body><div style="all: initial;"><div style="all: initial;" id="__hcfy__"></div></div><div id="immersive-translate-popup" style="all: initial"></div></html>