#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 15 22:08:36 2019
# Process ID: 15504
# Current directory: D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1
# Command line: vivado.exe -log MIPSfpga_system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPSfpga_system_wrapper.tcl
# Log file: D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/MIPSfpga_system_wrapper.vds
# Journal file: D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MIPSfpga_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/workspace/SynthesisDesign/base/standard_MIPS_CPU/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 312.074 ; gain = 85.543
Command: synth_design -top MIPSfpga_system_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8304 
WARNING: [Synth 8-2490] overwriting previous definition of module RAMB4_S8 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/RAMB4_S8.v:71]
WARNING: [Synth 8-2490] overwriting previous definition of module RAMB4_S2 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/RAMB4_S2.v:71]
WARNING: [Synth 8-2490] overwriting previous definition of module RAMB4_S16 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/RAMB4_S16.v:71]
WARNING: [Synth 8-2611] redeclaration of ansi port slv_reg0 is not allowed [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/8148/hdl/PWM_Int_4_v1_0_S00_AXI.v:107]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 464.598 ; gain = 152.523
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPSfpga_system_wrapper' [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/hdl/MIPSfpga_system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'MIPSfpga_system' [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/synth/MIPSfpga_system.v:13]
INFO: [Synth 8-6157] synthesizing module 'MIPSfpga_system_MIPS_MicroAptiv_UP_0_0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_MIPS_MicroAptiv_UP_0_0/synth/MIPSfpga_system_MIPS_MicroAptiv_UP_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'm14k_top_wrap' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/mips_block_project.srcs/sources_1/new/m14k_top_wrap.v:8]
INFO: [Synth 8-6157] synthesizing module 'm14k_top' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_top.v:73]
	Parameter M14K_INSTNUM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'm14k_cpu' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpu.v:75]
	Parameter M14K_INSTNUM bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'm14k_core' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_core.v:75]
INFO: [Synth 8-6157] synthesizing module 'm14k_clock_nogate' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_clock_nogate.v:80]
INFO: [Synth 8-6157] synthesizing module 'm14k_clock_buf' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_clock_buf.v:74]
INFO: [Synth 8-6155] done synthesizing module 'm14k_clock_buf' (1#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_clock_buf.v:74]
INFO: [Synth 8-6155] done synthesizing module 'm14k_clock_nogate' (2#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_clock_nogate.v:80]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz.v:76]
	Parameter GW bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister' (3#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc' (4#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide' (5#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized0' (5#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized0' (5#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized0' (5#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized1' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized1' (5#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized1' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized1' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized2' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized2' (5#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized1' (5#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized1' (5#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized2' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized2' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized3' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized3' (5#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized2' (5#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized2' (5#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_register' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register' (6#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized3' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized3' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized4' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized4' (6#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized3' (6#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized3' (6#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux2' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:67]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux2' (7#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:67]
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized0' (7#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_antitamper_stub' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_antitamper_stub.v:9]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_antitamper_stub' (8#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_antitamper_stub.v:9]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux8' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux8.v:70]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux8.v:100]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux8' (9#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux8.v:70]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized4' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized4' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized5' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized5' (9#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized4' (9#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized4' (9#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized5' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized5' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized6' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized6' (9#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized5' (9#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized5' (9#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_eicoffset_stub' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_eicoffset_stub.v:73]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_eicoffset_stub' (10#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_eicoffset_stub.v:73]
INFO: [Synth 8-6157] synthesizing module 'm14k_edp_clz_16b' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_edp_clz_16b.v:78]
INFO: [Synth 8-6157] synthesizing module 'm14k_edp_clz_4b' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_edp_clz_4b.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_edp_clz_4b' (11#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_edp_clz_4b.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_edp_clz_16b' (12#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_edp_clz_16b.v:78]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_srs1' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_srs1.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_srs1' (13#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_srs1.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized1' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
	Parameter WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized1' (13#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc' (14#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide' (15#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized2' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
	Parameter WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized2' (15#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized0' (15#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized0' (15#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized6' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized6' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized7' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized7' (15#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized6' (15#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized6' (15#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized8' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized8' (15#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized7' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized7' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized9' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized9' (15#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized7' (15#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized7' (15#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized1' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized1' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized3' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized3' (15#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized1' (15#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized1' (15#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux4.v:68]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4' (16#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_prid' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_prid.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_prid' (17#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_prid.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized8' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized8' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized10' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized10' (17#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized8' (17#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized8' (17#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux4.v:68]
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized0' (17#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized2' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized2' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized4' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized4' (17#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized2' (17#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized2' (17#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_3' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_3.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_3' (18#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_3.v:63]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized3' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized3' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized5' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized5' (18#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized3' (18#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized3' (18#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized4' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized4' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized6' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
	Parameter WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized6' (18#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized4' (18#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized4' (18#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_24' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_24.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_24' (19#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_24.v:63]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_watch_stub' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_watch_stub.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_watch_stub' (20#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_watch_stub.v:76]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized9' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized9' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized11' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized11' (20#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized9' (20#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized9' (20#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_sps_stub' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_sps_stub.v:73]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_sps_stub' (21#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_sps_stub.v:73]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized10' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized10' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized12' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized12' (21#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized10' (21#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized10' (21#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc_top' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_pc_top.v:77]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux1hot_4' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_4.v:63]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux1hot_4' (22#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux1hot_4.v:63]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_pc.v:77]
	Parameter NXT_COUNTER bound to: 1'b1 
	Parameter ERL bound to: 2 - type: integer 
	Parameter EXL bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized11' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized11' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized13' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized13' (22#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized11' (22#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized11' (22#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized14' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized14' (22#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6157] synthesizing module 'mvp_mux4__parameterized1' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux4.v:68]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux4.v:91]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux4__parameterized1' (22#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux4.v:68]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized5' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized5' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized7' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
	Parameter WIDTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized7' (22#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized5' (22#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized5' (22#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6157] synthesizing module 'mvp_ucregister_wide__parameterized6' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register_ngc__parameterized6' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_register__parameterized8' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_register__parameterized8' (22#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mvp_register_ngc__parameterized6' (22#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_ucregister_wide__parameterized6' (22#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_ucregister_wide.v:72]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc' (23#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_pc.v:77]
INFO: [Synth 8-6157] synthesizing module 'm14k_cpz_pc__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_pc.v:77]
	Parameter NXT_COUNTER bound to: 1'b0 
	Parameter ERL bound to: 2 - type: integer 
	Parameter EXL bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc__parameterized0' (23#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_pc.v:77]
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_wide__parameterized12' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister_ngc__parameterized12' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mvp_cregister__parameterized15' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister__parameterized15' (23#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_ngc__parameterized12' (23#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_ngc.v:71]
INFO: [Synth 8-6155] done synthesizing module 'mvp_cregister_wide__parameterized12' (23#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_cregister_wide.v:69]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_pc_top' (24#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_pc_top.v:77]
	Parameter GW bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_root_stub' (25#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_root_stub.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_srs1' (26#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_srs1.v:76]
WARNING: [Synth 8-3848] Net cause_s in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:623]
WARNING: [Synth 8-3848] Net cpz in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:354]
WARNING: [Synth 8-3848] Net cpz_mmutype in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:357]
WARNING: [Synth 8-3848] Net cpz_srsctl_pss2css_m in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:358]
WARNING: [Synth 8-3848] Net delay_watch in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:366]
WARNING: [Synth 8-3848] Net eic_present in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:367]
WARNING: [Synth 8-3848] Net eiss in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:368]
WARNING: [Synth 8-3848] Net hot_delay_watch in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:369]
WARNING: [Synth 8-3848] Net mfcp0_m in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:371]
WARNING: [Synth 8-3848] Net mtcp0_m in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:372]
WARNING: [Synth 8-3848] Net srsctl_css2pss_w in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:375]
WARNING: [Synth 8-3848] Net srsctl_ess2css_w in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:376]
WARNING: [Synth 8-3848] Net srsctl_ld in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:377]
WARNING: [Synth 8-3848] Net srsctl_rd in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:378]
WARNING: [Synth 8-3848] Net srsctl_vec2css_w in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:379]
WARNING: [Synth 8-3848] Net srsdisable in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:380]
WARNING: [Synth 8-3848] Net srsmap2_ld in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:383]
WARNING: [Synth 8-3848] Net srsmap2_rd in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:384]
WARNING: [Synth 8-3848] Net srsmap_ld in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:385]
WARNING: [Synth 8-3848] Net srsmap_rd in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:386]
WARNING: [Synth 8-3848] Net vectornumber in module/entity m14k_cpz_guest_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:387]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz_guest_stub' (27#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz_guest_stub.v:76]
WARNING: [Synth 8-3848] Net pc0_ctl_ec1 in module/entity m14k_cpz does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz.v:1205]
WARNING: [Synth 8-3848] Net pc1_ctl_ec1 in module/entity m14k_cpz does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz.v:1206]
WARNING: [Synth 8-3848] Net g_eic_mode in module/entity m14k_cpz does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz.v:636]
WARNING: [Synth 8-3848] Net mpc_tlb_i_side in module/entity m14k_cpz does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz.v:652]
WARNING: [Synth 8-3848] Net mpc_tlb_d_side in module/entity m14k_cpz does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz.v:651]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cpz' (28#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz.v:76]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cdmmstub' (29#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cdmmstub.v:72]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cp2_stub' (30#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cp2_stub.v:78]
WARNING: [Synth 8-3848] Net CP1_gprs_0 in module/entity m14k_cp1_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cp1_stub.v:210]
WARNING: [Synth 8-3848] Net CP1_gpr_0 in module/entity m14k_cp1_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cp1_stub.v:211]
WARNING: [Synth 8-3848] Net CP1_kills_1 in module/entity m14k_cp1_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cp1_stub.v:215]
WARNING: [Synth 8-3848] Net CP1_kill_1 in module/entity m14k_cp1_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cp1_stub.v:216]
WARNING: [Synth 8-3848] Net CP1_fr32_0 in module/entity m14k_cp1_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cp1_stub.v:221]
INFO: [Synth 8-6155] done synthesizing module 'm14k_cp1_stub' (31#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cp1_stub.v:78]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mvp_mux2__parameterized0' (31#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:67]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
	Parameter WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux4.v:91]
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
	Parameter SPECIAL bound to: 6'b000000 
	Parameter SPECIAL2 bound to: 6'b011100 
	Parameter MADD bound to: 6'b000000 
	Parameter MADDU bound to: 6'b000001 
	Parameter MUL bound to: 6'b000010 
	Parameter MSUB bound to: 6'b000100 
	Parameter MSUBU bound to: 6'b000101 
	Parameter MFHI bound to: 6'b010000 
	Parameter MTHI bound to: 6'b010001 
	Parameter MFLO bound to: 6'b010010 
	Parameter MTLO bound to: 6'b010011 
	Parameter MULT bound to: 6'b011000 
	Parameter MULTU bound to: 6'b011001 
	Parameter DIV bound to: 6'b011010 
	Parameter DIVU bound to: 6'b011011 
	Parameter IDLE bound to: 4'b0000 
	Parameter MOVE_TO bound to: 4'b0001 
	Parameter DIV_DIVI_SIGN bound to: 4'b0011 
	Parameter DIV_LOOP bound to: 4'b1000 
	Parameter DIV_QUOT_SIGN bound to: 4'b1001 
	Parameter DIV_REM_SIGN bound to: 4'b1010 
	Parameter MULT_LOOP_1ST bound to: 4'b0101 
	Parameter MULT_LOOP bound to: 4'b1011 
	Parameter MULT_ACC1 bound to: 4'b1100 
	Parameter MULT_ACC2 bound to: 4'b1101 
	Parameter WAIT_HILO bound to: 4'b1110 
	Parameter CMD_MUL_DIR bound to: 5 - type: integer 
	Parameter CMD_MUL_ADD bound to: 4 - type: integer 
	Parameter CMD_MUL_SUB bound to: 3 - type: integer 
	Parameter CMD_MOVE_TO_HI bound to: 2 - type: integer 
	Parameter CMD_MOVE_TO_LO bound to: 1 - type: integer 
	Parameter CMD_SIGNED bound to: 0 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
	Parameter WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mdl_ctl.v:539]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 51 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 47 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 26 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 20 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
WARNING: [Synth 8-3848] Net mpc_g_exc_e in module/entity m14k_mpc does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mpc.v:1564]
WARNING: [Synth 8-3848] Net prefx_e in module/entity m14k_mpc does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mpc.v:873]
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_rf_rngc.v:277]
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_rf_rngc.v:277]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter JW bound to: 28 - type: integer 
	Parameter M14K_TLB_JTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_JTLB_VPN2 bound to: 29 - type: integer 
	Parameter M14K_TLB_JTLB_CMASK bound to: 39 - type: integer 
	Parameter M14K_TLB_JTLB_CMASKE bound to: 29 - type: integer 
	Parameter M14K_TLB_JTLB_INIT bound to: 39 - type: integer 
	Parameter M14K_TLB_JTLB_G bound to: 40 - type: integer 
	Parameter M14K_TLB_JTLB_GID bound to: 43 - type: integer 
	Parameter M14K_TLB_JTLB_ENHIINV bound to: 44 - type: integer 
	Parameter M14K_TLB_JTLB_MSB bound to: 44 - type: integer 
	Parameter AW bound to: 8 - type: integer 
	Parameter GW bound to: 3 - type: integer 
	Parameter DW bound to: 27 - type: integer 
	Parameter VW bound to: 21 - type: integer 
	Parameter CM bound to: 10 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 45 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter PW bound to: 20 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 30 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter AW bound to: 3 - type: integer 
	Parameter PAHW bound to: 22 - type: integer 
	Parameter AW bound to: 3 - type: integer 
	Parameter M14K_TLB_UTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_UTLB_VPN bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_PAH bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_PAHE bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_G bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_GRAIN bound to: 53 - type: integer 
	Parameter M14K_TLB_UTLB_IDX bound to: 58 - type: integer 
	Parameter M14K_TLB_UTLB_IDXE bound to: 54 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDX bound to: 63 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDXE bound to: 59 - type: integer 
	Parameter M14K_TLB_UTLB_GID bound to: 66 - type: integer 
	Parameter M14K_TLB_UTLB_GIDE bound to: 64 - type: integer 
	Parameter M14K_TLB_UTLB_MSB bound to: 66 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter WIDTH bound to: 67 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter PAHW bound to: 22 - type: integer 
	Parameter AW bound to: 9 - type: integer 
	Parameter M14K_TLB_UTLB_ASID bound to: 8 - type: integer 
	Parameter M14K_TLB_UTLB_VPN bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_PAH bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_PAHE bound to: 30 - type: integer 
	Parameter M14K_TLB_UTLB_G bound to: 52 - type: integer 
	Parameter M14K_TLB_UTLB_GRAIN bound to: 53 - type: integer 
	Parameter M14K_TLB_UTLB_IDX bound to: 58 - type: integer 
	Parameter M14K_TLB_UTLB_IDXE bound to: 54 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDX bound to: 63 - type: integer 
	Parameter M14K_TLB_UTLB_R_IDXE bound to: 59 - type: integer 
	Parameter M14K_TLB_UTLB_GID bound to: 66 - type: integer 
	Parameter M14K_TLB_UTLB_GIDE bound to: 64 - type: integer 
	Parameter M14K_TLB_UTLB_MSB bound to: 66 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
WARNING: [Synth 8-3848] Net guest_mode in module/entity m14k_tlb does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_tlb.v:264]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter WSWIDTH bound to: 3 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter WIDTH bound to: 19 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 22 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter MEMIDX bound to: 15 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter MEMIDX bound to: 16 - type: integer 
	Parameter WIDTH bound to: 24 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 48 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter DATA_MSB bound to: 31 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter LOCK_START bound to: 1 - type: integer 
	Parameter RD_HOLD bound to: 2 - type: integer 
	Parameter FLUSH_SB bound to: 3 - type: integer 
	Parameter UNLOCK bound to: 4 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
	Parameter WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
	Parameter WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 13 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
	Parameter WIDTH bound to: 128 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter dummy_width bound to: 5 - type: integer 
	Parameter WIDTH bound to: 17 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter WIDTH bound to: 27 - type: integer 
	Parameter OLD bound to: 0 - type: integer 
	Parameter NEW bound to: 1 - type: integer 
	Parameter SHIFTING_NEW bound to: 2 - type: integer 
	Parameter CM_OLD bound to: 1 - type: integer 
	Parameter CM_NEW bound to: 2 - type: integer 
	Parameter CM_SHIFTING_NEW bound to: 4 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
	Parameter WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_mux2.v:88]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 56 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
	Parameter WIDTH bound to: 98 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_tck.v:884]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_tck.v:884]
	Parameter WIDTH bound to: 44 - type: integer 
	Parameter WIDTH bound to: 44 - type: integer 
	Parameter WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_tck.v:884]
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter WIDTH bound to: 36 - type: integer 
	Parameter TRIPSYNC bound to: 0 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter ACK bound to: 2 - type: integer 
	Parameter PEND bound to: 3 - type: integer 
	Parameter CM_IDLE bound to: 1 - type: integer 
	Parameter CM_SEND bound to: 2 - type: integer 
	Parameter CM_ACK bound to: 4 - type: integer 
	Parameter CM_PEND bound to: 8 - type: integer 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt_async_snd.v:240]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter WIDTH bound to: 23 - type: integer 
	Parameter CHANNEL bound to: 0 - type: integer 
	Parameter CHANNEL bound to: 1 - type: integer 
	Parameter CHANNEL bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-3848] Net TC_CRMax in module/entity m14k_ejt does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt.v:506]
WARNING: [Synth 8-3848] Net TC_CRMin in module/entity m14k_ejt does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt.v:507]
WARNING: [Synth 8-3848] Net TC_ProbeWidth in module/entity m14k_ejt does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt.v:514]
WARNING: [Synth 8-3848] Net TC_DataBits in module/entity m14k_ejt does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt.v:511]
WARNING: [Synth 8-3848] Net TC_ProbeTrigIn in module/entity m14k_ejt does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt.v:512]
WARNING: [Synth 8-3848] Net TC_ChipTrigIn in module/entity m14k_ejt does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_ejt.v:509]
WARNING: [Synth 8-3848] Net CP1_inst31_0 in module/entity m14k_core does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_core.v:1451]
WARNING: [Synth 8-3848] Net cpz_g_iap_um in module/entity m14k_core does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_core.v:564]
WARNING: [Synth 8-3848] Net dcc_g_intkill_w in module/entity m14k_core does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_core.v:752]
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WAYSIZE bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter BITS_PER_BYTE_TAG bound to: 24 - type: integer 
	Parameter BITS_PER_BYTE_DATA bound to: 8 - type: integer 
	Parameter TAG_DEPTH bound to: 7 - type: integer 
	Parameter DATA_DEPTH bound to: 9 - type: integer 
	Parameter WS_WIDTH bound to: 1 - type: integer 
	Parameter TESTTEST bound to: 1 - type: integer 
	Parameter BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter ASSOC bound to: 2 - type: integer 
	Parameter WAYSIZE bound to: 2 - type: integer 
	Parameter PARITY bound to: 0 - type: integer 
	Parameter T_BITS bound to: 24 - type: integer 
	Parameter D_BITS bound to: 32 - type: integer 
	Parameter D_BYTES bound to: 8 - type: integer 
	Parameter M14K_MAX_DC_WS bound to: 10 - type: integer 
	Parameter BITS_PER_BYTE_TAG bound to: 24 - type: integer 
	Parameter BITS_PER_BYTE_DATA bound to: 8 - type: integer 
	Parameter TAG_DEPTH bound to: 7 - type: integer 
	Parameter DATA_DEPTH bound to: 9 - type: integer 
	Parameter WS_WIDTH bound to: 3 - type: integer 
	Parameter TESTTEST bound to: 10 - type: integer 
	Parameter BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter TAG_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter WS_BIST_FROM_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_TO_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BIST_FROM_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net CP1_excs_1 in module/entity m14k_cop1_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cop1_stub.v:135]
WARNING: [Synth 8-3848] Net CP1_exc_1 in module/entity m14k_cop1_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cop1_stub.v:136]
WARNING: [Synth 8-3848] Net CP1_exccode_1 in module/entity m14k_cop1_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cop1_stub.v:137]
WARNING: [Synth 8-3848] Net CP1_ufrpresent in module/entity m14k_cop1_stub does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cop1_stub.v:140]
WARNING: [Synth 8-3848] Net gscanout in module/entity m14k_cpu does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpu.v:586]
WARNING: [Synth 8-3848] Net CP1_inst32_0 in module/entity m14k_cpu does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpu.v:282]
WARNING: [Synth 8-6014] Unused sequential element ej_trst_n_int_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/mips_block_project.srcs/sources_1/new/m14k_top_wrap.v:179]
WARNING: [Synth 8-6014] Unused sequential element ej_rst_cnt_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/mips_block_project.srcs/sources_1/new/m14k_top_wrap.v:180]
WARNING: [Synth 8-3848] Net gscanin in module/entity m14k_top_wrap does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/mips_block_project.srcs/sources_1/new/m14k_top_wrap.v:76]
WARNING: [Synth 8-3848] Net BistIn in module/entity m14k_top_wrap does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/mips_block_project.srcs/sources_1/new/m14k_top_wrap.v:96]
WARNING: [Synth 8-350] instance 'MIPS_MicroAptiv_UP_0' of module 'MIPSfpga_system_MIPS_MicroAptiv_UP_0_0' requires 23 connections, but only 22 given [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/synth/MIPSfpga_system.v:347]
	Parameter PWM_PERIOD bound to: 20 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/8148/hdl/PWM_Int_4_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/8148/hdl/PWM_Int_4_v1_0_S00_AXI.v:372]
	Parameter period bound to: 20 - type: integer 
WARNING: [Synth 8-350] instance 'inst' of module 'PWM_Int_4_v1_0' requires 24 connections, but only 22 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_PWM_Int_4_0_0/synth/MIPSfpga_system_PWM_Int_4_0_0.v:134]
INFO: [Synth 8-638] synthesizing module 'MIPSfpga_system_ahblite_axi_bridge_0_0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_ahblite_axi_bridge_0_0/synth/MIPSfpga_system_ahblite_axi_bridge_0_0.vhd:113]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: MIPSfpga_system_ahblite_axi_bridge_0_0 - type: string 
	Parameter C_M_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_M_AXI_NON_SECURE bound to: 1 - type: integer 
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AHB_AXI_TIMEOUT bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'ahblite_axi_bridge' declared at 'd:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4257' bound to instance 'U0' of component 'ahblite_axi_bridge' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_ahblite_axi_bridge_0_0/synth/MIPSfpga_system_ahblite_axi_bridge_0_0.vhd:246]
INFO: [Synth 8-638] synthesizing module 'ahblite_axi_bridge' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4353]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: MIPSfpga_system_ahblite_axi_bridge_0_0 - type: string 
	Parameter C_M_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AHB_AXI_TIMEOUT bound to: 256 - type: integer 
	Parameter C_M_AXI_NON_SECURE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ahblite_axi_control' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3648]
INFO: [Synth 8-256] done synthesizing module 'ahblite_axi_control' (145#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3648]
INFO: [Synth 8-638] synthesizing module 'ahb_if' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2506]
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_NON_SECURE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element S_AHB_HBURST_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2723]
INFO: [Synth 8-256] done synthesizing module 'ahb_if' (146#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2506]
INFO: [Synth 8-638] synthesizing module 'ahb_data_counter' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3367]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'counter_f' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:328]
	Parameter C_NUM_BITS bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f' (147#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'ahb_data_counter' (148#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:3367]
INFO: [Synth 8-638] synthesizing module 'axi_wchannel' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:910]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AHB_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element next_wr_strobe_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:1214]
INFO: [Synth 8-256] done synthesizing module 'axi_wchannel' (149#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:910]
INFO: [Synth 8-638] synthesizing module 'axi_rchannel' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:1931]
	Parameter C_S_AHB_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element rdata_placed_on_ahb_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:2184]
INFO: [Synth 8-256] done synthesizing module 'axi_rchannel' (150#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:1931]
INFO: [Synth 8-638] synthesizing module 'time_out' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:534]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AHB_AXI_TIMEOUT bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter_f__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:328]
	Parameter C_NUM_BITS bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'counter_f__parameterized0' (150#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'time_out' (151#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:534]
INFO: [Synth 8-256] done synthesizing module 'ahblite_axi_bridge' (152#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:4353]
INFO: [Synth 8-256] done synthesizing module 'MIPSfpga_system_ahblite_axi_bridge_0_0' (153#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_ahblite_axi_bridge_0_0/synth/MIPSfpga_system_ahblite_axi_bridge_0_0.vhd:113]
INFO: [Synth 8-638] synthesizing module 'MIPSfpga_system_axi_bram_ctrl_0_0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_bram_ctrl_0_0/synth/MIPSfpga_system_axi_bram_ctrl_0_0.vhd:104]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_bram_ctrl' declared at 'd:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23737' bound to instance 'U0' of component 'axi_bram_ctrl' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_bram_ctrl_0_0/synth/MIPSfpga_system_axi_bram_ctrl_0_0.vhd:254]
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
	Parameter C_BRAM_INST_MODE bound to: EXTERNAL - type: string 
	Parameter C_MEMORY_DEPTH bound to: 2048 - type: integer 
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SELECT_XPM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_bram_ctrl_top' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
	Parameter C_BRAM_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_axi' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21852]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 0 - type: integer 
	Parameter C_ENABLE_AXI_CTRL_REG_IF bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21920]
INFO: [Synth 8-638] synthesizing module 'sng_port_arb' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9219]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sng_port_arb' (154#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:9219]
INFO: [Synth 8-638] synthesizing module 'wr_chnl' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-506] null port 'FaultInjectECC' ignored [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16983]
INFO: [Synth 8-638] synthesizing module 'wrap_brst' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wrap_brst' (155#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:10218]
INFO: [Synth 8-638] synthesizing module 'SRL_FIFO' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
	Parameter C_DATA_BITS bound to: 1 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_XON bound to: 0 - type: bool 
INFO: [Synth 8-3491] module 'FDR' declared at 'D:/software/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3953' bound to instance 'Data_Exists_DFF' of component 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:230]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/software/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/software/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/software/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/software/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/software/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/software/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/software/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/software/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/software/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'D:/software/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:26641' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:247]
INFO: [Synth 8-3491] module 'XORCY' declared at 'D:/software/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:52723' bound to instance 'XORCY_I' of component 'XORCY' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:254]
INFO: [Synth 8-3491] module 'FDRE' declared at 'D:/software/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:3966' bound to instance 'FDRE_I' of component 'FDRE' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:260]
INFO: [Synth 8-3491] module 'SRL16E' declared at 'D:/software/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:50711' bound to instance 'SRL16E_I' of component 'SRL16E' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:271]
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'SRL_FIFO' (161#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:133]
WARNING: [Synth 8-6014] Unused sequential element curr_awsize_reg_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18172]
WARNING: [Synth 8-6014] Unused sequential element curr_awlen_reg_1_or_2_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:18449]
INFO: [Synth 8-256] done synthesizing module 'wr_chnl' (162#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:17016]
INFO: [Synth 8-638] synthesizing module 'rd_chnl' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_BRAM_ADDR_ADJUST_FACTOR bound to: 2 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: AXI4 - type: string 
	Parameter C_SINGLE_PORT_BRAM bound to: 1 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_ECC_WIDTH bound to: 0 - type: integer 
	Parameter C_ECC_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element curr_arsize_reg_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12641]
WARNING: [Synth 8-6014] Unused sequential element no_ar_ack_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:14982]
WARNING: [Synth 8-6014] Unused sequential element do_cmplt_burst_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:16034]
WARNING: [Synth 8-6014] Unused sequential element axi_arsize_pipe_max_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:12181]
INFO: [Synth 8-256] done synthesizing module 'rd_chnl' (163#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:11498]
INFO: [Synth 8-256] done synthesizing module 'full_axi' (164#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:21852]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl_top' (165#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:22907]
INFO: [Synth 8-256] done synthesizing module 'axi_bram_ctrl' (166#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6db1/hdl/axi_bram_ctrl_v4_0_rfs.vhd:23907]
INFO: [Synth 8-256] done synthesizing module 'MIPSfpga_system_axi_bram_ctrl_0_0' (167#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_bram_ctrl_0_0/synth/MIPSfpga_system_axi_bram_ctrl_0_0.vhd:104]
WARNING: [Synth 8-350] instance 'axi_bram_ctrl_0' of module 'MIPSfpga_system_axi_bram_ctrl_0_0' requires 40 connections, but only 39 given [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/synth/MIPSfpga_system.v:443]
INFO: [Synth 8-638] synthesizing module 'MIPSfpga_system_axi_gpio_0_0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_gpio_0_0/synth/MIPSfpga_system_axi_gpio_0_0.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_gpio_0_0/synth/MIPSfpga_system_axi_gpio_0_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1295]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1296]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (168#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (168#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (168#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (168#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (169#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (170#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (171#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 16 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (172#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[4].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[5].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[6].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[7].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[8].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[9].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[10].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[11].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[12].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[13].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[14].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[15].GPIO_DBus_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (173#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (174#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/c193/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'MIPSfpga_system_axi_gpio_0_0' (175#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_gpio_0_0/synth/MIPSfpga_system_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'MIPSfpga_system_axi_intc_0_0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_intc_0_0/synth/MIPSfpga_system_axi_intc_0_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: MIPSfpga_system_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 8 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111001111 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111001111 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 32'b00000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at 'd:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3658' bound to instance 'U0' of component 'axi_intc' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_intc_0_0/synth/MIPSfpga_system_axi_intc_0_0.vhd:184]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3776]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_INSTANCE bound to: MIPSfpga_system_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 8 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -49 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -49 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3703]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3704]
INFO: [Synth 8-638] synthesizing module 'intc_core' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 8 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: -49 - type: integer 
	Parameter C_KIND_OF_EDGE bound to: -1 - type: integer 
	Parameter C_KIND_OF_LVL bound to: -1 - type: integer 
	Parameter C_ASYNC_INTR bound to: -49 - type: integer 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 16 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* buffer_type = "none" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:752]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:2026]
WARNING: [Synth 8-6014] Unused sequential element ack_or_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:2858]
WARNING: [Synth 8-6426] Mix of Sync and Async assignments to register 'ivr_out_reg' in module 'intc_core' in the same process may cause logic issues. 
 Please split the sync and async parts into different processes [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:1899]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:782]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000101111111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 383 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000101111111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 64'b0000000000000000000000000001000000000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 3 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b000000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b0111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1010 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1011 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1101 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1110 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 4 - type: integer 
	Parameter C_AW bound to: 4 - type: integer 
	Parameter C_BAR bound to: 4'b1111 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_BAR bound to: 9'b100000000 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (176#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (177#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd:3776]
INFO: [Synth 8-256] done synthesizing module 'MIPSfpga_system_axi_intc_0_0' (178#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_intc_0_0/synth/MIPSfpga_system_axi_intc_0_0.vhd:85]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14513]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14514]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14562]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14563]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-6014] Unused sequential element USE_B_CHANNEL.cmd_b_empty_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-6014] Unused sequential element USE_B_CHANNEL.cmd_b_depth_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:968]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'MIPSfpga_system_auto_pc_0' requires 56 connections, but only 54 given [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/synth/MIPSfpga_system.v:2902]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 21'b000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1053]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-6014] Unused sequential element USE_B_CHANNEL.cmd_b_empty_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1132]
WARNING: [Synth 8-6014] Unused sequential element USE_B_CHANNEL.cmd_b_depth_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1133]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 21'b000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:976]
WARNING: [Synth 8-6014] Unused sequential element cmd_empty_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:968]
WARNING: [Synth 8-6014] Unused sequential element cmd_depth_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1054]
WARNING: [Synth 8-350] instance 'auto_ds' of module 'MIPSfpga_system_auto_ds_1' requires 72 connections, but only 68 given [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/synth/MIPSfpga_system.v:3238]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 43 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 19 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 25 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 33 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 43 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 43 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4395]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 16 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/ccfb/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4650]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'MIPSfpga_system_auto_pc_1' requires 56 connections, but only 54 given [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/synth/MIPSfpga_system.v:3640]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 61 - type: integer 
	Parameter C_AWID_WIDTH bound to: 1 - type: integer 
	Parameter C_AW_WIDTH bound to: 62 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 62 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 9 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_WID_RIGHT bound to: 73 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 73 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 73 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 3 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 61 - type: integer 
	Parameter C_ARID_WIDTH bound to: 1 - type: integer 
	Parameter C_AR_WIDTH bound to: 62 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 62 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RID_RIGHT bound to: 67 - type: integer 
	Parameter C_RID_WIDTH bound to: 1 - type: integer 
	Parameter C_R_WIDTH bound to: 68 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e9a5/hdl/axi_clock_converter_v2_1_vl_rfs.v:690]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e9a5/hdl/axi_clock_converter_v2_1_vl_rfs.v:691]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e9a5/hdl/axi_clock_converter_v2_1_vl_rfs.v:749]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e9a5/hdl/axi_clock_converter_v2_1_vl_rfs.v:750]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:358]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'MIPSfpga_system_auto_cc_0' requires 74 connections, but only 72 given [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/synth/MIPSfpga_system.v:3988]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'MIPSfpga_system_auto_pc_3' requires 56 connections, but only 54 given [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/synth/MIPSfpga_system.v:4792]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'MIPSfpga_system_auto_pc_4' requires 56 connections, but only 54 given [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/synth/MIPSfpga_system.v:5180]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 0 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
WARNING: [Synth 8-350] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 65 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 39 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 39 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 57 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 61 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 65 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 6 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 6 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 39 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 39 - type: integer 
WARNING: [Synth 8-350] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-350] instance 'auto_us' of module 'MIPSfpga_system_auto_us_0' requires 76 connections, but only 74 given [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/synth/MIPSfpga_system.v:5524]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000000010000101000010000000000000000000000000000000000000000000000000001000000100000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000010000011000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 224'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000011011000000000000000000000000000100000000000000000000000000000000110100000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 7 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 448'b0000000000000000000000000000000000010000101000010000000000000000000000000000000000000000000000000001000000100000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000010000011000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 448'b0000000000000000000000000000000000010000101000011111111111111111000000000000000000000000000000000001000000100000111111111111111100000000000000000000000000000000000100001100000011111111111111110000000000000000000000000000000000000111111111111111111111111111000000000000000000000000000000000001000001000000111111111111111100000000000000000000000000000000000111111100000000011111111111110000000000000000000000000000000000010000011000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 7'b1111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 7'b1111111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 224'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 224'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_M_AXI_READ_ISSUING bound to: 224'b00000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 256'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_ISSUE_WIDTH bound to: 256'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000001 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 3 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 8'b11111111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 8'b11111111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 256'b1111111111111111111111111111111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 256'b1111111111111111111111111111111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 256'b0000000000000000000000000000000100000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010 
	Parameter P_DECERR bound to: 2'b11 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 7 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000000010000101000010000000000000000000000000000000000000000000000000001000000100000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000010000011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000000010000101000011111111111111111000000000000000000000000000000000001000000100000111111111111111100000000000000000000000000000000000100001100000011111111111111110000000000000000000000000000000000000111111111111111111111111111000000000000000000000000000000000001000001000000111111111111111100000000000000000000000000000000000111111100000000011111111111110000000000000000000000000000000000010000011000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 7'b1111111 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 69 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 7 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 3 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000000010000101000010000000000000000000000000000000000000000000000000001000000100000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000010000011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000000010000101000011111111111111111000000000000000000000000000000000001000000100000111111111111111100000000000000000000000000000000000100001100000011111111111111110000000000000000000000000000000000000111111111111111111111111111000000000000000000000000000000000001000001000000111111111111111100000000000000000000000000000000000111111100000000011111111111110000000000000000000000000000000000010000011000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 8'b01111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000100000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000111111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000100000100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000100001100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000100000010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b000100001010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 69 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 7 - type: integer 
	Parameter C_NUM_M_LOG bound to: 3 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 448'b0000000000000000000000000000000000010000101000010000000000000000000000000000000000000000000000000001000000100000000000000000000000000000000000000000000000000000000100001100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000001000000000000000000000000000000000000000000000000000000000111111100000000000000000000000000000000000000000000000000000000010000011000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 448'b0000000000000000000000000000000000010000101000011111111111111111000000000000000000000000000000000001000000100000111111111111111100000000000000000000000000000000000100001100000011111111111111110000000000000000000000000000000000000111111111111111111111111111000000000000000000000000000000000001000001000000111111111111111100000000000000000000000000000000000111111100000000011111111111110000000000000000000000000000000000010000011000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 7'b1111111 
	Parameter C_M_AXI_SECURE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 224'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 3 - type: integer 
	Parameter P_M_AXILITE bound to: 7'b0000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 3 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 7'b0000000 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_RATIO bound to: 8 - type: integer 
	Parameter C_SEL_WIDTH bound to: 3 - type: integer 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
	Parameter C_NUM_M bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 8 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 4 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/247d/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_17_axi_register_slice' requires 93 connections, but only 92 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 8 - type: integer 
	Parameter C_MESG_WIDTH bound to: 64 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[5].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[6].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[7].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-638] synthesizing module 'MIPSfpga_system_axi_uart16550_0_0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_0/synth/MIPSfpga_system_axi_uart16550_0_0.vhd:99]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: integer 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: integer 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'axi_uart16550' declared at 'd:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4601' bound to instance 'U0' of component 'axi_uart16550' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_0/synth/MIPSfpga_system_axi_uart16550_0_0.vhd:203]
INFO: [Synth 8-638] synthesizing module 'axi_uart16550' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4680]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: integer 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: integer 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4620]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4621]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized1' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000011111 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized1' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_IPIF_ABUS_WIDTH bound to: 13 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_USE_WSTRB bound to: 1 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized1' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 31 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000000011111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000001 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized1' (271#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
WARNING: [Synth 8-6014] Unused sequential element is_read_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2447]
WARNING: [Synth 8-6014] Unused sequential element is_write_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2448]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized1' (271#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized1' (271#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'xuart' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4204]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: bool 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: bool 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: bool 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart16550' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2317]
	Parameter C_IS_A_16550 bound to: 1 - type: bool 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: bool 
	Parameter C_S_AXI_CLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'xuart_tx_load_sm' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:310]
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:364]
INFO: [Synth 8-256] done synthesizing module 'xuart_tx_load_sm' (272#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:310]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-113] binding component instance 'BAUD_FF' to cell 'ODDR' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3363]
INFO: [Synth 8-638] synthesizing module 'rx16550' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1303]
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1760]
INFO: [Synth 8-4471] merging register 'Character_received_reg' into 'Data_ready_reg' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1688]
WARNING: [Synth 8-6014] Unused sequential element Character_received_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1688]
INFO: [Synth 8-256] done synthesizing module 'rx16550' (273#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1303]
INFO: [Synth 8-638] synthesizing module 'tx16550' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'tx16550' (274#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:681]
INFO: [Synth 8-638] synthesizing module 'tx_fifo_block' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:542]
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (275#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (276#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (277#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'tx_fifo_block' (278#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:542]
INFO: [Synth 8-638] synthesizing module 'rx_fifo_block' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1129]
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'rx_fifo_control' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:104]
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'rx_fifo_control' (279#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:104]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
	Parameter C_DWIDTH bound to: 11 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 11 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (279#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (279#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'rx_fifo_block' (280#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:1129]
INFO: [Synth 8-256] done synthesizing module 'uart16550' (281#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:2317]
INFO: [Synth 8-638] synthesizing module 'ipic_if' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3880]
INFO: [Synth 8-256] done synthesizing module 'ipic_if' (282#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3880]
INFO: [Synth 8-256] done synthesizing module 'xuart' (283#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4204]
INFO: [Synth 8-256] done synthesizing module 'axi_uart16550' (284#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4680]
INFO: [Synth 8-256] done synthesizing module 'MIPSfpga_system_axi_uart16550_0_0' (285#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_0/synth/MIPSfpga_system_axi_uart16550_0_0.vhd:99]
WARNING: [Synth 8-350] instance 'axi_uart16550_0' of module 'MIPSfpga_system_axi_uart16550_0_0' requires 35 connections, but only 27 given [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/synth/MIPSfpga_system.v:731]
INFO: [Synth 8-638] synthesizing module 'MIPSfpga_system_axi_uart16550_0_1' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_1/synth/MIPSfpga_system_axi_uart16550_0_1.vhd:99]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 13 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_IS_A_16550 bound to: 1 - type: integer 
	Parameter C_HAS_EXTERNAL_XIN bound to: 0 - type: integer 
	Parameter C_HAS_EXTERNAL_RCLK bound to: 0 - type: integer 
	Parameter C_EXTERNAL_XIN_CLK_HZ bound to: 25000000 - type: integer 
INFO: [Synth 8-3491] module 'axi_uart16550' declared at 'd:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:4601' bound to instance 'U0' of component 'axi_uart16550' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_1/synth/MIPSfpga_system_axi_uart16550_0_1.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'MIPSfpga_system_axi_uart16550_0_1' (286#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_1/synth/MIPSfpga_system_axi_uart16550_0_1.vhd:99]
WARNING: [Synth 8-350] instance 'axi_uart16550_1' of module 'MIPSfpga_system_axi_uart16550_0_1' requires 35 connections, but only 27 given [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/synth/MIPSfpga_system.v:759]
INFO: [Synth 8-638] synthesizing module 'MIPSfpga_system_blk_mem_gen_0_0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_blk_mem_gen_0_0/synth/MIPSfpga_system_blk_mem_gen_0_0.vhd:70]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: MIPSfpga_system_blk_mem_gen_0_0.mif - type: string 
	Parameter C_INIT_FILE bound to: NONE - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 7 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     11.408575 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'd:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/67d8/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_blk_mem_gen_0_0/synth/MIPSfpga_system_blk_mem_gen_0_0.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'MIPSfpga_system_blk_mem_gen_0_0' (297#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_blk_mem_gen_0_0/synth/MIPSfpga_system_blk_mem_gen_0_0.vhd:70]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 20 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/MIPSfpga_system_mig_7series_0_0_mig.v:631]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/MIPSfpga_system_mig_7series_0_0_mig.v:633]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/MIPSfpga_system_mig_7series_0_0_mig.v:631]
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 0 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 25E - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 5 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 14 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MEM_SIZE bound to: 134217728 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:133]
WARNING: [Synth 8-6104] Input port 'xadc_supplied_temperature.size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:115]
WARNING: [Synth 8-6104] Input port 'xadc_supplied_temperature.size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:119]
WARNING: [Synth 8-6104] Input port 'xadc_supplied_temperature.size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:119]
WARNING: [Synth 8-6104] Input port 'xadc_supplied_temperature.size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:119]
WARNING: [Synth 8-6104] Input port 'xadc_supplied_temperature.size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:119]
WARNING: [Synth 8-6104] Input port 'xadc_supplied_temperature.size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:119]
WARNING: [Synth 8-6104] Input port 'xadc_supplied_temperature.size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:119]
WARNING: [Synth 8-6104] Input port 'xadc_supplied_temperature.size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:119]
WARNING: [Synth 8-6104] Input port 'xadc_supplied_temperature.size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:119]
WARNING: [Synth 8-6104] Input port 'xadc_supplied_temperature.size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:119]
WARNING: [Synth 8-6104] Input port 'xadc_supplied_temperature.size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:119]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:215]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v:142]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v:83]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:612]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 1200 - type: integer 
	Parameter MMCM_MULT_F bound to: 14 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter MEM_TYPE bound to: DDR2 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter VCO_PERIOD bound to: 769 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 1538 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 3076 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 49216 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 12304 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 6152 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 12.304000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 6.152000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 833.333333 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 784 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 783 - type: integer 
	Parameter QCNTR_WIDTH bound to: 10 - type: integer 
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 14.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 12.304000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 28.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:612]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:614]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_1_infrastructure does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_1_infrastructure does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_1_infrastructure does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_1_infrastructure does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_1_infrastructure does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:144]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter INTERFACE bound to: AXI4 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_MC_DATA_WIDTH_LCL bound to: 128 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 2 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 4799 - type: integer 
	Parameter CWL_T bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 5 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nFAW bound to: 15 - type: integer 
	Parameter nRFC bound to: 42 - type: integer 
	Parameter nWR_CK bound to: 5 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter nRRD_CK bound to: 4 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR_CK bound to: 3 - type: integer 
	Parameter nWTR bound to: 3 - type: integer 
	Parameter nRTP_CK bound to: 3 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter CL_M bound to: 5 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 16 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 16 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 16 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 15 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 3 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:196]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 15 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 3 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: -4 - type: integer 
	Parameter nRRD_CLKS bound to: -1 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 4 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 11 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 3 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:509]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:192]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:196]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:196]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:487]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:99]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 16 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 5 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:143]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_1_round_robin_arb__parameterized0 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:153]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:99]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
WARNING: [Synth 8-6104] Input port 'size' has an internal driver [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:101]
INFO: [Common 17-14] Message 'Synth 8-6104' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRFC bound to: 42 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nWTP bound to: 13 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v:251]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 42 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 11 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v:357]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_1_arb_select does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:390]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_1_bank_mach' requires 74 connections, but only 73 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_mc.v:670]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 26 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v:396]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: OFF - type: string 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000100 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: D - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.252099 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
	Parameter MC_OCLK_DELAY bound to: -0.264498 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:596]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v:112]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1428]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b0101 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: TRUE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 3077 - type: integer 
	Parameter N_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: FALSE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 3077 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 1538.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 865.478400 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 890.728400 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 575.972800 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1466.701200 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 12.015625 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 1610.298800 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 12.015625 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 756.984375 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 865.478400 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 1466.701200 - type: float 
	Parameter PO_DELAY bound to: 2187.638700 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 2065 - type: integer 
	Parameter PO_DELAY_INT bound to: 2188 - type: integer 
	Parameter PI_OFFSET bound to: 123 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 123.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 123.000000 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 10 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0111 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* IOB = "FORCE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v:371]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0101 
	Parameter BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: TRUE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0101 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: FALSE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 2 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:750]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v:110]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 3.077000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 3.077000 - type: float 
	Parameter REFCLK_PERIOD bound to: 1.538500 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 3.077000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.538500 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 3.077000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.538500 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized0 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized0 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized0 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized0 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized1 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized1 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MIPSFPGA_SYSTEM_MIG_7SERIES_0_0_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized2 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized2 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized2 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized2 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: FALSE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:1557]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_1_ddr_mc_phy' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_1_ddr_mc_phy' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_1_ddr_mc_phy' requires 89 connections, but only 88 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_1_ddr_mc_phy_wrapper does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:227]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 56 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 1 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: TRUE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 4799 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter PO_INITIAL_DLY bound to: 60 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter TAP_LIMIT bound to: 63 - type: integer 
	Parameter TDQSS_DLY bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000000101 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_max_reg[0] was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:1116]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_index_reg[0] was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:1146]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_1_ddr_phy_dqs_found_cal_hr does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v4_1_ddr_phy_dqs_found_cal_hr' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:1963]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1044]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[1:0]' into 'rd_mux_sel_r_reg[1:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:610]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v:205]
	Parameter tCK bound to: 3077 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter REFRESH_TIMER bound to: 4799 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 50 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 3077 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 17 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 17 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 32 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 22 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 5 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0001 
	Parameter REG_RC11 bound to: 8'b10001011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:5303]
INFO: [Synth 8-4471] merging register 'victim_byte_cnt_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:818]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4173]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_1_ddr_phy_init does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:276]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_1_ddr_phy_init' requires 131 connections, but only 130 given [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:1367]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 6 - type: integer 
	Parameter FINE_CNT bound to: 44 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_1_ddr_phy_wrcal does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:155]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:587]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:588]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_1_ddr_calib_top' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v:1340]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 144 - type: integer 
	Parameter FULL_RAM_CNT bound to: 24 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 24 - type: integer 
	Parameter RAM_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:380]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 128 - type: integer 
	Parameter FULL_RAM_CNT bound to: 21 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 22 - type: integer 
	Parameter RAM_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:327]
INFO: [Synth 8-155] case statement is not full and has no default [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:432]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 4 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AW_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter IS_SRI_INVERTED bound to: 1'b0 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 36 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter IS_SRI_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_VALUE bound to: 4'b0000 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 
	Parameter C_NUM_LUT bound to: 2 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter INIT bound to: 64'b0101101001011010010110100110011011110000111100001111000011001100 
	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000 
	Parameter INIT bound to: 16'b1100110011001010 
	Parameter INIT bound to: 64'b1010101010101100101010101010110010101010101011001010101010101100 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_VALUE bound to: 8'b00000000 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 
	Parameter C_NUM_LUT bound to: 4 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 1 - type: integer 
	Parameter C_NUM_LUT bound to: 4 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 66 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 8 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 9 - type: integer 
	Parameter C_WDATA_LEN bound to: 64 - type: integer 
	Parameter C_WID_RIGHT bound to: 73 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 77 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 66 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 64 - type: integer 
	Parameter C_RID_RIGHT bound to: 67 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 71 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_register_slice.v:206]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 77 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 71 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 66 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 16 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 
	Parameter C_WDATA_LEN bound to: 128 - type: integer 
	Parameter C_WID_RIGHT bound to: 145 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 149 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 66 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 128 - type: integer 
	Parameter C_RID_RIGHT bound to: 131 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 135 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 149 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 135 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axic_register_slice.v:183]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 66 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 8 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 9 - type: integer 
	Parameter C_WDATA_LEN bound to: 64 - type: integer 
	Parameter C_WID_RIGHT bound to: 73 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 77 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 66 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 64 - type: integer 
	Parameter C_RID_RIGHT bound to: 67 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 71 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 77 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 71 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 66 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 16 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 
	Parameter C_WDATA_LEN bound to: 128 - type: integer 
	Parameter C_WID_RIGHT bound to: 145 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 149 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 66 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 128 - type: integer 
	Parameter C_RID_RIGHT bound to: 131 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 135 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 149 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 135 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 27'b111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_incr_cmd.v:126]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter P_WIDTH bound to: 4 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter B_RESP_PERF bound to: 1'b1 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 27'b111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 7 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 129 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_r_channel.v:189]
	Parameter C_WIDTH bound to: 129 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
INFO: [Synth 8-155] case statement is not full and has no default [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_r_channel.v:315]
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
WARNING: [Synth 8-689] width (1) of port connection 'dbg_poc' does not match port width (1024) of module 'mig_7series_v4_1_memc_ui_top_axi' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/MIPSfpga_system_mig_7series_0_0_mig.v:1278]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'MIPSfpga_system_mig_7series_0_0' requires 61 connections, but only 54 given [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/synth/MIPSfpga_system.v:798]
INFO: [Synth 8-638] synthesizing module 'MIPSfpga_system_util_ds_buf_0_0' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/synth/MIPSfpga_system_util_ds_buf_0_0.vhd:63]
	Parameter C_BUF_TYPE bound to: BUFG - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'util_ds_buf' declared at 'd:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/util_ds_buf.vhd:71' bound to instance 'U0' of component 'util_ds_buf' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/synth/MIPSfpga_system_util_ds_buf_0_0.vhd:117]
INFO: [Synth 8-638] synthesizing module 'util_ds_buf' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/util_ds_buf.vhd:128]
	Parameter C_BUF_TYPE bound to: BUFG - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'BUFG_U' to cell 'BUFG' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/util_ds_buf.vhd:298]
INFO: [Synth 8-256] done synthesizing module 'util_ds_buf' (400#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/util_ds_buf.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'MIPSfpga_system_util_ds_buf_0_0' (401#1) [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/synth/MIPSfpga_system_util_ds_buf_0_0.vhd:63]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 8 - type: integer 
	Parameter NUM_PORTS bound to: 8 - type: integer 
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design util_vector_logic_v2_0_1_util_vector_logic has unconnected port Op2[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IBUF_OUT[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IBUF_DS_ODIV2[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port OBUF_DS_P[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port OBUF_DS_N[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFH_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_O[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_DS_P[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_DS_N[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_IO[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IBUF_DS_P[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IBUF_DS_N[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port OBUF_IN[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_T[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port IOBUF_IO_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFGCE_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFH_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFHCE_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_I[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CE[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CEMASK[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CLR[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_CLRMASK[0]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[2]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[1]
WARNING: [Synth 8-3331] design util_ds_buf has unconnected port BUFG_GT_DIV[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_r_channel has unconnected port mc_app_rd_last
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 has unconnected port axlen[7]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 has unconnected port axlen[6]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 has unconnected port axlen[5]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 has unconnected port axlen[4]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 has unconnected port axsize[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 has unconnected port axsize[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 has unconnected port axsize[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_incr_cmd__parameterized0 has unconnected port axsize[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_incr_cmd__parameterized0 has unconnected port axsize[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_incr_cmd__parameterized0 has unconnected port axsize[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_cmd_translator__parameterized0 has unconnected port axburst[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arlock[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arlock[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arcache[3]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arcache[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arcache[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arcache[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arprot[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arprot[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arprot[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_b_channel has unconnected port b_resp_rdy
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_w_channel has unconnected port cmd_wr_bytes
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_w_channel has unconnected port awvalid
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_w_channel has unconnected port w_ignore_begin
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_w_channel has unconnected port w_ignore_end
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd has unconnected port axlen[7]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd has unconnected port axlen[6]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd has unconnected port axlen[5]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd has unconnected port axlen[4]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd has unconnected port axsize[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd has unconnected port axsize[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd has unconnected port axsize[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_incr_cmd has unconnected port axsize[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_incr_cmd has unconnected port axsize[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_incr_cmd has unconnected port axsize[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_cmd_translator has unconnected port axburst[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awlock[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awlock[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awcache[3]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awcache[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awcache[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awcache[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awprot[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awprot[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:28 ; elapsed = 00:07:03 . Memory (MB): peak = 1230.773 ; gain = 918.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:g_eic_mode to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:mpc_tlb_i_side to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin cpz_pc:mpc_tlb_d_side to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_cpz.v:3504]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[2] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[1] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin _ie_pipe_out_50_0_:d[0] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mpc_ctl.v:1751]
WARNING: [Synth 8-3295] tying undriven pin tlbarray:guest_mode to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_tlb.v:526]
WARNING: [Synth 8-3295] tying undriven pin mpc:cpz_g_iap_um to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_core.v:2963]
WARNING: [Synth 8-3295] tying undriven pin m14k_top_i:gscanin[0] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/mips_block_project.srcs/sources_1/new/m14k_top_wrap.v:194]
WARNING: [Synth 8-3295] tying undriven pin m14k_top_i:BistIn[0] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/mips_block_project.srcs/sources_1/new/m14k_top_wrap.v:194]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[319] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[318] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[317] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[316] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[311] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[310] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[309] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[308] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[303] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[302] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[301] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[300] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[279] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[278] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[277] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[276] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[271] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[270] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[269] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[268] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[263] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[262] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[261] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[260] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[255] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[254] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[253] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[252] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[251] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[250] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[249] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[248] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[247] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[246] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[245] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[244] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[243] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[242] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[241] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[240] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[191] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[190] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[189] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[188] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[187] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[186] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[185] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[184] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[159] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[158] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[157] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[156] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[151] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[150] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[149] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[148] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[143] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[142] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[141] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[140] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[119] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[118] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[117] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[116] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[111] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[110] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[109] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[108] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[103] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[102] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[101] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[100] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[95] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[94] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[93] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[92] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[87] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[86] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[85] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[84] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[7] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[6] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[5] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[4] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[3] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[2] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[1] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[0] to constant 0 [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:06:35 ; elapsed = 00:07:10 . Memory (MB): peak = 1230.773 ; gain = 918.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:35 ; elapsed = 00:07:10 . Memory (MB): peak = 1230.773 ; gain = 918.699
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 536 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_gpio_0_0/MIPSfpga_system_axi_gpio_0_0_board.xdc] for cell 'MIPSfpga_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_gpio_0_0/MIPSfpga_system_axi_gpio_0_0_board.xdc] for cell 'MIPSfpga_system_i/axi_gpio_0/U0'
Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_gpio_0_0/MIPSfpga_system_axi_gpio_0_0.xdc] for cell 'MIPSfpga_system_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_gpio_0_0/MIPSfpga_system_axi_gpio_0_0.xdc] for cell 'MIPSfpga_system_i/axi_gpio_0/U0'
Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_intc_0_0/MIPSfpga_system_axi_intc_0_0.xdc] for cell 'MIPSfpga_system_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_intc_0_0/MIPSfpga_system_axi_intc_0_0.xdc] for cell 'MIPSfpga_system_i/axi_intc_0/U0'
Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_0/MIPSfpga_system_axi_uart16550_0_0_board.xdc] for cell 'MIPSfpga_system_i/axi_uart16550_0/U0'
Finished Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_0/MIPSfpga_system_axi_uart16550_0_0_board.xdc] for cell 'MIPSfpga_system_i/axi_uart16550_0/U0'
Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_0/MIPSfpga_system_axi_uart16550_0_0.xdc] for cell 'MIPSfpga_system_i/axi_uart16550_0/U0'
Finished Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_0/MIPSfpga_system_axi_uart16550_0_0.xdc] for cell 'MIPSfpga_system_i/axi_uart16550_0/U0'
Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_clk_wiz_0_0/MIPSfpga_system_clk_wiz_0_0_board.xdc] for cell 'MIPSfpga_system_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_clk_wiz_0_0/MIPSfpga_system_clk_wiz_0_0_board.xdc] for cell 'MIPSfpga_system_i/clk_wiz_0/inst'
Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_clk_wiz_0_0/MIPSfpga_system_clk_wiz_0_0.xdc] for cell 'MIPSfpga_system_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_clk_wiz_0_0/MIPSfpga_system_clk_wiz_0_0.xdc] for cell 'MIPSfpga_system_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_clk_wiz_0_0/MIPSfpga_system_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPSfpga_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPSfpga_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/constraints/MIPSfpga_system_mig_7series_0_0.xdc] for cell 'MIPSfpga_system_i/mig_7series_0'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/constraints/MIPSfpga_system_mig_7series_0_0.xdc:322]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/constraints/MIPSfpga_system_mig_7series_0_0.xdc:329]
Finished Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/constraints/MIPSfpga_system_mig_7series_0_0.xdc] for cell 'MIPSfpga_system_i/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/constraints/MIPSfpga_system_mig_7series_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPSfpga_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPSfpga_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/MIPSfpga_system_util_ds_buf_0_0_board.xdc] for cell 'MIPSfpga_system_i/util_ds_buf_0/U0'
Finished Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/MIPSfpga_system_util_ds_buf_0_0_board.xdc] for cell 'MIPSfpga_system_i/util_ds_buf_0/U0'
Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/MIPSfpga_system_util_ds_buf_0_0.xdc] for cell 'MIPSfpga_system_i/util_ds_buf_0/U0'
Finished Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_util_ds_buf_0_0/MIPSfpga_system_util_ds_buf_0_0.xdc] for cell 'MIPSfpga_system_i/util_ds_buf_0/U0'
Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_1/MIPSfpga_system_axi_uart16550_0_1_board.xdc] for cell 'MIPSfpga_system_i/axi_uart16550_1/U0'
Finished Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_1/MIPSfpga_system_axi_uart16550_0_1_board.xdc] for cell 'MIPSfpga_system_i/axi_uart16550_1/U0'
Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_1/MIPSfpga_system_axi_uart16550_0_1.xdc] for cell 'MIPSfpga_system_i/axi_uart16550_1/U0'
Finished Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_uart16550_0_1/MIPSfpga_system_axi_uart16550_0_1.xdc] for cell 'MIPSfpga_system_i/axi_uart16550_1/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/constrs_1/imports/system_ability_2018/MIPSfpga_system.xdc]
WARNING: [Vivado 12-507] No nets matched 'JB4_IBUF'. [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/constrs_1/imports/system_ability_2018/MIPSfpga_system.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/constrs_1/imports/system_ability_2018/MIPSfpga_system.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/constrs_1/imports/system_ability_2018/MIPSfpga_system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/constrs_1/imports/system_ability_2018/MIPSfpga_system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPSfpga_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPSfpga_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPSfpga_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPSfpga_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_intc_0_0/MIPSfpga_system_axi_intc_0_0_clocks.xdc] for cell 'MIPSfpga_system_i/axi_intc_0/U0'
Finished Parsing XDC File [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_axi_intc_0_0/MIPSfpga_system_axi_intc_0_0_clocks.xdc] for cell 'MIPSfpga_system_i/axi_intc_0/U0'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPSfpga_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPSfpga_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPSfpga_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPSfpga_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/software/Vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MIPSfpga_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MIPSfpga_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 194 instances were transformed.
  FDR => FDRE: 97 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 24 instances
  MUXCY_L => MUXCY: 4 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 51 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.470 . Memory (MB): peak = 1561.602 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:07:47 ; elapsed = 00:08:35 . Memory (MB): peak = 1561.602 ; gain = 1249.527
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:07:47 ; elapsed = 00:08:35 . Memory (MB): peak = 1561.602 ; gain = 1249.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_SDRAM_ck_n[0]. (constraint file  d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/constraints/MIPSfpga_system_mig_7series_0_0.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for DDR2_SDRAM_ck_p[0]. (constraint file  d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/constraints/MIPSfpga_system_mig_7series_0_0.xdc, line 27).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/MIPS_MicroAptiv_UP_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/ahblite_axi_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_uart16550_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/util_ds_buf_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/xlconstant_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_uart16550_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/PWM_Int_4_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_gpio_0/U0. (constraint file  D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc, line 125).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_intc_0/U0. (constraint file  D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc, line 133).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_uart16550_0/U0. (constraint file  D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc, line 141).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/clk_wiz_0/inst. (constraint file  D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc, line 151).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/util_ds_buf_0/U0. (constraint file  D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc, line 164).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_uart16550_1/U0. (constraint file  D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc, line 174).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst. (constraint file  D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc, line 182).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst. (constraint file  D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc, line 189).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst. (constraint file  D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc, line 196).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst. (constraint file  D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc, line 203).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst. (constraint file  D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc, line 208).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst. (constraint file  D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc, line 215).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst. (constraint file  D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc, line 220).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/s00_couplers/auto_us/inst. (constraint file  D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/dont_touch.xdc, line 227).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m00_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m01_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m02_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m04_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m05_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_WRITE.write_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m06_couplers/auto_ds/inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst /\USE_READ.read_addr_inst /cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwach2.axi_wach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grach2.axi_rach /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for MIPSfpga_system_i/axi_interconnect_0/m03_couplers/auto_cc/inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi /inst_fifo_gen/\gaxi_full_lite.gread_ch.grdch2.axi_rdch /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:07:48 ; elapsed = 00:08:36 . Memory (MB): peak = 1561.602 ; gain = 1249.527
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "config0w_cnxt1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "synci_step0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "evec_11_0_e6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "srie_high_e2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "d1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cp0_r_e_01" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbus_type_e3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbus_type_e4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbus_type_e5" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pbus_type_e6" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/m14k_mpc_ctl.v:2780]
INFO: [Synth 8-5544] ROM "half_e0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lda7_0sel_m2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lda15_8sel_m2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lda23_16sel_m2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "lda31_24sel_m2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mbwi_mask2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mbwi_mask2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mbwd_mask3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "beat_cnt2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrb_word02" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrb_word11" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrb_word20" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_be_mask1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "be_nxt_size1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DutyCycles_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DutyCycles_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DutyCycles_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DutyCycles_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ctl_sm_cs_reg' in module 'ahblite_axi_control'
INFO: [Synth 8-5544] ROM "core_is_idle" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ctl_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid_cnt_required_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_ALEN_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "AXI_ABURST_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:356]
INFO: [Synth 8-5544] ROM "M_AXI_WSTRB_i" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/df6a/hdl/ahblite_axi_bridge_v3_0_vh_rfs.vhd:356]
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_wrap_burst" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrap_burst_total_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Empty" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buffer_Full" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' in module 'wr_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bram_addr_rst_cmb" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr_data_sng_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'rd_data_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-802] inferred FSM for state register 'rlast_sm_cs_reg' in module 'rd_chnl'
INFO: [Synth 8-5544] ROM "curr_wrap_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "curr_fixed_burst" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "axi_rd_burst_two" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "set_last_bram_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "axi_rvalid_set_cmb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd_data_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rlast_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'arb_sm_cs_reg' in module 'sng_port_arb'
INFO: [Synth 8-5544] ROM "arb_sm_ns" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ivr_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:2256]
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:1780]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "split_addr_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "size_mask" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fix_len" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_step_i" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:868]
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3669]
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_18_decerr_slave'
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/15a3/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xuart_tx_load_sm'
INFO: [Synth 8-802] inferred FSM for state register 'receive_state_reg' in module 'rx16550'
INFO: [Synth 8-802] inferred FSM for state register 'transmit_state_reg' in module 'tx16550'
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fifo_full_p1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/e469/hdl/axi_uart16550_v2_0_vh_rfs.vhd:3729]
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:286]
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v4_1_tempmon'
INFO: [Synth 8-5546] ROM "xadc_supplied_temperature.sample_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v:202]
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v4_1_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "second_fail_detect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][5][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][6][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][7][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][8][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][9][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][10][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][11][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][12][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][13][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][14][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'dlyval_dq_reg_r_reg[0][15][4:0]' into 'dlyval_dq_reg_r_reg[0][4][4:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1171]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall1_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall2_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall3_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise1_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat0_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise3_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall0_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_fall1_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_fall3_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise0_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise1_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat1_match_rise2_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].pat1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].idel_pat0_match_rise3_r_reg[0:0]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1615]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise3_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1635]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall3_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall1_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_rise2_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_fall0_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall1_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat1_match_fall2_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_fall3_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise0_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise1_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].idel_pat0_match_rise2_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].pat1_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat0_match_rise3_r_reg[1:1]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1620]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1640]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall0_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall2_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_fall3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall3_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise0_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise2_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1668]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat0_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_fall0_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall1_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_fall2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_fall2_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise0_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise0_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1690]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise1_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat0_match_rise1_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise2_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise2_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[2].pat1_match_rise3_r_reg[2:2]' into 'gen_pat_match_div4.gen_pat_match[2].idel_pat1_match_rise3_r_reg[2:2]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1605]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1625]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall0_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1653]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1663]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall2_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1673]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1683]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise0_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1648]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise1_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1658]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat0_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise3_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1678]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall0_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall0_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1695]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_fall1_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1705]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall2_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1715]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_fall3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_fall3_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1725]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise1_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat1_match_rise1_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1700]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise2_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise2_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1710]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[3].pat1_match_rise3_r_reg[3:3]' into 'gen_pat_match_div4.gen_pat_match[3].idel_pat0_match_rise3_r_reg[3:3]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1720]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall0_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall0_r_reg[4:4]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1610]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall2_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat0_match_fall2_r_reg[4:4]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1630]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[4].pat0_match_fall1_r_reg[4:4]' into 'gen_pat_match_div4.gen_pat_match[4].idel_pat1_match_fall1_r_reg[4:4]' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1663]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2680]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2602]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1186]
INFO: [Synth 8-802] inferred FSM for state register 'cal1_state_r_reg' in module 'mig_7series_v4_1_ddr_phy_rdlvl'
INFO: [Synth 8-5546] ROM "pi_rdval_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idelay_tap_limit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tap_limit_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idel_tap_limit_dq_pb_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_cpt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_ce" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dq_idel_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_prech_req_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdlvl_stg1_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store_sr_req_pulsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal1_dlyce_dq_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrlvl_odt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_reads" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cal2_state_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'tempmon_state_reg' in module 'mig_7series_v4_1_ddr_phy_tempmon'
INFO: [Synth 8-5546] ROM "tempmon_state_init" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:380]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:406]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v:141]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v:141]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v4_1_axi_mc_r_channel'
WARNING: [Synth 8-327] inferring latch for variable 'q_reg' [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_latchn.v:90]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                ctl_idle |                          0000001 |                              000
                ctl_addr |                          0000010 |                              001
               ctl_write |                          0000100 |                              010
               ctl_bresp |                          0001000 |                              101
           ctl_bresp_err |                          0010000 |                              110
                ctl_read |                          0100000 |                              011
            ctl_read_err |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ctl_sm_cs_reg' using encoding 'one-hot' in module 'ahblite_axi_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
            brst_wr_data |                              010 |                               10
             sng_wr_data |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg' using encoding 'one-hot' in module 'wr_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                sng_addr |                             0001 |                             0001
                sec_addr |                             0010 |                             0010
               full_pipe |                             0011 |                             0011
           full_throttle |                             0100 |                             0100
               last_addr |                             0101 |                             0101
           last_throttle |                             0110 |                             0110
               last_data |                             0111 |                             0111
       last_data_ar_pend |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_data_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
          w8_throttle_b2 |                              001 |                              100
             w8_throttle |                              010 |                              001
        w8_2nd_last_data |                              011 |                              010
            w8_last_data |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rlast_sm_cs_reg' using encoding 'sequential' in module 'rd_chnl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 wr_data |                               01 |                               10
                 rd_data |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_sm_cs_reg' using encoding 'sequential' in module 'sng_port_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized0'
INFO: [Synth 8-6159] Found Keep on FSM register 'state_reg' in module 'axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_18_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_16_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             empty_empty |                               00 |                               00
              empty_full |                               01 |                               01
              full_empty |                               10 |                               10
               full_full |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'xuart_tx_load_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0101 |                             0000
               start_bit |                             0100 |                             0001
               data_bit1 |                             0110 |                             0010
               data_bit2 |                             0000 |                             0011
               data_bit3 |                             0001 |                             0100
               data_bit4 |                             0010 |                             0101
               data_bit5 |                             1101 |                             0110
               data_bit6 |                             1010 |                             0111
               data_bit7 |                             1011 |                             1000
               data_bit8 |                             1100 |                             1001
              parity_bit |                             1001 |                             1010
             frame_error |                             0011 |                             1101
               stop_bit1 |                             1000 |                             1011
               stop_bit2 |                             0111 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'receive_state_reg' using encoding 'sequential' in module 'rx16550'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
               start_bit |                             0001 |                             0001
               data_bit1 |                             0010 |                             0010
               data_bit2 |                             0011 |                             0011
               data_bit3 |                             0100 |                             0100
               data_bit4 |                             0101 |                             0101
               data_bit5 |                             0110 |                             0110
               data_bit6 |                             0111 |                             0111
               data_bit7 |                             1000 |                             1000
               data_bit8 |                             1001 |                             1001
              parity_bit |                             1010 |                             1010
               stop_bit1 |                             1011 |                             1011
               stop_bit2 |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'transmit_state_reg' using encoding 'sequential' in module 'tx16550'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               INIT_IDLE |                             0001 |                              000
       REQUEST_READ_TEMP |                             1000 |                              001
           WAIT_FOR_READ |                             0100 |                              010
                    READ |                             0010 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v4_1_tempmon'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           FINE_ADJ_IDLE |                             0000 |                             0000
                RST_WAIT |                             0001 |                             0011
           FINE_ADJ_DONE |                             0010 |                             1111
            RST_POSTWAIT |                             0011 |                             0001
           RST_POSTWAIT1 |                             0100 |                             0010
           FINE_ADJ_INIT |                             0101 |                             0100
                FINE_INC |                             0110 |                             0101
           FINE_INC_WAIT |                             0111 |                             0110
        FINE_INC_PREWAIT |                             1000 |                             0111
          DETECT_PREWAIT |                             1001 |                             1000
         DETECT_DQSFOUND |                             1010 |                             1001
                FINE_DEC |                             1011 |                             1011
           FINE_DEC_WAIT |                             1100 |                             1100
        FINE_DEC_PREWAIT |                             1101 |                             1101
              FINAL_WAIT |                             1110 |                             1110
              PRECH_WAIT |                             1111 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'sequential' in module 'mig_7series_v4_1_ddr_phy_dqs_found_cal_hr'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               CAL1_IDLE | 00000000000000000000000000010000000 |                           000000
   CAL1_MPR_NEW_DQS_WAIT | 00000000000000000000000001000000000 |                           011101
     CAL1_MPR_PAT_DETECT | 00000000000000000000000010000000000 |                           011111
         CAL1_VALID_WAIT | 10000000000000000000000000000000000 |                           011110
       CAL1_NEW_DQS_WAIT | 00000000000000000000010000000000000 |                           000001
   CAL1_STORE_FIRST_WAIT | 00000000000000000010000000000000000 |                           000010
         CAL1_PAT_DETECT | 00000000000000100000000000000000000 |                           000011
    CAL1_DQ_IDEL_TAP_INC | 00000000000000000000000000000000100 |                           000100
CAL1_DQ_IDEL_TAP_INC_WAIT | 00000000000000000000000000000001000 |                           000101
        CAL1_DETECT_EDGE | 00000000000001000000000000000000000 |                           001000
          CAL1_CALC_IDEL | 00000100000000000000000000000000000 |                           001011
        CAL1_CENTER_WAIT | 00000000000000000000000000000000001 |                           100010
       CAL1_IDEL_DEC_CPT | 00000000000000000000000000000000010 |                           001100
    CAL1_DQ_IDEL_TAP_DEC | 00000000000000000001000000000000000 |                           000110
CAL1_DQ_IDEL_TAP_DEC_WAIT | 00100000000000000000000000000000000 |                           000111
           CAL1_NEXT_DQS | 00000000000000000000000000000010000 |                           001110
          CAL1_REGL_LOAD | 00000000000000000000000000001000000 |                           011011
               CAL1_DONE | 00000000000000000000000000000100000 |                           001111
    CAL1_NEW_DQS_PREWAIT | 00000000000000000000000000100000000 |                           100000
  CAL1_IDEL_DEC_CPT_WAIT | 00000000000000000000100000000000000 |                           001101
 CAL1_RD_STOP_FOR_PI_INC | 00000000000000000000000100000000000 |                           100001
       CAL1_IDEL_INC_CPT | 00000000000000000000001000000000000 |                           001001
  CAL1_IDEL_INC_CPT_WAIT | 00010000000000000000000000000000000 |                           001010
          CAL1_RDLVL_ERR | 00000000000010000000000000000000000 |                           011100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cal1_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v4_1_ddr_phy_rdlvl'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'fsm25AECC5D1F00'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               11 |                               10
                     ONE |                               01 |                               11
                     TWO |                               00 |                               01
                  iSTATE |                               10 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'mig_7series_v4_1_axi_mc_r_channel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:08:38 ; elapsed = 00:09:34 . Memory (MB): peak = 1561.602 ; gain = 1249.527
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/clock_gate/buff_fclk' (m14k_clock_buf) to 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/clock_gate/buff_gclk'
INFO: [Synth 8-223] decloning instance 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/clock_gate/buff_fclk' (m14k_clock_buf) to 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/clock_gate/buff_gtlbclk'
INFO: [Synth 8-223] decloning instance 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/clock_gate/buff_fclk' (m14k_clock_buf) to 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/clock_gate/r_buff_gtlbclk'
INFO: [Synth 8-223] decloning instance 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/clock_gate/buff_fclk' (m14k_clock_buf) to 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/clock_gate/buff_grfclk'
INFO: [Synth 8-223] decloning instance 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_mpc_int_pf_phase1_reg' (mvp_register) to 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mpc/mpc_exc/_int_pref_phase1_reg'
INFO: [Synth 8-223] decloning instance 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlbarray/_tag_rd_str_3_0_' (mvp_register__parameterized10) to 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/mmu/tlbarray/_rd_str0_3_0_'
INFO: [Synth 8-223] decloning instance 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_enable_ireq' (mvp_register) to 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/icc/_ld_mtag_reg'
INFO: [Synth 8-223] decloning instance 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/ejt_tck/_halt' (mvp_register) to 'MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/core/ejt/ejt_tap/ejt_tck/_wait_mode_r1'

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |m14k_core__GB0                                      |           1|     32458|
|2     |m14k_core__GB1                                      |           1|     15807|
|3     |m14k_core__GB2                                      |           1|     17662|
|4     |m14k_cpu__GC0                                       |           1|       114|
|5     |MIPSfpga_system_axi_interconnect_0_0__GB0           |           1|     25317|
|6     |MIPSfpga_system_axi_interconnect_0_0__GB1           |           1|     16085|
|7     |MIPSfpga_system_clk_wiz_0_0_clk_wiz__GC0            |           1|         4|
|8     |mig_7series_v4_1_ddr_byte_lane__parameterized2__GC0 |           1|       465|
|9     |mig_7series_v4_1_ddr_phy_4lanes__GC0                |           1|      3611|
|10    |mig_7series_v4_1_ddr_mc_phy__GC0                    |           1|        94|
|11    |mig_7series_v4_1_ddr_mc_phy_wrapper__GC0            |           1|     27577|
|12    |mig_7series_v4_1_ddr_phy_top__GC0                   |           1|     15768|
|13    |mig_7series_v4_1_mc                                 |           1|      4409|
|14    |mig_7series_v4_1_memc_ui_top_axi__GC0               |           1|      7667|
|15    |MIPSfpga_system_mig_7series_0_0_mig__GC0            |           1|       356|
|16    |MIPSfpga_system__GC0                                |           1|      8697|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 19    
	   3 Input     32 Bit       Adders := 7     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 55    
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 10    
	   2 Input      9 Bit       Adders := 16    
	   2 Input      8 Bit       Adders := 64    
	   3 Input      8 Bit       Adders := 12    
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 27    
	   3 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 109   
	   3 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 75    
	   2 Input      3 Bit       Adders := 49    
	   3 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 92    
	   4 Input      2 Bit       Adders := 6     
	   8 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 8     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input     21 Bit         XORs := 16    
	   2 Input      4 Bit         XORs := 10    
	   2 Input      2 Bit         XORs := 3     
	   3 Input      2 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 554   
+---XORs : 
	                2 Bit    Wide XORs := 3     
+---Registers : 
	              256 Bit    Registers := 2     
	              144 Bit    Registers := 1     
	              135 Bit    Registers := 2     
	              128 Bit    Registers := 8     
	               98 Bit    Registers := 1     
	               88 Bit    Registers := 1     
	               80 Bit    Registers := 3     
	               73 Bit    Registers := 4     
	               68 Bit    Registers := 20    
	               67 Bit    Registers := 8     
	               66 Bit    Registers := 2     
	               65 Bit    Registers := 2     
	               64 Bit    Registers := 3     
	               62 Bit    Registers := 18    
	               56 Bit    Registers := 2     
	               52 Bit    Registers := 1     
	               51 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               47 Bit    Registers := 1     
	               45 Bit    Registers := 16    
	               44 Bit    Registers := 1     
	               43 Bit    Registers := 8     
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 13    
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 173   
	               30 Bit    Registers := 4     
	               28 Bit    Registers := 5     
	               27 Bit    Registers := 35    
	               26 Bit    Registers := 26    
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 8     
	               21 Bit    Registers := 4     
	               20 Bit    Registers := 5     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               17 Bit    Registers := 7     
	               16 Bit    Registers := 35    
	               15 Bit    Registers := 5     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 34    
	               12 Bit    Registers := 64    
	               11 Bit    Registers := 16    
	               10 Bit    Registers := 17    
	                9 Bit    Registers := 42    
	                8 Bit    Registers := 215   
	                7 Bit    Registers := 20    
	                6 Bit    Registers := 64    
	                5 Bit    Registers := 189   
	                4 Bit    Registers := 324   
	                3 Bit    Registers := 162   
	                2 Bit    Registers := 314   
	                1 Bit    Registers := 3653  
+---RAMs : 
	               4K Bit         RAMs := 28    
+---Muxes : 
	   2 Input    135 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 12    
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 6     
	   2 Input     73 Bit        Muxes := 2     
	   2 Input     69 Bit        Muxes := 3     
	   2 Input     68 Bit        Muxes := 18    
	   2 Input     64 Bit        Muxes := 19    
	   2 Input     62 Bit        Muxes := 12    
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     43 Bit        Muxes := 8     
	   2 Input     39 Bit        Muxes := 2     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 2     
	   2 Input     36 Bit        Muxes := 13    
	  24 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 20    
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 269   
	   4 Input     32 Bit        Muxes := 22    
	   3 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 20    
	   4 Input     30 Bit        Muxes := 4     
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     24 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 11    
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 14    
	   2 Input     18 Bit        Muxes := 9     
	   2 Input     17 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 17    
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 47    
	   4 Input     13 Bit        Muxes := 1     
	   8 Input     13 Bit        Muxes := 7     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 52    
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 25    
	  12 Input     11 Bit        Muxes := 1     
	   5 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 22    
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 45    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 288   
	   4 Input      8 Bit        Muxes := 6     
	   8 Input      8 Bit        Muxes := 6     
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 24    
	   8 Input      7 Bit        Muxes := 12    
	   3 Input      7 Bit        Muxes := 3     
	   4 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 95    
	   3 Input      6 Bit        Muxes := 9     
	   4 Input      6 Bit        Muxes := 7     
	   5 Input      6 Bit        Muxes := 4     
	  16 Input      6 Bit        Muxes := 1     
	  24 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 119   
	   8 Input      5 Bit        Muxes := 14    
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 390   
	   3 Input      4 Bit        Muxes := 14    
	   4 Input      4 Bit        Muxes := 10    
	  32 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 4     
	   9 Input      4 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 4     
	  13 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 177   
	   4 Input      3 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 32    
	   2 Input      2 Bit        Muxes := 467   
	   3 Input      2 Bit        Muxes := 10    
	   5 Input      2 Bit        Muxes := 29    
	   4 Input      2 Bit        Muxes := 33    
	  18 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 3     
	   8 Input      2 Bit        Muxes := 5     
	  24 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 284   
	   2 Input      1 Bit        Muxes := 1654  
	   8 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 67    
	   5 Input      1 Bit        Muxes := 4     
	  16 Input      1 Bit        Muxes := 21    
	  24 Input      1 Bit        Muxes := 30    
	  10 Input      1 Bit        Muxes := 17    
	  12 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 12    
	   9 Input      1 Bit        Muxes := 19    
	  14 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 2     
	  13 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mvp_cregister__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_cregister__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized1__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mvp_cregister__parameterized3__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized4__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized3__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized1__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized5__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_cregister__parameterized6__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_register__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module mvp_cregister__parameterized1__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_register__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mvp_cregister__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 1     
Module mvp_cregister__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_cregister__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_cregister__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module mvp_register__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module mvp_cregister__parameterized1__166 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__167 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__168 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__169 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__170 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__171 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__172 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__173 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__174 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux4__7 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mvp_mux4__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module mvp_register__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
Module mvp_register__175 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__176 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux4__8 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux2__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_register__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_cregister__parameterized1__177 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__178 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__179 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__180 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized1__181 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module mvp_cregister__parameterized6__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_register__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module mvp_cregister__parameterized1__182 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__183 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized5__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_mux4__14 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized1__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__184 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module mvp_cregister__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module mvp_cregister__parameterized3__74 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__185 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized6__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_cregister__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__186 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__75 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__76 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized1__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module mvp_cregister__parameterized14__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_mux4__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_register__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module mvp_register__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized1__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m14k_cpz_pc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mvp_cregister__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module mvp_cregister__parameterized14__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_mux4__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_register__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
Module mvp_register__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized1__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m14k_cpz_pc__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mvp_cregister__parameterized1__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__128 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__129 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__130 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__131 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__132 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__133 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__134 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__135 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__136 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__137 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__138 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__139 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__140 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__141 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__142 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__143 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module mvp_cregister__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module mvp_cregister__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_cregister__parameterized5__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__144 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__145 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__146 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__147 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__148 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__149 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux4__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_register__150 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__151 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__152 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__153 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux4__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_register__154 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__155 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__156 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__157 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux4__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_register__158 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__159 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__160 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__161 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux4__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_register__162 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__163 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__164 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__165 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_cpz_pc_top 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module mvp_cregister__parameterized1__187 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__188 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_cpz 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 25    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 4     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 69    
Module mvp_mux2__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mvp_mux2__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mvp_mux2__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mvp_mux2__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mvp_mux2__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
Module mvp_mux2__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mvp_mux2__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux4__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module mvp_mux4__parameterized2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module mvp_mux4__parameterized2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module mvp_mux4__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module mvp_cregister__parameterized1__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m14k_edp_add_simple 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
Module mvp_register__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module mvp_cregister__parameterized1__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux4__6 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux2__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module m14k_edp_clz 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
Module mvp_mux2__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mvp_mux2__parameterized1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m14k_alu_shft_32bit__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module mvp_mux2__parameterized5__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mvp_mux2__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module m14k_alu_shft_32bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module mvp_register__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_edp 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 8     
	   2 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 42    
	   2 Input     12 Bit        Muxes := 9     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 79    
Module mvp_register__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module mvp_cregister__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_cregister__parameterized1__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_mdl_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 6     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module mvp_cregister__parameterized3__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m14k_mdl_add_simple 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module mvp_register__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m14k_mdl_dp 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
Module mvp_cregister__parameterized1__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m14k_mpc_dec 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	                2 Bit    Wide XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 9     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module mvp_cregister__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               51 Bit    Registers := 1     
Module mvp_cregister__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 1     
Module mvp_cregister__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_register__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_mux2__parameterized6__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_mux2__parameterized6__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mvp_cregister__parameterized5__2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_cregister__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module mvp_cregister__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
Module mvp_register__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized14__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized5__3 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_cregister__parameterized1__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_mpc_ctl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      2 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	   2 Input      3 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 44    
Module mvp_cregister__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized12__7 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__parameterized13__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__parameterized13__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized5__1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_mpc_exc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 10    
Module mvp_cregister__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mvp_cregister__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mvp_cregister__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux4__13 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__12 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__11 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__9 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_mux4__5 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_register__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized8__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__parameterized8__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module mvp_register__parameterized21__2 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module mvp_register__parameterized8__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__parameterized8__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__parameterized21__3 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module mvp_register__parameterized21__4 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module mvp_register__parameterized8__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_register__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_register__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module mvp_register__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized8__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__parameterized21__5 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module mvp_register__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__parameterized12__6 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
Module mvp_register__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_register__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module mvp_register__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized16__2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_register__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
Module mvp_cregister__parameterized1__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__77 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized8__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized0__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__parameterized0__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__parameterized0__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized25__1 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_register__parameterized10__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized26__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_register__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module mvp_register__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_register__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mvp_register__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__parameterized5__4 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized14__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_register__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized13__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__parameterized10__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized0__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized1__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_icc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 3     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 17    
Module mvp_register__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized13__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__parameterized10__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized10__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized20__7 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__15 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__14 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__6 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__13 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__12 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__5 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__11 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__10 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__4 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__9 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__8 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__11 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__23 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__22 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__10 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__21 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__20 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__9 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__19 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__18 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__8 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__17 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__16 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__15 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__31 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__30 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__14 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__29 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__28 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__13 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__27 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__26 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__12 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__25 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__24 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__1 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__3 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__2 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__2 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__5 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__4 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20__3 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__7 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21__6 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module mvp_cregister__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               45 Bit    Registers := 1     
Module mvp_cregister__parameterized21__1 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module mvp_cregister__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 1     
Module m14k_tlb_jtlb1entry 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     21 Bit         XORs := 1     
Module m14k_tlb_jtlb16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
Module mvp_cregister__parameterized1__191 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized5__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__parameterized14__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_register__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized4__2 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module mvp_register__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
Module mvp_cregister__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_cregister__parameterized0__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_cregister__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
Module mvp_cregister__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               21 Bit    Registers := 1     
Module mvp_cregister__parameterized1__192 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_tlb_cpy 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 3     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mvp_cregister__parameterized8__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized14__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized23__5 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized14__9 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized23__6 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized14__10 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized23__7 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized14__11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_tlb_utlb 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module m14k_tlb_itlb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mvp_cregister__parameterized8__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mvp_cregister__parameterized23__2 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mvp_cregister__parameterized23__3 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mvp_cregister__parameterized23__4 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module mvp_cregister__parameterized23__1 
Detailed RTL Component Info : 
+---Registers : 
	               67 Bit    Registers := 1     
Module mvp_register__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_tlb_utlb__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      2 Bit         XORs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module m14k_tlb_dtlb 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module mvp_register__194 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__195 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__196 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__197 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__190 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__198 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized5__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module mvp_register__199 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__200 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__201 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__202 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__203 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__204 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__205 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__206 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__207 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__208 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_tlb_ctl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module mvp_register__193 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized14__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_mux2__parameterized7__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
Module mvp_register__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
Module mvp_mux2__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     22 Bit        Muxes := 1     
Module mvp_register__parameterized16__1 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_register__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__189 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_mmuc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module m14k_clockxnorgate 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module mvp_register_s 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized30 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
Module mvp_mux2__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
Module mvp_register__455 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister_c 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister_s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister_c__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__99 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__456 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister_c__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__457 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register_c__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister_s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__458 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__459 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__460 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__461 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister_c__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__462 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__463 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__464 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__465 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__466 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__494 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__493 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__492 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized31__1 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
Module mvp_register__491 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__490 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__489 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__449 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__450 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__451 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized31 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 1     
Module mvp_register__452 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__453 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__454 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized32 
Detailed RTL Component Info : 
+---Registers : 
	               98 Bit    Registers := 1     
Module mvp_register__parameterized11__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_register__parameterized11__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized33 
Detailed RTL Component Info : 
+---Registers : 
	               44 Bit    Registers := 1     
Module mvp_register__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_register__467 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__443 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__444 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__445 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized29 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module mvp_register__446 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__447 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__448 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__440 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__441 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__442 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized29__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module mvp_register__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m14k_ejt_async_snd 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module mvp_register_c 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__468 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__469 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__100 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__101 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register_s__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__470 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register_s__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register_s__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__471 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register_s__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register_s__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__472 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_ejt_tck 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 15    
	   4 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	  18 Input      2 Bit        Muxes := 1     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   8 Input      1 Bit        Muxes := 1     
Module mvp_register__473 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__474 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__475 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__476 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__477 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__478 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__479 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__480 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__481 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__482 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__483 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__484 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__485 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__486 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__487 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__488 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__432 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__433 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__98 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized34 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
Module mvp_cregister__parameterized1__335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__434 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__435 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__436 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__437 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__438 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__439 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_ejt_area 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mvp_cregister__parameterized1__328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__429 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__96 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__430 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__431 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__97 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module m14k_ejt_gate 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 2     
Module mvp_cregister__parameterized3__94 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__95 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized14__17 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_ejt_ibrk 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__92 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__93 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized4__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized14__16 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_ejt_ibrk__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__89 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__90 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized4__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized14__15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized1__319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
Module mvp_cregister__parameterized3__91 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module m14k_ejt_dbrk 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module m14k_ejt_brk21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module mvp_register__409 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__233 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__234 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__235 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__83 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__236 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__410 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__411 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__412 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized28__1 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module mvp_cregister__parameterized26__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_cregister__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               38 Bit    Registers := 1     
Module mvp_register__413 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__414 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__415 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__416 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__84 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module mvp_cregister__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
Module mvp_cregister__parameterized3__85 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mvp_cregister__parameterized26__8 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_cregister__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_mux4__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module mvp_register__417 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__237 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__418 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__419 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__238 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__239 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__240 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__420 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__421 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized29__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 1     
Module mvp_register__422 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__423 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__241 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__242 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__243 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__244 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__424 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__425 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__426 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__427 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__245 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__246 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__428 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__86 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__247 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__248 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__249 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__250 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__251 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__252 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized14__13 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized14__14 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized8__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__253 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module mvp_cregister__parameterized3__87 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized3__88 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized1__254 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__255 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__256 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__257 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__258 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__259 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__260 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__261 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__262 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__263 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__264 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__265 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__266 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__267 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__268 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__269 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__270 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__271 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__272 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__273 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__274 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__275 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__276 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__277 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__278 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__279 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__280 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__281 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__282 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__283 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__284 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__285 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__286 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__287 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__288 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__289 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__290 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__291 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__292 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__293 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__294 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__295 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__296 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized8__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized8__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized1__317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module m14k_biu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 16    
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 79    
	   4 Input      1 Bit        Muxes := 2     
Module mvp_register__307 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__212 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__308 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__309 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__310 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__311 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__312 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__313 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__314 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__315 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__316 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__317 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__318 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__213 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__214 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__319 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mvp_mux2__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module mvp_mux2__parameterized9__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mvp_mux2__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module mvp_mux2__parameterized10__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module mvp_mux2__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module mvp_register__320 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__parameterized5__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
Module mvp_register__321 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__322 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__323 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__324 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__325 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__326 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__327 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__328 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__329 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__330 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__215 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__216 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__331 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__217 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__332 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__218 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__219 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__333 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__334 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__335 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__336 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__337 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__338 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__339 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__340 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__341 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__342 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__343 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__344 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__345 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__346 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__347 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__348 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__220 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__221 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__222 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__349 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__223 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__350 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__351 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__352 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__353 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__354 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__355 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__224 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__356 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__357 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__358 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__359 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__360 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__361 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__362 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__363 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__364 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__365 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__366 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__367 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__368 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__369 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__225 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__370 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__371 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__226 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__227 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__372 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_register__parameterized14__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_register__373 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__374 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__375 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__376 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__377 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__378 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_mux2__parameterized5__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_mux2__parameterized5__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_register__parameterized10__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__379 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__380 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module mvp_cregister__parameterized1__228 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__229 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_register__381 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__230 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__382 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__383 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__384 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__385 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__386 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__387 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__388 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__389 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__390 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__391 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__392 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__393 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__209 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__210 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__297 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized13__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module mvp_cregister__parameterized26__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_cregister__parameterized26__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_register__298 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_register__299 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__300 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__301 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__302 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__303 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__304 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized3__78 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized4__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized3__79 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized4__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized3__80 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized4__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized3__81 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_cregister__parameterized4__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_cregister__parameterized4__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module mvp_register__305 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized25__2 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_cregister__parameterized25__3 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_cregister__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized26__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_cregister__parameterized26__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_cregister__parameterized25__4 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_cregister__parameterized26__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module mvp_cregister__parameterized1__211 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized27__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module mvp_cregister__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module mvp_cregister__parameterized14__12 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module mvp_cregister__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module mvp_register__306 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m14k_dcc_fb 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 7     
Module mvp_register__394 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__395 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__396 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__397 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__398 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__399 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__400 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__401 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__402 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__231 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_cregister__parameterized1__232 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__403 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__404 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_cregister__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module mvp_cregister__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module mvp_cregister__parameterized3__82 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module mvp_mux2__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module mvp_register__parameterized10__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_mux2__parameterized3__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_mux2__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module mvp_register__parameterized10__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__405 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__406 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__407 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__408 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mvp_register__parameterized10__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mvp_register__parameterized10__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module m14k_dcc_parity_stub 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module m14k_dcc 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                2 Bit    Wide XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 26    
	   2 Input      1 Bit        Muxes := 17    
Module m14k_core 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module RAMB4_S16__mod__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S16__mod__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S16__mod__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S16__mod 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S2__mod 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S16__mod__7 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S16__mod__6 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S16__mod__5 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S16__mod__4 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S8__mod__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S2__mod__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S2__mod__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module RAMB4_S2__mod__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---RAMs : 
	               4K Bit         RAMs := 1     
Module axi_crossbar_v2_1_18_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 11    
Module axi_crossbar_v2_1_18_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_18_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_18_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_18_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     69 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_18_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_crossbar_v2_1_18_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_18_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_16_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized11__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized12__2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized11__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized12__3 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized11__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized12__4 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized11__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized12__5 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized11__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized12__6 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized11__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized12__7 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized11__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized12__8 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_data_fifo_v2_1_16_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module axi_crossbar_v2_1_18_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 12    
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_17_b_downsizer__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__40 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory__8 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__48 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__39 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__17 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__47 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__46 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_17_a_downsizer__parameterized1__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_17_w_downsizer__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xpm_cdc_async_rst__38 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__16 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__45 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__44 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_17_a_downsizer__parameterized2__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_17_r_downsizer__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_17_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 43    
Module generic_baseblocks_v2_1_0_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_17_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_17_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized11__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized12__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     68 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_0_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_0_command_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_17_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               65 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	               39 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     39 Bit        Muxes := 2     
Module xpm_cdc_async_rst__36 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__37 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__13 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
Module xpm_cdc_gray__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__12 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
Module xpm_cdc_gray__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized0__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__parameterized0__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__9 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__10 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module xpm_cdc_gray__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized0__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__parameterized0__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__7 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__8 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0__xdcDup__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
Module memory__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
Module xpm_cdc_gray__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized0__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__parameterized0__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_async_rst__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single__5 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module xpm_cdc_single__6 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
Module memory__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
Module xpm_cdc_gray__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module xpm_cdc_gray__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 5     
Module rd_bin_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__parameterized0__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_17_b_downsizer__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory__7 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__43 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__42 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__15 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__41 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__40 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_17_a_downsizer__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_17_w_downsizer__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xpm_cdc_async_rst__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__14 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__39 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__38 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_17_a_downsizer__parameterized0__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_17_r_downsizer__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_17_b_downsizer__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory__6 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__37 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__36 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__13 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__35 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__34 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_17_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_17_w_downsizer__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xpm_cdc_async_rst__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__12 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__33 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__32 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_17_a_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_17_r_downsizer__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_17_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__51 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__49 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__50 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__48 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__83 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__82 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__35 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__67 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__66 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_17_a_downsizer__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_17_w_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xpm_cdc_async_rst__47 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__22 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__81 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__80 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__34 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__65 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__64 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_17_a_downsizer__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_17_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_17_b_downsizer__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__46 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory__10 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__79 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__78 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__33 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__63 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__62 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__45 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__21 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__77 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__76 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__32 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__61 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__60 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_17_a_downsizer__parameterized1__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_17_w_downsizer__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xpm_cdc_async_rst__44 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__20 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__75 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__74 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__59 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__58 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_17_a_downsizer__parameterized2__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_17_r_downsizer__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized7__3 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               43 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     43 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_dwidth_converter_v2_1_17_b_downsizer__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
Module xpm_cdc_async_rst__43 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__9 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module memory__9 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__73 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__72 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__57 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__56 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module xpm_cdc_async_rst__42 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__19 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__71 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__70 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__55 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__54 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_17_a_downsizer__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module axi_dwidth_converter_v2_1_17_w_downsizer__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module xpm_cdc_async_rst__41 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module reset_blk_ramfifo__xdcDup__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module dmem__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module memory__parameterized0__18 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__69 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__68 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 2     
Module wr_bin_cntr__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__53 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__52 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module axi_dwidth_converter_v2_1_17_a_downsizer__parameterized0__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 15    
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
Module axi_dwidth_converter_v2_1_17_r_downsizer__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_b_channel__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_17_b2s_incr_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_wrap_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_cmd_translator__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm__3 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_17_b2s_r_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_register_slice_v2_1_17_axic_register_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 2     
Module axi_register_slice_v2_1_17_axic_register_slice__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_17_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_1_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 6     
Module mig_7series_v4_1_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_1_rank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module mig_7series_v4_1_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 3     
	   8 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_round_robin_arb__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_1_round_robin_arb__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_1_round_robin_arb__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_1_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 6     
Module mig_7series_v4_1_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module mig_7series_v4_1_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 12    
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_1_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_1_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_1_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
	   3 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_1_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 4     
	   4 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    
Module mig_7series_v4_1_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module mig_7series_v4_1_mc 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module mig_7series_v4_1_ddr_of_pre_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_1_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_ddr_byte_group_io 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_1_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_ddr_of_pre_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_1_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_ddr_of_pre_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_ddr_byte_group_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v4_1_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 12    
	   4 Input     30 Bit        Muxes := 4     
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 66    
Module mig_7series_v4_1_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_1_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_ddr_of_pre_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               88 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 3     
Module mig_7series_v4_1_ddr_phy_wrlvl_off_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
Module mig_7series_v4_1_ddr_phy_dqs_found_cal_hr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	  32 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 27    
	   5 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
Module mig_7series_v4_1_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 13    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               80 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 681   
+---Muxes : 
	  24 Input     35 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 20    
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	   2 Input      6 Bit        Muxes := 9     
	  24 Input      6 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 4     
	  24 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	  24 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 122   
	   4 Input      1 Bit        Muxes := 67    
	   3 Input      1 Bit        Muxes := 7     
	  24 Input      1 Bit        Muxes := 30    
Module mig_7series_v4_1_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v4_1_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 9     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 129   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 1     
	   2 Input    127 Bit        Muxes := 1     
	   3 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 11    
	   8 Input     13 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 21    
	   3 Input      6 Bit        Muxes := 4     
	   5 Input      6 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 23    
	   3 Input      5 Bit        Muxes := 4     
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 70    
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 303   
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 64    
Module mig_7series_v4_1_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	                1 Bit    Registers := 23    
+---Muxes : 
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  12 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_1_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 28    
Module mig_7series_v4_1_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_1_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v4_1_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_ddr_command_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_ddr_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module mig_7series_v4_1_ddr_w_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module mig_7series_v4_1_ddr_command_fifo__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_ddr_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module mig_7series_v4_1_ddr_r_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_ddr_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_1_ddr_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_1_ddr_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_1_ddr_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	              135 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    135 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module mig_7series_v4_1_ddr_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_1_ddr_axi_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_1_ddr_axi_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_1_ddr_axi_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_1_axi_mc_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_axi_mc_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_axi_mc_cmd_translator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_1_axi_mc_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_1_axi_mc_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_axi_mc_w_channel 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 5     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_1_axi_mc_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_axi_mc_b_channel 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mig_7series_v4_1_axi_mc_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_axi_mc_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v4_1_axi_mc_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v4_1_axi_mc_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_axi_mc_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_axi_mc_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_axi_mc_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_axi_mc_cmd_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module mig_7series_v4_1_axi_mc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_1_memc_ui_top_axi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v4_1_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v4_1_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mig_7series_v4_1_infrastructure 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module PWM_Int_4_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
Module PWM_Int_4_Controller 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module ahblite_axi_control 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 14    
	   7 Input      1 Bit        Muxes := 12    
Module ahb_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module counter_f 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module counter_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_wchannel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   5 Input      1 Bit        Muxes := 1     
Module axi_rchannel 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
Module counter_f__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
+---Muxes : 
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module time_out 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module wrap_brst 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module SRL_FIFO 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module wr_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 7     
Module wrap_brst__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module rd_chnl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 58    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 2     
Module sng_port_arb 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 9     
Module full_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module intc_core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 58    
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 7     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module pselect_f__parameterized3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 20    
Module slave_attachment__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
Module axi_intc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module address_decoder__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module slave_attachment__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module xuart_tx_load_sm 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module rx16550 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  14 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
Module tx16550 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 4     
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module rx_fifo_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uart16550 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 50    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module ipic_if 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module axi_uart16550 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module address_decoder__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module slave_attachment__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module xuart_tx_load_sm__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module rx16550__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 34    
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  14 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 17    
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	  14 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 1     
Module tx16550__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 4     
Module cntr_incr_decr_addn_f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module rx_fifo_control__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
Module srl_fifo_rbu_f__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uart16550__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 50    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module ipic_if__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module axi_uart16550__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module blk_mem_gen_v8_4_1_bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_1_bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_v8_4_1_blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rd_burst_two" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'icache/tagram/ram__tag_inst1/DO_reg' and it is trimmed from '16' to '8' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/RAMB4_S16.v:84]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "icache/tagram/ram__tag_inst1/mem_reg" due to constant propagation. Old ram width 8 bits, new ram width 8 bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'icache/tagram/ram__tag_inst3/DO_reg' and it is trimmed from '16' to '8' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/RAMB4_S16.v:84]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "icache/tagram/ram__tag_inst3/mem_reg" due to constant propagation. Old ram width 8 bits, new ram width 8 bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'dcache/tagram/ram__tag_inst1/DO_reg' and it is trimmed from '16' to '8' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/RAMB4_S16.v:84]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "dcache/tagram/ram__tag_inst1/mem_reg" due to constant propagation. Old ram width 8 bits, new ram width 8 bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'dcache/tagram/ram__tag_inst3/DO_reg' and it is trimmed from '16' to '8' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/RAMB4_S16.v:84]
INFO: [Synth 8-5784] Optimized 0 bits of RAM "dcache/tagram/ram__tag_inst3/mem_reg" due to constant propagation. Old ram width 8 bits, new ram width 8 bits.
WARNING: [Synth 8-3936] Found unconnected internal register 'dcache/wsram/d_wsram___inst0/DO_reg' and it is trimmed from '2' to '1' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/RAMB4_S2.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'dcache/wsram/d_wsram___inst1/DO_reg' and it is trimmed from '2' to '1' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/RAMB4_S2.v:84]
WARNING: [Synth 8-3936] Found unconnected internal register 'dcache/wsram/d_wsram___inst2/DO_reg' and it is trimmed from '2' to '1' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/RAMB4_S2.v:84]
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_row_col0/sent_col_lcl_r_reg) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_rmw_r_reg) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/arb_mux0/arb_select0/col_mux.col_size_r_reg) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_cmd_r_reg[2]) is unused and will be removed from module mig_7series_v4_1_mc.
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_arb0/grant_r_reg[1]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_ctl_full_r_reg' (FDR) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_ctl_full_r_reg'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_state0/phy_mc_cmd_full_r_reg' (FDR) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_state0/phy_mc_cmd_full_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/\u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0] )
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_select0/mc_aux_out_r_reg[0]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[1]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/sent_col_r1_reg' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/\u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_0.offset_r1_reg[0] )
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_rank_cnt_reg[0]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[0]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[1]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[2]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out1_reg[3]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[2]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_aux_out0_reg[3]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[0]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_slot_reg[1]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_odt_reg[1]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cmd_reg[2]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[1]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[2]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cke_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/\u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_odt_reg[1] )
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[0]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[2]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[2]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cs_n_reg[3]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[9]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[10]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_bank_reg[11]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[11]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[12]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[39]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[40]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[41]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[42]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[43]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[44]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[45]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[46]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[47]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[48]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[49]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[50]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_address_reg[51]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_we_n_reg[3]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_cas_n_reg[3]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.mc_ras_n_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MIPSfpga_system_i/mig_7series_0/\u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/offset_pipe_0.offset_r1_reg[0]' (FD) to 'MIPSfpga_system_i/mig_7series_0/u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/col_mach0/offset_pipe_1.offset_r2_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/\u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\col_mach0/offset_pipe_1.offset_r2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/\u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.wr_data_offset_reg[0] )
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[0].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[1].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[2].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[1]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (bank_mach0/bank_cntrl[3].bank0/bank_state0/act_starve_limit_cntr_r_reg[0]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (rank_mach0/rank_common0/periodic_read_request.periodic_rd_rank_r_lcl_reg[0]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (col_mach0/offset_pipe_1.offset_r2_reg[0]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.wr_data_offset_reg[0]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_odt_reg[1]) is unused and will be removed from module mig_7series_v4_1_mc.
WARNING: [Synth 8-3332] Sequential element (cmd_pipe_plus.mc_ras_n_reg[3]) is unused and will be removed from module mig_7series_v4_1_mc.
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[2]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_byte_lane_D.ddr_byte_lane_Di_0/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[1]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r1_reg' (FD) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r1_reg'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r2_reg' (FD) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r2_reg'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r3_reg' (FD) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r3_reg'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[3]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[2]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/rst_r4_reg' (FD) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[5]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[1]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[4]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[3]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/idelay_ld_rst_reg' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/idelay_ld_rst_reg'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[2]' (FD) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[6]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[0]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[5]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[8]' (FDSE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[0]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[1]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[2]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg_rep[3]' (FDRE) to 'MIPSfpga_system_i/mig_7series_0/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/u_memc_ui_top_axii_5/u_axi_mc/\axi_mc_r_channel_0/r_ignore_end_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/u_memc_ui_top_axii_5/u_axi_mc/\USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_addr_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_sz_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/u_memc_ui_top_axii_5/u_axi_mc/\USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[1] )
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[16].FDRE_inst) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[17].FDRE_inst) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[18].FDRE_inst) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[34].FDRE_inst) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[16]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[15]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[14]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[13]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[12]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[11]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[10]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[9]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[8]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[7]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[6]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[5]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1_reg[4]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[2]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[1]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_reg[1]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[3]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[2]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[1]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[2]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[1]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[3]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[2]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[1]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AUSER_q_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_REGISTER.M_AXI_WLAST_q_reg) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[16]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[15]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[14]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[13]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[12]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[11]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[10]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[9]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[8]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[7]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[6]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[5]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1_reg[4]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[2]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[1]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ASIZE_q_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ABURST_q_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_reg[1]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ALOCK_q_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[3]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[2]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[1]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_ACACHE_q_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[2]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[1]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_APROT_q_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[3]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[2]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[1]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AREGION_q_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AUSER_q_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_reg[1]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[1]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/rresp_wrap_buffer_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (axi_mc_aw_channel_0/axburst_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (axi_mc_ar_channel_0/axburst_reg[0]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (axi_mc_r_channel_0/trans_buf_out_r_reg[1]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (axi_mc_r_channel_0/trans_buf_out_r1_reg[1]) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (axi_mc_r_channel_0/r_ignore_end_r_reg) is unused and will be removed from module mig_7series_v4_1_axi_mc.
WARNING: [Synth 8-3332] Sequential element (axi_mc_r_channel_0/r_ignore_begin_r_reg) is unused and will be removed from module mig_7series_v4_1_axi_mc.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/PWM_Int_4_0/\inst/PWM_Int_4_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/PWM_Int_4_0/\inst/PWM_Int_4_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/PWM_Int_4_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module MIPSfpga_system_PWM_Int_4_0_0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/ahblite_axi_bridge_0/\U0/AHB_IF/valid_cnt_required_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/ahblite_axi_bridge_0/\U0/AHB_IF/GEN_1_PROT_CACHE_REG_NON_SECURE.AXI_ACACHE_i_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/ahblite_axi_bridge_0/\U0/AHB_IF/AXI_ALEN_i_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/ahblite_axi_bridge_0/\U0/AHB_IF/AXI_ALEN_i_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/ahblite_axi_bridge_0/\U0/AHB_IF/AXI_ALEN_i_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/ahblite_axi_bridge_0/\U0/AHB_IF/AXI_ALEN_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_b2b_brst_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RRESP.axi_rresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_bram_ctrl_0/\U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_BRESP.axi_bresp_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_intc_0/U0/\INTC_CORE_I/IPR_GEN.ipr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_intc_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_intc_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_uart16550_0/U0/\XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_uart16550_0/U0/\XUART_I_1/UART16550_I_1/mcr_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MIPSfpga_system_i/i_0/axi_uart16550_0/U0/\XUART_I_1/UART16550_I_1/rdN_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_uart16550_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_uart16550_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_uart16550_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_uart16550_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_uart16550_1/U0/\XUART_I_1/UART16550_I_1/GENERATING_FIFOS.fcr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_uart16550_1/U0/\XUART_I_1/UART16550_I_1/mcr_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (MIPSfpga_system_i/i_0/axi_uart16550_1/U0/\XUART_I_1/UART16550_I_1/rdN_d_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_uart16550_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_uart16550_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_uart16550_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/i_0/axi_uart16550_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/\u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/\u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/\u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/\u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/\u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/app_zq_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/\u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_common0/generate_maint_cmds.send_cnt_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/\u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/app_zq_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/u_memc_ui_top_axii_5/u_axi_mc/\axi_mc_r_channel_0/trans_buf_out_r1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/u_memc_ui_top_axii_5/u_axi_mc/\USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/u_memc_ui_top_axii_5/u_axi_mc/\axi_mc_r_channel_0/trans_buf_out_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MIPSfpga_system_i/mig_7series_0/u_memc_ui_top_axii_5/u_axi_mc/\USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[2] )
WARNING: [Synth 8-3936] Found unconnected internal register 'siu/intsync/_siu_eicgid_pre_7_0_/q_reg' and it is trimmed from '8' to '3' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/ipshared/bd6d/rtl_up/mvp_register.v:89]
WARNING: [Synth 8-3917] design m14k_core__GB0 has port cp1_seen_nodmiss_m driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_as_0 driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ts_0 driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_fs_0 driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_irenable_0 driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[31] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[30] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[29] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[28] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[27] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[26] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[25] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[24] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[23] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[22] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[21] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[20] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[19] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[18] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[17] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[16] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[15] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[14] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[13] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[12] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[11] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[10] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[9] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[8] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[7] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[6] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[5] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[4] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[3] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[2] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[1] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_ir_0[0] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port O2 driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_nulls_0 driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_null_0 driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_reset driven by constant 1
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_kills_0 driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_kill_0[1] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_kill_0[0] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tds_0 driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[63] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[62] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[61] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[60] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[59] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[58] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[57] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[56] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[55] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[54] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[53] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[52] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[51] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[50] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[49] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[48] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[47] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[46] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[45] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[44] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[43] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[42] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[41] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[40] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[39] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[38] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[37] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[36] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[35] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[34] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[33] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[32] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[31] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[30] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[29] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[28] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[27] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[26] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[25] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[24] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[23] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[22] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[21] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[20] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[19] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[18] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[17] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[16] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[15] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[14] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[13] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[12] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[11] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[10] driven by constant 0
WARNING: [Synth 8-3917] design m14k_core__GB0 has port CP1_tdata_0[9] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpz/cpz_pc/\_cpz_g_status_reg_4_1_/cregister/cregister/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpz/cpz_pc/\_g_cause_s_pm_4_0_/cregister/cregister/q_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cpz/cpz_pc/\alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpz/cpz_pc/\alu_cp0_pc1/_pc_ctl_evt_reg_7_0_/cregister/register_inst/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpz/\_config7_hci_udi_present_reg_ic_present_reg_dc_present_reg_ic_ssize_reg_1_0_dc_ssize_reg_1_0_ic_nsets_reg_2_0_dc_nsets_reg_2_0/cregister/cregister/q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpz/\_cacheerr_reg_31_0_/cregister/cregister/q_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpz/\_cdmmbase_31_0_/cregister/cregister/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpc/\mpc_ctl/_css_for_mdu_3_0_/cregister/cregister/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\siu/_SI_GTimerInt/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpz/\_int_pend_ed_7_0_int_vector_ed_5_0_int_offset_ed_17_1_int_ss_ed_3_0_int_gid_ed_2_0/cregister/cregister/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpz/\_cpz_ufr/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpz/\_status_25_0_/cregister/register_inst/q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpc/\mpc_ctl/_raw_selcp1from_w/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpc/\mpc_ctl/_dec_dsp_valid_m/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpc/\mpc_ctl/_hold_dest_m2_w_4_0_/cregister/cregister/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpz/\_atpro_gm_i/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpz/\_at_pro_en_reg/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cpz/\_cpz_at_epi_en/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mpc/\mpc_ctl/_mpc_iret_on_e_reg/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (edp/\_hold_hw_ret_pc_31_0_/cregister/cregister/q_reg[26] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '43' to '35' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '43' to '35' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '43' to '35' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '43' to '35' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '54' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:422]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '88' to '4' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:731]
INFO: [Synth 8-5546] ROM "samp_cnt_done_r" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1232]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1230]
INFO: [Synth 8-5546] ROM "cnt_dllk_zqinit_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stg1_wr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oclkdelay_int_ref_req" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_num_writes" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_lmr_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_ctrl_cnt_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ddr2_pre_flag_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phaselock_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "pi_phase_locked_err" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "complex_ocal_ref_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wrcal_rd_wait" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tg_timer_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_complete_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "calib_tap_inc_start" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:10:22 ; elapsed = 00:11:30 . Memory (MB): peak = 1561.602 ; gain = 1249.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------------+------------+---------------+----------------+
|Module Name                   | RTL Object | Depth x Width | Implemented As | 
+------------------------------+------------+---------------+----------------+
|mig_7series_v4_1_ddr_prbs_gen | mem_out    | 256x18        | LUT            | 
+------------------------------+------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                                                                                                | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|MIPSfpga_system_i/MIPS_MicroAptiv_UP_0                                                                                                                     | dcache/wsram/d_wsram___inst0/mem_reg                                                                      | Implied        | 128 x 1              | RAM128X1S x 1   | 
|MIPSfpga_system_i/MIPS_MicroAptiv_UP_0                                                                                                                     | dcache/wsram/d_wsram___inst1/mem_reg                                                                      | Implied        | 128 x 1              | RAM128X1S x 1   | 
|MIPSfpga_system_i/MIPS_MicroAptiv_UP_0                                                                                                                     | dcache/wsram/d_wsram___inst2/mem_reg                                                                      | Implied        | 128 x 1              | RAM128X1S x 1   | 
|\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2      | 
|\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m03_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 62              | RAM32M x 11     | 
|\m03_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 73              | RAM32M x 13     | 
|\m03_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 3               | RAM32M x 1      | 
|\m03_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 62              | RAM32M x 11     | 
|\m03_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 68              | RAM32M x 12     | 
|\m04_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2      | 
|\m04_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m04_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m05_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2      | 
|\m05_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m05_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m06_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2      | 
|\m06_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m06_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2      | 
|\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2      | 
|\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|MIPSfpga_system_i/mig_7series_0                                                                                                                            | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                 | Implied        | 16 x 80              | RAM32M x 14     | 
|MIPSfpga_system_i/mig_7series_0                                                                                                                            | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14     | 
|MIPSfpga_system_i/mig_7series_0                                                                                                                            | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14     | 
|MIPSfpga_system_i/mig_7series_0                                                                                                                            | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14     | 
|MIPSfpga_system_i/mig_7series_0                                                                                                                            | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14     | 
|MIPSfpga_system_i/mig_7series_0                                                                                                                            | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/tagrami_0/icache/tagram/ram__tag_inst0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/tagrami_1/icache/tagram/ram__tag_inst1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/tagrami_2/icache/tagram/ram__tag_inst2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/tagrami_3/icache/tagram/ram__tag_inst3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_4/icache/dataram/ram__data_inst0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_5/icache/dataram/ram__data_inst1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_6/icache/dataram/ram__data_inst2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_7/icache/dataram/ram__data_inst3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_8/icache/dataram/ram__data_inst4/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_9/icache/dataram/ram__data_inst5/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_10/icache/dataram/ram__data_inst6/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_11/icache/dataram/ram__data_inst7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/tagrami_13/dcache/tagram/ram__tag_inst0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/tagrami_14/dcache/tagram/ram__tag_inst1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/tagrami_15/dcache/tagram/ram__tag_inst2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/tagrami_16/dcache/tagram/ram__tag_inst3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_17/dcache/dataram/ram__data_inst0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_18/dcache/dataram/ram__data_inst1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_19/dcache/dataram/ram__data_inst2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_20/dcache/dataram/ram__data_inst3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_21/dcache/dataram/ram__data_inst4/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_22/dcache/dataram/ram__data_inst5/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_23/dcache/dataram/ram__data_inst6/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/cpui_3/i_24/dcache/dataram/ram__data_inst7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |m14k_core__GB0                                      |           1|     22302|
|2     |m14k_core__GB1                                      |           1|     13782|
|3     |m14k_core__GB2                                      |           1|     11172|
|4     |m14k_cpu__GC0                                       |           1|       107|
|5     |MIPSfpga_system_axi_interconnect_0_0__GB0           |           1|     17921|
|6     |MIPSfpga_system_axi_interconnect_0_0__GB1           |           1|     10749|
|7     |MIPSfpga_system_clk_wiz_0_0_clk_wiz__GC0            |           1|         4|
|8     |mig_7series_v4_1_ddr_byte_lane__parameterized2__GC0 |           1|       324|
|9     |mig_7series_v4_1_ddr_phy_4lanes__GC0                |           1|      2007|
|10    |mig_7series_v4_1_ddr_mc_phy__GC0                    |           1|        53|
|11    |mig_7series_v4_1_ddr_mc_phy_wrapper__GC0            |           1|       599|
|12    |mig_7series_v4_1_ddr_phy_top__GC0                   |           1|      8663|
|13    |mig_7series_v4_1_mc                                 |           1|      2647|
|14    |mig_7series_v4_1_memc_ui_top_axi__GC0               |           1|      6040|
|15    |MIPSfpga_system_mig_7series_0_0_mig__GC0            |           1|       340|
|16    |MIPSfpga_system__GC0                                |           1|      6782|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 335 of d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/constraints/MIPSfpga_system_mig_7series_0_0.xdc. [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ip/MIPSfpga_system_mig_7series_0_0/MIPSfpga_system_mig_7series_0_0/user_design/constraints/MIPSfpga_system_mig_7series_0_0.xdc:335]
INFO: [Synth 8-5578] Moved timing constraint from pin 'util_ds_buf_0/U0/BUFG_O[0]' to pin '{util_ds_buf_0/U0/USE_BUFG.GEN_BUFG[0].BUFG_U/O}'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:37 ; elapsed = 00:11:50 . Memory (MB): peak = 1561.602 ; gain = 1249.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:12:40 ; elapsed = 00:14:00 . Memory (MB): peak = 1633.191 ; gain = 1321.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S16__mod: | mem_reg    | 256 x 16(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|RAMB4_S8__mod:  | mem_reg    | 512 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+----------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name                                                                                                                                                | RTL Object                                                                                                | Inference      | Size (Depth x Width) | Primitives      | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|MIPSfpga_system_i/MIPS_MicroAptiv_UP_0                                                                                                                     | dcache/wsram/d_wsram___inst0/mem_reg                                                                      | Implied        | 128 x 1              | RAM128X1S x 1   | 
|MIPSfpga_system_i/MIPS_MicroAptiv_UP_0                                                                                                                     | dcache/wsram/d_wsram___inst1/mem_reg                                                                      | Implied        | 128 x 1              | RAM128X1S x 1   | 
|MIPSfpga_system_i/MIPS_MicroAptiv_UP_0                                                                                                                     | dcache/wsram/d_wsram___inst2/mem_reg                                                                      | Implied        | 128 x 1              | RAM128X1S x 1   | 
|\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2      | 
|\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m01_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m03_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 62              | RAM32M x 11     | 
|\m03_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 73              | RAM32M x 13     | 
|\m03_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 3               | RAM32M x 1      | 
|\m03_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 62              | RAM32M x 11     | 
|\m03_couplers/auto_cc /inst/\gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                   | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg  | User Attribute | 16 x 68              | RAM32M x 12     | 
|\m04_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2      | 
|\m04_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m04_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m05_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2      | 
|\m05_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m05_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m06_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2      | 
|\m06_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m06_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2      | 
|\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m02_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 9               | RAM32M x 2      | 
|\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|\m00_couplers/auto_ds /inst/\gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                    | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg                             | User Attribute | 32 x 26              | RAM32M x 5      | 
|MIPSfpga_system_i/mig_7series_0                                                                                                                            | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                 | Implied        | 16 x 80              | RAM32M x 14     | 
|MIPSfpga_system_i/mig_7series_0                                                                                                                            | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14     | 
|MIPSfpga_system_i/mig_7series_0                                                                                                                            | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14     | 
|MIPSfpga_system_i/mig_7series_0                                                                                                                            | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14     | 
|MIPSfpga_system_i/mig_7series_0                                                                                                                            | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                     | Implied        | 4 x 80               | RAM32M x 14     | 
|MIPSfpga_system_i/mig_7series_0                                                                                                                            | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                 | Implied        | 16 x 80              | RAM32M x 14     | 
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |m14k_cpu__GC0                                       |           1|        93|
|2     |MIPSfpga_system_axi_interconnect_0_0__GB0           |           1|     17921|
|3     |MIPSfpga_system_axi_interconnect_0_0__GB1           |           1|     10749|
|4     |MIPSfpga_system_clk_wiz_0_0_clk_wiz__GC0            |           1|         4|
|5     |mig_7series_v4_1_ddr_byte_lane__parameterized2__GC0 |           1|       320|
|6     |mig_7series_v4_1_ddr_phy_4lanes__GC0                |           1|      1827|
|7     |mig_7series_v4_1_ddr_mc_phy__GC0                    |           1|        16|
|8     |mig_7series_v4_1_ddr_mc_phy_wrapper__GC0            |           1|       303|
|9     |mig_7series_v4_1_ddr_phy_top__GC0                   |           1|      8372|
|10    |mig_7series_v4_1_mc                                 |           1|      2619|
|11    |mig_7series_v4_1_memc_ui_top_axi__GC0               |           1|      6039|
|12    |MIPSfpga_system_mig_7series_0_0_mig__GC0            |           1|       289|
|13    |MIPSfpga_system__GC0                                |           1|      6782|
|14    |MIPSfpga_system_MIPS_MicroAptiv_UP_0_0_GT0          |           1|     43470|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/icache/tagram/ram__tag_inst0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/icache/tagram/ram__tag_inst1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/icache/tagram/ram__tag_inst2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/icache/tagram/ram__tag_inst3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/icache/dataram/ram__data_inst0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/icache/dataram/ram__data_inst1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/icache/dataram/ram__data_inst2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/icache/dataram/ram__data_inst3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/icache/dataram/ram__data_inst4/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/icache/dataram/ram__data_inst5/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/icache/dataram/ram__data_inst6/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/icache/dataram/ram__data_inst7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/dcache/tagram/ram__tag_inst0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/dcache/tagram/ram__tag_inst1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/dcache/tagram/ram__tag_inst2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/dcache/tagram/ram__tag_inst3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/dcache/dataram/ram__data_inst0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/dcache/dataram/ram__data_inst1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/dcache/dataram/ram__data_inst2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/dcache/dataram/ram__data_inst3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/dcache/dataram/ram__data_inst4/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/dcache/dataram/ram__data_inst5/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/dcache/dataram/ram__data_inst6/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/insti_3/dcache/dataram/ram__data_inst7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:57 ; elapsed = 00:14:34 . Memory (MB): peak = 1633.191 ; gain = 1321.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |m14k_cpu__GC0                                       |           1|        47|
|2     |MIPSfpga_system_axi_interconnect_0_0__GB0           |           1|     11057|
|3     |MIPSfpga_system_axi_interconnect_0_0__GB1           |           1|      6819|
|4     |MIPSfpga_system_clk_wiz_0_0_clk_wiz__GC0            |           1|         4|
|5     |mig_7series_v4_1_ddr_byte_lane__parameterized2__GC0 |           1|       138|
|6     |mig_7series_v4_1_ddr_phy_4lanes__GC0                |           1|       937|
|7     |mig_7series_v4_1_ddr_mc_phy__GC0                    |           1|        16|
|8     |mig_7series_v4_1_ddr_mc_phy_wrapper__GC0            |           1|        42|
|9     |mig_7series_v4_1_ddr_phy_top__GC0                   |           1|      4476|
|10    |mig_7series_v4_1_mc                                 |           1|      1133|
|11    |mig_7series_v4_1_memc_ui_top_axi__GC0               |           1|      4717|
|12    |MIPSfpga_system_mig_7series_0_0_mig__GC0            |           1|       232|
|13    |MIPSfpga_system__GC0                                |           1|      3311|
|14    |MIPSfpga_system_MIPS_MicroAptiv_UP_0_0_GT0          |           1|     17667|
+------+----------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/tagram/ram__tag_inst3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst4/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst5/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst6/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/icache/dataram/ram__data_inst7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/tagram/ram__tag_inst3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst0/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst1/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst2/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst3/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst4/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst5/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst6/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance MIPSfpga_system_i/MIPS_MicroAptiv_UP_0/inst/m14k_top_i/cpu/dcache/dataram/ram__data_inst7/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 27 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 28 to 14 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 23 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].prev_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].prev_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].prev_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].prev_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].prev_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].prev_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].prev_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].old_sr_match_cyc2_r_reg[0]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[1].old_sr_match_cyc2_r_reg[1]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[2].old_sr_match_cyc2_r_reg[2]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[3].old_sr_match_cyc2_r_reg[3]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[4].old_sr_match_cyc2_r_reg[4]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[5].old_sr_match_cyc2_r_reg[5]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[6].old_sr_match_cyc2_r_reg[6]_inv.
INFO: [Synth 8-5365] Flop u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7] is being inverted and renamed to u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[7].old_sr_match_cyc2_r_reg[7]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [1]. Fanout reduced from 139 to 47 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 100 on net \u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET . Fanout reduced from 693 to 99 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 257 to 37 by creating 6 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net init_calib_complete. Fanout reduced from 475 to 48 by creating 10 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [0]. Fanout reduced from 146 to 49 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net ui_clk_sync_rst. Fanout reduced from 737 to 48 by creating 15 replicas.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5162]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/2839/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:6271]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/6020/hdl/axi_register_slice_v2_1_vl_rfs.v:447]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [d:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.srcs/sources_1/bd/MIPSfpga_system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:933]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:13:08 ; elapsed = 00:14:46 . Memory (MB): peak = 1633.191 ; gain = 1321.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:13:08 ; elapsed = 00:14:46 . Memory (MB): peak = 1633.191 ; gain = 1321.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:13:22 ; elapsed = 00:15:02 . Memory (MB): peak = 1633.191 ; gain = 1321.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:13:24 ; elapsed = 00:15:03 . Memory (MB): peak = 1633.191 ; gain = 1321.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:13:26 ; elapsed = 00:15:05 . Memory (MB): peak = 1633.191 ; gain = 1321.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:13:26 ; elapsed = 00:15:06 . Memory (MB): peak = 1633.191 ; gain = 1321.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                            | RTL Name                                                                                                                                                                                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MIPSfpga_system_MIPS_MicroAptiv_UP_0_0 | inst/m14k_top_i/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[8]                                                                                                          | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|MIPSfpga_system_MIPS_MicroAptiv_UP_0_0 | inst/m14k_top_i/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[8]                                                                                                          | 3      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|MIPSfpga_system_mig_7series_0_0        | u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maintenance_request.maint_req_r_lcl_reg                                                                           | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MIPSfpga_system_mig_7series_0_0        | u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MIPSfpga_system_mig_7series_0_0        | u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MIPSfpga_system_mig_7series_0_0        | u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r6_reg                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MIPSfpga_system_mig_7series_0_0        | u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r4_reg                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MIPSfpga_system_mig_7series_0_0        | u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r4_reg                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MIPSfpga_system_mig_7series_0_0        | u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MIPSfpga_system_mig_7series_0_0        | u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MIPSfpga_system_mig_7series_0_0        | u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MIPSfpga_system_mig_7series_0_0        | u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MIPSfpga_system_mig_7series_0_0        | u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MIPSfpga_system_mig_7series_0_0        | u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|MIPSfpga_system_mig_7series_0_0        | u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|MIPSfpga_system_mig_7series_0_0        | u_MIPSfpga_system_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                 | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+---------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]                 | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]                 | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]                | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]                | 2      | 2          | 0      | 2       | 0      | 0      | 0      | 
|dsrl__4     | USE_RTL_FIFO.data_srl_reg[31] | 4      | 4          | 0      | 4       | 0      | 0      | 0      | 
|dsrl__5     | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[15]     | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[15]     | 11     | 11         | 11     | 0       | 0      | 0      | 0      | 
|dsrl__8     | memory_reg[7]                 | 4      | 4          | 4      | 0       | 0      | 0      | 0      | 
|dsrl__9     | memory_reg[31]                | 129    | 129        | 0      | 129     | 0      | 0      | 0      | 
|dsrl__10    | memory_reg[29]                | 7      | 7          | 0      | 7       | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |AND2B1L               |    10|
|2     |BUFG                  |     7|
|3     |BUFH                  |     1|
|4     |BUFIO                 |     1|
|5     |CARRY4                |   418|
|6     |IDELAYCTRL            |     1|
|7     |IDELAYE2              |    16|
|8     |IN_FIFO               |     2|
|9     |ISERDESE2             |    16|
|10    |LUT1                  |   630|
|11    |LUT2                  |  1896|
|12    |LUT3                  |  4541|
|13    |LUT4                  |  4677|
|14    |LUT5                  |  5275|
|15    |LUT6                  |  8773|
|16    |LUT6_2                |    24|
|17    |MMCME2_ADV            |     1|
|18    |MUXCY                 |   131|
|19    |MUXF7                 |   358|
|20    |MUXF8                 |     9|
|21    |ODDR                  |     5|
|22    |ODDR_1                |     2|
|23    |OR2L                  |     2|
|24    |OSERDESE2             |    22|
|25    |OSERDESE2_1           |     2|
|26    |OSERDESE2_2           |    18|
|27    |OUT_FIFO              |     2|
|28    |OUT_FIFO_1            |     2|
|29    |PHASER_IN_PHY         |     2|
|30    |PHASER_OUT_PHY        |     2|
|31    |PHASER_OUT_PHY_1      |     2|
|32    |PHASER_REF            |     1|
|33    |PHY_CONTROL           |     1|
|34    |PLLE2_ADV             |     1|
|35    |PLLE2_ADV_1           |     1|
|36    |RAM128X1S             |     3|
|37    |RAM32M                |   248|
|38    |RAMB18E1              |    24|
|39    |RAMB18E1_1            |     1|
|40    |RAMB36E1              |     1|
|41    |RAMB36E1_1            |     1|
|42    |RAMB36E1_2            |     1|
|43    |RAMB36E1_3            |     1|
|44    |RAMB36E1_4            |     1|
|45    |RAMB36E1_5            |     1|
|46    |RAMB36E1_6            |     1|
|47    |SRL16E                |   114|
|48    |SRLC32E               |   442|
|49    |XADC                  |     1|
|50    |XORCY                 |    58|
|51    |FDCE                  |   552|
|52    |FDPE                  |   387|
|53    |FDRE                  | 21526|
|54    |FDSE                  |   474|
|55    |IBUF                  |     8|
|56    |IOBUFDS_INTERMDISABLE |     2|
|57    |IOBUF_INTERMDISABLE   |    16|
|58    |OBUF                  |    45|
|59    |OBUFDS                |     1|
|60    |OBUFT                 |     2|
+------+----------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                                                           |Module                                                                    |Cells |
+------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                                                                |                                                                          | 50763|
|2     |  MIPSfpga_system_i                                                                                |MIPSfpga_system                                                           | 50733|
|3     |    MIPS_MicroAptiv_UP_0                                                                           |MIPSfpga_system_MIPS_MicroAptiv_UP_0_0                                    | 17690|
|4     |      inst                                                                                         |m14k_top_wrap                                                             | 17689|
|5     |        m14k_top_i                                                                                 |m14k_top                                                                  | 17689|
|6     |          cpu                                                                                      |m14k_cpu                                                                  | 17689|
|7     |            core                                                                                   |m14k_core                                                                 | 17603|
|8     |              biu                                                                                  |m14k_biu                                                                  |  1517|
|9     |                _HADDR_31_0_                                                                       |mvp_cregister_wide__parameterized2_1564                                   |   229|
|10    |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1703                                    |   229|
|11    |                    cregister                                                                      |mvp_cregister__parameterized3_1704                                        |   229|
|12    |                _HBURST_2_0_                                                                       |mvp_cregister__parameterized14_1565                                       |     1|
|13    |                _HMASTLOCK                                                                         |mvp_cregister__parameterized1_1566                                        |     1|
|14    |                _HSIZE_2_0_                                                                        |mvp_cregister__parameterized14_1567                                       |     2|
|15    |                _HTRANS_1_0_                                                                       |mvp_cregister__parameterized8_1568                                        |     9|
|16    |                _HWDATA_31_0_                                                                      |mvp_cregister_wide__parameterized2_1569                                   |    37|
|17    |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1701                                    |    37|
|18    |                    cregister                                                                      |mvp_cregister__parameterized3_1702                                        |    37|
|19    |                _HWRITE                                                                            |mvp_cregister__parameterized1_1570                                        |     1|
|20    |                _addr_atomic_rd_reg                                                                |mvp_register_1571                                                         |     1|
|21    |                _addr_atomic_wr_reg                                                                |mvp_register_1572                                                         |     1|
|22    |                _addr_reg_3_2_                                                                     |mvp_cregister__parameterized8_1573                                        |     5|
|23    |                _biu_be_ej_3_0_                                                                    |mvp_cregister_wide__parameterized0_1574                                   |     9|
|24    |                  cregister                                                                        |mvp_cregister_ngc__parameterized0_1699                                    |     9|
|25    |                    cregister                                                                      |mvp_cregister__parameterized0_1700                                        |     9|
|26    |                _biu_dbe_reg                                                                       |mvp_cregister__parameterized1_1575                                        |     2|
|27    |                _biu_eaaccess                                                                      |mvp_cregister__parameterized1_1576                                        |    23|
|28    |                _biu_ibe_reg                                                                       |mvp_cregister__parameterized1_1577                                        |     2|
|29    |                _daddr_reg_35_0_                                                                   |mvp_cregister_wide__parameterized23                                       |    38|
|30    |                  cregister                                                                        |mvp_cregister_ngc__parameterized26                                        |    38|
|31    |                    cregister                                                                      |mvp_cregister__parameterized29                                            |    38|
|32    |                _daddr_w_37_0_                                                                     |mvp_cregister_wide__parameterized6_1578                                   |    49|
|33    |                  cregister                                                                        |mvp_cregister_ngc__parameterized6_1697                                    |    49|
|34    |                    cregister                                                                      |mvp_cregister__parameterized7_1698                                        |    49|
|35    |                _dburst_prev                                                                       |mvp_register_1579                                                         |     1|
|36    |                _dcached_reg                                                                       |mvp_register_1580                                                         |     1|
|37    |                _dcc_ev_force_move_reg                                                             |mvp_register_1581                                                         |     2|
|38    |                _dcc_exaddr_sel_reg                                                                |mvp_register_1582                                                         |     1|
|39    |                _dreq_a_st0_reg                                                                    |mvp_cregister__parameterized1_1583                                        |     1|
|40    |                _dreq_a_st3_reg                                                                    |mvp_cregister__parameterized1_1584                                        |     3|
|41    |                _dreq_d_st0_reg                                                                    |mvp_cregister__parameterized1_1585                                        |     4|
|42    |                _dreq_d_st3_reg                                                                    |mvp_cregister__parameterized1_1586                                        |     1|
|43    |                _dreq_st0_reg                                                                      |mvp_cregister__parameterized1_1587                                        |     3|
|44    |                _dreq_st1_reg                                                                      |mvp_cregister__parameterized1_1588                                        |     6|
|45    |                _dreq_st2_reg                                                                      |mvp_cregister__parameterized1_1589                                        |     3|
|46    |                _dreq_st3_reg                                                                      |mvp_cregister__parameterized1_1590                                        |     2|
|47    |                _dreq_val_reg                                                                      |mvp_register_1591                                                         |     1|
|48    |                _dtrans_nxt_reg                                                                    |mvp_cregister__parameterized1_1592                                        |     1|
|49    |                _dword_nxt_reg_1_0_                                                                |mvp_cregister__parameterized8_1593                                        |     2|
|50    |                _ea_ireq                                                                           |mvp_cregister__parameterized1_1594                                        |     1|
|51    |                _ea_read                                                                           |mvp_cregister__parameterized1_1595                                        |    54|
|52    |                _early_idle                                                                        |mvp_cregister__parameterized1_1596                                        |     2|
|53    |                _flush_front                                                                       |mvp_register_1597                                                         |     3|
|54    |                _flush_wrb_reg                                                                     |mvp_register_1598                                                         |     4|
|55    |                _greset_n                                                                          |mvp_register_1599                                                         |     1|
|56    |                _greset_reg                                                                        |mvp_cregister__parameterized1_1600                                        |     4|
|57    |                _haddr_3_2_reg_1_0_                                                                |mvp_cregister__parameterized8_1601                                        |     4|
|58    |                _haddr_3_2_reg_reg_1_0_                                                            |mvp_cregister__parameterized8_1602                                        |    15|
|59    |                _hrdata_reg_31_0_                                                                  |mvp_cregister_wide__parameterized2_1603                                   |    32|
|60    |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1695                                    |    32|
|61    |                    cregister                                                                      |mvp_cregister__parameterized3_1696                                        |    32|
|62    |                _hready_reg                                                                        |mvp_cregister__parameterized1_1604                                        |     9|
|63    |                _hresp_reg                                                                         |mvp_cregister__parameterized1_1605                                        |     7|
|64    |                _hresp_reg_reg                                                                     |mvp_cregister__parameterized1_1606                                        |     6|
|65    |                _htrans_idle_reg                                                                   |mvp_cregister__parameterized1_1607                                        |     1|
|66    |                _iburst_prev                                                                       |mvp_register_1608                                                         |     2|
|67    |                _ireq_a_st0_reg                                                                    |mvp_cregister__parameterized1_1609                                        |     3|
|68    |                _ireq_a_st3_reg                                                                    |mvp_cregister__parameterized1_1610                                        |     3|
|69    |                _ireq_d_st0_reg                                                                    |mvp_cregister__parameterized1_1611                                        |     3|
|70    |                _ireq_d_st3_reg                                                                    |mvp_cregister__parameterized1_1612                                        |     2|
|71    |                _ireq_st0_reg                                                                      |mvp_cregister__parameterized1_1613                                        |     3|
|72    |                _ireq_st1_reg                                                                      |mvp_cregister__parameterized1_1614                                        |    10|
|73    |                _ireq_st2_reg                                                                      |mvp_cregister__parameterized1_1615                                        |     1|
|74    |                _ireq_st3_reg                                                                      |mvp_cregister__parameterized1_1616                                        |     3|
|75    |                _ireq_val_reg                                                                      |mvp_register_1617                                                         |     2|
|76    |                _itrans_nxt_reg                                                                    |mvp_cregister__parameterized1_1618                                        |     1|
|77    |                _iword_nxt_reg_1_0_                                                                |mvp_cregister__parameterized8_1619                                        |     2|
|78    |                _last_addr                                                                         |mvp_cregister__parameterized1_1620                                        |     2|
|79    |                _lock_hold                                                                         |mvp_cregister__parameterized1_1621                                        |     2|
|80    |                _lock_hold_reg                                                                     |mvp_cregister__parameterized1_1622                                        |     2|
|81    |                _mastlock_deasserted                                                               |mvp_cregister__parameterized1_1623                                        |     2|
|82    |                _opcode_fetch                                                                      |mvp_cregister__parameterized1_1624                                        |     1|
|83    |                _raw_ld_wr_buf_data_reg_15_0_                                                      |mvp_cregister_wide__parameterized20_1625                                  |    45|
|84    |                  cregister                                                                        |mvp_cregister_ngc__parameterized23_1693                                   |    45|
|85    |                    cregister                                                                      |mvp_cregister__parameterized26_1694                                       |    45|
|86    |                _rd_pend_reg                                                                       |mvp_cregister__parameterized1_1626                                        |     1|
|87    |                _read_lock_hold                                                                    |mvp_register_1627                                                         |     1|
|88    |                _split_wr_w0                                                                       |mvp_cregister__parameterized1_1628                                        |     2|
|89    |                _split_wr_w1                                                                       |mvp_cregister__parameterized1_1629                                        |     1|
|90    |                _split_wr_w2                                                                       |mvp_cregister__parameterized1_1630                                        |     1|
|91    |                _split_wr_w3                                                                       |mvp_cregister__parameterized1_1631                                        |     1|
|92    |                _st_alloc_pairn                                                                    |mvp_cregister__parameterized1_1632                                        |     1|
|93    |                _st_hit_wrb_reg                                                                    |mvp_cregister__parameterized1_1633                                        |     1|
|94    |                _sync_core                                                                         |mvp_register_1634                                                         |     1|
|95    |                _sync_hold                                                                         |mvp_register_1635                                                         |     4|
|96    |                _sync_reg                                                                          |mvp_register_1636                                                         |     1|
|97    |                _sync_retain                                                                       |mvp_cregister__parameterized1_1637                                        |     2|
|98    |                _uncached_store_reg                                                                |mvp_register_1638                                                         |     1|
|99    |                _wr_buf_addr_match_reg                                                             |mvp_register_1639                                                         |     1|
|100   |                _wr_buf_b2eb_reg_31_0_                                                             |mvp_cregister_wide__parameterized2_1640                                   |    32|
|101   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1691                                    |    32|
|102   |                    cregister                                                                      |mvp_cregister__parameterized3_1692                                        |    32|
|103   |                _wr_buf_b_reg_127_0_                                                               |mvp_cregister_wide__parameterized22                                       |   128|
|104   |                  cregister                                                                        |mvp_cregister_ngc__parameterized25_1689                                   |   128|
|105   |                    cregister                                                                      |mvp_cregister__parameterized28_1690                                       |   128|
|106   |                _wr_buf_f_127_0_                                                                   |mvp_cregister_wide__parameterized22_1641                                  |   224|
|107   |                  cregister                                                                        |mvp_cregister_ngc__parameterized25                                        |   224|
|108   |                    cregister                                                                      |mvp_cregister__parameterized28                                            |   224|
|109   |                _wr_buf_tag_b_reg_31_0_                                                            |mvp_cregister_wide__parameterized2_1642                                   |    33|
|110   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1687                                    |    33|
|111   |                    cregister                                                                      |mvp_cregister__parameterized3_1688                                        |    33|
|112   |                _wr_buf_tag_f_reg_31_0_                                                            |mvp_cregister_wide__parameterized2_1643                                   |    75|
|113   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1685                                    |    75|
|114   |                    cregister                                                                      |mvp_cregister__parameterized3_1686                                        |    75|
|115   |                _wr_buf_vld_b_reg_15_0_                                                            |mvp_cregister_wide__parameterized20_1644                                  |   119|
|116   |                  cregister                                                                        |mvp_cregister_ngc__parameterized23_1683                                   |   119|
|117   |                    cregister                                                                      |mvp_cregister__parameterized26_1684                                       |   119|
|118   |                _wr_buf_vld_f_reg_15_0_                                                            |mvp_cregister_wide__parameterized20_1645                                  |    49|
|119   |                  cregister                                                                        |mvp_cregister_ngc__parameterized23_1681                                   |    49|
|120   |                    cregister                                                                      |mvp_cregister__parameterized26_1682                                       |    49|
|121   |                _wrb_htrans_nxt_reg                                                                |mvp_cregister__parameterized1_1646                                        |     1|
|122   |                _wrb_wd_cnt_1_0_                                                                   |mvp_cregister__parameterized8_1647                                        |    36|
|123   |                _wreq_d_done_sync_qf                                                               |mvp_cregister__parameterized1_1648                                        |     1|
|124   |                _wreq_redo_single_std0                                                             |mvp_cregister__parameterized1_1649                                        |     1|
|125   |                _wreq_redo_single_std0_reg                                                         |mvp_cregister__parameterized1_1650                                        |     1|
|126   |                _wreq_redo_single_std_d_0_reg                                                      |mvp_cregister__parameterized1_1651                                        |     1|
|127   |                _wreq_sta0_redo                                                                    |mvp_cregister__parameterized1_1652                                        |     2|
|128   |                _wreq_sta0_reg                                                                     |mvp_cregister__parameterized1_1653                                        |     2|
|129   |                _wreq_sta1_reg                                                                     |mvp_cregister__parameterized1_1654                                        |    17|
|130   |                _wreq_sta2_reg                                                                     |mvp_cregister__parameterized1_1655                                        |     4|
|131   |                _wreq_sta3_reg                                                                     |mvp_cregister__parameterized1_1656                                        |     5|
|132   |                _wreq_stas0_reg                                                                    |mvp_cregister__parameterized1_1657                                        |     4|
|133   |                _wreq_stas1_reg                                                                    |mvp_cregister__parameterized1_1658                                        |     3|
|134   |                _wreq_stas2_reg                                                                    |mvp_cregister__parameterized1_1659                                        |     3|
|135   |                _wreq_stas3_reg                                                                    |mvp_cregister__parameterized1_1660                                        |     2|
|136   |                _wreq_std0_reg                                                                     |mvp_cregister__parameterized1_1661                                        |    45|
|137   |                _wreq_std1_reg                                                                     |mvp_cregister__parameterized1_1662                                        |     1|
|138   |                _wreq_std2_reg                                                                     |mvp_cregister__parameterized1_1663                                        |     2|
|139   |                _wreq_std3_reg                                                                     |mvp_cregister__parameterized1_1664                                        |     2|
|140   |                _wreq_std_d_0_reg                                                                  |mvp_cregister__parameterized1_1665                                        |     2|
|141   |                _wreq_std_d_1_reg                                                                  |mvp_cregister__parameterized1_1666                                        |     1|
|142   |                _wreq_std_d_2_reg                                                                  |mvp_cregister__parameterized1_1667                                        |     1|
|143   |                _wreq_std_d_3_reg                                                                  |mvp_cregister__parameterized1_1668                                        |     2|
|144   |                _wreq_stds0_reg                                                                    |mvp_cregister__parameterized1_1669                                        |     2|
|145   |                _wreq_stds1_reg                                                                    |mvp_cregister__parameterized1_1670                                        |     3|
|146   |                _wreq_stds2_reg                                                                    |mvp_cregister__parameterized1_1671                                        |     2|
|147   |                _wreq_stds3_reg                                                                    |mvp_cregister__parameterized1_1672                                        |     2|
|148   |                _wreq_stds_d_0_reg                                                                 |mvp_cregister__parameterized1_1673                                        |     1|
|149   |                _wreq_stds_d_1_reg                                                                 |mvp_cregister__parameterized1_1674                                        |     1|
|150   |                _wreq_stds_d_2_reg                                                                 |mvp_cregister__parameterized1_1675                                        |     6|
|151   |                _wreq_stds_d_3_reg                                                                 |mvp_cregister__parameterized1_1676                                        |     1|
|152   |                _wtmagicl_prev                                                                     |mvp_cregister__parameterized1_1677                                        |     4|
|153   |                _wtmagicl_prev_reg                                                                 |mvp_cregister__parameterized1_1678                                        |     1|
|154   |                _wtmagicl_raw                                                                      |mvp_cregister__parameterized1_1679                                        |     1|
|155   |                _ww                                                                                |mvp_cregister__parameterized1_1680                                        |     1|
|156   |              cpz                                                                                  |m14k_cpz                                                                  |  1590|
|157   |                _arch_llbit                                                                        |mvp_register_1352                                                         |     1|
|158   |                _badva_31_0_                                                                       |mvp_cregister_wide__parameterized2_1353                                   |    32|
|159   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1562                                    |    32|
|160   |                    cregister                                                                      |mvp_cregister__parameterized3_1563                                        |    32|
|161   |                _badva_s_31_0_                                                                     |mvp_cregister_wide__parameterized2_1354                                   |    15|
|162   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1560                                    |    15|
|163   |                    cregister                                                                      |mvp_cregister__parameterized3_1561                                        |    15|
|164   |                _bds_x                                                                             |mvp_cregister__parameterized1_1355                                        |     3|
|165   |                _cause_14_0_                                                                       |mvp_ucregister_wide__parameterized0                                       |    14|
|166   |                  cregister                                                                        |mvp_register_ngc__parameterized0                                          |    14|
|167   |                    register_inst                                                                  |mvp_register__parameterized2                                              |    14|
|168   |                _cause_h_11_0_                                                                     |mvp_ucregister_wide__parameterized1                                       |     9|
|169   |                  cregister                                                                        |mvp_register_ngc__parameterized1                                          |     9|
|170   |                    register_inst                                                                  |mvp_register__parameterized3                                              |     9|
|171   |                _causeip_5_0_                                                                      |mvp_cregister_wide_1356                                                   |     6|
|172   |                  cregister                                                                        |mvp_cregister_ngc_1558                                                    |     6|
|173   |                    cregister                                                                      |mvp_cregister_1559                                                        |     6|
|174   |                _causeip_7_6_                                                                      |mvp_cregister__parameterized8_1357                                        |     4|
|175   |                _cdexc_type_h_6_0_                                                                 |mvp_ucregister_wide__parameterized4                                       |     1|
|176   |                  cregister                                                                        |mvp_register_ngc__parameterized4                                          |     1|
|177   |                    register_inst                                                                  |mvp_register__parameterized6                                              |     1|
|178   |                _cdmmbase_31_0_                                                                    |mvp_cregister_wide__parameterized2_1358                                   |    18|
|179   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1556                                    |    18|
|180   |                    cregister                                                                      |mvp_cregister__parameterized3_1557                                        |    18|
|181   |                _cntxt_31_23_                                                                      |mvp_cregister_wide__parameterized1_1359                                   |     9|
|182   |                  cregister                                                                        |mvp_cregister_ngc__parameterized1_1554                                    |     9|
|183   |                    cregister                                                                      |mvp_cregister__parameterized2_1555                                        |     9|
|184   |                _compare_31_0_                                                                     |mvp_cregister_wide__parameterized2_1360                                   |    46|
|185   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1552                                    |    46|
|186   |                    cregister                                                                      |mvp_cregister__parameterized3_1553                                        |    46|
|187   |                _config0w_9_0_                                                                     |mvp_cregister_wide__parameterized5_1361                                   |    16|
|188   |                  cregister                                                                        |mvp_cregister_ngc__parameterized5_1550                                    |    16|
|189   |                    cregister                                                                      |mvp_cregister__parameterized6_1551                                        |    16|
|190   |                _config1w_13_0_                                                                    |mvp_cregister_wide__parameterized9_1362                                   |    42|
|191   |                  cregister                                                                        |mvp_cregister_ngc__parameterized9_1548                                    |    42|
|192   |                    cregister                                                                      |mvp_cregister__parameterized11_1549                                       |    42|
|193   |                _count_inc                                                                         |mvp_register_1363                                                         |     1|
|194   |                _countb0_7_0_                                                                      |mvp_cregister_wide__parameterized3_1364                                   |    20|
|195   |                  cregister                                                                        |mvp_cregister_ngc__parameterized3_1546                                    |    20|
|196   |                    cregister                                                                      |mvp_cregister__parameterized4_1547                                        |    20|
|197   |                _countb1_7_0_                                                                      |mvp_cregister_wide__parameterized3_1365                                   |    19|
|198   |                  cregister                                                                        |mvp_cregister_ngc__parameterized3_1544                                    |    19|
|199   |                    cregister                                                                      |mvp_cregister__parameterized4_1545                                        |    19|
|200   |                _countb2_7_0_                                                                      |mvp_cregister_wide__parameterized3_1366                                   |    19|
|201   |                  cregister                                                                        |mvp_cregister_ngc__parameterized3_1542                                    |    19|
|202   |                    cregister                                                                      |mvp_cregister__parameterized4_1543                                        |    19|
|203   |                _countb3_7_0_                                                                      |mvp_cregister_wide__parameterized3_1367                                   |    18|
|204   |                  cregister                                                                        |mvp_cregister_ngc__parameterized3_1540                                    |    18|
|205   |                    cregister                                                                      |mvp_cregister__parameterized4_1541                                        |    18|
|206   |                _cpz_datalo_31_0_                                                                  |mvp_cregister_wide__parameterized2_1368                                   |    32|
|207   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1538                                    |    32|
|208   |                    cregister                                                                      |mvp_cregister__parameterized3_1539                                        |    32|
|209   |                _cpz_halt                                                                          |mvp_register_1369                                                         |     1|
|210   |                _cpz_hwrena_29_cpz_hwrena_3_0                                                      |mvp_cregister_wide__parameterized4_1370                                   |     6|
|211   |                  cregister                                                                        |mvp_cregister_ngc__parameterized4_1536                                    |     6|
|212   |                    cregister                                                                      |mvp_cregister__parameterized5_1537                                        |     6|
|213   |                _cpz_mmutype                                                                       |mvp_register_1371                                                         |     4|
|214   |                _cpz_out_31_0_                                                                     |mvp_mux1hot_24                                                            |   347|
|215   |                _cpz_setdbep                                                                       |mvp_register_1372                                                         |     1|
|216   |                _cpz_setibep                                                                       |mvp_register_1373                                                         |     1|
|217   |                _cpz_taglo_17_10_                                                                  |mvp_cregister_wide__parameterized3_1374                                   |     8|
|218   |                  cregister                                                                        |mvp_cregister_ngc__parameterized3_1534                                    |     8|
|219   |                    cregister                                                                      |mvp_cregister__parameterized4_1535                                        |     8|
|220   |                _cpz_taglo_1_1_                                                                    |mvp_cregister__parameterized1_1375                                        |     1|
|221   |                _cpz_taglo_25_18_                                                                  |mvp_cregister_wide__parameterized3_1376                                   |     8|
|222   |                  cregister                                                                        |mvp_cregister_ngc__parameterized3_1532                                    |     8|
|223   |                    cregister                                                                      |mvp_cregister__parameterized4_1533                                        |     8|
|224   |                _cpz_taglo_2_2_                                                                    |mvp_cregister__parameterized1_1377                                        |     1|
|225   |                _cpz_taglo_3_3_                                                                    |mvp_cregister__parameterized1_1378                                        |     1|
|226   |                _cpz_taglo_9_4_                                                                    |mvp_cregister_wide_1379                                                   |     6|
|227   |                  cregister                                                                        |mvp_cregister_ngc_1530                                                    |     6|
|228   |                    cregister                                                                      |mvp_cregister_1531                                                        |     6|
|229   |                _cpz_timerint                                                                      |mvp_register_1380                                                         |     3|
|230   |                _dcc_dcopld_md                                                                     |mvp_register_1381                                                         |     2|
|231   |                _debug_27_0_                                                                       |mvp_ucregister_wide__parameterized2_1382                                  |    26|
|232   |                  cregister                                                                        |mvp_register_ngc__parameterized2_1528                                     |    26|
|233   |                    register_inst                                                                  |mvp_register__parameterized4_1529                                         |    26|
|234   |                _depc_31_0_                                                                        |mvp_cregister_wide__parameterized2_1383                                   |    64|
|235   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1526                                    |    64|
|236   |                    cregister                                                                      |mvp_cregister__parameterized3_1527                                        |    64|
|237   |                _desave_31_0_                                                                      |mvp_cregister_wide__parameterized2_1384                                   |    32|
|238   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1524                                    |    32|
|239   |                    cregister                                                                      |mvp_cregister__parameterized3_1525                                        |    32|
|240   |                _desave_kscratch_31_0_                                                             |mvp_mux4_1385                                                             |     1|
|241   |                _dexc_type_h_4_0_                                                                  |mvp_ucregister_wide__parameterized3_1386                                  |     5|
|242   |                  cregister                                                                        |mvp_register_ngc__parameterized3_1522                                     |     5|
|243   |                    register_inst                                                                  |mvp_register__parameterized5_1523                                         |     5|
|244   |                _ebase_29_12_                                                                      |mvp_cregister_wide__parameterized8_1387                                   |    18|
|245   |                  cregister                                                                        |mvp_cregister_ngc__parameterized8_1520                                    |    18|
|246   |                    cregister                                                                      |mvp_cregister__parameterized10_1521                                       |    18|
|247   |                _epc_31_0_                                                                         |mvp_cregister_wide__parameterized2_1388                                   |    32|
|248   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1518                                    |    32|
|249   |                    cregister                                                                      |mvp_cregister__parameterized3_1519                                        |    32|
|250   |                _epc_m_31_0_                                                                       |mvp_cregister_wide__parameterized2_1389                                   |    32|
|251   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1516                                    |    32|
|252   |                    cregister                                                                      |mvp_cregister__parameterized3_1517                                        |    32|
|253   |                _epc_w_31_0_                                                                       |mvp_cregister_wide__parameterized2_1390                                   |    32|
|254   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1514                                    |    32|
|255   |                    cregister                                                                      |mvp_cregister__parameterized3_1515                                        |    32|
|256   |                _errctl_11_8_                                                                      |mvp_cregister_wide__parameterized0_1391                                   |    10|
|257   |                  cregister                                                                        |mvp_cregister_ngc__parameterized0_1512                                    |    10|
|258   |                    cregister                                                                      |mvp_cregister__parameterized0_1513                                        |    10|
|259   |                _errctl_3_0_                                                                       |mvp_cregister_wide__parameterized0_1392                                   |     4|
|260   |                  cregister                                                                        |mvp_cregister_ngc__parameterized0_1510                                    |     4|
|261   |                    cregister                                                                      |mvp_cregister__parameterized0_1511                                        |     4|
|262   |                _errctl_7_4_                                                                       |mvp_cregister_wide__parameterized0_1393                                   |     4|
|263   |                  cregister                                                                        |mvp_cregister_ngc__parameterized0_1508                                    |     4|
|264   |                    cregister                                                                      |mvp_cregister__parameterized0_1509                                        |     4|
|265   |                _errpc_31_0_                                                                       |mvp_cregister_wide__parameterized2_1394                                   |    32|
|266   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1506                                    |    32|
|267   |                    cregister                                                                      |mvp_cregister__parameterized3_1507                                        |    32|
|268   |                _hold_compare_ld                                                                   |mvp_cregister__parameterized1_1395                                        |     1|
|269   |                _hold_count_ld                                                                     |mvp_cregister__parameterized1_1396                                        |     2|
|270   |                _icc_icopld_d                                                                      |mvp_register_1397                                                         |     1|
|271   |                _ie_pipe_out_5_0_                                                                  |mvp_cregister_wide_1398                                                   |     7|
|272   |                  cregister                                                                        |mvp_cregister_ngc_1504                                                    |     7|
|273   |                    cregister                                                                      |mvp_cregister_1505                                                        |     7|
|274   |                _int_pend_ed_7_0_int_vector_ed_5_0_int_offset_ed_17_1_int_ss_ed_3_0_int_gid_ed_2_0 |mvp_cregister_wide__parameterized6                                        |    20|
|275   |                  cregister                                                                        |mvp_cregister_ngc__parameterized6                                         |    20|
|276   |                    cregister                                                                      |mvp_cregister__parameterized7                                             |    20|
|277   |                _intctl_17_8_                                                                      |mvp_cregister_wide__parameterized5_1399                                   |    20|
|278   |                  cregister                                                                        |mvp_cregister_ngc__parameterized5_1502                                    |    20|
|279   |                    cregister                                                                      |mvp_cregister__parameterized6_1503                                        |    20|
|280   |                _intctl_4_0_                                                                       |mvp_cregister_wide__parameterized4_1400                                   |    18|
|281   |                  cregister                                                                        |mvp_cregister_ngc__parameterized4_1500                                    |    18|
|282   |                    cregister                                                                      |mvp_cregister__parameterized5_1501                                        |    18|
|283   |                _ll_w                                                                              |mvp_cregister__parameterized1_1401                                        |     2|
|284   |                _lladdr_27_0_                                                                      |mvp_cregister_wide__parameterized10                                       |    28|
|285   |                  cregister                                                                        |mvp_cregister_ngc__parameterized10_1498                                   |    28|
|286   |                    cregister                                                                      |mvp_cregister__parameterized12_1499                                       |    28|
|287   |                _lladdr_s_27_0_                                                                    |mvp_cregister_wide__parameterized10_1402                                  |    28|
|288   |                  cregister                                                                        |mvp_cregister_ngc__parameterized10                                        |    28|
|289   |                    cregister                                                                      |mvp_cregister__parameterized12                                            |    28|
|290   |                _m_pipe_out_3_0_                                                                   |mvp_cregister_wide__parameterized0_1403                                   |     5|
|291   |                  cregister                                                                        |mvp_cregister_ngc__parameterized0_1496                                    |     5|
|292   |                    cregister                                                                      |mvp_cregister__parameterized0_1497                                        |     5|
|293   |                _mpc_nonseq_ed                                                                     |mvp_cregister__parameterized1_1404                                        |     1|
|294   |                _nestepc_31_0_                                                                     |mvp_cregister_wide__parameterized2_1405                                   |    32|
|295   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1494                                    |    32|
|296   |                    cregister                                                                      |mvp_cregister__parameterized3_1495                                        |    32|
|297   |                _r_doze                                                                            |mvp_register_1406                                                         |     1|
|298   |                _r_nest_erl                                                                        |mvp_cregister__parameterized1_1407                                        |     1|
|299   |                _r_nest_exl                                                                        |mvp_cregister__parameterized1_1408                                        |     1|
|300   |                _raw_cpz_goodnight                                                                 |mvp_register_1409                                                         |     1|
|301   |                _status_25_0_                                                                      |mvp_ucregister_wide                                                       |    34|
|302   |                  cregister                                                                        |mvp_register_ngc                                                          |    34|
|303   |                    register_inst                                                                  |mvp_register__parameterized1                                              |    34|
|304   |                _status_cond_reg                                                                   |mvp_register_1410                                                         |     1|
|305   |                _status_int_srs_view_ipl_31_0_                                                     |mvp_mux8                                                                  |     3|
|306   |                _taglo32_31_0_                                                                     |mvp_mux2_1411                                                             |     4|
|307   |                _userlocal_31_0_                                                                   |mvp_cregister_wide__parameterized2_1412                                   |    32|
|308   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1492                                    |    32|
|309   |                    cregister                                                                      |mvp_cregister__parameterized3_1493                                        |    32|
|310   |                _view_ipl_9_0_                                                                     |mvp_cregister_wide__parameterized5_1413                                   |    10|
|311   |                  cregister                                                                        |mvp_cregister_ngc__parameterized5_1490                                    |    10|
|312   |                    cregister                                                                      |mvp_cregister__parameterized6_1491                                        |    10|
|313   |                _view_ripl_1_0_                                                                    |mvp_cregister__parameterized8_1414                                        |     2|
|314   |                _wakeup_reg                                                                        |mvp_register_1415                                                         |     1|
|315   |                cpz_pc                                                                             |m14k_cpz_pc_top                                                           |   327|
|316   |                  _badva_pm_31_11_                                                                 |mvp_cregister_wide__parameterized12_1416                                  |    30|
|317   |                    cregister                                                                      |mvp_cregister_ngc__parameterized12_1488                                   |    30|
|318   |                      cregister                                                                    |mvp_cregister__parameterized15_1489                                       |    30|
|319   |                  _br_m                                                                            |mvp_cregister__parameterized1_1417                                        |     1|
|320   |                  _br_w                                                                            |mvp_cregister__parameterized1_1418                                        |     1|
|321   |                  _br_w_qual                                                                       |mvp_register_1419                                                         |     1|
|322   |                  _cause_s_pm_4_0_                                                                 |mvp_cregister_wide__parameterized4_1420                                   |     6|
|323   |                    cregister                                                                      |mvp_cregister_ngc__parameterized4_1486                                    |     6|
|324   |                      cregister                                                                    |mvp_cregister__parameterized5_1487                                        |     6|
|325   |                  _cpz_cause_pci                                                                   |mvp_register_1421                                                         |     1|
|326   |                  _dqual_49                                                                        |mvp_register_1422                                                         |     1|
|327   |                  _iqual_49                                                                        |mvp_register_1423                                                         |     1|
|328   |                  _jimm_m                                                                          |mvp_cregister__parameterized1_1424                                        |     1|
|329   |                  _jimm_w                                                                          |mvp_cregister__parameterized1_1425                                        |     1|
|330   |                  _jimm_w_qual                                                                     |mvp_register_1426                                                         |     1|
|331   |                  _jreg31_m                                                                        |mvp_cregister__parameterized1_1427                                        |     1|
|332   |                  _jreg31_w                                                                        |mvp_cregister__parameterized1_1428                                        |     1|
|333   |                  _jreg31_w_qual                                                                   |mvp_register_1429                                                         |     1|
|334   |                  _jreg31non_m                                                                     |mvp_cregister__parameterized1_1430                                        |     1|
|335   |                  _jreg31non_w                                                                     |mvp_cregister__parameterized1_1431                                        |     1|
|336   |                  _jreg31non_w_qual                                                                |mvp_register_1432                                                         |     1|
|337   |                  _ld_w                                                                            |mvp_cregister__parameterized1_1433                                        |     1|
|338   |                  _ld_w_qual                                                                       |mvp_register_1434                                                         |     1|
|339   |                  _mmu_asid_pm_7_0_                                                                |mvp_cregister_wide__parameterized3_1435                                   |    12|
|340   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1484                                    |    12|
|341   |                      cregister                                                                    |mvp_cregister__parameterized4_1485                                        |    12|
|342   |                  _mpc_ret_w                                                                       |mvp_cregister__parameterized1_1436                                        |     2|
|343   |                  _muldiv_m                                                                        |mvp_cregister__parameterized1_1437                                        |     1|
|344   |                  _muldiv_w                                                                        |mvp_cregister__parameterized1_1438                                        |     1|
|345   |                  _muldiv_w_qual                                                                   |mvp_register_1439                                                         |     1|
|346   |                  _nop_w_qual                                                                      |mvp_register_1440                                                         |     1|
|347   |                  _pc_atomic_disqualify_d                                                          |mvp_cregister__parameterized1_1441                                        |     1|
|348   |                  _pc_cnt0_evt5_idd                                                                |mvp_register_1442                                                         |     1|
|349   |                  _pc_cnt0_evt7_idd                                                                |mvp_register_1443                                                         |     1|
|350   |                  _pc_cnt0_evt8_mdd                                                                |mvp_register_1444                                                         |     1|
|351   |                  _pc_cnt1_evt5_idd                                                                |mvp_register_1445                                                         |     1|
|352   |                  _pc_cnt1_evt7_idd                                                                |mvp_register_1446                                                         |     1|
|353   |                  _pc_cnt1_evt8_mdd                                                                |mvp_register_1447                                                         |     1|
|354   |                  _sc_w                                                                            |mvp_cregister__parameterized1_1448                                        |     1|
|355   |                  _sc_w_qual                                                                       |mvp_register_1449                                                         |     1|
|356   |                  _scfail_m                                                                        |mvp_cregister__parameterized1_1450                                        |     1|
|357   |                  _scfail_w                                                                        |mvp_cregister__parameterized1_1451                                        |     1|
|358   |                  _scfail_w_qual                                                                   |mvp_register_1452                                                         |     1|
|359   |                  _st_w                                                                            |mvp_cregister__parameterized1_1453                                        |     1|
|360   |                  _st_w_qual                                                                       |mvp_register_1454                                                         |     1|
|361   |                  _status32_reg_4_1_                                                               |mvp_cregister_wide__parameterized0_1455                                   |     5|
|362   |                    cregister                                                                      |mvp_cregister_ngc__parameterized0_1482                                    |     5|
|363   |                      cregister                                                                    |mvp_cregister__parameterized0_1483                                        |     5|
|364   |                  _ucld_w                                                                          |mvp_cregister__parameterized1_1456                                        |     1|
|365   |                  _ucld_w_qual                                                                     |mvp_register_1457                                                         |     1|
|366   |                  _ucst_w                                                                          |mvp_cregister__parameterized1_1458                                        |     1|
|367   |                  _ucst_w_qual                                                                     |mvp_register_1459                                                         |     1|
|368   |                  alu_cp0_pc0                                                                      |m14k_cpz_pc                                                               |   130|
|369   |                    _any_tc_enabled                                                                |mvp_register_1467                                                         |     1|
|370   |                    _cntgate                                                                       |mvp_cregister__parameterized1_1468                                        |     1|
|371   |                    _pc_cnt_evt_reg_255_0_                                                         |mvp_ucregister_wide__parameterized5_1469                                  |    39|
|372   |                      cregister                                                                    |mvp_register_ngc__parameterized5_1480                                     |    39|
|373   |                        register_inst                                                              |mvp_register__parameterized7_1481                                         |    39|
|374   |                    _pc_cnt_reg_31_0_                                                              |mvp_cregister_wide__parameterized2_1470                                   |    47|
|375   |                      cregister                                                                    |mvp_cregister_ngc__parameterized2_1478                                    |    47|
|376   |                        cregister                                                                  |mvp_cregister__parameterized3_1479                                        |    47|
|377   |                    _pc_ctl_evt_reg_7_0_                                                           |mvp_ucregister_wide__parameterized6_1471                                  |    17|
|378   |                      cregister                                                                    |mvp_register_ngc__parameterized6_1476                                     |    17|
|379   |                        register_inst                                                              |mvp_register__parameterized8_1477                                         |    17|
|380   |                    _pc_ctl_rega_10_0_                                                             |mvp_cregister_wide__parameterized11_1472                                  |    16|
|381   |                      cregister                                                                    |mvp_cregister_ngc__parameterized11_1474                                   |    16|
|382   |                        cregister                                                                  |mvp_cregister__parameterized13_1475                                       |    16|
|383   |                    _pc_en_mask_xx                                                                 |mvp_register_1473                                                         |     1|
|384   |                  alu_cp0_pc1                                                                      |m14k_cpz_pc__parameterized0                                               |   101|
|385   |                    _any_tc_enabled                                                                |mvp_register_1460                                                         |     1|
|386   |                    _cntgate                                                                       |mvp_cregister__parameterized1_1461                                        |     1|
|387   |                    _pc_cnt_evt_reg_255_0_                                                         |mvp_ucregister_wide__parameterized5                                       |    24|
|388   |                      cregister                                                                    |mvp_register_ngc__parameterized5                                          |    24|
|389   |                        register_inst                                                              |mvp_register__parameterized7                                              |    24|
|390   |                    _pc_cnt_reg_31_0_                                                              |mvp_cregister_wide__parameterized2_1462                                   |    32|
|391   |                      cregister                                                                    |mvp_cregister_ngc__parameterized2_1465                                    |    32|
|392   |                        cregister                                                                  |mvp_cregister__parameterized3_1466                                        |    32|
|393   |                    _pc_ctl_evt_reg_7_0_                                                           |mvp_ucregister_wide__parameterized6                                       |    17|
|394   |                      cregister                                                                    |mvp_register_ngc__parameterized6                                          |    17|
|395   |                        register_inst                                                              |mvp_register__parameterized8_1464                                         |    17|
|396   |                    _pc_ctl_rega_10_0_                                                             |mvp_cregister_wide__parameterized11                                       |    17|
|397   |                      cregister                                                                    |mvp_cregister_ngc__parameterized11                                        |    17|
|398   |                        cregister                                                                  |mvp_cregister__parameterized13                                            |    17|
|399   |                    _pc_en_mask_xx                                                                 |mvp_register_1463                                                         |     1|
|400   |              dcc                                                                                  |m14k_dcc                                                                  |  2393|
|401   |                _advance_m_reg                                                                     |mvp_register_1113                                                         |     1|
|402   |                _block_hit_fb_reg                                                                  |mvp_register_1114                                                         |     1|
|403   |                _block_hit_way_reg_3_0_                                                            |mvp_register__parameterized10_1115                                        |     6|
|404   |                _cache_hit_reg                                                                     |mvp_register_1116                                                         |     3|
|405   |                _cacheread_m                                                                       |mvp_register_1117                                                         |   217|
|406   |                _cachewrite_m                                                                      |mvp_register_1118                                                         |     4|
|407   |                _dcc_copsync_m                                                                     |mvp_register_1119                                                         |     2|
|408   |                _dcc_data_raw_31_0_                                                                |mvp_mux2_1120                                                             |    32|
|409   |                _dcc_ddata_m_reg_31_0_                                                             |mvp_register__parameterized0_1121                                         |    45|
|410   |                _dcc_dmiss_m_ev_reg                                                                |mvp_register_1122                                                         |    10|
|411   |                _dcc_dval_m_19_2_                                                                  |mvp_cregister_wide__parameterized8                                        |    57|
|412   |                  cregister                                                                        |mvp_cregister_ngc__parameterized8_1350                                    |    57|
|413   |                    cregister                                                                      |mvp_cregister__parameterized10_1351                                       |    57|
|414   |                _dcc_ev                                                                            |mvp_register_1123                                                         |    11|
|415   |                _dcc_lscacheread_m                                                                 |mvp_register_1124                                                         |     2|
|416   |                _dcc_newdaddr                                                                      |mvp_register_1125                                                         |     5|
|417   |                _dcc_pm_dcmiss_pc                                                                  |mvp_register_1126                                                         |     1|
|418   |                _dcc_tagaddr_reg_13_4_                                                             |mvp_register__parameterized14_1127                                        |     7|
|419   |                _dcc_trstb_reg                                                                     |mvp_register_1128                                                         |     2|
|420   |                _dcc_twstb_reg                                                                     |mvp_register_1129                                                         |     2|
|421   |                _dcc_wsrstb_reg                                                                    |mvp_register_1130                                                         |     1|
|422   |                _dccop_m_reg                                                                       |mvp_register_1131                                                         |     2|
|423   |                _dccop_w                                                                           |mvp_register_1132                                                         |    67|
|424   |                _dccop_w_ev                                                                        |mvp_register_1133                                                         |     1|
|425   |                _dcop_access_m_reg                                                                 |mvp_register_1134                                                         |     6|
|426   |                _dcop_d_dsp_write_pend                                                             |mvp_register_1135                                                         |     1|
|427   |                _dcop_done                                                                         |mvp_register_1136                                                         |     8|
|428   |                _dcop_fill_pending                                                                 |mvp_register_1137                                                         |     1|
|429   |                _dcop_hit_nolru_reg                                                                |mvp_register_1138                                                         |     1|
|430   |                _dcop_lock_write_reg                                                               |mvp_register_1139                                                         |     2|
|431   |                _dcop_pref_hit                                                                     |mvp_register_1140                                                         |     4|
|432   |                _dcop_pref_hit_reg                                                                 |mvp_register_1141                                                         |     1|
|433   |                _dcop_read_reg_reg                                                                 |mvp_register_1142                                                         |     4|
|434   |                _dcop_ready_reg                                                                    |mvp_register_1143                                                         |     1|
|435   |                _dcop_wrafterws_ev                                                                 |mvp_register_1144                                                         |     1|
|436   |                _dcop_write_reg                                                                    |mvp_register_1145                                                         |     1|
|437   |                _dcop_ws_valid                                                                     |mvp_register_1146                                                         |     1|
|438   |                _dcop_wway_reg_3_0_                                                                |mvp_register__parameterized10_1147                                        |    11|
|439   |                _dstore_m_reg                                                                      |mvp_register_1148                                                         |     1|
|440   |                _dstore_presc_m_reg                                                                |mvp_register_1149                                                         |     2|
|441   |                _dsync_m_reg                                                                       |mvp_register_1150                                                         |     2|
|442   |                _ej_dvastrobe_sync                                                                 |mvp_register_1151                                                         |     1|
|443   |                _ej_loadstore_md                                                                   |mvp_register_1152                                                         |     4|
|444   |                _ev_dirty_start_reg                                                                |mvp_register_1153                                                         |     1|
|445   |                _ev_dirtyway_reg                                                                   |mvp_register_1154                                                         |    20|
|446   |                _ev_dirtyway_reg_reg                                                               |mvp_register_1155                                                         |     8|
|447   |                _ev_fbhit_fill_reg                                                                 |mvp_register_1156                                                         |     1|
|448   |                _ev_fbhit_justfilled                                                               |mvp_register_1157                                                         |     1|
|449   |                _ev_fbhit_reg                                                                      |mvp_register_1158                                                         |     1|
|450   |                _ev_fbhit_sel_pre_reg                                                              |mvp_register_1159                                                         |     1|
|451   |                _ev_fbhitb_reg                                                                     |mvp_register_1160                                                         |     1|
|452   |                _ev_fbmatch_b_reg                                                                  |mvp_register_1161                                                         |     1|
|453   |                _ev_hitback_fb                                                                     |mvp_register_1162                                                         |     3|
|454   |                _ev_rdreq_seen                                                                     |mvp_cregister__parameterized1_1163                                        |     7|
|455   |                _ev_sb_hit_reg_3_0_                                                                |mvp_register__parameterized10_1164                                        |     9|
|456   |                _ev_tagaddr_reg_13_4_                                                              |mvp_register__parameterized14_1165                                        |    24|
|457   |                _ev_way_on_reg                                                                     |mvp_register_1166                                                         |     7|
|458   |                _ev_way_reg_3_0_                                                                   |mvp_register__parameterized10_1167                                        |     6|
|459   |                _ev_word_0_0_                                                                      |mvp_cregister__parameterized1_1168                                        |     5|
|460   |                _ev_word_1_1_                                                                      |mvp_cregister__parameterized1_1169                                        |     2|
|461   |                _ev_word_reg_1_0_                                                                  |mvp_register__parameterized13_1170                                        |     9|
|462   |                _fandl_read_reg                                                                    |mvp_register_1171                                                         |     1|
|463   |                _fb_fill_mark_dirty                                                                |mvp_register_1172                                                         |     1|
|464   |                _fb_hold_data_31_0_                                                                |mvp_mux2_1173                                                             |    21|
|465   |                _fb_wb_idx_match_reg                                                               |mvp_register_1174                                                         |    15|
|466   |                _fill_cop_data_31_0_                                                               |mvp_mux2_1175                                                             |    32|
|467   |                _fxexc_e_reg                                                                       |mvp_register_1176                                                         |     1|
|468   |                _held_hit_reg                                                                      |mvp_register_1177                                                         |     2|
|469   |                _hold_dmiss_n                                                                      |mvp_register_1178                                                         |     1|
|470   |                _idx_match_fb_b_reg                                                                |mvp_register_1179                                                         |     1|
|471   |                _idx_match_fb_repl_reg                                                             |mvp_register_1180                                                         |     1|
|472   |                _imm_cop_prefndg_reg                                                               |mvp_register_1181                                                         |     2|
|473   |                _kill_sc_m                                                                         |mvp_register_1182                                                         |     2|
|474   |                _killable_m_reg                                                                    |mvp_register_1183                                                         |    15|
|475   |                _killedmiss_w                                                                      |mvp_cregister__parameterized1_1184                                        |     1|
|476   |                _lsbe_md_3_0_                                                                      |mvp_register__parameterized10_1185                                        |     9|
|477   |                _mmu_rawdtexc_reg                                                                  |mvp_cregister__parameterized1_1186                                        |     1|
|478   |                _new_addr_sync                                                                     |mvp_register_1187                                                         |     2|
|479   |                _no_way_reg                                                                        |mvp_register_1188                                                         |     1|
|480   |                _other_req                                                                         |mvp_register_1189                                                         |     1|
|481   |                _pdva_load                                                                         |mvp_cregister__parameterized1_1190                                        |     1|
|482   |                _pre_flush_sb                                                                      |mvp_register_1191                                                         |     3|
|483   |                _precise_dbe                                                                       |mvp_register_1192                                                         |     6|
|484   |                _prefetch                                                                          |mvp_cregister__parameterized1_1193                                        |    13|
|485   |                _prefnudge_reg                                                                     |mvp_cregister__parameterized1_1194                                        |     2|
|486   |                _raw_dccop_m                                                                       |mvp_cregister__parameterized1_1195                                        |     4|
|487   |                _raw_dcop_access_m                                                                 |mvp_register_1196                                                         |    25|
|488   |                _raw_dcop_read_reg                                                                 |mvp_register_1197                                                         |    13|
|489   |                _raw_dstore_pre_m                                                                  |mvp_register_1198                                                         |     1|
|490   |                _raw_dsync_m                                                                       |mvp_register_1199                                                         |     2|
|491   |                _rd_req_enable                                                                     |mvp_register_1200                                                         |    53|
|492   |                _rdreq_sync                                                                        |mvp_register_1201                                                         |     3|
|493   |                _repl_way_reg_3_0_                                                                 |mvp_register__parameterized10_1202                                        |     6|
|494   |                _repl_wway_reg_3_0_                                                                |mvp_ucregister_wide__parameterized15                                      |     6|
|495   |                  cregister                                                                        |mvp_register_ngc__parameterized15                                         |     6|
|496   |                    register_inst                                                                  |mvp_register__parameterized10_1349                                        |     6|
|497   |                _req_out_reg                                                                       |mvp_register_1203                                                         |     4|
|498   |                _sb_valid_bits_3_0_                                                                |mvp_cregister_wide__parameterized0_1204                                   |     7|
|499   |                  cregister                                                                        |mvp_cregister_ngc__parameterized0_1347                                    |     7|
|500   |                    cregister                                                                      |mvp_cregister__parameterized0_1348                                        |     7|
|501   |                _st_alloc_rd_sent                                                                  |mvp_cregister__parameterized1_1205                                        |     1|
|502   |                _stalled_m                                                                         |mvp_register_1206                                                         |     2|
|503   |                _store_alloc_flush_reg                                                             |mvp_cregister__parameterized1_1207                                        |     1|
|504   |                _store_alloc_hit_fb                                                                |mvp_cregister__parameterized1_1208                                        |     1|
|505   |                _store_allocate_reg                                                                |mvp_register_1209                                                         |     4|
|506   |                _store_way_reg_3_0_                                                                |mvp_register__parameterized10_1210                                        |     6|
|507   |                _storebuff_data_reg_31_0_                                                          |mvp_cregister_wide__parameterized2_1211                                   |    64|
|508   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1345                                    |    64|
|509   |                    cregister                                                                      |mvp_cregister__parameterized3_1346                                        |    64|
|510   |                _storebuff_idx_19_2_                                                               |mvp_cregister_wide__parameterized8_1212                                   |    25|
|511   |                  cregister                                                                        |mvp_cregister_ngc__parameterized8                                         |    25|
|512   |                    cregister                                                                      |mvp_cregister__parameterized10                                            |    25|
|513   |                _storebuff_tag_31_10_                                                              |mvp_cregister_wide__parameterized19_1213                                  |    31|
|514   |                  cregister                                                                        |mvp_cregister_ngc__parameterized22_1343                                   |    31|
|515   |                    cregister                                                                      |mvp_cregister__parameterized25_1344                                       |    31|
|516   |                _storewrite_m                                                                      |mvp_register_1214                                                         |     1|
|517   |                _sync_not_done_reg                                                                 |mvp_register_1215                                                         |     2|
|518   |                _sync_req_sync                                                                     |mvp_register_1216                                                         |     1|
|519   |                _unavail_3_0_                                                                      |mvp_register__parameterized10_1217                                        |    11|
|520   |                _valid_d_access                                                                    |mvp_cregister__parameterized1_1218                                        |     1|
|521   |                _wb_noavail_reg                                                                    |mvp_cregister__parameterized1_1219                                        |     1|
|522   |                _wb_reg                                                                            |mvp_register_1220                                                         |     2|
|523   |                _wr_req_enable                                                                     |mvp_register_1221                                                         |     1|
|524   |                _write_thru_reg                                                                    |mvp_register_1222                                                         |     1|
|525   |                _ws_en_3_0_                                                                        |mvp_register__parameterized10_1223                                        |     3|
|526   |                _wt_req_w                                                                          |mvp_cregister__parameterized1_1224                                        |    36|
|527   |                _wt_wa_req_w                                                                       |mvp_cregister__parameterized1_1225                                        |     1|
|528   |                _wway_reg_3_0_                                                                     |mvp_register__parameterized10_1226                                        |     2|
|529   |                datamux                                                                            |m14k_cache_mux__parameterized2                                            |    32|
|530   |                fb                                                                                 |m14k_dcc_fb                                                               |  1242|
|531   |                  _back_dirty_bits_reg_15_0_                                                       |mvp_cregister_wide__parameterized20_1227                                  |   244|
|532   |                    cregister                                                                      |mvp_cregister_ngc__parameterized23_1341                                   |   244|
|533   |                      cregister                                                                    |mvp_cregister__parameterized26_1342                                       |   244|
|534   |                  _bus_err_line                                                                    |mvp_cregister__parameterized1_1228                                        |     1|
|535   |                  _bus_err_line_b                                                                  |mvp_cregister__parameterized1_1229                                        |     2|
|536   |                  _dmiss_index_19_4_                                                               |mvp_cregister_wide__parameterized20_1230                                  |    11|
|537   |                    cregister                                                                      |mvp_cregister_ngc__parameterized23_1339                                   |    11|
|538   |                      cregister                                                                    |mvp_cregister__parameterized26_1340                                       |    11|
|539   |                  _dmiss_replinf_12_10_                                                            |mvp_cregister__parameterized14_1231                                       |     7|
|540   |                  _dmiss_replinf_9_6_                                                              |mvp_cregister_wide__parameterized0_1232                                   |     6|
|541   |                    cregister                                                                      |mvp_cregister_ngc__parameterized0_1337                                    |     6|
|542   |                      cregister                                                                    |mvp_cregister__parameterized0_1338                                        |     6|
|543   |                  _dmiss_tag_31_10_                                                                |mvp_cregister_wide__parameterized19_1233                                  |    45|
|544   |                    cregister                                                                      |mvp_cregister_ngc__parameterized22_1335                                   |    45|
|545   |                      cregister                                                                    |mvp_cregister__parameterized25_1336                                       |    45|
|546   |                  _dval_m_reg_3_2_                                                                 |mvp_register__parameterized13_1234                                        |    78|
|547   |                  _ex_be_reg_3_0_                                                                  |mvp_register__parameterized10_1235                                        |    96|
|548   |                  _fb_active_entry_reg                                                             |mvp_register_1236                                                         |     2|
|549   |                  _fb_data0_31_0_                                                                  |mvp_cregister_wide__parameterized2_1237                                   |    32|
|550   |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_1333                                    |    32|
|551   |                      cregister                                                                    |mvp_cregister__parameterized3_1334                                        |    32|
|552   |                  _fb_data1_31_0_                                                                  |mvp_cregister_wide__parameterized2_1238                                   |    32|
|553   |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_1331                                    |    32|
|554   |                      cregister                                                                    |mvp_cregister__parameterized3_1332                                        |    32|
|555   |                  _fb_data2_31_0_                                                                  |mvp_cregister_wide__parameterized2_1239                                   |    32|
|556   |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_1329                                    |    32|
|557   |                      cregister                                                                    |mvp_cregister__parameterized3_1330                                        |    32|
|558   |                  _fb_data3_31_0_                                                                  |mvp_cregister_wide__parameterized2_1240                                   |    32|
|559   |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_1327                                    |    32|
|560   |                      cregister                                                                    |mvp_cregister__parameterized3_1328                                        |    32|
|561   |                  _fb_data_back0_15_8_                                                             |mvp_cregister_wide__parameterized3_1241                                   |     8|
|562   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1325                                    |     8|
|563   |                      cregister                                                                    |mvp_cregister__parameterized4_1326                                        |     8|
|564   |                  _fb_data_back0_23_16_                                                            |mvp_cregister_wide__parameterized3_1242                                   |     8|
|565   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1323                                    |     8|
|566   |                      cregister                                                                    |mvp_cregister__parameterized4_1324                                        |     8|
|567   |                  _fb_data_back0_31_24_                                                            |mvp_cregister_wide__parameterized3_1243                                   |     8|
|568   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1321                                    |     8|
|569   |                      cregister                                                                    |mvp_cregister__parameterized4_1322                                        |     8|
|570   |                  _fb_data_back0_7_0_                                                              |mvp_cregister_wide__parameterized3_1244                                   |     8|
|571   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1319                                    |     8|
|572   |                      cregister                                                                    |mvp_cregister__parameterized4_1320                                        |     8|
|573   |                  _fb_data_back1_15_8_                                                             |mvp_cregister_wide__parameterized3_1245                                   |     8|
|574   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1317                                    |     8|
|575   |                      cregister                                                                    |mvp_cregister__parameterized4_1318                                        |     8|
|576   |                  _fb_data_back1_23_16_                                                            |mvp_cregister_wide__parameterized3_1246                                   |     8|
|577   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1315                                    |     8|
|578   |                      cregister                                                                    |mvp_cregister__parameterized4_1316                                        |     8|
|579   |                  _fb_data_back1_31_24_                                                            |mvp_cregister_wide__parameterized3_1247                                   |     8|
|580   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1313                                    |     8|
|581   |                      cregister                                                                    |mvp_cregister__parameterized4_1314                                        |     8|
|582   |                  _fb_data_back1_7_0_                                                              |mvp_cregister_wide__parameterized3_1248                                   |     8|
|583   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1311                                    |     8|
|584   |                      cregister                                                                    |mvp_cregister__parameterized4_1312                                        |     8|
|585   |                  _fb_data_back2_15_8_                                                             |mvp_cregister_wide__parameterized3_1249                                   |     8|
|586   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1309                                    |     8|
|587   |                      cregister                                                                    |mvp_cregister__parameterized4_1310                                        |     8|
|588   |                  _fb_data_back2_23_16_                                                            |mvp_cregister_wide__parameterized3_1250                                   |     8|
|589   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1307                                    |     8|
|590   |                      cregister                                                                    |mvp_cregister__parameterized4_1308                                        |     8|
|591   |                  _fb_data_back2_31_24_                                                            |mvp_cregister_wide__parameterized3_1251                                   |     8|
|592   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1305                                    |     8|
|593   |                      cregister                                                                    |mvp_cregister__parameterized4_1306                                        |     8|
|594   |                  _fb_data_back2_7_0_                                                              |mvp_cregister_wide__parameterized3_1252                                   |     8|
|595   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1303                                    |     8|
|596   |                      cregister                                                                    |mvp_cregister__parameterized4_1304                                        |     8|
|597   |                  _fb_data_back3_15_8_                                                             |mvp_cregister_wide__parameterized3_1253                                   |     8|
|598   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1301                                    |     8|
|599   |                      cregister                                                                    |mvp_cregister__parameterized4_1302                                        |     8|
|600   |                  _fb_data_back3_23_16_                                                            |mvp_cregister_wide__parameterized3_1254                                   |     8|
|601   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1299                                    |     8|
|602   |                      cregister                                                                    |mvp_cregister__parameterized4_1300                                        |     8|
|603   |                  _fb_data_back3_31_24_                                                            |mvp_cregister_wide__parameterized3_1255                                   |     8|
|604   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1297                                    |     8|
|605   |                      cregister                                                                    |mvp_cregister__parameterized4_1298                                        |     8|
|606   |                  _fb_data_back3_7_0_                                                              |mvp_cregister_wide__parameterized3_1256                                   |     8|
|607   |                    cregister                                                                      |mvp_cregister_ngc__parameterized3_1295                                    |     8|
|608   |                      cregister                                                                    |mvp_cregister__parameterized4_1296                                        |     8|
|609   |                  _fb_dirty_b_reg                                                                  |mvp_register_1257                                                         |     5|
|610   |                  _fb_dirty_reg                                                                    |mvp_register_1258                                                         |     1|
|611   |                  _fb_index_19_4_                                                                  |mvp_cregister_wide__parameterized20_1259                                  |    38|
|612   |                    cregister                                                                      |mvp_cregister_ngc__parameterized23_1293                                   |    38|
|613   |                      cregister                                                                    |mvp_cregister__parameterized26_1294                                       |    38|
|614   |                  _fb_index_back_19_4_                                                             |mvp_cregister_wide__parameterized20_1260                                  |    21|
|615   |                    cregister                                                                      |mvp_cregister_ngc__parameterized23_1291                                   |    21|
|616   |                      cregister                                                                    |mvp_cregister__parameterized26_1292                                       |    21|
|617   |                  _fb_replinf0_reg                                                                 |mvp_register_1261                                                         |     2|
|618   |                  _fb_tag_back_h_31_10_                                                            |mvp_cregister_wide__parameterized19_1262                                  |    44|
|619   |                    cregister                                                                      |mvp_cregister_ngc__parameterized22_1289                                   |    44|
|620   |                      cregister                                                                    |mvp_cregister__parameterized25_1290                                       |    44|
|621   |                  _fb_tag_h_31_10_                                                                 |mvp_cregister_wide__parameterized19_1263                                  |    23|
|622   |                    cregister                                                                      |mvp_cregister_ngc__parameterized22_1287                                   |    23|
|623   |                      cregister                                                                    |mvp_cregister__parameterized25_1288                                       |    23|
|624   |                  _fb_trans_btof_reg                                                               |mvp_register_1264                                                         |     2|
|625   |                  _front_dirty_bits_reg_15_0_                                                      |mvp_cregister_wide__parameterized20_1265                                  |    16|
|626   |                    cregister                                                                      |mvp_cregister_ngc__parameterized23_1285                                   |    16|
|627   |                      cregister                                                                    |mvp_cregister__parameterized26_1286                                       |    16|
|628   |                  _last_word_received                                                              |mvp_register_1266                                                         |     1|
|629   |                  _ld_mtag_reg                                                                     |mvp_register_1267                                                         |    69|
|630   |                  _ld_tag_reg                                                                      |mvp_register_1268                                                         |    13|
|631   |                  _raw_fb_replinf_12_0_                                                            |mvp_cregister_wide__parameterized21                                       |   171|
|632   |                    cregister                                                                      |mvp_cregister_ngc__parameterized24_1283                                   |   171|
|633   |                      cregister                                                                    |mvp_cregister__parameterized27_1284                                       |   171|
|634   |                  _raw_fb_replinf_back_12_0_                                                       |mvp_cregister_wide__parameterized21_1269                                  |    12|
|635   |                    cregister                                                                      |mvp_cregister_ngc__parameterized24                                        |    12|
|636   |                      cregister                                                                    |mvp_cregister__parameterized27                                            |    12|
|637   |                  _raw_fb_tag_l_3_0_                                                               |mvp_cregister_wide__parameterized0_1270                                   |    11|
|638   |                    cregister                                                                      |mvp_cregister_ngc__parameterized0_1281                                    |    11|
|639   |                      cregister                                                                    |mvp_cregister__parameterized0_1282                                        |    11|
|640   |                  _raw_fb_tag_l_back_3_0_                                                          |mvp_cregister_wide__parameterized0_1271                                   |    12|
|641   |                    cregister                                                                      |mvp_cregister_ngc__parameterized0_1279                                    |    12|
|642   |                      cregister                                                                    |mvp_cregister__parameterized0_1280                                        |    12|
|643   |                  _raw_fill_dword_reg_3_0_                                                         |mvp_register__parameterized10_1272                                        |    13|
|644   |                  _rd_req_sent_reg                                                                 |mvp_register_1273                                                         |     4|
|645   |                  _sb_to_fb_dirty_reg_15_0_                                                        |mvp_register__parameterized20                                             |    16|
|646   |                  _sb_to_fb_stb_reg                                                                |mvp_register_1274                                                         |    13|
|647   |                  _update_fb_back                                                                  |mvp_cregister__parameterized1_1275                                        |     1|
|648   |                  _valid_word_here_reg_3_0_                                                        |mvp_cregister_wide__parameterized0_1276                                   |     6|
|649   |                    cregister                                                                      |mvp_cregister_ngc__parameterized0_1277                                    |     6|
|650   |                      cregister                                                                    |mvp_cregister__parameterized0_1278                                        |     6|
|651   |                tagmux                                                                             |m14k_cache_mux                                                            |    23|
|652   |              edp                                                                                  |m14k_edp                                                                  |   924|
|653   |                _adder_res_m_31_0_                                                                 |mvp_cregister_wide__parameterized2_1070                                   |    50|
|654   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1111                                    |    50|
|655   |                    cregister                                                                      |mvp_cregister__parameterized3_1112                                        |    50|
|656   |                _alu_e_31_0_                                                                       |mvp_mux2                                                                  |     6|
|657   |                _asp_nodsp_m_31_0_                                                                 |mvp_mux2_1071                                                             |    32|
|658   |                _atomic_store_stall_rddata_back_reg                                                |mvp_cregister__parameterized1_1072                                        |     1|
|659   |                _atomic_word_w_reg_31_0_                                                           |mvp_cregister_wide__parameterized2_1073                                   |    32|
|660   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1109                                    |    32|
|661   |                    cregister                                                                      |mvp_cregister__parameterized3_1110                                        |    32|
|662   |                _bbus_imm_e_31_0_                                                                  |mvp_mux2_1074                                                             |    16|
|663   |                _car30_m                                                                           |mvp_cregister__parameterized1_1075                                        |     2|
|664   |                _car31_m                                                                           |mvp_cregister__parameterized1_1076                                        |     1|
|665   |                _edp_alu_m_31_0_                                                                   |mvp_mux2_1077                                                             |    32|
|666   |                _edp_bbus_e_31_0_                                                                  |mvp_mux2_1078                                                             |    32|
|667   |                _edp_dva_e_31_0_                                                                   |mvp_mux2_1079                                                             |    14|
|668   |                _edp_epc_e_31_0_                                                                   |mvp_cregister_wide__parameterized2_1080                                   |    32|
|669   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1107                                    |    32|
|670   |                    cregister                                                                      |mvp_cregister__parameterized3_1108                                        |    32|
|671   |                _edp_iva_i_31_0_                                                                   |mvp_cregister_wide__parameterized2_1081                                   |   105|
|672   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1105                                    |   105|
|673   |                    cregister                                                                      |mvp_cregister__parameterized3_1106                                        |   105|
|674   |                _edp_iva_p_n_31_0_                                                                 |mvp_mux2_1082                                                             |    20|
|675   |                _edp_ldcpdata_w_31_0_                                                              |mvp_cregister_wide__parameterized2_1083                                   |    32|
|676   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1103                                    |    32|
|677   |                    cregister                                                                      |mvp_cregister__parameterized3_1104                                        |    32|
|678   |                _edp_res_w_31_0_                                                                   |mvp_cregister_wide__parameterized2_1084                                   |    32|
|679   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1101                                    |    32|
|680   |                    cregister                                                                      |mvp_cregister__parameterized3_1102                                        |    32|
|681   |                _ld_algn_15_8_w_7_0_                                                               |mvp_mux4__parameterized2                                                  |    16|
|682   |                _ld_algn_23_16_w_7_0_                                                              |mvp_mux4__parameterized2_1085                                             |    16|
|683   |                _ld_algn_31_24_w_7_0_                                                              |mvp_mux4__parameterized2_1086                                             |    16|
|684   |                _ld_algn_7_0_w_7_0_                                                                |mvp_mux4__parameterized2_1087                                             |    16|
|685   |                _ld_or_cp_m_31_0_                                                                  |mvp_mux2_1088                                                             |    32|
|686   |                _logic_out_e_31_0_                                                                 |mvp_mux4                                                                  |     3|
|687   |                _pc_hold_31_0_                                                                     |mvp_cregister_wide__parameterized2_1089                                   |    68|
|688   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1099                                    |    68|
|689   |                    cregister                                                                      |mvp_cregister__parameterized3_1100                                        |    68|
|690   |                _preabus_e_31_0_                                                                   |mvp_mux2_1090                                                             |     4|
|691   |                _prealu_m_31_0_                                                                    |mvp_cregister_wide__parameterized2_1091                                   |   167|
|692   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1097                                    |   167|
|693   |                    cregister                                                                      |mvp_cregister__parameterized3_1098                                        |   167|
|694   |                _preiva_p_31_0_                                                                    |mvp_mux1hot_10                                                            |    81|
|695   |                _pro31_m                                                                           |mvp_cregister__parameterized1_1092                                        |     2|
|696   |                _shf_rot_m_31_0_                                                                   |mvp_cregister_wide__parameterized2_1093                                   |    32|
|697   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_1095                                    |    32|
|698   |                    cregister                                                                      |mvp_cregister__parameterized3_1096                                        |    32|
|699   |                misc                                                                               |m14k_edp_buf_misc                                                         |    32|
|700   |                  _res_m_31_0_                                                                     |mvp_mux2_1094                                                             |    32|
|701   |              ejt                                                                                  |m14k_ejt                                                                  |   980|
|702   |                ejt_area                                                                           |m14k_ejt_area                                                             |    80|
|703   |                  _EJ_SRstE                                                                        |mvp_cregister__parameterized1_1051                                        |     1|
|704   |                  _dase                                                                            |mvp_cregister__parameterized1_1052                                        |     2|
|705   |                  _dasq                                                                            |mvp_cregister__parameterized1_1053                                        |     2|
|706   |                  _dint                                                                            |mvp_register_1054                                                         |     1|
|707   |                  _ej_rdvec                                                                        |mvp_cregister__parameterized1_1055                                        |     2|
|708   |                  _ejt_dcrinte                                                                     |mvp_cregister__parameterized1_1056                                        |     1|
|709   |                  _ejt_dcrnmie                                                                     |mvp_cregister__parameterized1_1057                                        |     1|
|710   |                  _ejt_eadata_ej_31_0_                                                             |mvp_cregister_wide__parameterized2_1058                                   |    32|
|711   |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_1068                                    |    32|
|712   |                      cregister                                                                    |mvp_cregister__parameterized3_1069                                        |    32|
|713   |                  _pc_im                                                                           |mvp_cregister__parameterized1_1059                                        |     2|
|714   |                  _pc_noasid                                                                       |mvp_cregister__parameterized1_1060                                        |     2|
|715   |                  _pc_sync_period_2_0_                                                             |mvp_cregister__parameterized14_1061                                       |     3|
|716   |                  _pcse                                                                            |mvp_cregister__parameterized1_1062                                        |     1|
|717   |                  _pre_done                                                                        |mvp_cregister__parameterized1_1063                                        |     2|
|718   |                  _pre_sync_dint                                                                   |mvp_register_1064                                                         |     1|
|719   |                  _rdvec_29_7_                                                                     |mvp_cregister_wide__parameterized28                                       |    23|
|720   |                    cregister                                                                      |mvp_cregister_ngc__parameterized31                                        |    23|
|721   |                      cregister                                                                    |mvp_cregister__parameterized34                                            |    23|
|722   |                  _rdvec_6                                                                         |mvp_cregister__parameterized1_1065                                        |     1|
|723   |                  _sync_dint                                                                       |mvp_register_1066                                                         |     2|
|724   |                  _sync_dint_delay                                                                 |mvp_register_1067                                                         |     1|
|725   |                ejt_brk                                                                            |m14k_ejt_brk21                                                            |   501|
|726   |                  _asid_sup                                                                        |mvp_register_1005                                                         |     1|
|727   |                  _dbits_w_0                                                                       |mvp_cregister__parameterized1_1006                                        |     2|
|728   |                  _dbits_w_1                                                                       |mvp_cregister__parameterized1_1007                                        |     1|
|729   |                  _dbld_31_0_                                                                      |mvp_cregister_wide__parameterized2_1008                                   |    32|
|730   |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_1049                                    |    32|
|731   |                      cregister                                                                    |mvp_cregister__parameterized3_1050                                        |    32|
|732   |                  _dbs_bs                                                                          |mvp_cregister__parameterized1_1009                                        |     1|
|733   |                  _ibits_e_1_0_                                                                    |mvp_cregister__parameterized8_1010                                        |     2|
|734   |                  _ibits_i_1_0_                                                                    |mvp_cregister__parameterized8_1011                                        |     4|
|735   |                  _ibits_m_1_0_                                                                    |mvp_cregister__parameterized8_1012                                        |     2|
|736   |                  _ibits_w_1_0_                                                                    |mvp_cregister__parameterized8_1013                                        |     3|
|737   |                  _ibs_bs_1_0_                                                                     |mvp_cregister__parameterized8_1014                                        |     2|
|738   |                  _pwrsave_en                                                                      |mvp_cregister__parameterized1_1015                                        |     2|
|739   |                  ejt_dbrk0                                                                        |m14k_ejt_dbrk                                                             |   189|
|740   |                    _dba_31_0_                                                                     |mvp_cregister_wide__parameterized2_1037                                   |    67|
|741   |                      cregister                                                                    |mvp_cregister_ngc__parameterized2_1047                                    |    67|
|742   |                        cregister                                                                  |mvp_cregister__parameterized3_1048                                        |    67|
|743   |                    _dbasid_asid_7_0_                                                              |mvp_cregister_wide__parameterized3_1038                                   |    12|
|744   |                      cregister                                                                    |mvp_cregister_ngc__parameterized3_1045                                    |    12|
|745   |                        cregister                                                                  |mvp_cregister__parameterized4_1046                                        |    12|
|746   |                    _dbc_be_dbc_ivm_dbc_te_dbc_asiduse_dbc_blm_3_0_dbc_nolb_dbc_nosb_dbc_bai_3_0   |mvp_cregister_wide__parameterized9                                        |    32|
|747   |                      cregister                                                                    |mvp_cregister_ngc__parameterized9                                         |    32|
|748   |                        cregister                                                                  |mvp_cregister__parameterized11                                            |    32|
|749   |                    _dbm_31_0_                                                                     |mvp_cregister_wide__parameterized2_1039                                   |    42|
|750   |                      cregister                                                                    |mvp_cregister_ngc__parameterized2_1043                                    |    42|
|751   |                        cregister                                                                  |mvp_cregister__parameterized3_1044                                        |    42|
|752   |                    _dbv_31_0_                                                                     |mvp_cregister_wide__parameterized2_1040                                   |    33|
|753   |                      cregister                                                                    |mvp_cregister_ngc__parameterized2_1041                                    |    33|
|754   |                        cregister                                                                  |mvp_cregister__parameterized3_1042                                        |    33|
|755   |                  ejt_ibrk0                                                                        |m14k_ejt_ibrk                                                             |   136|
|756   |                    _iba_31_0_                                                                     |mvp_cregister_wide__parameterized2_1025                                   |    76|
|757   |                      cregister                                                                    |mvp_cregister_ngc__parameterized2_1035                                    |    76|
|758   |                        cregister                                                                  |mvp_cregister__parameterized3_1036                                        |    76|
|759   |                    _ibasid_asid_7_0_                                                              |mvp_cregister_wide__parameterized3_1026                                   |    15|
|760   |                      cregister                                                                    |mvp_cregister_ngc__parameterized3_1033                                    |    15|
|761   |                        cregister                                                                  |mvp_cregister__parameterized4_1034                                        |    15|
|762   |                    _ibc_asiduse                                                                   |mvp_cregister__parameterized1_1027                                        |     1|
|763   |                    _ibc_be                                                                        |mvp_cregister__parameterized1_1028                                        |     1|
|764   |                    _ibc_te                                                                        |mvp_cregister__parameterized1_1029                                        |     3|
|765   |                    _ibm_31_0_                                                                     |mvp_cregister_wide__parameterized2_1030                                   |    37|
|766   |                      cregister                                                                    |mvp_cregister_ngc__parameterized2_1031                                    |    37|
|767   |                        cregister                                                                  |mvp_cregister__parameterized3_1032                                        |    37|
|768   |                  ejt_ibrk1                                                                        |m14k_ejt_ibrk__parameterized0                                             |   124|
|769   |                    _iba_31_0_                                                                     |mvp_cregister_wide__parameterized2_1016                                   |    69|
|770   |                      cregister                                                                    |mvp_cregister_ngc__parameterized2_1023                                    |    69|
|771   |                        cregister                                                                  |mvp_cregister__parameterized3_1024                                        |    69|
|772   |                    _ibasid_asid_7_0_                                                              |mvp_cregister_wide__parameterized3                                        |    14|
|773   |                      cregister                                                                    |mvp_cregister_ngc__parameterized3                                         |    14|
|774   |                        cregister                                                                  |mvp_cregister__parameterized4                                             |    14|
|775   |                    _ibc_asiduse                                                                   |mvp_cregister__parameterized1_1017                                        |     1|
|776   |                    _ibc_be                                                                        |mvp_cregister__parameterized1_1018                                        |     1|
|777   |                    _ibc_te                                                                        |mvp_cregister__parameterized1_1019                                        |     2|
|778   |                    _ibm_31_0_                                                                     |mvp_cregister_wide__parameterized2_1020                                   |    34|
|779   |                      cregister                                                                    |mvp_cregister_ngc__parameterized2_1021                                    |    34|
|780   |                        cregister                                                                  |mvp_cregister__parameterized3_1022                                        |    34|
|781   |                ejt_tap                                                                            |m14k_ejt_tap                                                              |   399|
|782   |                  _EJ_PerRst                                                                       |mvp_register_951                                                          |     1|
|783   |                  _EJ_PrRst                                                                        |mvp_register_952                                                          |     1|
|784   |                  _b_prev                                                                          |mvp_cregister__parameterized1_953                                         |     1|
|785   |                  _ej_dm_delay                                                                     |mvp_register_954                                                          |     5|
|786   |                  _ej_perrst_pre                                                                   |mvp_register_955                                                          |     1|
|787   |                  _ej_proben                                                                       |mvp_register_956                                                          |     1|
|788   |                  _ej_proben_pre                                                                   |mvp_register_957                                                          |     1|
|789   |                  _ej_probtrap                                                                     |mvp_register_958                                                          |     1|
|790   |                  _ej_probtrap_pre                                                                 |mvp_register_959                                                          |     1|
|791   |                  _ej_prrst_pre                                                                    |mvp_register_960                                                          |     1|
|792   |                  _ej_tapejtagbrk_pre                                                              |mvp_register_961                                                          |     1|
|793   |                  _ej_tapejtagbrk_sync                                                             |mvp_register_962                                                          |     1|
|794   |                  _paacc_real                                                                      |mvp_register_963                                                          |     1|
|795   |                  _padone_pulse_pre                                                                |mvp_register_964                                                          |     7|
|796   |                  _padone_real_sync                                                                |mvp_register_965                                                          |     1|
|797   |                  _padone_real_sync_pre                                                            |mvp_register_966                                                          |     1|
|798   |                  ejt_tck                                                                          |m14k_ejt_tck                                                              |   371|
|799   |                    _EJ_TDO                                                                        |mvp_register_967                                                          |     1|
|800   |                    _brkst                                                                         |mvp_register_968                                                          |     1|
|801   |                    _bypass_reg                                                                    |mvp_cregister__parameterized1_969                                         |     1|
|802   |                    _doze                                                                          |mvp_register_970                                                          |     1|
|803   |                    _ejtagboot                                                                     |mvp_cregister_c__parameterized0                                           |     8|
|804   |                    _ejtagbrk_pre                                                                  |mvp_cregister_c__parameterized0_971                                       |     1|
|805   |                    _ejtagbrk_read                                                                 |mvp_register_972                                                          |     1|
|806   |                    _fastdata_reg                                                                  |mvp_cregister__parameterized1_973                                         |     1|
|807   |                    _halt                                                                          |mvp_register_974                                                          |     1|
|808   |                    _inst_reg0_0_0_                                                                |mvp_cregister_s                                                           |     1|
|809   |                    _inst_reg41_4_1_                                                               |mvp_cregister_c                                                           |    63|
|810   |                    _pa_addr_reg_31_0_                                                             |mvp_cregister_wide__parameterized2_975                                    |    63|
|811   |                      cregister                                                                    |mvp_cregister_ngc__parameterized2_1003                                    |    63|
|812   |                        cregister                                                                  |mvp_cregister__parameterized3_1004                                        |    63|
|813   |                    _pa_data_reg_31_0_                                                             |mvp_cregister_wide__parameterized2_976                                    |    64|
|814   |                      cregister                                                                    |mvp_cregister_ngc__parameterized2_1001                                    |    64|
|815   |                        cregister                                                                  |mvp_cregister__parameterized3_1002                                        |    64|
|816   |                    _pa_data_reg_done_31_0_                                                        |mvp_cregister_wide__parameterized2_977                                    |    50|
|817   |                      cregister                                                                    |mvp_cregister_ngc__parameterized2_999                                     |    50|
|818   |                        cregister                                                                  |mvp_cregister__parameterized3_1000                                        |    50|
|819   |                    _padone_real                                                                   |mvp_cregister_c__parameterized0_978                                       |     3|
|820   |                    _perrst_pre                                                                    |mvp_cregister__parameterized1_979                                         |     2|
|821   |                    _perrst_read                                                                   |mvp_register_980                                                          |     1|
|822   |                    _pracc                                                                         |mvp_register_981                                                          |     1|
|823   |                    _proben_pre                                                                    |mvp_cregister__parameterized1_982                                         |     1|
|824   |                    _proben_read                                                                   |mvp_register_983                                                          |     1|
|825   |                    _probtrap_pre                                                                  |mvp_cregister__parameterized1_984                                         |     1|
|826   |                    _probtrap_read                                                                 |mvp_register_985                                                          |     1|
|827   |                    _prrst_pre                                                                     |mvp_cregister__parameterized1_986                                         |     2|
|828   |                    _prrst_read                                                                    |mvp_register_987                                                          |     1|
|829   |                    _reset_ff1                                                                     |mvp_register_s__parameterized0                                            |     1|
|830   |                    _reset_ff2                                                                     |mvp_register_s__parameterized0_988                                        |     1|
|831   |                    _reset_tck                                                                     |mvp_register_989                                                          |     2|
|832   |                    _reset_tck_pre                                                                 |mvp_register_990                                                          |     1|
|833   |                    _reset_unsync                                                                  |mvp_register_s__parameterized0_991                                        |     2|
|834   |                    _reset_unsynca                                                                 |mvp_register_s__parameterized0_992                                        |     1|
|835   |                    _rocc                                                                          |mvp_register_993                                                          |     1|
|836   |                    _rocc_pre                                                                      |mvp_cregister_s_994                                                       |     1|
|837   |                    _saved_spracc_for_fastdata                                                     |mvp_cregister__parameterized1_995                                         |     1|
|838   |                    _shift_through_reg_31_0_                                                       |mvp_cregister_wide__parameterized2_996                                    |    66|
|839   |                      cregister                                                                    |mvp_cregister_ngc__parameterized2_997                                     |    66|
|840   |                        cregister                                                                  |mvp_cregister__parameterized3_998                                         |    66|
|841   |                    _tap_ctrl_3_0_                                                                 |mvp_register_s                                                            |    23|
|842   |              icc                                                                                  |m14k_icc                                                                  |  1040|
|843   |                _biu_datain_reg_31_0_                                                              |mvp_cregister_wide__parameterized2_870                                    |    32|
|844   |                  cregister                                                                        |mvp_cregister_ngc__parameterized2_949                                     |    32|
|845   |                    cregister                                                                      |mvp_cregister__parameterized3_950                                         |    32|
|846   |                _biu_datawd_reg_1_0_                                                               |mvp_cregister__parameterized8_871                                         |     2|
|847   |                _biu_idataval_reg                                                                  |mvp_cregister__parameterized1_872                                         |   146|
|848   |                _biu_lastwd_reg                                                                    |mvp_cregister__parameterized1_873                                         |     2|
|849   |                _buffer_data_reg                                                                   |mvp_cregister__parameterized1_874                                         |     1|
|850   |                _cache_hit_md                                                                      |mvp_cregister__parameterized1_875                                         |     1|
|851   |                _cache_hit_reg                                                                     |mvp_register_876                                                          |     1|
|852   |                _cache_hit_way_md_3_0_                                                             |mvp_cregister_wide__parameterized0_877                                    |     2|
|853   |                  cregister                                                                        |mvp_cregister_ngc__parameterized0_947                                     |     2|
|854   |                    cregister                                                                      |mvp_cregister__parameterized0_948                                         |     2|
|855   |                _clear_valid                                                                       |mvp_register_878                                                          |     6|
|856   |                _cpz_updated                                                                       |mvp_register_879                                                          |     2|
|857   |                _dcached_reg                                                                       |mvp_register_880                                                          |     3|
|858   |                _dpah_reg_31_10_                                                                   |mvp_ucregister_wide__parameterized10                                      |    22|
|859   |                  cregister                                                                        |mvp_register_ngc__parameterized10_945                                     |    22|
|860   |                    register_inst                                                                  |mvp_register__parameterized16_946                                         |    22|
|861   |                _enable_ireq                                                                       |mvp_register_881                                                          |    69|
|862   |                _fandl_read_reg2                                                                   |mvp_register_882                                                          |     1|
|863   |                _fb_data0_31_0_                                                                    |mvp_ucregister_wide__parameterized8_883                                   |    32|
|864   |                  cregister                                                                        |mvp_register_ngc__parameterized8_943                                      |    32|
|865   |                    register_inst                                                                  |mvp_register__parameterized0_944                                          |    32|
|866   |                _fb_data1_31_0_                                                                    |mvp_ucregister_wide__parameterized8_884                                   |    32|
|867   |                  cregister                                                                        |mvp_register_ngc__parameterized8_941                                      |    32|
|868   |                    register_inst                                                                  |mvp_register__parameterized0_942                                          |    32|
|869   |                _fb_data2_31_0_                                                                    |mvp_ucregister_wide__parameterized8_885                                   |    32|
|870   |                  cregister                                                                        |mvp_register_ngc__parameterized8_939                                      |    32|
|871   |                    register_inst                                                                  |mvp_register__parameterized0_940                                          |    32|
|872   |                _fb_data3_31_0_                                                                    |mvp_ucregister_wide__parameterized8_886                                   |    32|
|873   |                  cregister                                                                        |mvp_register_ngc__parameterized8_937                                      |    32|
|874   |                    register_inst                                                                  |mvp_register__parameterized0_938                                          |    32|
|875   |                _fb_index_19_4_                                                                    |mvp_cregister_wide__parameterized20                                       |    16|
|876   |                  cregister                                                                        |mvp_cregister_ngc__parameterized23                                        |    16|
|877   |                    cregister                                                                      |mvp_cregister__parameterized26                                            |    16|
|878   |                _fb_repl_inf_last_reg                                                              |mvp_register_887                                                          |     1|
|879   |                _fb_taghi_31_10_                                                                   |mvp_cregister_wide__parameterized19                                       |    23|
|880   |                  cregister                                                                        |mvp_cregister_ngc__parameterized22                                        |    23|
|881   |                    cregister                                                                      |mvp_cregister__parameterized25                                            |    23|
|882   |                _fb_taglo_3_0_                                                                     |mvp_register__parameterized10_888                                         |    92|
|883   |                _hit_pre_fetch_md                                                                  |mvp_register_889                                                          |     9|
|884   |                _hold_cpz_updated                                                                  |mvp_register_890                                                          |     1|
|885   |                _hold_imiss_n                                                                      |mvp_register_891                                                          |     5|
|886   |                _hold_tag_invalid                                                                  |mvp_register_892                                                          |     3|
|887   |                _hold_tag_updated                                                                  |mvp_register_893                                                          |     2|
|888   |                _ibe_line                                                                          |mvp_cregister__parameterized1_894                                         |     1|
|889   |                _icache_read_i                                                                     |mvp_register_895                                                          |     2|
|890   |                _icache_write_i                                                                    |mvp_register_896                                                          |     1|
|891   |                _icc_imiss_reg                                                                     |mvp_register_897                                                          |     1|
|892   |                _icc_trstb_reg                                                                     |mvp_register_898                                                          |     2|
|893   |                _icc_wsrstb_reg                                                                    |mvp_register_899                                                          |     2|
|894   |                _icop_done                                                                         |mvp_register_900                                                          |     2|
|895   |                _icop_enable_reg                                                                   |mvp_register_901                                                          |     1|
|896   |                _icop_fill_hit                                                                     |mvp_register_902                                                          |     1|
|897   |                _icop_fill_pend_reg                                                                |mvp_register_903                                                          |     2|
|898   |                _icop_read_reg2                                                                    |mvp_register_904                                                          |     3|
|899   |                _icop_use_idx                                                                      |mvp_register_905                                                          |     1|
|900   |                _icop_wway_reg_3_0_                                                                |mvp_register__parameterized10_906                                         |    60|
|901   |                _idx_match_fb_reg                                                                  |mvp_register_907                                                          |     1|
|902   |                _ifill_done_reg                                                                    |mvp_register_908                                                          |     1|
|903   |                _in_i_stage                                                                        |mvp_register_909                                                          |     1|
|904   |                _irepl_way_reg_3_0_                                                                |mvp_register__parameterized10_910                                         |     4|
|905   |                _ireq                                                                              |mvp_register_911                                                          |     1|
|906   |                _ireq_out_reg                                                                      |mvp_register_912                                                          |     1|
|907   |                _ival_i_19_1_                                                                      |mvp_cregister_wide__parameterized18                                       |   120|
|908   |                  cregister                                                                        |mvp_cregister_ngc__parameterized21                                        |   120|
|909   |                    cregister                                                                      |mvp_cregister__parameterized24                                            |   120|
|910   |                _ld_tag_reg                                                                        |mvp_register_913                                                          |     1|
|911   |                _line_sel_md_3_0_                                                                  |mvp_cregister_wide__parameterized0_914                                    |     2|
|912   |                  cregister                                                                        |mvp_cregister_ngc__parameterized0_935                                     |     2|
|913   |                    cregister                                                                      |mvp_cregister__parameterized0_936                                         |     2|
|914   |                _lock_md_3_0_                                                                      |mvp_cregister_wide__parameterized0_915                                    |     4|
|915   |                  cregister                                                                        |mvp_cregister_ngc__parameterized0_933                                     |     4|
|916   |                    cregister                                                                      |mvp_cregister__parameterized0_934                                         |     4|
|917   |                _miss_idx_19_2_                                                                    |mvp_ucregister_wide__parameterized13                                      |    21|
|918   |                  cregister                                                                        |mvp_register_ngc__parameterized13                                         |    21|
|919   |                    register_inst                                                                  |mvp_register__parameterized19                                             |    21|
|920   |                _miss_repl_inf_15_10_                                                              |mvp_ucregister_wide__parameterized14                                      |    10|
|921   |                  cregister                                                                        |mvp_register_ngc__parameterized14                                         |    10|
|922   |                    register_inst                                                                  |mvp_register__parameterized12_932                                         |    10|
|923   |                _miss_repl_inf_9_5_                                                                |mvp_ucregister_wide__parameterized3_916                                   |     4|
|924   |                  cregister                                                                        |mvp_register_ngc__parameterized3_930                                      |     4|
|925   |                    register_inst                                                                  |mvp_register__parameterized5_931                                          |     4|
|926   |                _miss_tag_31_10_                                                                   |mvp_ucregister_wide__parameterized10_917                                  |    52|
|927   |                  cregister                                                                        |mvp_register_ngc__parameterized10                                         |    52|
|928   |                    register_inst                                                                  |mvp_register__parameterized16                                             |    52|
|929   |                _mpc_sequential_md                                                                 |mvp_cregister__parameterized1_918                                         |     1|
|930   |                _no_way_reg                                                                        |mvp_register_919                                                          |     1|
|931   |                _pre_ins_fetch_addr_4_4_                                                           |mvp_cregister__parameterized1_920                                         |     2|
|932   |                _precise_ibe                                                                       |mvp_register_921                                                          |     2|
|933   |                _raw_fb_repl_inf_12_0_                                                             |mvp_register__parameterized18                                             |    26|
|934   |                _raw_fill_wd_reg_3_0_                                                              |mvp_register__parameterized10_922                                         |    50|
|935   |                _raw_icop_read_reg                                                                 |mvp_register_923                                                          |    34|
|936   |                _tag_invalid                                                                       |mvp_register_924                                                          |     1|
|937   |                _tag_updated                                                                       |mvp_register_925                                                          |     1|
|938   |                _unavail_3_0_                                                                      |mvp_register__parameterized10_926                                         |     8|
|939   |                _valid_md_3_0_                                                                     |mvp_cregister_wide__parameterized0_927                                    |     6|
|940   |                  cregister                                                                        |mvp_cregister_ngc__parameterized0_928                                     |     6|
|941   |                    cregister                                                                      |mvp_cregister__parameterized0_929                                         |     6|
|942   |                _way_select_in_reg_47_0_                                                           |mvp_ucregister_wide__parameterized12                                      |    32|
|943   |                  cregister                                                                        |mvp_register_ngc__parameterized12                                         |    32|
|944   |                    register_inst                                                                  |mvp_register__parameterized17                                             |    32|
|945   |                tagcmp                                                                             |m14k_cache_cmp                                                            |     4|
|946   |              mdunit                                                                               |m14k_mdl                                                                  |   603|
|947   |                mdl_ctl                                                                            |m14k_mdl_ctl                                                              |   249|
|948   |                  _cmd_m_4_0_                                                                      |mvp_cregister_wide__parameterized4_863                                    |     9|
|949   |                    cregister                                                                      |mvp_cregister_ngc__parameterized4_868                                     |     9|
|950   |                      cregister                                                                    |mvp_cregister__parameterized5_869                                         |     9|
|951   |                  _divdnt_sgn                                                                      |mvp_cregister__parameterized1_864                                         |     2|
|952   |                  _loop_cnt_4_0_                                                                   |mvp_ucregister_wide__parameterized3_865                                   |    11|
|953   |                    cregister                                                                      |mvp_register_ngc__parameterized3_866                                      |    11|
|954   |                      register_inst                                                                |mvp_register__parameterized5_867                                          |    11|
|955   |                  _uc_reg_out_20_0_                                                                |mvp_ucregister_wide__parameterized7                                       |   227|
|956   |                    cregister                                                                      |mvp_register_ngc__parameterized7                                          |   227|
|957   |                      register_inst                                                                |mvp_register__parameterized9                                              |   227|
|958   |                mdl_dp                                                                             |m14k_mdl_dp                                                               |   354|
|959   |                  _dm_31_0_                                                                        |mvp_cregister_wide__parameterized2_848                                    |    32|
|960   |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_861                                     |    32|
|961   |                      cregister                                                                    |mvp_cregister__parameterized3_862                                         |    32|
|962   |                  _hi_31_0_                                                                        |mvp_cregister_wide__parameterized2_849                                    |   105|
|963   |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_859                                     |   105|
|964   |                      cregister                                                                    |mvp_cregister__parameterized3_860                                         |   105|
|965   |                  _lo_31_0_                                                                        |mvp_cregister_wide__parameterized2_850                                    |    32|
|966   |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_857                                     |    32|
|967   |                      cregister                                                                    |mvp_cregister__parameterized3_858                                         |    32|
|968   |                  _qp_31_0_                                                                        |mvp_ucregister_wide__parameterized8_851                                   |    90|
|969   |                    cregister                                                                      |mvp_register_ngc__parameterized8_855                                      |    90|
|970   |                      register_inst                                                                |mvp_register__parameterized0_856                                          |    90|
|971   |                  _rp_31_0_                                                                        |mvp_ucregister_wide__parameterized8_852                                   |    63|
|972   |                    cregister                                                                      |mvp_register_ngc__parameterized8_853                                      |    63|
|973   |                      register_inst                                                                |mvp_register__parameterized0_854                                          |    63|
|974   |                  mdl_add                                                                          |m14k_mdl_add_simple                                                       |    32|
|975   |              mmu                                                                                  |m14k_tlb                                                                  |  4425|
|976   |                mmuc                                                                               |m14k_mmuc                                                                 |   139|
|977   |                  _dcachem_reg_2_0_                                                                |mvp_ucregister_wide__parameterized11                                      |     4|
|978   |                    cregister                                                                      |mvp_register_ngc__parameterized11                                         |     4|
|979   |                      register_inst                                                                |mvp_register__parameterized11_847                                         |     4|
|980   |                  _ipah_icachem_reg_31_8_                                                          |mvp_ucregister_wide__parameterized9                                       |    25|
|981   |                    cregister                                                                      |mvp_register_ngc__parameterized9                                          |    25|
|982   |                      register_inst                                                                |mvp_register__parameterized15                                             |    25|
|983   |                  _mmu_dva_m_31_0_                                                                 |mvp_ucregister_wide__parameterized8                                       |    83|
|984   |                    cregister                                                                      |mvp_register_ngc__parameterized8                                          |    83|
|985   |                      register_inst                                                                |mvp_register__parameterized0                                              |    83|
|986   |                  _mmu_dva_mapped_m_31_29_                                                         |mvp_cregister__parameterized14_845                                        |     3|
|987   |                  _raw_run_ied                                                                     |mvp_register_846                                                          |    24|
|988   |                tlb_cpy                                                                            |m14k_tlb_cpy                                                              |   327|
|989   |                  _enhi_29_0_                                                                      |mvp_cregister_wide__parameterized17                                       |    31|
|990   |                    cregister                                                                      |mvp_cregister_ngc__parameterized19                                        |    31|
|991   |                      cregister                                                                    |mvp_cregister__parameterized22                                            |    31|
|992   |                  _enhi_s_31_11_                                                                   |mvp_cregister_wide__parameterized12                                       |    34|
|993   |                    cregister                                                                      |mvp_cregister_ngc__parameterized12                                        |    34|
|994   |                      cregister                                                                    |mvp_cregister__parameterized15                                            |    34|
|995   |                  _enlo0_31_4_                                                                     |mvp_ucregister_wide__parameterized2                                       |    32|
|996   |                    cregister                                                                      |mvp_register_ngc__parameterized2_843                                      |    32|
|997   |                      register_inst                                                                |mvp_register__parameterized4_844                                          |    32|
|998   |                  _enlo1_31_4_                                                                     |mvp_ucregister_wide__parameterized2_833                                   |    56|
|999   |                    cregister                                                                      |mvp_register_ngc__parameterized2                                          |    56|
|1000  |                      register_inst                                                                |mvp_register__parameterized4                                              |    56|
|1001  |                  _index_4_0_                                                                      |mvp_cregister_wide__parameterized4_834                                    |    80|
|1002  |                    cregister                                                                      |mvp_cregister_ngc__parameterized4_841                                     |    80|
|1003  |                      cregister                                                                    |mvp_cregister__parameterized5_842                                         |    80|
|1004  |                  _index_5_5_                                                                      |mvp_cregister__parameterized1_835                                         |     1|
|1005  |                  _lfsr_9_0_                                                                       |mvp_register__parameterized14                                             |    14|
|1006  |                  _pagegrainbits_3_0_                                                              |mvp_cregister_wide__parameterized0                                        |     6|
|1007  |                    cregister                                                                      |mvp_cregister_ngc__parameterized0                                         |     6|
|1008  |                      cregister                                                                    |mvp_cregister__parameterized0                                             |     6|
|1009  |                  _pagemask_cp0_9_0_                                                               |mvp_cregister_wide__parameterized5                                        |    28|
|1010  |                    cregister                                                                      |mvp_cregister_ngc__parameterized5                                         |    28|
|1011  |                      cregister                                                                    |mvp_cregister__parameterized6                                             |    28|
|1012  |                  _random_4_0_                                                                     |mvp_register__parameterized5_836                                          |    11|
|1013  |                  _tlb_read_d                                                                      |mvp_register_837                                                          |    29|
|1014  |                  _wired_4_0_                                                                      |mvp_cregister_wide__parameterized4_838                                    |     5|
|1015  |                    cregister                                                                      |mvp_cregister_ngc__parameterized4_839                                     |     5|
|1016  |                      cregister                                                                    |mvp_cregister__parameterized5_840                                         |     5|
|1017  |                tlb_ctl                                                                            |m14k_tlb_ctl                                                              |   135|
|1018  |                  _cp0write_md                                                                     |mvp_register_803                                                          |     2|
|1019  |                  _dtinv_m                                                                         |mvp_register_804                                                          |     4|
|1020  |                  _dtlb_exc                                                                        |mvp_register_805                                                          |     2|
|1021  |                  _dtlb_ri_exc                                                                     |mvp_register_806                                                          |     1|
|1022  |                  _dtmack_md                                                                       |mvp_register_807                                                          |     2|
|1023  |                  _dtmod_m                                                                         |mvp_register_808                                                          |     1|
|1024  |                  _dtpm_strobed                                                                    |mvp_register_809                                                          |     2|
|1025  |                  _dtrefill_m                                                                      |mvp_register_810                                                          |     2|
|1026  |                  _fx_cp0_probe_noe_ed                                                             |mvp_register_811                                                          |     1|
|1027  |                  _fxcp0read_noe_ed                                                                |mvp_register_812                                                          |     1|
|1028  |                  _fxcp0write_noe_ed                                                               |mvp_register_813                                                          |     1|
|1029  |                  _fxexc_ed                                                                        |mvp_register_814                                                          |     1|
|1030  |                  _holditmack_i                                                                    |mvp_register_815                                                          |     1|
|1031  |                  _itinv_i                                                                         |mvp_register_816                                                          |     1|
|1032  |                  _itlb_exc                                                                        |mvp_register_817                                                          |     1|
|1033  |                  _itlb_xi_exc                                                                     |mvp_register_818                                                          |     3|
|1034  |                  _itmack_id                                                                       |mvp_register_819                                                          |    23|
|1035  |                  _itmack_idd                                                                      |mvp_register_820                                                          |     1|
|1036  |                  _itrefill_i                                                                      |mvp_register_821                                                          |     2|
|1037  |                  _ixphold_4_0_                                                                    |mvp_ucregister_wide__parameterized3_822                                   |    15|
|1038  |                    cregister                                                                      |mvp_register_ngc__parameterized3_831                                      |    15|
|1039  |                      register_inst                                                                |mvp_register__parameterized5_832                                          |    15|
|1040  |                  _mmu_pm_dthit                                                                    |mvp_register_823                                                          |     2|
|1041  |                  _mmu_tlbbusy                                                                     |mvp_register_824                                                          |     1|
|1042  |                  _mmu_tlbshutdown                                                                 |mvp_register_825                                                          |     2|
|1043  |                  _raw_cp0_probe_m                                                                 |mvp_cregister__parameterized1_826                                         |     1|
|1044  |                  _raw_cp0_read_m                                                                  |mvp_register_827                                                          |     1|
|1045  |                  _rawcp0write_m                                                                   |mvp_register_828                                                          |     4|
|1046  |                  _sel_enhi_m                                                                      |mvp_register_829                                                          |    54|
|1047  |                  _tlb_wr_1                                                                        |mvp_register_830                                                          |     3|
|1048  |                tlb_dtlb                                                                           |m14k_tlb_dtlb                                                             |   469|
|1049  |                  utlb                                                                             |m14k_tlb_utlb__parameterized0                                             |    33|
|1050  |                    _lru1_1_0_                                                                     |mvp_cregister__parameterized8_797                                         |     6|
|1051  |                    _lru2_1_0_                                                                     |mvp_cregister__parameterized8_798                                         |     9|
|1052  |                    _lru3_1_0_                                                                     |mvp_cregister__parameterized8_799                                         |     8|
|1053  |                    utlbentry0                                                                     |m14k_tlb_utlbentry__parameterized0                                        |     3|
|1054  |                    utlbentry1                                                                     |m14k_tlb_utlbentry__parameterized0_800                                    |     2|
|1055  |                    utlbentry2                                                                     |m14k_tlb_utlbentry__parameterized0_801                                    |     3|
|1056  |                    utlbentry3                                                                     |m14k_tlb_utlbentry__parameterized0_802                                    |     2|
|1057  |                tlb_itlb                                                                           |m14k_tlb_itlb                                                             |   377|
|1058  |                  utlb                                                                             |m14k_tlb_utlb                                                             |    29|
|1059  |                    _lru1_1_0_                                                                     |mvp_cregister__parameterized8_791                                         |     8|
|1060  |                    _lru2_1_0_                                                                     |mvp_cregister__parameterized8_792                                         |     5|
|1061  |                    _lru3_1_0_                                                                     |mvp_cregister__parameterized8_793                                         |     5|
|1062  |                    utlbentry0                                                                     |m14k_tlb_utlbentry                                                        |     2|
|1063  |                    utlbentry1                                                                     |m14k_tlb_utlbentry_794                                                    |     3|
|1064  |                    utlbentry2                                                                     |m14k_tlb_utlbentry_795                                                    |     3|
|1065  |                    utlbentry3                                                                     |m14k_tlb_utlbentry_796                                                    |     3|
|1066  |                tlbarray                                                                           |m14k_tlb_jtlb16                                                           |  2978|
|1067  |                  _cmp_str                                                                         |mvp_register_629                                                          |     9|
|1068  |                  _gpm_en                                                                          |mvp_register_630                                                          |     3|
|1069  |                  _index_dis_bus_3_0_                                                              |mvp_register__parameterized10_631                                         |     4|
|1070  |                  _index_reg_1_0_                                                                  |mvp_register__parameterized13_632                                         |    34|
|1071  |                  _rd_str1_3_0_                                                                    |mvp_register__parameterized10_633                                         |     4|
|1072  |                  _tag_rd_str_3_0_                                                                 |mvp_register__parameterized10_634                                         |     4|
|1073  |                  tlb0to15                                                                         |m14k_tlb_jtlb16entries                                                    |  2920|
|1074  |                    tlbentries0to3                                                                 |m14k_tlb_jtlb4entries                                                     |   712|
|1075  |                      tlbentry0                                                                    |m14k_tlb_jtlb1entry_751                                                   |   157|
|1076  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_782                                |    27|
|1077  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_789                                    |    27|
|1078  |                            cregister                                                              |mvp_cregister__parameterized21_790                                        |    27|
|1079  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_783                                |    27|
|1080  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_787                                    |    27|
|1081  |                            cregister                                                              |mvp_cregister__parameterized21_788                                        |    27|
|1082  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_784                                                |   103|
|1083  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_785                                    |   103|
|1084  |                            cregister                                                              |mvp_cregister__parameterized20_786                                        |   103|
|1085  |                      tlbentry1                                                                    |m14k_tlb_jtlb1entry_752                                                   |   156|
|1086  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_773                                |    27|
|1087  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_780                                    |    27|
|1088  |                            cregister                                                              |mvp_cregister__parameterized21_781                                        |    27|
|1089  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_774                                |    27|
|1090  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_778                                    |    27|
|1091  |                            cregister                                                              |mvp_cregister__parameterized21_779                                        |    27|
|1092  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_775                                                |   102|
|1093  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_776                                    |   102|
|1094  |                            cregister                                                              |mvp_cregister__parameterized20_777                                        |   102|
|1095  |                      tlbentry2                                                                    |m14k_tlb_jtlb1entry_753                                                   |   175|
|1096  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_764                                |    27|
|1097  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_771                                    |    27|
|1098  |                            cregister                                                              |mvp_cregister__parameterized21_772                                        |    27|
|1099  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_765                                |    27|
|1100  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_769                                    |    27|
|1101  |                            cregister                                                              |mvp_cregister__parameterized21_770                                        |    27|
|1102  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_766                                                |   121|
|1103  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_767                                    |   121|
|1104  |                            cregister                                                              |mvp_cregister__parameterized20_768                                        |   121|
|1105  |                      tlbentry3                                                                    |m14k_tlb_jtlb1entry_754                                                   |   224|
|1106  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_755                                |    27|
|1107  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_762                                    |    27|
|1108  |                            cregister                                                              |mvp_cregister__parameterized21_763                                        |    27|
|1109  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_756                                |    27|
|1110  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_760                                    |    27|
|1111  |                            cregister                                                              |mvp_cregister__parameterized21_761                                        |    27|
|1112  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_757                                                |   170|
|1113  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_758                                    |   170|
|1114  |                            cregister                                                              |mvp_cregister__parameterized20_759                                        |   170|
|1115  |                    tlbentries12to15                                                               |m14k_tlb_jtlb4entries_635                                                 |   754|
|1116  |                      tlbentry0                                                                    |m14k_tlb_jtlb1entry_711                                                   |   158|
|1117  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_742                                |    27|
|1118  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_749                                    |    27|
|1119  |                            cregister                                                              |mvp_cregister__parameterized21_750                                        |    27|
|1120  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_743                                |    27|
|1121  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_747                                    |    27|
|1122  |                            cregister                                                              |mvp_cregister__parameterized21_748                                        |    27|
|1123  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_744                                                |   104|
|1124  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_745                                    |   104|
|1125  |                            cregister                                                              |mvp_cregister__parameterized20_746                                        |   104|
|1126  |                      tlbentry1                                                                    |m14k_tlb_jtlb1entry_712                                                   |   201|
|1127  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_733                                |    27|
|1128  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_740                                    |    27|
|1129  |                            cregister                                                              |mvp_cregister__parameterized21_741                                        |    27|
|1130  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_734                                |    27|
|1131  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_738                                    |    27|
|1132  |                            cregister                                                              |mvp_cregister__parameterized21_739                                        |    27|
|1133  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_735                                                |   147|
|1134  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_736                                    |   147|
|1135  |                            cregister                                                              |mvp_cregister__parameterized20_737                                        |   147|
|1136  |                      tlbentry2                                                                    |m14k_tlb_jtlb1entry_713                                                   |   201|
|1137  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_724                                |    27|
|1138  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_731                                    |    27|
|1139  |                            cregister                                                              |mvp_cregister__parameterized21_732                                        |    27|
|1140  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_725                                |    27|
|1141  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_729                                    |    27|
|1142  |                            cregister                                                              |mvp_cregister__parameterized21_730                                        |    27|
|1143  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_726                                                |   147|
|1144  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_727                                    |   147|
|1145  |                            cregister                                                              |mvp_cregister__parameterized20_728                                        |   147|
|1146  |                      tlbentry3                                                                    |m14k_tlb_jtlb1entry_714                                                   |   194|
|1147  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_715                                |    27|
|1148  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_722                                    |    27|
|1149  |                            cregister                                                              |mvp_cregister__parameterized21_723                                        |    27|
|1150  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_716                                |    27|
|1151  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_720                                    |    27|
|1152  |                            cregister                                                              |mvp_cregister__parameterized21_721                                        |    27|
|1153  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_717                                                |   140|
|1154  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_718                                    |   140|
|1155  |                            cregister                                                              |mvp_cregister__parameterized20_719                                        |   140|
|1156  |                    tlbentries4to7                                                                 |m14k_tlb_jtlb4entries_636                                                 |   703|
|1157  |                      tlbentry0                                                                    |m14k_tlb_jtlb1entry_671                                                   |   157|
|1158  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_702                                |    27|
|1159  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_709                                    |    27|
|1160  |                            cregister                                                              |mvp_cregister__parameterized21_710                                        |    27|
|1161  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_703                                |    27|
|1162  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_707                                    |    27|
|1163  |                            cregister                                                              |mvp_cregister__parameterized21_708                                        |    27|
|1164  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_704                                                |   103|
|1165  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_705                                    |   103|
|1166  |                            cregister                                                              |mvp_cregister__parameterized20_706                                        |   103|
|1167  |                      tlbentry1                                                                    |m14k_tlb_jtlb1entry_672                                                   |   157|
|1168  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_693                                |    27|
|1169  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_700                                    |    27|
|1170  |                            cregister                                                              |mvp_cregister__parameterized21_701                                        |    27|
|1171  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_694                                |    27|
|1172  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_698                                    |    27|
|1173  |                            cregister                                                              |mvp_cregister__parameterized21_699                                        |    27|
|1174  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_695                                                |   103|
|1175  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_696                                    |   103|
|1176  |                            cregister                                                              |mvp_cregister__parameterized20_697                                        |   103|
|1177  |                      tlbentry2                                                                    |m14k_tlb_jtlb1entry_673                                                   |   195|
|1178  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_684                                |    27|
|1179  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_691                                    |    27|
|1180  |                            cregister                                                              |mvp_cregister__parameterized21_692                                        |    27|
|1181  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_685                                |    27|
|1182  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_689                                    |    27|
|1183  |                            cregister                                                              |mvp_cregister__parameterized21_690                                        |    27|
|1184  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_686                                                |   141|
|1185  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_687                                    |   141|
|1186  |                            cregister                                                              |mvp_cregister__parameterized20_688                                        |   141|
|1187  |                      tlbentry3                                                                    |m14k_tlb_jtlb1entry_674                                                   |   194|
|1188  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_675                                |    27|
|1189  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_682                                    |    27|
|1190  |                            cregister                                                              |mvp_cregister__parameterized21_683                                        |    27|
|1191  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_676                                |    27|
|1192  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_680                                    |    27|
|1193  |                            cregister                                                              |mvp_cregister__parameterized21_681                                        |    27|
|1194  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_677                                                |   140|
|1195  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_678                                    |   140|
|1196  |                            cregister                                                              |mvp_cregister__parameterized20_679                                        |   140|
|1197  |                    tlbentries8to11                                                                |m14k_tlb_jtlb4entries_637                                                 |   674|
|1198  |                      tlbentry0                                                                    |m14k_tlb_jtlb1entry                                                       |   157|
|1199  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_662                                |    27|
|1200  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_669                                    |    27|
|1201  |                            cregister                                                              |mvp_cregister__parameterized21_670                                        |    27|
|1202  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_663                                |    27|
|1203  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_667                                    |    27|
|1204  |                            cregister                                                              |mvp_cregister__parameterized21_668                                        |    27|
|1205  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_664                                                |   103|
|1206  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_665                                    |   103|
|1207  |                            cregister                                                              |mvp_cregister__parameterized20_666                                        |   103|
|1208  |                      tlbentry1                                                                    |m14k_tlb_jtlb1entry_638                                                   |   156|
|1209  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_653                                |    27|
|1210  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_660                                    |    27|
|1211  |                            cregister                                                              |mvp_cregister__parameterized21_661                                        |    27|
|1212  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_654                                |    27|
|1213  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_658                                    |    27|
|1214  |                            cregister                                                              |mvp_cregister__parameterized21_659                                        |    27|
|1215  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_655                                                |   102|
|1216  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_656                                    |   102|
|1217  |                            cregister                                                              |mvp_cregister__parameterized20_657                                        |   102|
|1218  |                      tlbentry2                                                                    |m14k_tlb_jtlb1entry_639                                                   |   167|
|1219  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0_644                                |    27|
|1220  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_651                                    |    27|
|1221  |                            cregister                                                              |mvp_cregister__parameterized21_652                                        |    27|
|1222  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_645                                |    27|
|1223  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_649                                    |    27|
|1224  |                            cregister                                                              |mvp_cregister__parameterized21_650                                        |    27|
|1225  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb_646                                                |   113|
|1226  |                          cregister                                                                |mvp_cregister_ngc__parameterized17_647                                    |   113|
|1227  |                            cregister                                                              |mvp_cregister__parameterized20_648                                        |   113|
|1228  |                      tlbentry3                                                                    |m14k_tlb_jtlb1entry_640                                                   |   194|
|1229  |                        _data0                                                                     |mvp_cregister_wide_tlb__parameterized0                                    |    27|
|1230  |                          cregister                                                                |mvp_cregister_ngc__parameterized18_642                                    |    27|
|1231  |                            cregister                                                              |mvp_cregister__parameterized21_643                                        |    27|
|1232  |                        _data1                                                                     |mvp_cregister_wide_tlb__parameterized0_641                                |    27|
|1233  |                          cregister                                                                |mvp_cregister_ngc__parameterized18                                        |    27|
|1234  |                            cregister                                                              |mvp_cregister__parameterized21                                            |    27|
|1235  |                        _jtlb1entry_pipe_out                                                       |mvp_cregister_wide_tlb                                                    |   140|
|1236  |                          cregister                                                                |mvp_cregister_ngc__parameterized17                                        |   140|
|1237  |                            cregister                                                              |mvp_cregister__parameterized20                                            |   140|
|1238  |              mpc                                                                                  |m14k_mpc                                                                  |  2182|
|1239  |                mpc_ctl                                                                            |m14k_mpc_ctl                                                              |  1077|
|1240  |                  _alu_sel_m                                                                       |mvp_cregister__parameterized1_582                                         |     2|
|1241  |                  _busty_ed_2_0_                                                                   |mvp_register__parameterized11                                             |    18|
|1242  |                  _coptype_md_3_0_                                                                 |mvp_register__parameterized10                                             |    49|
|1243  |                  _hold_invalid_all                                                                |mvp_register_583                                                          |     2|
|1244  |                  _hold_squash_i                                                                   |mvp_register_584                                                          |     1|
|1245  |                  _hold_valid_e                                                                    |mvp_register_585                                                          |     1|
|1246  |                  _hold_valid_noe_e                                                                |mvp_register_586                                                          |     1|
|1247  |                  _icopaccess_md                                                                   |mvp_register_587                                                          |     3|
|1248  |                  _idx_cop_ed                                                                      |mvp_register_588                                                          |     1|
|1249  |                  _ie_pipe_out_50_0_                                                               |mvp_cregister_wide__parameterized13                                       |   600|
|1250  |                    cregister                                                                      |mvp_cregister_ngc__parameterized13                                        |   600|
|1251  |                      cregister                                                                    |mvp_cregister__parameterized16                                            |   600|
|1252  |                  _irval_e2m                                                                       |mvp_cregister__parameterized1_589                                         |     1|
|1253  |                  _m_pipe_out_46_0_                                                                |mvp_cregister_wide__parameterized14                                       |   144|
|1254  |                    cregister                                                                      |mvp_cregister_ngc__parameterized14                                        |   144|
|1255  |                      cregister                                                                    |mvp_cregister__parameterized17                                            |   144|
|1256  |                  _mmu_itmack_i_atomic                                                             |mvp_register_590                                                          |     1|
|1257  |                  _mpc_alu_w                                                                       |mvp_register_591                                                          |     1|
|1258  |                  _mpc_alu_w_pre                                                                   |mvp_cregister__parameterized1_592                                         |     1|
|1259  |                  _mpc_atomic_bit_dest_m_2_0_                                                      |mvp_cregister__parameterized14                                            |     3|
|1260  |                  _mpc_atomic_bit_dest_w_2_0_                                                      |mvp_cregister__parameterized14_593                                        |    11|
|1261  |                  _mpc_atomic_clrorset_m                                                           |mvp_cregister__parameterized1_594                                         |     1|
|1262  |                  _mpc_atomic_clrorset_w                                                           |mvp_cregister__parameterized1_595                                         |     1|
|1263  |                  _mpc_atomic_e_reg                                                                |mvp_register_596                                                          |     1|
|1264  |                  _mpc_atomic_m                                                                    |mvp_cregister__parameterized1_597                                         |    12|
|1265  |                  _mpc_atomic_store_w                                                              |mvp_cregister__parameterized1_598                                         |     1|
|1266  |                  _mpc_atomic_w                                                                    |mvp_cregister__parameterized1_599                                         |   120|
|1267  |                  _mpc_cfc1_fr_m                                                                   |mvp_cregister__parameterized1_600                                         |     1|
|1268  |                  _mpc_ctc1_fr0_m                                                                  |mvp_cregister__parameterized1_601                                         |     3|
|1269  |                  _mpc_ctc1_fr1_m                                                                  |mvp_cregister__parameterized1_602                                         |     1|
|1270  |                  _mpc_lnksel_m_countdown_1_0_                                                     |mvp_cregister__parameterized8_603                                         |     5|
|1271  |                  _mpc_lsdc1_m                                                                     |mvp_cregister__parameterized1_604                                         |     3|
|1272  |                  _mpc_lsdc1_w                                                                     |mvp_cregister__parameterized1_605                                         |     1|
|1273  |                  _mpc_newiaddr_raw                                                                |mvp_register_606                                                          |     7|
|1274  |                  _mpc_newiaddr_raw_reg                                                            |mvp_register_607                                                          |     2|
|1275  |                  _mpc_newiaddr_reg                                                                |mvp_register_608                                                          |     6|
|1276  |                  _mpc_nonseq_e_d                                                                  |mvp_register_609                                                          |     1|
|1277  |                  _mpc_pm_complete                                                                 |mvp_register_610                                                          |     2|
|1278  |                  _mpc_pref_m                                                                      |mvp_cregister__parameterized1_611                                         |     2|
|1279  |                  _mpc_pref_w                                                                      |mvp_register_612                                                          |     1|
|1280  |                  _mpc_scop1_m                                                                     |mvp_cregister__parameterized1_613                                         |     1|
|1281  |                  _mpc_sdc1_w                                                                      |mvp_cregister__parameterized1_614                                         |     1|
|1282  |                  _mpc_udisel_m                                                                    |mvp_cregister__parameterized1_615                                         |     1|
|1283  |                  _mpc_wr_view_ipl_m                                                               |mvp_cregister__parameterized1_616                                         |     1|
|1284  |                  _mr0d_m                                                                          |mvp_cregister__parameterized1_617                                         |     1|
|1285  |                  _newiaddr_lsdc1                                                                  |mvp_register_618                                                          |     1|
|1286  |                  _oldsc_e                                                                         |mvp_register_619                                                          |     3|
|1287  |                  _pr0d_w                                                                          |mvp_cregister__parameterized1_620                                         |     1|
|1288  |                  _pref_w_pre                                                                      |mvp_cregister__parameterized1_621                                         |     1|
|1289  |                  _raw_fixupi                                                                      |mvp_register_622                                                          |    22|
|1290  |                  _raw_icopaccess_m                                                                |mvp_register_623                                                          |     1|
|1291  |                  _rfinit_count_4_0_                                                               |mvp_cregister_wide__parameterized4                                        |    10|
|1292  |                    cregister                                                                      |mvp_cregister_ngc__parameterized4                                         |    10|
|1293  |                      cregister                                                                    |mvp_cregister__parameterized5                                             |    10|
|1294  |                  _scop2_m                                                                         |mvp_cregister__parameterized1_624                                         |     1|
|1295  |                  _scop2_w                                                                         |mvp_cregister__parameterized1_625                                         |     1|
|1296  |                  _see_auexc                                                                       |mvp_cregister__parameterized1_626                                         |     3|
|1297  |                  _sst_squash_e                                                                    |mvp_cregister__parameterized1_627                                         |     2|
|1298  |                  _w_pipe_out_5_0_                                                                 |mvp_cregister_wide                                                        |    14|
|1299  |                    cregister                                                                      |mvp_cregister_ngc                                                         |    14|
|1300  |                      cregister                                                                    |mvp_cregister                                                             |    14|
|1301  |                  _wr_dspc_m                                                                       |mvp_cregister__parameterized1_628                                         |     1|
|1302  |                mpc_dec                                                                            |m14k_mpc_dec                                                              |   829|
|1303  |                  _int_ir_e_31_0_                                                                  |mvp_cregister_wide__parameterized2_578                                    |   825|
|1304  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_580                                     |   825|
|1305  |                      cregister                                                                    |mvp_cregister__parameterized3_581                                         |   825|
|1306  |                  _mpc_lnksel_e_countdown_1_0_                                                     |mvp_cregister__parameterized8_579                                         |     4|
|1307  |                mpc_exc                                                                            |m14k_mpc_exc                                                              |   276|
|1308  |                  _atomic_w_reg                                                                    |mvp_register_538                                                          |    30|
|1309  |                  _auexc_reg                                                                       |mvp_register_539                                                          |     4|
|1310  |                  _clear_pend_id                                                                   |mvp_register_540                                                          |     2|
|1311  |                  _cont_pf_phase1                                                                  |mvp_cregister__parameterized1                                             |     5|
|1312  |                  _debug_rdvec                                                                     |mvp_cregister__parameterized1_541                                         |     4|
|1313  |                  _detect_int_reg                                                                  |mvp_register_542                                                          |     7|
|1314  |                  _ej_loadstorem_reg                                                               |mvp_cregister__parameterized1_543                                         |     2|
|1315  |                  _exc_type_reg_5_0_                                                               |mvp_register__parameterized12                                             |    66|
|1316  |                  _hold_first_det_int                                                              |mvp_register_544                                                          |     3|
|1317  |                  _hold_hwintn_reg                                                                 |mvp_register_545                                                          |     2|
|1318  |                  _hold_int_pref_phase1                                                            |mvp_cregister__parameterized1_546                                         |     1|
|1319  |                  _hold_pf_phase1_nosquash_i                                                       |mvp_register_547                                                          |     4|
|1320  |                  _int_vect                                                                        |mvp_register_548                                                          |     7|
|1321  |                  _istage_exc_reg                                                                  |mvp_register_549                                                          |     8|
|1322  |                  _mpc_auexc_x                                                                     |mvp_register_550                                                          |     4|
|1323  |                  _mpc_hold_int_pref_phase1_val                                                    |mvp_register_551                                                          |     1|
|1324  |                  _mpc_int_pf_phase1_reg                                                           |mvp_register_552                                                          |     2|
|1325  |                  _mpc_pexc_i                                                                      |mvp_register_553                                                          |     6|
|1326  |                  _mpc_pexc_m                                                                      |mvp_register_554                                                          |    37|
|1327  |                  _mpc_pexc_w                                                                      |mvp_register_555                                                          |     7|
|1328  |                  _mpc_run_id                                                                      |mvp_register_556                                                          |     5|
|1329  |                  _mpc_sdbreak_m_raw_reg                                                           |mvp_cregister__parameterized1_557                                         |     4|
|1330  |                  _new_exc_id                                                                      |mvp_register_558                                                          |     2|
|1331  |                  _pclear_pend_e_1_0_                                                              |mvp_register__parameterized13                                             |     1|
|1332  |                  _pclear_pend_m_1_0_                                                              |mvp_register__parameterized13_559                                         |     3|
|1333  |                  _pclear_pend_w_1_0_                                                              |mvp_register__parameterized13_560                                         |     5|
|1334  |                  _pend_dbe_reg                                                                    |mvp_register_561                                                          |     1|
|1335  |                  _pend_exc_reg                                                                    |mvp_register_562                                                          |     1|
|1336  |                  _pend_ibe_reg                                                                    |mvp_register_563                                                          |     1|
|1337  |                  _pexc_x                                                                          |mvp_cregister__parameterized1_564                                         |     2|
|1338  |                  _poss_pend_exc_reg                                                               |mvp_register_565                                                          |     1|
|1339  |                  _pre_evec_sel_reg_4_0_                                                           |mvp_ucregister_wide__parameterized3                                       |    10|
|1340  |                    cregister                                                                      |mvp_register_ngc__parameterized3                                          |    10|
|1341  |                      register_inst                                                                |mvp_register__parameterized5                                              |    10|
|1342  |                  _raw_debug_vect_1_0_                                                             |mvp_cregister__parameterized8                                             |    17|
|1343  |                  _raw_pexc_e                                                                      |mvp_register_566                                                          |     3|
|1344  |                  _sarop_m                                                                         |mvp_cregister__parameterized1_567                                         |     1|
|1345  |                  _seen_run_id                                                                     |mvp_register_568                                                          |     2|
|1346  |                  _set_pend_exc_reg                                                                |mvp_register_569                                                          |     1|
|1347  |                  _set_pf_phase1_nosquash_reg                                                      |mvp_register_570                                                          |     2|
|1348  |                  _ssdi_e                                                                          |mvp_cregister__parameterized1_571                                         |     1|
|1349  |                  _ssdi_id                                                                         |mvp_register_572                                                          |     3|
|1350  |                  _ssdi_m                                                                          |mvp_cregister__parameterized1_573                                         |     1|
|1351  |                  _ssexc_id                                                                        |mvp_register_574                                                          |     3|
|1352  |                  _tlb_refill_vec_n                                                                |mvp_register_575                                                          |     2|
|1353  |                  _trap_in_m                                                                       |mvp_cregister__parameterized1_576                                         |     1|
|1354  |                  _trap_type_m                                                                     |mvp_cregister__parameterized1_577                                         |     1|
|1355  |              rf                                                                                   |m14k_rf_reg                                                               |  1847|
|1356  |                _src_a_srs_3_0_src_a_reg_4_0                                                       |mvp_cregister_wide__parameterized1                                        |     7|
|1357  |                  cregister                                                                        |mvp_cregister_ngc__parameterized1_536                                     |     7|
|1358  |                    cregister                                                                      |mvp_cregister__parameterized2_537                                         |     7|
|1359  |                _src_b_srs_3_0                                                                     |mvp_cregister_wide__parameterized1_445                                    |     7|
|1360  |                  cregister                                                                        |mvp_cregister_ngc__parameterized1                                         |     7|
|1361  |                    cregister                                                                      |mvp_cregister__parameterized2                                             |     7|
|1362  |                rf_reg0                                                                            |m14k_rf_rngc                                                              |  1833|
|1363  |                  _rf10_31_0_                                                                      |mvp_cregister_wide__parameterized2                                        |    32|
|1364  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_534                                     |    32|
|1365  |                      cregister                                                                    |mvp_cregister__parameterized3_535                                         |    32|
|1366  |                  _rf11_31_0_                                                                      |mvp_cregister_wide__parameterized2_446                                    |   160|
|1367  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_532                                     |   160|
|1368  |                      cregister                                                                    |mvp_cregister__parameterized3_533                                         |   160|
|1369  |                  _rf12_31_0_                                                                      |mvp_cregister_wide__parameterized2_447                                    |    32|
|1370  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_530                                     |    32|
|1371  |                      cregister                                                                    |mvp_cregister__parameterized3_531                                         |    32|
|1372  |                  _rf13_31_0_                                                                      |mvp_cregister_wide__parameterized2_448                                    |    32|
|1373  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_528                                     |    32|
|1374  |                      cregister                                                                    |mvp_cregister__parameterized3_529                                         |    32|
|1375  |                  _rf14_31_0_                                                                      |mvp_cregister_wide__parameterized2_449                                    |    32|
|1376  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_526                                     |    32|
|1377  |                      cregister                                                                    |mvp_cregister__parameterized3_527                                         |    32|
|1378  |                  _rf15_31_0_                                                                      |mvp_cregister_wide__parameterized2_450                                    |    96|
|1379  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_524                                     |    96|
|1380  |                      cregister                                                                    |mvp_cregister__parameterized3_525                                         |    96|
|1381  |                  _rf16_31_0_                                                                      |mvp_cregister_wide__parameterized2_451                                    |    32|
|1382  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_522                                     |    32|
|1383  |                      cregister                                                                    |mvp_cregister__parameterized3_523                                         |    32|
|1384  |                  _rf17_31_0_                                                                      |mvp_cregister_wide__parameterized2_452                                    |    32|
|1385  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_520                                     |    32|
|1386  |                      cregister                                                                    |mvp_cregister__parameterized3_521                                         |    32|
|1387  |                  _rf18_31_0_                                                                      |mvp_cregister_wide__parameterized2_453                                    |    32|
|1388  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_518                                     |    32|
|1389  |                      cregister                                                                    |mvp_cregister__parameterized3_519                                         |    32|
|1390  |                  _rf19_31_0_                                                                      |mvp_cregister_wide__parameterized2_454                                    |   160|
|1391  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_516                                     |   160|
|1392  |                      cregister                                                                    |mvp_cregister__parameterized3_517                                         |   160|
|1393  |                  _rf1_31_0_                                                                       |mvp_cregister_wide__parameterized2_455                                    |    32|
|1394  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_514                                     |    32|
|1395  |                      cregister                                                                    |mvp_cregister__parameterized3_515                                         |    32|
|1396  |                  _rf20_31_0_                                                                      |mvp_cregister_wide__parameterized2_456                                    |    32|
|1397  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_512                                     |    32|
|1398  |                      cregister                                                                    |mvp_cregister__parameterized3_513                                         |    32|
|1399  |                  _rf21_31_0_                                                                      |mvp_cregister_wide__parameterized2_457                                    |    32|
|1400  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_510                                     |    32|
|1401  |                      cregister                                                                    |mvp_cregister__parameterized3_511                                         |    32|
|1402  |                  _rf22_31_0_                                                                      |mvp_cregister_wide__parameterized2_458                                    |    32|
|1403  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_508                                     |    32|
|1404  |                      cregister                                                                    |mvp_cregister__parameterized3_509                                         |    32|
|1405  |                  _rf23_31_0_                                                                      |mvp_cregister_wide__parameterized2_459                                    |    96|
|1406  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_506                                     |    96|
|1407  |                      cregister                                                                    |mvp_cregister__parameterized3_507                                         |    96|
|1408  |                  _rf24_31_0_                                                                      |mvp_cregister_wide__parameterized2_460                                    |    32|
|1409  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_504                                     |    32|
|1410  |                      cregister                                                                    |mvp_cregister__parameterized3_505                                         |    32|
|1411  |                  _rf25_31_0_                                                                      |mvp_cregister_wide__parameterized2_461                                    |    32|
|1412  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_502                                     |    32|
|1413  |                      cregister                                                                    |mvp_cregister__parameterized3_503                                         |    32|
|1414  |                  _rf26_31_0_                                                                      |mvp_cregister_wide__parameterized2_462                                    |    32|
|1415  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_500                                     |    32|
|1416  |                      cregister                                                                    |mvp_cregister__parameterized3_501                                         |    32|
|1417  |                  _rf27_31_0_                                                                      |mvp_cregister_wide__parameterized2_463                                    |   215|
|1418  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_498                                     |   215|
|1419  |                      cregister                                                                    |mvp_cregister__parameterized3_499                                         |   215|
|1420  |                  _rf28_31_0_                                                                      |mvp_cregister_wide__parameterized2_464                                    |    32|
|1421  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_496                                     |    32|
|1422  |                      cregister                                                                    |mvp_cregister__parameterized3_497                                         |    32|
|1423  |                  _rf29_31_0_                                                                      |mvp_cregister_wide__parameterized2_465                                    |    32|
|1424  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_494                                     |    32|
|1425  |                      cregister                                                                    |mvp_cregister__parameterized3_495                                         |    32|
|1426  |                  _rf2_31_0_                                                                       |mvp_cregister_wide__parameterized2_466                                    |    32|
|1427  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_492                                     |    32|
|1428  |                      cregister                                                                    |mvp_cregister__parameterized3_493                                         |    32|
|1429  |                  _rf30_31_0_                                                                      |mvp_cregister_wide__parameterized2_467                                    |    32|
|1430  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_490                                     |    32|
|1431  |                      cregister                                                                    |mvp_cregister__parameterized3_491                                         |    32|
|1432  |                  _rf31_31_0_                                                                      |mvp_cregister_wide__parameterized2_468                                    |    96|
|1433  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_488                                     |    96|
|1434  |                      cregister                                                                    |mvp_cregister__parameterized3_489                                         |    96|
|1435  |                  _rf3_31_0_                                                                       |mvp_cregister_wide__parameterized2_469                                    |   178|
|1436  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_486                                     |   178|
|1437  |                      cregister                                                                    |mvp_cregister__parameterized3_487                                         |   178|
|1438  |                  _rf4_31_0_                                                                       |mvp_cregister_wide__parameterized2_470                                    |    32|
|1439  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_484                                     |    32|
|1440  |                      cregister                                                                    |mvp_cregister__parameterized3_485                                         |    32|
|1441  |                  _rf5_31_0_                                                                       |mvp_cregister_wide__parameterized2_471                                    |    32|
|1442  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_482                                     |    32|
|1443  |                      cregister                                                                    |mvp_cregister__parameterized3_483                                         |    32|
|1444  |                  _rf6_31_0_                                                                       |mvp_cregister_wide__parameterized2_472                                    |    32|
|1445  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_480                                     |    32|
|1446  |                      cregister                                                                    |mvp_cregister__parameterized3_481                                         |    32|
|1447  |                  _rf7_31_0_                                                                       |mvp_cregister_wide__parameterized2_473                                    |    96|
|1448  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_478                                     |    96|
|1449  |                      cregister                                                                    |mvp_cregister__parameterized3_479                                         |    96|
|1450  |                  _rf8_31_0_                                                                       |mvp_cregister_wide__parameterized2_474                                    |    32|
|1451  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2_476                                     |    32|
|1452  |                      cregister                                                                    |mvp_cregister__parameterized3_477                                         |    32|
|1453  |                  _rf9_31_0_                                                                       |mvp_cregister_wide__parameterized2_475                                    |    32|
|1454  |                    cregister                                                                      |mvp_cregister_ngc__parameterized2                                         |    32|
|1455  |                      cregister                                                                    |mvp_cregister__parameterized3                                             |    32|
|1456  |              siu                                                                                  |m14k_siu                                                                  |    38|
|1457  |                _cdreset                                                                           |mvp_register                                                              |     1|
|1458  |                _siu_coldreset                                                                     |mvp_register_441                                                          |    18|
|1459  |                _siu_softreset                                                                     |mvp_register_442                                                          |     2|
|1460  |                _wmreset                                                                           |mvp_register_443                                                          |     1|
|1461  |                intsync                                                                            |m14k_siu_int_sync                                                         |    16|
|1462  |                  _siu_int_7_0_                                                                    |mvp_register__parameterized8                                              |     8|
|1463  |                  _siu_int_pre_7_0_                                                                |mvp_register__parameterized8_444                                          |     8|
|1464  |            dcache                                                                                 |m14k_dc                                                                   |    24|
|1465  |              dataram                                                                              |dataram_2k2way_xilinx_425                                                 |     8|
|1466  |                ram__data_inst0                                                                    |RAMB4_S8__mod_433                                                         |     1|
|1467  |                ram__data_inst1                                                                    |RAMB4_S8__mod_434                                                         |     1|
|1468  |                ram__data_inst2                                                                    |RAMB4_S8__mod_435                                                         |     1|
|1469  |                ram__data_inst3                                                                    |RAMB4_S8__mod_436                                                         |     1|
|1470  |                ram__data_inst4                                                                    |RAMB4_S8__mod_437                                                         |     1|
|1471  |                ram__data_inst5                                                                    |RAMB4_S8__mod_438                                                         |     1|
|1472  |                ram__data_inst6                                                                    |RAMB4_S8__mod_439                                                         |     1|
|1473  |                ram__data_inst7                                                                    |RAMB4_S8__mod_440                                                         |     1|
|1474  |              tagram                                                                               |tagram_2k2way_xilinx_426                                                  |    10|
|1475  |                ram__tag_inst0                                                                     |RAMB4_S16__mod_429                                                        |     4|
|1476  |                ram__tag_inst1                                                                     |RAMB4_S16__mod_430                                                        |     3|
|1477  |                ram__tag_inst2                                                                     |RAMB4_S16__mod_431                                                        |     1|
|1478  |                ram__tag_inst3                                                                     |RAMB4_S16__mod_432                                                        |     2|
|1479  |              wsram                                                                                |d_wsram_2k2way_xilinx                                                     |     6|
|1480  |                d_wsram___inst0                                                                    |RAMB4_S2__mod                                                             |     2|
|1481  |                d_wsram___inst1                                                                    |RAMB4_S2__mod_427                                                         |     2|
|1482  |                d_wsram___inst2                                                                    |RAMB4_S2__mod_428                                                         |     2|
|1483  |            icache                                                                                 |m14k_ic                                                                   |    62|
|1484  |              dataram                                                                              |dataram_2k2way_xilinx                                                     |    40|
|1485  |                ram__data_inst0                                                                    |RAMB4_S8__mod                                                             |     1|
|1486  |                ram__data_inst1                                                                    |RAMB4_S8__mod_418                                                         |     1|
|1487  |                ram__data_inst2                                                                    |RAMB4_S8__mod_419                                                         |     1|
|1488  |                ram__data_inst3                                                                    |RAMB4_S8__mod_420                                                         |     1|
|1489  |                ram__data_inst4                                                                    |RAMB4_S8__mod_421                                                         |     9|
|1490  |                ram__data_inst5                                                                    |RAMB4_S8__mod_422                                                         |     9|
|1491  |                ram__data_inst6                                                                    |RAMB4_S8__mod_423                                                         |     9|
|1492  |                ram__data_inst7                                                                    |RAMB4_S8__mod_424                                                         |     9|
|1493  |              tagram                                                                               |tagram_2k2way_xilinx                                                      |    22|
|1494  |                ram__tag_inst0                                                                     |RAMB4_S16__mod                                                            |     2|
|1495  |                ram__tag_inst1                                                                     |RAMB4_S16__mod_415                                                        |     1|
|1496  |                ram__tag_inst2                                                                     |RAMB4_S16__mod_416                                                        |     8|
|1497  |                ram__tag_inst3                                                                     |RAMB4_S16__mod_417                                                        |    11|
|1498  |    axi_interconnect_0                                                                             |MIPSfpga_system_axi_interconnect_0_0                                      | 18029|
|1499  |      xbar                                                                                         |MIPSfpga_system_xbar_0                                                    |  2253|
|1500  |        inst                                                                                       |axi_crossbar_v2_1_18_axi_crossbar                                         |  2253|
|1501  |          \gen_samd.crossbar_samd                                                                  |axi_crossbar_v2_1_18_crossbar                                             |  2240|
|1502  |            addr_arbiter_ar                                                                        |axi_crossbar_v2_1_18_addr_arbiter                                         |   135|
|1503  |            addr_arbiter_aw                                                                        |axi_crossbar_v2_1_18_addr_arbiter_388                                     |   135|
|1504  |            \gen_decerr_slave.decerr_slave_inst                                                    |axi_crossbar_v2_1_18_decerr_slave                                         |    39|
|1505  |            \gen_master_slots[0].reg_slice_mi                                                      |axi_register_slice_v2_1_17_axi_register_slice__parameterized5             |   217|
|1506  |              \b.b_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized11_413       |     9|
|1507  |              \r.r_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized12_414       |   208|
|1508  |            \gen_master_slots[1].reg_slice_mi                                                      |axi_register_slice_v2_1_17_axi_register_slice__parameterized5_389         |   218|
|1509  |              \b.b_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized11_411       |     9|
|1510  |              \r.r_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized12_412       |   209|
|1511  |            \gen_master_slots[2].reg_slice_mi                                                      |axi_register_slice_v2_1_17_axi_register_slice__parameterized5_390         |   219|
|1512  |              \b.b_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized11_409       |     9|
|1513  |              \r.r_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized12_410       |   210|
|1514  |            \gen_master_slots[3].reg_slice_mi                                                      |axi_register_slice_v2_1_17_axi_register_slice__parameterized5_391         |   217|
|1515  |              \b.b_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized11_407       |    10|
|1516  |              \r.r_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized12_408       |   207|
|1517  |            \gen_master_slots[4].reg_slice_mi                                                      |axi_register_slice_v2_1_17_axi_register_slice__parameterized5_392         |   217|
|1518  |              \b.b_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized11_405       |     9|
|1519  |              \r.r_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized12_406       |   208|
|1520  |            \gen_master_slots[5].reg_slice_mi                                                      |axi_register_slice_v2_1_17_axi_register_slice__parameterized5_393         |   218|
|1521  |              \b.b_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized11_403       |    10|
|1522  |              \r.r_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized12_404       |   208|
|1523  |            \gen_master_slots[6].reg_slice_mi                                                      |axi_register_slice_v2_1_17_axi_register_slice__parameterized5_394         |   217|
|1524  |              \b.b_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized11_401       |     9|
|1525  |              \r.r_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized12_402       |   208|
|1526  |            \gen_master_slots[7].reg_slice_mi                                                      |axi_register_slice_v2_1_17_axi_register_slice__parameterized5_395         |    17|
|1527  |              \b.b_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized11           |     5|
|1528  |              \r.r_pipe                                                                            |axi_register_slice_v2_1_17_axic_register_slice__parameterized12_400       |    12|
|1529  |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                                       |axi_crossbar_v2_1_18_si_transactor                                        |   240|
|1530  |              \gen_single_thread.mux_resp_single_thread                                            |generic_baseblocks_v2_1_0_mux_enc                                         |   207|
|1531  |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                                      |axi_crossbar_v2_1_18_si_transactor__parameterized0                        |    50|
|1532  |              \gen_single_thread.mux_resp_single_thread                                            |generic_baseblocks_v2_1_0_mux_enc__parameterized0                         |    14|
|1533  |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                                        |axi_crossbar_v2_1_18_splitter                                             |     6|
|1534  |            \gen_slave_slots[0].gen_si_write.wdata_router_w                                        |axi_crossbar_v2_1_18_wdata_router                                         |    55|
|1535  |              wrouter_aw_fifo                                                                      |axi_data_fifo_v2_1_16_axic_reg_srl_fifo                                   |    55|
|1536  |                \gen_srls[0].gen_rep[0].srl_nx1                                                    |axi_data_fifo_v2_1_16_ndeep_srl                                           |     2|
|1537  |                \gen_srls[0].gen_rep[1].srl_nx1                                                    |axi_data_fifo_v2_1_16_ndeep_srl_397                                       |     2|
|1538  |                \gen_srls[0].gen_rep[2].srl_nx1                                                    |axi_data_fifo_v2_1_16_ndeep_srl_398                                       |     3|
|1539  |                \gen_srls[0].gen_rep[3].srl_nx1                                                    |axi_data_fifo_v2_1_16_ndeep_srl_399                                       |     9|
|1540  |            splitter_aw_mi                                                                         |axi_crossbar_v2_1_18_splitter_396                                         |     3|
|1541  |      m00_couplers                                                                                 |m00_couplers_imp_QCWNXT                                                   |  2519|
|1542  |        auto_ds                                                                                    |MIPSfpga_system_auto_ds_0                                                 |  1507|
|1543  |          inst                                                                                     |axi_dwidth_converter_v2_1_17_top__xdcDup__1                               |  1507|
|1544  |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                 |axi_dwidth_converter_v2_1_17_axi_downsizer__xdcDup__1                     |  1507|
|1545  |              \USE_READ.read_addr_inst                                                             |axi_dwidth_converter_v2_1_17_a_downsizer__parameterized0__xdcDup__1       |   640|
|1546  |                cmd_queue                                                                          |axi_data_fifo_v2_1_16_axic_fifo__parameterized0__xdcDup__2                |   274|
|1547  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__parameterized0__xdcDup__2                 |   274|
|1548  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__parameterized0__xdcDup__2                         |   123|
|1549  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__parameterized0__xdcDup__2                   |   123|
|1550  |                        \gconvfifo.rf                                                              |fifo_generator_top__parameterized0__xdcDup__2                             |   123|
|1551  |                          \grf.rf                                                                  |fifo_generator_ramfifo__parameterized0__xdcDup__2                         |   123|
|1552  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_379                                                              |    32|
|1553  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_385                                                               |    15|
|1554  |                              \grss.rsts                                                           |rd_status_flags_ss_386                                                    |     2|
|1555  |                              rpntr                                                                |rd_bin_cntr_387                                                           |    15|
|1556  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_380                                                              |    28|
|1557  |                              \gwss.wsts                                                           |wr_status_flags_ss_383                                                    |     5|
|1558  |                              wpntr                                                                |wr_bin_cntr_384                                                           |    23|
|1559  |                            \gntv_or_sync_fifo.mem                                                 |memory__parameterized0_381                                                |    57|
|1560  |                              \gdm.dm_gen.dm                                                       |dmem__parameterized0_382                                                  |    31|
|1561  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__3                                              |     6|
|1562  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__41                                                     |     2|
|1563  |              \USE_READ.read_data_inst                                                             |axi_dwidth_converter_v2_1_17_r_downsizer_358                              |   102|
|1564  |              \USE_WRITE.USE_SPLIT.write_resp_inst                                                 |axi_dwidth_converter_v2_1_17_b_downsizer_359                              |    34|
|1565  |              \USE_WRITE.write_addr_inst                                                           |axi_dwidth_converter_v2_1_17_a_downsizer__xdcDup__1                       |   658|
|1566  |                \USE_B_CHANNEL.cmd_b_queue                                                         |axi_data_fifo_v2_1_16_axic_fifo__xdcDup__1                                |   101|
|1567  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__xdcDup__1                                 |   101|
|1568  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__xdcDup__1                                         |    86|
|1569  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__xdcDup__1                                   |    86|
|1570  |                        \gconvfifo.rf                                                              |fifo_generator_top__xdcDup__1                                             |    86|
|1571  |                          \grf.rf                                                                  |fifo_generator_ramfifo__xdcDup__1                                         |    86|
|1572  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_370                                                              |    32|
|1573  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_376                                                               |    15|
|1574  |                              \grss.rsts                                                           |rd_status_flags_ss_377                                                    |     2|
|1575  |                              rpntr                                                                |rd_bin_cntr_378                                                           |    15|
|1576  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_371                                                              |    28|
|1577  |                              \gwss.wsts                                                           |wr_status_flags_ss_374                                                    |     5|
|1578  |                              wpntr                                                                |wr_bin_cntr_375                                                           |    23|
|1579  |                            \gntv_or_sync_fifo.mem                                                 |memory_372                                                                |    20|
|1580  |                              \gdm.dm_gen.dm                                                       |dmem_373                                                                  |    11|
|1581  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__1                                              |     6|
|1582  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__43                                                     |     2|
|1583  |                cmd_queue                                                                          |axi_data_fifo_v2_1_16_axic_fifo__parameterized0__xdcDup__1                |   187|
|1584  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__parameterized0__xdcDup__1                 |   187|
|1585  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__parameterized0__xdcDup__1                         |   121|
|1586  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__parameterized0__xdcDup__1                   |   121|
|1587  |                        \gconvfifo.rf                                                              |fifo_generator_top__parameterized0__xdcDup__1                             |   121|
|1588  |                          \grf.rf                                                                  |fifo_generator_ramfifo__parameterized0__xdcDup__1                         |   121|
|1589  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_361                                                              |    32|
|1590  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_367                                                               |    15|
|1591  |                              \grss.rsts                                                           |rd_status_flags_ss_368                                                    |     2|
|1592  |                              rpntr                                                                |rd_bin_cntr_369                                                           |    15|
|1593  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_362                                                              |    28|
|1594  |                              \gwss.wsts                                                           |wr_status_flags_ss_365                                                    |     5|
|1595  |                              wpntr                                                                |wr_bin_cntr_366                                                           |    23|
|1596  |                            \gntv_or_sync_fifo.mem                                                 |memory__parameterized0_363                                                |    55|
|1597  |                              \gdm.dm_gen.dm                                                       |dmem__parameterized0_364                                                  |    30|
|1598  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__2                                              |     6|
|1599  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__42                                                     |     2|
|1600  |              \USE_WRITE.write_data_inst                                                           |axi_dwidth_converter_v2_1_17_w_downsizer_360                              |    73|
|1601  |        auto_pc                                                                                    |MIPSfpga_system_auto_pc_0                                                 |  1012|
|1602  |          inst                                                                                     |axi_protocol_converter_v2_1_17_axi_protocol_converter_335                 |  1012|
|1603  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                  |axi_protocol_converter_v2_1_17_b2s_336                                    |  1012|
|1604  |              \RD.ar_channel_0                                                                     |axi_protocol_converter_v2_1_17_b2s_ar_channel_337                         |   194|
|1605  |                ar_cmd_fsm_0                                                                       |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_354                         |    37|
|1606  |                cmd_translator_0                                                                   |axi_protocol_converter_v2_1_17_b2s_cmd_translator_355                     |   157|
|1607  |                  incr_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_incr_cmd_356                           |    70|
|1608  |                  wrap_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_357                           |    82|
|1609  |              \RD.r_channel_0                                                                      |axi_protocol_converter_v2_1_17_b2s_r_channel_338                          |    92|
|1610  |                rd_data_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_352        |    75|
|1611  |                transaction_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_353        |    15|
|1612  |              SI_REG                                                                               |axi_register_slice_v2_1_17_axi_register_slice_339                         |   469|
|1613  |                \ar.ar_pipe                                                                        |axi_register_slice_v2_1_17_axic_register_slice_348                        |   171|
|1614  |                \aw.aw_pipe                                                                        |axi_register_slice_v2_1_17_axic_register_slice_349                        |   174|
|1615  |                \b.b_pipe                                                                          |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_350        |    13|
|1616  |                \r.r_pipe                                                                          |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_351        |   111|
|1617  |              \WR.aw_channel_0                                                                     |axi_protocol_converter_v2_1_17_b2s_aw_channel_340                         |   201|
|1618  |                aw_cmd_fsm_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_344                         |    35|
|1619  |                cmd_translator_0                                                                   |axi_protocol_converter_v2_1_17_b2s_cmd_translator_345                     |   158|
|1620  |                  incr_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_incr_cmd_346                           |    72|
|1621  |                  wrap_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_347                           |    82|
|1622  |              \WR.b_channel_0                                                                      |axi_protocol_converter_v2_1_17_b2s_b_channel_341                          |    54|
|1623  |                bid_fifo_0                                                                         |axi_protocol_converter_v2_1_17_b2s_simple_fifo_342                        |    23|
|1624  |                bresp_fifo_0                                                                       |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_343        |     7|
|1625  |      m01_couplers                                                                                 |m01_couplers_imp_1XRQA7Z                                                  |  1301|
|1626  |        auto_ds                                                                                    |MIPSfpga_system_auto_ds_1                                                 |  1301|
|1627  |          inst                                                                                     |axi_dwidth_converter_v2_1_17_top__parameterized0__xdcDup__1               |  1301|
|1628  |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                 |axi_dwidth_converter_v2_1_17_axi_downsizer__parameterized0__xdcDup__1     |  1301|
|1629  |              \USE_READ.read_addr_inst                                                             |axi_dwidth_converter_v2_1_17_a_downsizer__parameterized2__xdcDup__1       |   537|
|1630  |                cmd_queue                                                                          |axi_data_fifo_v2_1_16_axic_fifo__parameterized0__xdcDup__4                |   274|
|1631  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__parameterized0__xdcDup__4                 |   274|
|1632  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__parameterized0__xdcDup__4                         |   123|
|1633  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__parameterized0__xdcDup__4                   |   123|
|1634  |                        \gconvfifo.rf                                                              |fifo_generator_top__parameterized0__xdcDup__4                             |   123|
|1635  |                          \grf.rf                                                                  |fifo_generator_ramfifo__parameterized0__xdcDup__4                         |   123|
|1636  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_326                                                              |    32|
|1637  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_332                                                               |    15|
|1638  |                              \grss.rsts                                                           |rd_status_flags_ss_333                                                    |     2|
|1639  |                              rpntr                                                                |rd_bin_cntr_334                                                           |    15|
|1640  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_327                                                              |    28|
|1641  |                              \gwss.wsts                                                           |wr_status_flags_ss_330                                                    |     5|
|1642  |                              wpntr                                                                |wr_bin_cntr_331                                                           |    23|
|1643  |                            \gntv_or_sync_fifo.mem                                                 |memory__parameterized0_328                                                |    57|
|1644  |                              \gdm.dm_gen.dm                                                       |dmem__parameterized0_329                                                  |    31|
|1645  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__6                                              |     6|
|1646  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__38                                                     |     2|
|1647  |              \USE_READ.read_data_inst                                                             |axi_dwidth_converter_v2_1_17_r_downsizer_305                              |   102|
|1648  |              \USE_WRITE.USE_SPLIT.write_resp_inst                                                 |axi_dwidth_converter_v2_1_17_b_downsizer_306                              |    34|
|1649  |              \USE_WRITE.write_addr_inst                                                           |axi_dwidth_converter_v2_1_17_a_downsizer__parameterized1__xdcDup__1       |   555|
|1650  |                \USE_B_CHANNEL.cmd_b_queue                                                         |axi_data_fifo_v2_1_16_axic_fifo__xdcDup__2                                |   101|
|1651  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__xdcDup__2                                 |   101|
|1652  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__xdcDup__2                                         |    86|
|1653  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__xdcDup__2                                   |    86|
|1654  |                        \gconvfifo.rf                                                              |fifo_generator_top__xdcDup__2                                             |    86|
|1655  |                          \grf.rf                                                                  |fifo_generator_ramfifo__xdcDup__2                                         |    86|
|1656  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_317                                                              |    32|
|1657  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_323                                                               |    15|
|1658  |                              \grss.rsts                                                           |rd_status_flags_ss_324                                                    |     2|
|1659  |                              rpntr                                                                |rd_bin_cntr_325                                                           |    15|
|1660  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_318                                                              |    28|
|1661  |                              \gwss.wsts                                                           |wr_status_flags_ss_321                                                    |     5|
|1662  |                              wpntr                                                                |wr_bin_cntr_322                                                           |    23|
|1663  |                            \gntv_or_sync_fifo.mem                                                 |memory_319                                                                |    20|
|1664  |                              \gdm.dm_gen.dm                                                       |dmem_320                                                                  |    11|
|1665  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__4                                              |     6|
|1666  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__40                                                     |     2|
|1667  |                cmd_queue                                                                          |axi_data_fifo_v2_1_16_axic_fifo__parameterized0__xdcDup__3                |   187|
|1668  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__parameterized0__xdcDup__3                 |   187|
|1669  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__parameterized0__xdcDup__3                         |   121|
|1670  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__parameterized0__xdcDup__3                   |   121|
|1671  |                        \gconvfifo.rf                                                              |fifo_generator_top__parameterized0__xdcDup__3                             |   121|
|1672  |                          \grf.rf                                                                  |fifo_generator_ramfifo__parameterized0__xdcDup__3                         |   121|
|1673  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_308                                                              |    32|
|1674  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_314                                                               |    15|
|1675  |                              \grss.rsts                                                           |rd_status_flags_ss_315                                                    |     2|
|1676  |                              rpntr                                                                |rd_bin_cntr_316                                                           |    15|
|1677  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_309                                                              |    28|
|1678  |                              \gwss.wsts                                                           |wr_status_flags_ss_312                                                    |     5|
|1679  |                              wpntr                                                                |wr_bin_cntr_313                                                           |    23|
|1680  |                            \gntv_or_sync_fifo.mem                                                 |memory__parameterized0_310                                                |    55|
|1681  |                              \gdm.dm_gen.dm                                                       |dmem__parameterized0_311                                                  |    30|
|1682  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__5                                              |     6|
|1683  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__39                                                     |     2|
|1684  |              \USE_WRITE.write_data_inst                                                           |axi_dwidth_converter_v2_1_17_w_downsizer_307                              |    73|
|1685  |      m02_couplers                                                                                 |m02_couplers_imp_1LBNQ7G                                                  |  2197|
|1686  |        auto_ds                                                                                    |MIPSfpga_system_auto_ds_2                                                 |  1301|
|1687  |          inst                                                                                     |axi_dwidth_converter_v2_1_17_top__parameterized0__xdcDup__2               |  1301|
|1688  |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                 |axi_dwidth_converter_v2_1_17_axi_downsizer__parameterized0__xdcDup__2     |  1301|
|1689  |              \USE_READ.read_addr_inst                                                             |axi_dwidth_converter_v2_1_17_a_downsizer__parameterized2__xdcDup__2       |   537|
|1690  |                cmd_queue                                                                          |axi_data_fifo_v2_1_16_axic_fifo__parameterized0__xdcDup__6                |   274|
|1691  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__parameterized0__xdcDup__6                 |   274|
|1692  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__parameterized0__xdcDup__6                         |   123|
|1693  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__parameterized0__xdcDup__6                   |   123|
|1694  |                        \gconvfifo.rf                                                              |fifo_generator_top__parameterized0__xdcDup__6                             |   123|
|1695  |                          \grf.rf                                                                  |fifo_generator_ramfifo__parameterized0__xdcDup__6                         |   123|
|1696  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_296                                                              |    32|
|1697  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_302                                                               |    15|
|1698  |                              \grss.rsts                                                           |rd_status_flags_ss_303                                                    |     2|
|1699  |                              rpntr                                                                |rd_bin_cntr_304                                                           |    15|
|1700  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_297                                                              |    28|
|1701  |                              \gwss.wsts                                                           |wr_status_flags_ss_300                                                    |     5|
|1702  |                              wpntr                                                                |wr_bin_cntr_301                                                           |    23|
|1703  |                            \gntv_or_sync_fifo.mem                                                 |memory__parameterized0_298                                                |    57|
|1704  |                              \gdm.dm_gen.dm                                                       |dmem__parameterized0_299                                                  |    31|
|1705  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__9                                              |     6|
|1706  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__44                                                     |     2|
|1707  |              \USE_READ.read_data_inst                                                             |axi_dwidth_converter_v2_1_17_r_downsizer_275                              |   102|
|1708  |              \USE_WRITE.USE_SPLIT.write_resp_inst                                                 |axi_dwidth_converter_v2_1_17_b_downsizer_276                              |    34|
|1709  |              \USE_WRITE.write_addr_inst                                                           |axi_dwidth_converter_v2_1_17_a_downsizer__parameterized1__xdcDup__2       |   555|
|1710  |                \USE_B_CHANNEL.cmd_b_queue                                                         |axi_data_fifo_v2_1_16_axic_fifo__xdcDup__3                                |   101|
|1711  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__xdcDup__3                                 |   101|
|1712  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__xdcDup__3                                         |    86|
|1713  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__xdcDup__3                                   |    86|
|1714  |                        \gconvfifo.rf                                                              |fifo_generator_top__xdcDup__3                                             |    86|
|1715  |                          \grf.rf                                                                  |fifo_generator_ramfifo__xdcDup__3                                         |    86|
|1716  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_287                                                              |    32|
|1717  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_293                                                               |    15|
|1718  |                              \grss.rsts                                                           |rd_status_flags_ss_294                                                    |     2|
|1719  |                              rpntr                                                                |rd_bin_cntr_295                                                           |    15|
|1720  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_288                                                              |    28|
|1721  |                              \gwss.wsts                                                           |wr_status_flags_ss_291                                                    |     5|
|1722  |                              wpntr                                                                |wr_bin_cntr_292                                                           |    23|
|1723  |                            \gntv_or_sync_fifo.mem                                                 |memory_289                                                                |    20|
|1724  |                              \gdm.dm_gen.dm                                                       |dmem_290                                                                  |    11|
|1725  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__7                                              |     6|
|1726  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__46                                                     |     2|
|1727  |                cmd_queue                                                                          |axi_data_fifo_v2_1_16_axic_fifo__parameterized0__xdcDup__5                |   187|
|1728  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__parameterized0__xdcDup__5                 |   187|
|1729  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__parameterized0__xdcDup__5                         |   121|
|1730  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__parameterized0__xdcDup__5                   |   121|
|1731  |                        \gconvfifo.rf                                                              |fifo_generator_top__parameterized0__xdcDup__5                             |   121|
|1732  |                          \grf.rf                                                                  |fifo_generator_ramfifo__parameterized0__xdcDup__5                         |   121|
|1733  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_278                                                              |    32|
|1734  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_284                                                               |    15|
|1735  |                              \grss.rsts                                                           |rd_status_flags_ss_285                                                    |     2|
|1736  |                              rpntr                                                                |rd_bin_cntr_286                                                           |    15|
|1737  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_279                                                              |    28|
|1738  |                              \gwss.wsts                                                           |wr_status_flags_ss_282                                                    |     5|
|1739  |                              wpntr                                                                |wr_bin_cntr_283                                                           |    23|
|1740  |                            \gntv_or_sync_fifo.mem                                                 |memory__parameterized0_280                                                |    55|
|1741  |                              \gdm.dm_gen.dm                                                       |dmem__parameterized0_281                                                  |    30|
|1742  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__8                                              |     6|
|1743  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__45                                                     |     2|
|1744  |              \USE_WRITE.write_data_inst                                                           |axi_dwidth_converter_v2_1_17_w_downsizer_277                              |    73|
|1745  |        auto_pc                                                                                    |MIPSfpga_system_auto_pc_1                                                 |   896|
|1746  |          inst                                                                                     |axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0_252 |   896|
|1747  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                  |axi_protocol_converter_v2_1_17_b2s__parameterized0_253                    |   896|
|1748  |              \RD.ar_channel_0                                                                     |axi_protocol_converter_v2_1_17_b2s_ar_channel__parameterized0_254         |   192|
|1749  |                ar_cmd_fsm_0                                                                       |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_271                         |    36|
|1750  |                cmd_translator_0                                                                   |axi_protocol_converter_v2_1_17_b2s_cmd_translator__parameterized0_272     |   156|
|1751  |                  incr_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_incr_cmd__parameterized0_273           |    69|
|1752  |                  wrap_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__parameterized0_274           |    82|
|1753  |              \RD.r_channel_0                                                                      |axi_protocol_converter_v2_1_17_b2s_r_channel_255                          |    91|
|1754  |                rd_data_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_269        |    74|
|1755  |                transaction_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_270        |    15|
|1756  |              SI_REG                                                                               |axi_register_slice_v2_1_17_axi_register_slice__parameterized1_256         |   356|
|1757  |                \ar.ar_pipe                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized7_265        |   116|
|1758  |                \aw.aw_pipe                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized7_266        |   117|
|1759  |                \b.b_pipe                                                                          |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_267        |    13|
|1760  |                \r.r_pipe                                                                          |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_268        |   110|
|1761  |              \WR.aw_channel_0                                                                     |axi_protocol_converter_v2_1_17_b2s_aw_channel__parameterized0_257         |   200|
|1762  |                aw_cmd_fsm_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_261                         |    35|
|1763  |                cmd_translator_0                                                                   |axi_protocol_converter_v2_1_17_b2s_cmd_translator__parameterized0_262     |   157|
|1764  |                  incr_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_incr_cmd__parameterized0_263           |    71|
|1765  |                  wrap_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__parameterized0_264           |    82|
|1766  |              \WR.b_channel_0                                                                      |axi_protocol_converter_v2_1_17_b2s_b_channel_258                          |    55|
|1767  |                bid_fifo_0                                                                         |axi_protocol_converter_v2_1_17_b2s_simple_fifo_259                        |    24|
|1768  |                bresp_fifo_0                                                                       |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_260        |     7|
|1769  |      m03_couplers                                                                                 |m03_couplers_imp_TPIWRM                                                   |  1293|
|1770  |        auto_cc                                                                                    |MIPSfpga_system_auto_cc_0                                                 |  1293|
|1771  |          inst                                                                                     |axi_clock_converter_v2_1_16_axi_clock_converter                           |  1293|
|1772  |            \gen_clock_conv.gen_async_conv.asyncfifo_axi                                           |fifo_generator_v13_2_2__parameterized1                                    |  1292|
|1773  |              inst_fifo_gen                                                                        |fifo_generator_v13_2_2_synth__parameterized1                              |  1292|
|1774  |                \gaxi_full_lite.gread_ch.grach2.axi_rach                                           |fifo_generator_top__parameterized1                                        |   276|
|1775  |                  \grf.rf                                                                          |fifo_generator_ramfifo__parameterized1                                    |   276|
|1776  |                    \gntv_or_sync_fifo.gcx.clkx                                                    |clk_x_pntrs__xdcDup__4                                                    |    54|
|1777  |                      wr_pntr_cdc_inst                                                             |xpm_cdc_gray__7                                                           |    26|
|1778  |                      rd_pntr_cdc_inst                                                             |xpm_cdc_gray__8                                                           |    26|
|1779  |                    \gntv_or_sync_fifo.gl0.rd                                                      |rd_logic__parameterized0_243                                              |    34|
|1780  |                      \gr1.gr1_int.rfwft                                                           |rd_fwft_249                                                               |    17|
|1781  |                      \gras.rsts                                                                   |rd_status_flags_as_250                                                    |     2|
|1782  |                      rpntr                                                                        |rd_bin_cntr__parameterized0_251                                           |    15|
|1783  |                    \gntv_or_sync_fifo.gl0.wr                                                      |wr_logic__parameterized0_244                                              |    23|
|1784  |                      \gwas.wsts                                                                   |wr_status_flags_as_247                                                    |     5|
|1785  |                      wpntr                                                                        |wr_bin_cntr__parameterized0_248                                           |    18|
|1786  |                    \gntv_or_sync_fifo.mem                                                         |memory__parameterized1_245                                                |   135|
|1787  |                      \gdm.dm_gen.dm                                                               |dmem__parameterized1_246                                                  |    73|
|1788  |                    rstblk                                                                         |reset_blk_ramfifo__parameterized0__xdcDup__4                              |    30|
|1789  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                         |xpm_cdc_async_rst__30                                                     |     2|
|1790  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                 |xpm_cdc_async_rst__31                                                     |     2|
|1791  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd      |xpm_cdc_single__7                                                         |     5|
|1792  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr      |xpm_cdc_single__8                                                         |     5|
|1793  |                \gaxi_full_lite.gread_ch.grdch2.axi_rdch                                           |fifo_generator_top__parameterized4                                        |   290|
|1794  |                  \grf.rf                                                                          |fifo_generator_ramfifo__parameterized4                                    |   290|
|1795  |                    \gntv_or_sync_fifo.gcx.clkx                                                    |clk_x_pntrs                                                               |    54|
|1796  |                      wr_pntr_cdc_inst                                                             |xpm_cdc_gray__5                                                           |    26|
|1797  |                      rd_pntr_cdc_inst                                                             |xpm_cdc_gray__6                                                           |    26|
|1798  |                    \gntv_or_sync_fifo.gl0.rd                                                      |rd_logic__parameterized0_236                                              |    34|
|1799  |                      \gr1.gr1_int.rfwft                                                           |rd_fwft_240                                                               |    17|
|1800  |                      \gras.rsts                                                                   |rd_status_flags_as_241                                                    |     2|
|1801  |                      rpntr                                                                        |rd_bin_cntr__parameterized0_242                                           |    15|
|1802  |                    \gntv_or_sync_fifo.gl0.wr                                                      |wr_logic__parameterized0_237                                              |    23|
|1803  |                      \gwas.wsts                                                                   |wr_status_flags_as_238                                                    |     5|
|1804  |                      wpntr                                                                        |wr_bin_cntr__parameterized0_239                                           |    18|
|1805  |                    \gntv_or_sync_fifo.mem                                                         |memory__parameterized4                                                    |   148|
|1806  |                      \gdm.dm_gen.dm                                                               |dmem__parameterized4                                                      |    80|
|1807  |                    rstblk                                                                         |reset_blk_ramfifo__parameterized0                                         |    31|
|1808  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                         |xpm_cdc_async_rst__28                                                     |     2|
|1809  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                 |xpm_cdc_async_rst__29                                                     |     2|
|1810  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd      |xpm_cdc_single__5                                                         |     5|
|1811  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr      |xpm_cdc_single__6                                                         |     5|
|1812  |                \gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                          |fifo_generator_top__parameterized1__xdcDup__1                             |   276|
|1813  |                  \grf.rf                                                                          |fifo_generator_ramfifo__parameterized1__xdcDup__1                         |   276|
|1814  |                    \gntv_or_sync_fifo.gcx.clkx                                                    |clk_x_pntrs__xdcDup__1                                                    |    54|
|1815  |                      wr_pntr_cdc_inst                                                             |xpm_cdc_gray__13                                                          |    26|
|1816  |                      rd_pntr_cdc_inst                                                             |xpm_cdc_gray                                                              |    26|
|1817  |                    \gntv_or_sync_fifo.gl0.rd                                                      |rd_logic__parameterized0_229                                              |    34|
|1818  |                      \gr1.gr1_int.rfwft                                                           |rd_fwft_233                                                               |    17|
|1819  |                      \gras.rsts                                                                   |rd_status_flags_as_234                                                    |     2|
|1820  |                      rpntr                                                                        |rd_bin_cntr__parameterized0_235                                           |    15|
|1821  |                    \gntv_or_sync_fifo.gl0.wr                                                      |wr_logic__parameterized0_230                                              |    23|
|1822  |                      \gwas.wsts                                                                   |wr_status_flags_as_231                                                    |     5|
|1823  |                      wpntr                                                                        |wr_bin_cntr__parameterized0_232                                           |    18|
|1824  |                    \gntv_or_sync_fifo.mem                                                         |memory__parameterized1                                                    |   135|
|1825  |                      \gdm.dm_gen.dm                                                               |dmem__parameterized1                                                      |    73|
|1826  |                    rstblk                                                                         |reset_blk_ramfifo__parameterized0__xdcDup__1                              |    30|
|1827  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                         |xpm_cdc_async_rst__36                                                     |     2|
|1828  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                 |xpm_cdc_async_rst__37                                                     |     2|
|1829  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd      |xpm_cdc_single__13                                                        |     5|
|1830  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr      |xpm_cdc_single                                                            |     5|
|1831  |                \gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                          |fifo_generator_top__parameterized2                                        |   300|
|1832  |                  \grf.rf                                                                          |fifo_generator_ramfifo__parameterized2                                    |   300|
|1833  |                    \gntv_or_sync_fifo.gcx.clkx                                                    |clk_x_pntrs__xdcDup__2                                                    |    54|
|1834  |                      wr_pntr_cdc_inst                                                             |xpm_cdc_gray__11                                                          |    26|
|1835  |                      rd_pntr_cdc_inst                                                             |xpm_cdc_gray__12                                                          |    26|
|1836  |                    \gntv_or_sync_fifo.gl0.rd                                                      |rd_logic__parameterized0_222                                              |    34|
|1837  |                      \gr1.gr1_int.rfwft                                                           |rd_fwft_226                                                               |    17|
|1838  |                      \gras.rsts                                                                   |rd_status_flags_as_227                                                    |     2|
|1839  |                      rpntr                                                                        |rd_bin_cntr__parameterized0_228                                           |    15|
|1840  |                    \gntv_or_sync_fifo.gl0.wr                                                      |wr_logic__parameterized0_223                                              |    23|
|1841  |                      \gwas.wsts                                                                   |wr_status_flags_as_224                                                    |     5|
|1842  |                      wpntr                                                                        |wr_bin_cntr__parameterized0_225                                           |    18|
|1843  |                    \gntv_or_sync_fifo.mem                                                         |memory__parameterized2                                                    |   159|
|1844  |                      \gdm.dm_gen.dm                                                               |dmem__parameterized2                                                      |    86|
|1845  |                    rstblk                                                                         |reset_blk_ramfifo__parameterized0__xdcDup__2                              |    30|
|1846  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                         |xpm_cdc_async_rst__34                                                     |     2|
|1847  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                 |xpm_cdc_async_rst__35                                                     |     2|
|1848  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd      |xpm_cdc_single__11                                                        |     5|
|1849  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr      |xpm_cdc_single__12                                                        |     5|
|1850  |                \gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                          |fifo_generator_top__parameterized3                                        |   150|
|1851  |                  \grf.rf                                                                          |fifo_generator_ramfifo__parameterized3                                    |   150|
|1852  |                    \gntv_or_sync_fifo.gcx.clkx                                                    |clk_x_pntrs__xdcDup__3                                                    |    54|
|1853  |                      wr_pntr_cdc_inst                                                             |xpm_cdc_gray__9                                                           |    26|
|1854  |                      rd_pntr_cdc_inst                                                             |xpm_cdc_gray__10                                                          |    26|
|1855  |                    \gntv_or_sync_fifo.gl0.rd                                                      |rd_logic__parameterized0                                                  |    33|
|1856  |                      \gr1.gr1_int.rfwft                                                           |rd_fwft_221                                                               |    16|
|1857  |                      \gras.rsts                                                                   |rd_status_flags_as                                                        |     2|
|1858  |                      rpntr                                                                        |rd_bin_cntr__parameterized0                                               |    15|
|1859  |                    \gntv_or_sync_fifo.gl0.wr                                                      |wr_logic__parameterized0                                                  |    23|
|1860  |                      \gwas.wsts                                                                   |wr_status_flags_as                                                        |     5|
|1861  |                      wpntr                                                                        |wr_bin_cntr__parameterized0                                               |    18|
|1862  |                    \gntv_or_sync_fifo.mem                                                         |memory__parameterized3                                                    |    10|
|1863  |                      \gdm.dm_gen.dm                                                               |dmem__parameterized3                                                      |     4|
|1864  |                    rstblk                                                                         |reset_blk_ramfifo__parameterized0__xdcDup__3                              |    30|
|1865  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                         |xpm_cdc_async_rst__32                                                     |     2|
|1866  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst                 |xpm_cdc_async_rst__33                                                     |     2|
|1867  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd      |xpm_cdc_single__9                                                         |     5|
|1868  |                      \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr      |xpm_cdc_single__10                                                        |     5|
|1869  |      m04_couplers                                                                                 |m04_couplers_imp_19UQ28A                                                  |  2519|
|1870  |        auto_ds                                                                                    |MIPSfpga_system_auto_ds_3                                                 |  1507|
|1871  |          inst                                                                                     |axi_dwidth_converter_v2_1_17_top__xdcDup__2                               |  1507|
|1872  |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                 |axi_dwidth_converter_v2_1_17_axi_downsizer__xdcDup__2                     |  1507|
|1873  |              \USE_READ.read_addr_inst                                                             |axi_dwidth_converter_v2_1_17_a_downsizer__parameterized0__xdcDup__2       |   640|
|1874  |                cmd_queue                                                                          |axi_data_fifo_v2_1_16_axic_fifo__parameterized0__xdcDup__8                |   274|
|1875  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__parameterized0__xdcDup__8                 |   274|
|1876  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__parameterized0__xdcDup__8                         |   123|
|1877  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__parameterized0__xdcDup__8                   |   123|
|1878  |                        \gconvfifo.rf                                                              |fifo_generator_top__parameterized0__xdcDup__8                             |   123|
|1879  |                          \grf.rf                                                                  |fifo_generator_ramfifo__parameterized0__xdcDup__8                         |   123|
|1880  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_212                                                              |    32|
|1881  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_218                                                               |    15|
|1882  |                              \grss.rsts                                                           |rd_status_flags_ss_219                                                    |     2|
|1883  |                              rpntr                                                                |rd_bin_cntr_220                                                           |    15|
|1884  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_213                                                              |    28|
|1885  |                              \gwss.wsts                                                           |wr_status_flags_ss_216                                                    |     5|
|1886  |                              wpntr                                                                |wr_bin_cntr_217                                                           |    23|
|1887  |                            \gntv_or_sync_fifo.mem                                                 |memory__parameterized0_214                                                |    57|
|1888  |                              \gdm.dm_gen.dm                                                       |dmem__parameterized0_215                                                  |    31|
|1889  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__12                                             |     6|
|1890  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__25                                                     |     2|
|1891  |              \USE_READ.read_data_inst                                                             |axi_dwidth_converter_v2_1_17_r_downsizer_191                              |   102|
|1892  |              \USE_WRITE.USE_SPLIT.write_resp_inst                                                 |axi_dwidth_converter_v2_1_17_b_downsizer_192                              |    34|
|1893  |              \USE_WRITE.write_addr_inst                                                           |axi_dwidth_converter_v2_1_17_a_downsizer__xdcDup__2                       |   658|
|1894  |                \USE_B_CHANNEL.cmd_b_queue                                                         |axi_data_fifo_v2_1_16_axic_fifo__xdcDup__4                                |   101|
|1895  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__xdcDup__4                                 |   101|
|1896  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__xdcDup__4                                         |    86|
|1897  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__xdcDup__4                                   |    86|
|1898  |                        \gconvfifo.rf                                                              |fifo_generator_top__xdcDup__4                                             |    86|
|1899  |                          \grf.rf                                                                  |fifo_generator_ramfifo__xdcDup__4                                         |    86|
|1900  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_203                                                              |    32|
|1901  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_209                                                               |    15|
|1902  |                              \grss.rsts                                                           |rd_status_flags_ss_210                                                    |     2|
|1903  |                              rpntr                                                                |rd_bin_cntr_211                                                           |    15|
|1904  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_204                                                              |    28|
|1905  |                              \gwss.wsts                                                           |wr_status_flags_ss_207                                                    |     5|
|1906  |                              wpntr                                                                |wr_bin_cntr_208                                                           |    23|
|1907  |                            \gntv_or_sync_fifo.mem                                                 |memory_205                                                                |    20|
|1908  |                              \gdm.dm_gen.dm                                                       |dmem_206                                                                  |    11|
|1909  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__10                                             |     6|
|1910  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__27                                                     |     2|
|1911  |                cmd_queue                                                                          |axi_data_fifo_v2_1_16_axic_fifo__parameterized0__xdcDup__7                |   187|
|1912  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__parameterized0__xdcDup__7                 |   187|
|1913  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__parameterized0__xdcDup__7                         |   121|
|1914  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__parameterized0__xdcDup__7                   |   121|
|1915  |                        \gconvfifo.rf                                                              |fifo_generator_top__parameterized0__xdcDup__7                             |   121|
|1916  |                          \grf.rf                                                                  |fifo_generator_ramfifo__parameterized0__xdcDup__7                         |   121|
|1917  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_194                                                              |    32|
|1918  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_200                                                               |    15|
|1919  |                              \grss.rsts                                                           |rd_status_flags_ss_201                                                    |     2|
|1920  |                              rpntr                                                                |rd_bin_cntr_202                                                           |    15|
|1921  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_195                                                              |    28|
|1922  |                              \gwss.wsts                                                           |wr_status_flags_ss_198                                                    |     5|
|1923  |                              wpntr                                                                |wr_bin_cntr_199                                                           |    23|
|1924  |                            \gntv_or_sync_fifo.mem                                                 |memory__parameterized0_196                                                |    55|
|1925  |                              \gdm.dm_gen.dm                                                       |dmem__parameterized0_197                                                  |    30|
|1926  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__11                                             |     6|
|1927  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__26                                                     |     2|
|1928  |              \USE_WRITE.write_data_inst                                                           |axi_dwidth_converter_v2_1_17_w_downsizer_193                              |    73|
|1929  |        auto_pc                                                                                    |MIPSfpga_system_auto_pc_2                                                 |  1012|
|1930  |          inst                                                                                     |axi_protocol_converter_v2_1_17_axi_protocol_converter_168                 |  1012|
|1931  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                  |axi_protocol_converter_v2_1_17_b2s_169                                    |  1012|
|1932  |              \RD.ar_channel_0                                                                     |axi_protocol_converter_v2_1_17_b2s_ar_channel_170                         |   194|
|1933  |                ar_cmd_fsm_0                                                                       |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_187                         |    37|
|1934  |                cmd_translator_0                                                                   |axi_protocol_converter_v2_1_17_b2s_cmd_translator_188                     |   157|
|1935  |                  incr_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_incr_cmd_189                           |    70|
|1936  |                  wrap_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_190                           |    82|
|1937  |              \RD.r_channel_0                                                                      |axi_protocol_converter_v2_1_17_b2s_r_channel_171                          |    92|
|1938  |                rd_data_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_185        |    75|
|1939  |                transaction_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_186        |    15|
|1940  |              SI_REG                                                                               |axi_register_slice_v2_1_17_axi_register_slice_172                         |   469|
|1941  |                \ar.ar_pipe                                                                        |axi_register_slice_v2_1_17_axic_register_slice_181                        |   171|
|1942  |                \aw.aw_pipe                                                                        |axi_register_slice_v2_1_17_axic_register_slice_182                        |   174|
|1943  |                \b.b_pipe                                                                          |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_183        |    13|
|1944  |                \r.r_pipe                                                                          |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_184        |   111|
|1945  |              \WR.aw_channel_0                                                                     |axi_protocol_converter_v2_1_17_b2s_aw_channel_173                         |   201|
|1946  |                aw_cmd_fsm_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_177                         |    35|
|1947  |                cmd_translator_0                                                                   |axi_protocol_converter_v2_1_17_b2s_cmd_translator_178                     |   158|
|1948  |                  incr_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_incr_cmd_179                           |    72|
|1949  |                  wrap_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_180                           |    82|
|1950  |              \WR.b_channel_0                                                                      |axi_protocol_converter_v2_1_17_b2s_b_channel_174                          |    54|
|1951  |                bid_fifo_0                                                                         |axi_protocol_converter_v2_1_17_b2s_simple_fifo_175                        |    23|
|1952  |                bresp_fifo_0                                                                       |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_176        |     7|
|1953  |      m05_couplers                                                                                 |m05_couplers_imp_7VAV8                                                    |  2519|
|1954  |        auto_ds                                                                                    |MIPSfpga_system_auto_ds_4                                                 |  1507|
|1955  |          inst                                                                                     |axi_dwidth_converter_v2_1_17_top                                          |  1507|
|1956  |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                 |axi_dwidth_converter_v2_1_17_axi_downsizer                                |  1507|
|1957  |              \USE_READ.read_addr_inst                                                             |axi_dwidth_converter_v2_1_17_a_downsizer__parameterized0                  |   640|
|1958  |                cmd_queue                                                                          |axi_data_fifo_v2_1_16_axic_fifo__parameterized0__xdcDup__10               |   274|
|1959  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__parameterized0__xdcDup__10                |   274|
|1960  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__parameterized0__xdcDup__10                        |   123|
|1961  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__parameterized0__xdcDup__10                  |   123|
|1962  |                        \gconvfifo.rf                                                              |fifo_generator_top__parameterized0__xdcDup__10                            |   123|
|1963  |                          \grf.rf                                                                  |fifo_generator_ramfifo__parameterized0__xdcDup__10                        |   123|
|1964  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_159                                                              |    32|
|1965  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_165                                                               |    15|
|1966  |                              \grss.rsts                                                           |rd_status_flags_ss_166                                                    |     2|
|1967  |                              rpntr                                                                |rd_bin_cntr_167                                                           |    15|
|1968  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_160                                                              |    28|
|1969  |                              \gwss.wsts                                                           |wr_status_flags_ss_163                                                    |     5|
|1970  |                              wpntr                                                                |wr_bin_cntr_164                                                           |    23|
|1971  |                            \gntv_or_sync_fifo.mem                                                 |memory__parameterized0_161                                                |    57|
|1972  |                              \gdm.dm_gen.dm                                                       |dmem__parameterized0_162                                                  |    31|
|1973  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__15                                             |     6|
|1974  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__22                                                     |     2|
|1975  |              \USE_READ.read_data_inst                                                             |axi_dwidth_converter_v2_1_17_r_downsizer_138                              |   102|
|1976  |              \USE_WRITE.USE_SPLIT.write_resp_inst                                                 |axi_dwidth_converter_v2_1_17_b_downsizer_139                              |    34|
|1977  |              \USE_WRITE.write_addr_inst                                                           |axi_dwidth_converter_v2_1_17_a_downsizer                                  |   658|
|1978  |                \USE_B_CHANNEL.cmd_b_queue                                                         |axi_data_fifo_v2_1_16_axic_fifo__xdcDup__5                                |   101|
|1979  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__xdcDup__5                                 |   101|
|1980  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__xdcDup__5                                         |    86|
|1981  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__xdcDup__5                                   |    86|
|1982  |                        \gconvfifo.rf                                                              |fifo_generator_top__xdcDup__5                                             |    86|
|1983  |                          \grf.rf                                                                  |fifo_generator_ramfifo__xdcDup__5                                         |    86|
|1984  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_150                                                              |    32|
|1985  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_156                                                               |    15|
|1986  |                              \grss.rsts                                                           |rd_status_flags_ss_157                                                    |     2|
|1987  |                              rpntr                                                                |rd_bin_cntr_158                                                           |    15|
|1988  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_151                                                              |    28|
|1989  |                              \gwss.wsts                                                           |wr_status_flags_ss_154                                                    |     5|
|1990  |                              wpntr                                                                |wr_bin_cntr_155                                                           |    23|
|1991  |                            \gntv_or_sync_fifo.mem                                                 |memory_152                                                                |    20|
|1992  |                              \gdm.dm_gen.dm                                                       |dmem_153                                                                  |    11|
|1993  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__13                                             |     6|
|1994  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__24                                                     |     2|
|1995  |                cmd_queue                                                                          |axi_data_fifo_v2_1_16_axic_fifo__parameterized0__xdcDup__9                |   187|
|1996  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__parameterized0__xdcDup__9                 |   187|
|1997  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__parameterized0__xdcDup__9                         |   121|
|1998  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__parameterized0__xdcDup__9                   |   121|
|1999  |                        \gconvfifo.rf                                                              |fifo_generator_top__parameterized0__xdcDup__9                             |   121|
|2000  |                          \grf.rf                                                                  |fifo_generator_ramfifo__parameterized0__xdcDup__9                         |   121|
|2001  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_141                                                              |    32|
|2002  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_147                                                               |    15|
|2003  |                              \grss.rsts                                                           |rd_status_flags_ss_148                                                    |     2|
|2004  |                              rpntr                                                                |rd_bin_cntr_149                                                           |    15|
|2005  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_142                                                              |    28|
|2006  |                              \gwss.wsts                                                           |wr_status_flags_ss_145                                                    |     5|
|2007  |                              wpntr                                                                |wr_bin_cntr_146                                                           |    23|
|2008  |                            \gntv_or_sync_fifo.mem                                                 |memory__parameterized0_143                                                |    55|
|2009  |                              \gdm.dm_gen.dm                                                       |dmem__parameterized0_144                                                  |    30|
|2010  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__14                                             |     6|
|2011  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__23                                                     |     2|
|2012  |              \USE_WRITE.write_data_inst                                                           |axi_dwidth_converter_v2_1_17_w_downsizer_140                              |    73|
|2013  |        auto_pc                                                                                    |MIPSfpga_system_auto_pc_3                                                 |  1012|
|2014  |          inst                                                                                     |axi_protocol_converter_v2_1_17_axi_protocol_converter                     |  1012|
|2015  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                  |axi_protocol_converter_v2_1_17_b2s                                        |  1012|
|2016  |              \RD.ar_channel_0                                                                     |axi_protocol_converter_v2_1_17_b2s_ar_channel                             |   194|
|2017  |                ar_cmd_fsm_0                                                                       |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm_134                         |    37|
|2018  |                cmd_translator_0                                                                   |axi_protocol_converter_v2_1_17_b2s_cmd_translator_135                     |   157|
|2019  |                  incr_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_incr_cmd_136                           |    70|
|2020  |                  wrap_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wrap_cmd_137                           |    82|
|2021  |              \RD.r_channel_0                                                                      |axi_protocol_converter_v2_1_17_b2s_r_channel_124                          |    92|
|2022  |                rd_data_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1_132        |    75|
|2023  |                transaction_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2_133        |    15|
|2024  |              SI_REG                                                                               |axi_register_slice_v2_1_17_axi_register_slice                             |   469|
|2025  |                \ar.ar_pipe                                                                        |axi_register_slice_v2_1_17_axic_register_slice                            |   171|
|2026  |                \aw.aw_pipe                                                                        |axi_register_slice_v2_1_17_axic_register_slice_129                        |   174|
|2027  |                \b.b_pipe                                                                          |axi_register_slice_v2_1_17_axic_register_slice__parameterized1_130        |    13|
|2028  |                \r.r_pipe                                                                          |axi_register_slice_v2_1_17_axic_register_slice__parameterized2_131        |   111|
|2029  |              \WR.aw_channel_0                                                                     |axi_protocol_converter_v2_1_17_b2s_aw_channel                             |   201|
|2030  |                aw_cmd_fsm_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm_128                         |    35|
|2031  |                cmd_translator_0                                                                   |axi_protocol_converter_v2_1_17_b2s_cmd_translator                         |   158|
|2032  |                  incr_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_incr_cmd                               |    72|
|2033  |                  wrap_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wrap_cmd                               |    82|
|2034  |              \WR.b_channel_0                                                                      |axi_protocol_converter_v2_1_17_b2s_b_channel_125                          |    54|
|2035  |                bid_fifo_0                                                                         |axi_protocol_converter_v2_1_17_b2s_simple_fifo_126                        |    23|
|2036  |                bresp_fifo_0                                                                       |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0_127        |     7|
|2037  |      m06_couplers                                                                                 |m06_couplers_imp_EQT6S7                                                   |  2197|
|2038  |        auto_ds                                                                                    |MIPSfpga_system_auto_ds_5                                                 |  1301|
|2039  |          inst                                                                                     |axi_dwidth_converter_v2_1_17_top__parameterized0                          |  1301|
|2040  |            \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                                 |axi_dwidth_converter_v2_1_17_axi_downsizer__parameterized0                |  1301|
|2041  |              \USE_READ.read_addr_inst                                                             |axi_dwidth_converter_v2_1_17_a_downsizer__parameterized2                  |   537|
|2042  |                cmd_queue                                                                          |axi_data_fifo_v2_1_16_axic_fifo__parameterized0                           |   274|
|2043  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__parameterized0                            |   274|
|2044  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__parameterized0                                    |   123|
|2045  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__parameterized0                              |   123|
|2046  |                        \gconvfifo.rf                                                              |fifo_generator_top__parameterized0                                        |   123|
|2047  |                          \grf.rf                                                                  |fifo_generator_ramfifo__parameterized0                                    |   123|
|2048  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_115                                                              |    32|
|2049  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_121                                                               |    15|
|2050  |                              \grss.rsts                                                           |rd_status_flags_ss_122                                                    |     2|
|2051  |                              rpntr                                                                |rd_bin_cntr_123                                                           |    15|
|2052  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_116                                                              |    28|
|2053  |                              \gwss.wsts                                                           |wr_status_flags_ss_119                                                    |     5|
|2054  |                              wpntr                                                                |wr_bin_cntr_120                                                           |    23|
|2055  |                            \gntv_or_sync_fifo.mem                                                 |memory__parameterized0_117                                                |    57|
|2056  |                              \gdm.dm_gen.dm                                                       |dmem__parameterized0_118                                                  |    31|
|2057  |                            rstblk                                                                 |reset_blk_ramfifo                                                         |     6|
|2058  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__47                                                     |     2|
|2059  |              \USE_READ.read_data_inst                                                             |axi_dwidth_converter_v2_1_17_r_downsizer                                  |   102|
|2060  |              \USE_WRITE.USE_SPLIT.write_resp_inst                                                 |axi_dwidth_converter_v2_1_17_b_downsizer                                  |    34|
|2061  |              \USE_WRITE.write_addr_inst                                                           |axi_dwidth_converter_v2_1_17_a_downsizer__parameterized1                  |   555|
|2062  |                \USE_B_CHANNEL.cmd_b_queue                                                         |axi_data_fifo_v2_1_16_axic_fifo                                           |   101|
|2063  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen                                            |   101|
|2064  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2                                                    |    86|
|2065  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth                                              |    86|
|2066  |                        \gconvfifo.rf                                                              |fifo_generator_top                                                        |    86|
|2067  |                          \grf.rf                                                                  |fifo_generator_ramfifo                                                    |    86|
|2068  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic_108                                                              |    32|
|2069  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft_112                                                               |    15|
|2070  |                              \grss.rsts                                                           |rd_status_flags_ss_113                                                    |     2|
|2071  |                              rpntr                                                                |rd_bin_cntr_114                                                           |    15|
|2072  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic_109                                                              |    28|
|2073  |                              \gwss.wsts                                                           |wr_status_flags_ss_110                                                    |     5|
|2074  |                              wpntr                                                                |wr_bin_cntr_111                                                           |    23|
|2075  |                            \gntv_or_sync_fifo.mem                                                 |memory                                                                    |    20|
|2076  |                              \gdm.dm_gen.dm                                                       |dmem                                                                      |    11|
|2077  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__16                                             |     6|
|2078  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst                                                         |     2|
|2079  |                cmd_queue                                                                          |axi_data_fifo_v2_1_16_axic_fifo__parameterized0__xdcDup__11               |   187|
|2080  |                  inst                                                                             |axi_data_fifo_v2_1_16_fifo_gen__parameterized0__xdcDup__11                |   187|
|2081  |                    fifo_gen_inst                                                                  |fifo_generator_v13_2_2__parameterized0__xdcDup__11                        |   121|
|2082  |                      inst_fifo_gen                                                                |fifo_generator_v13_2_2_synth__parameterized0__xdcDup__11                  |   121|
|2083  |                        \gconvfifo.rf                                                              |fifo_generator_top__parameterized0__xdcDup__11                            |   121|
|2084  |                          \grf.rf                                                                  |fifo_generator_ramfifo__parameterized0__xdcDup__11                        |   121|
|2085  |                            \gntv_or_sync_fifo.gl0.rd                                              |rd_logic                                                                  |    32|
|2086  |                              \gr1.gr1_int.rfwft                                                   |rd_fwft                                                                   |    15|
|2087  |                              \grss.rsts                                                           |rd_status_flags_ss                                                        |     2|
|2088  |                              rpntr                                                                |rd_bin_cntr                                                               |    15|
|2089  |                            \gntv_or_sync_fifo.gl0.wr                                              |wr_logic                                                                  |    28|
|2090  |                              \gwss.wsts                                                           |wr_status_flags_ss                                                        |     5|
|2091  |                              wpntr                                                                |wr_bin_cntr                                                               |    23|
|2092  |                            \gntv_or_sync_fifo.mem                                                 |memory__parameterized0                                                    |    55|
|2093  |                              \gdm.dm_gen.dm                                                       |dmem__parameterized0                                                      |    30|
|2094  |                            rstblk                                                                 |reset_blk_ramfifo__xdcDup__17                                             |     6|
|2095  |                              \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                 |xpm_cdc_async_rst__48                                                     |     2|
|2096  |              \USE_WRITE.write_data_inst                                                           |axi_dwidth_converter_v2_1_17_w_downsizer                                  |    73|
|2097  |        auto_pc                                                                                    |MIPSfpga_system_auto_pc_4                                                 |   896|
|2098  |          inst                                                                                     |axi_protocol_converter_v2_1_17_axi_protocol_converter__parameterized0     |   896|
|2099  |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                  |axi_protocol_converter_v2_1_17_b2s__parameterized0                        |   896|
|2100  |              \RD.ar_channel_0                                                                     |axi_protocol_converter_v2_1_17_b2s_ar_channel__parameterized0             |   192|
|2101  |                ar_cmd_fsm_0                                                                       |axi_protocol_converter_v2_1_17_b2s_rd_cmd_fsm                             |    36|
|2102  |                cmd_translator_0                                                                   |axi_protocol_converter_v2_1_17_b2s_cmd_translator__parameterized0_105     |   156|
|2103  |                  incr_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_incr_cmd__parameterized0_106           |    69|
|2104  |                  wrap_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__parameterized0_107           |    82|
|2105  |              \RD.r_channel_0                                                                      |axi_protocol_converter_v2_1_17_b2s_r_channel                              |    91|
|2106  |                rd_data_fifo_0                                                                     |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized1            |    74|
|2107  |                transaction_fifo_0                                                                 |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized2            |    15|
|2108  |              SI_REG                                                                               |axi_register_slice_v2_1_17_axi_register_slice__parameterized1             |   356|
|2109  |                \ar.ar_pipe                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized7            |   116|
|2110  |                \aw.aw_pipe                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized7_104        |   117|
|2111  |                \b.b_pipe                                                                          |axi_register_slice_v2_1_17_axic_register_slice__parameterized1            |    13|
|2112  |                \r.r_pipe                                                                          |axi_register_slice_v2_1_17_axic_register_slice__parameterized2            |   110|
|2113  |              \WR.aw_channel_0                                                                     |axi_protocol_converter_v2_1_17_b2s_aw_channel__parameterized0             |   200|
|2114  |                aw_cmd_fsm_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wr_cmd_fsm                             |    35|
|2115  |                cmd_translator_0                                                                   |axi_protocol_converter_v2_1_17_b2s_cmd_translator__parameterized0         |   157|
|2116  |                  incr_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_incr_cmd__parameterized0               |    71|
|2117  |                  wrap_cmd_0                                                                       |axi_protocol_converter_v2_1_17_b2s_wrap_cmd__parameterized0               |    82|
|2118  |              \WR.b_channel_0                                                                      |axi_protocol_converter_v2_1_17_b2s_b_channel                              |    55|
|2119  |                bid_fifo_0                                                                         |axi_protocol_converter_v2_1_17_b2s_simple_fifo                            |    24|
|2120  |                bresp_fifo_0                                                                       |axi_protocol_converter_v2_1_17_b2s_simple_fifo__parameterized0            |     7|
|2121  |      s00_couplers                                                                                 |s00_couplers_imp_Z1POH5                                                   |  1231|
|2122  |        auto_us                                                                                    |MIPSfpga_system_auto_us_0                                                 |  1231|
|2123  |          inst                                                                                     |axi_dwidth_converter_v2_1_17_top__parameterized1                          |  1231|
|2124  |            \gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                         |axi_dwidth_converter_v2_1_17_axi_upsizer                                  |  1231|
|2125  |              \USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                              |axi_register_slice_v2_1_17_axi_register_slice__parameterized3             |   206|
|2126  |                \r.r_pipe                                                                          |axi_register_slice_v2_1_17_axic_register_slice__parameterized12           |   206|
|2127  |              \USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                      |axi_dwidth_converter_v2_1_17_r_upsizer                                    |   149|
|2128  |              \USE_READ.read_addr_inst                                                             |axi_dwidth_converter_v2_1_17_a_upsizer__parameterized0                    |   125|
|2129  |                \GEN_CMD_QUEUE.cmd_queue                                                           |generic_baseblocks_v2_1_0_command_fifo__parameterized0_102                |    96|
|2130  |                \gen_id_queue.id_queue                                                             |generic_baseblocks_v2_1_0_command_fifo_103                                |    28|
|2131  |              \USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                    |axi_dwidth_converter_v2_1_17_w_upsizer                                    |   279|
|2132  |              \USE_WRITE.write_addr_inst                                                           |axi_dwidth_converter_v2_1_17_a_upsizer                                    |   153|
|2133  |                \GEN_CMD_QUEUE.cmd_queue                                                           |generic_baseblocks_v2_1_0_command_fifo__parameterized0                    |   122|
|2134  |                \gen_id_queue.id_queue                                                             |generic_baseblocks_v2_1_0_command_fifo                                    |    30|
|2135  |              si_register_slice_inst                                                               |axi_register_slice_v2_1_17_axi_register_slice__parameterized4             |   319|
|2136  |                \ar.ar_pipe                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized13           |   167|
|2137  |                \aw.aw_pipe                                                                        |axi_register_slice_v2_1_17_axic_register_slice__parameterized13_101       |   152|
|2138  |    clk_wiz_0                                                                                      |MIPSfpga_system_clk_wiz_0_0                                               |     5|
|2139  |      inst                                                                                         |MIPSfpga_system_clk_wiz_0_0_clk_wiz                                       |     5|
|2140  |    mig_7series_0                                                                                  |MIPSfpga_system_mig_7series_0_0                                           | 11701|
|2141  |      u_MIPSfpga_system_mig_7series_0_0_mig                                                        |MIPSfpga_system_mig_7series_0_0_mig                                       | 11699|
|2142  |        \temp_mon_enabled.u_tempmon                                                                |mig_7series_v4_1_tempmon                                                  |   172|
|2143  |        u_ddr2_clk_ibuf                                                                            |mig_7series_v4_1_clk_ibuf                                                 |     0|
|2144  |        u_ddr2_infrastructure                                                                      |mig_7series_v4_1_infrastructure                                           |    87|
|2145  |        u_iodelay_ctrl                                                                             |mig_7series_v4_1_iodelay_ctrl                                             |    18|
|2146  |        u_memc_ui_top_axi                                                                          |mig_7series_v4_1_memc_ui_top_axi                                          | 11422|
|2147  |          mem_intfc0                                                                               |mig_7series_v4_1_mem_intfc                                                |  6789|
|2148  |            ddr_phy_top0                                                                           |mig_7series_v4_1_ddr_phy_top                                              |  5648|
|2149  |              u_ddr_calib_top                                                                      |mig_7series_v4_1_ddr_calib_top                                            |  4404|
|2150  |                \ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl                                                 |mig_7series_v4_1_ddr_phy_rdlvl                                            |  1608|
|2151  |                ddr_phy_tempmon_0                                                                  |mig_7series_v4_1_ddr_phy_tempmon                                          |   683|
|2152  |                \dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr                                     |mig_7series_v4_1_ddr_phy_dqs_found_cal_hr                                 |   287|
|2153  |                \mb_wrlvl_off.u_phy_wrlvl_off_delay                                                |mig_7series_v4_1_ddr_phy_wrlvl_off_delay                                  |    62|
|2154  |                u_ddr_phy_init                                                                     |mig_7series_v4_1_ddr_phy_init                                             |  1255|
|2155  |                u_ddr_phy_wrcal                                                                    |mig_7series_v4_1_ddr_phy_wrcal                                            |   459|
|2156  |              u_ddr_mc_phy_wrapper                                                                 |mig_7series_v4_1_ddr_mc_phy_wrapper                                       |  1244|
|2157  |                \genblk24.phy_ctl_pre_fifo_0                                                       |mig_7series_v4_1_ddr_of_pre_fifo                                          |     7|
|2158  |                \genblk24.phy_ctl_pre_fifo_1                                                       |mig_7series_v4_1_ddr_of_pre_fifo__parameterized0                          |     7|
|2159  |                \genblk24.phy_ctl_pre_fifo_2                                                       |mig_7series_v4_1_ddr_of_pre_fifo__parameterized0_96                       |     7|
|2160  |                u_ddr_mc_phy                                                                       |mig_7series_v4_1_ddr_mc_phy                                               |  1157|
|2161  |                  \ddr_phy_4lanes_0.u_ddr_phy_4lanes                                               |mig_7series_v4_1_ddr_phy_4lanes                                           |  1137|
|2162  |                    \ddr_byte_lane_A.ddr_byte_lane_A                                               |mig_7series_v4_1_ddr_byte_lane                                            |   386|
|2163  |                      ddr_byte_group_io                                                            |mig_7series_v4_1_ddr_byte_group_io                                        |    28|
|2164  |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |mig_7series_v4_1_ddr_if_post_fifo_99                                      |   173|
|2165  |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |mig_7series_v4_1_ddr_of_pre_fifo__parameterized1_100                      |   103|
|2166  |                    \ddr_byte_lane_B.ddr_byte_lane_B                                               |mig_7series_v4_1_ddr_byte_lane__parameterized0                            |   109|
|2167  |                      ddr_byte_group_io                                                            |mig_7series_v4_1_ddr_byte_group_io__parameterized0                        |    12|
|2168  |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |mig_7series_v4_1_ddr_of_pre_fifo__parameterized1_98                       |    93|
|2169  |                    \ddr_byte_lane_C.ddr_byte_lane_C                                               |mig_7series_v4_1_ddr_byte_lane__parameterized1                            |   512|
|2170  |                      ddr_byte_group_io                                                            |mig_7series_v4_1_ddr_byte_group_io__parameterized1                        |    32|
|2171  |                      \dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo                               |mig_7series_v4_1_ddr_if_post_fifo                                         |   305|
|2172  |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |mig_7series_v4_1_ddr_of_pre_fifo__parameterized1_97                       |   102|
|2173  |                    \ddr_byte_lane_D.ddr_byte_lane_D                                               |mig_7series_v4_1_ddr_byte_lane__parameterized2                            |   107|
|2174  |                      ddr_byte_group_io                                                            |mig_7series_v4_1_ddr_byte_group_io__parameterized2                        |    10|
|2175  |                      \of_pre_fifo_gen.u_ddr_of_pre_fifo                                           |mig_7series_v4_1_ddr_of_pre_fifo__parameterized1                          |    93|
|2176  |            mc0                                                                                    |mig_7series_v4_1_mc                                                       |  1141|
|2177  |              bank_mach0                                                                           |mig_7series_v4_1_bank_mach                                                |   855|
|2178  |                arb_mux0                                                                           |mig_7series_v4_1_arb_mux                                                  |   214|
|2179  |                  arb_row_col0                                                                     |mig_7series_v4_1_arb_row_col                                              |   211|
|2180  |                    col_arb0                                                                       |mig_7series_v4_1_round_robin_arb__parameterized1                          |    76|
|2181  |                    \pre_4_1_1T_arb.pre_arb0                                                       |mig_7series_v4_1_round_robin_arb__parameterized1_94                       |    54|
|2182  |                    row_arb0                                                                       |mig_7series_v4_1_round_robin_arb__parameterized1_95                       |    64|
|2183  |                  arb_select0                                                                      |mig_7series_v4_1_arb_select                                               |     3|
|2184  |                \bank_cntrl[0].bank0                                                               |mig_7series_v4_1_bank_cntrl                                               |   150|
|2185  |                  bank_compare0                                                                    |mig_7series_v4_1_bank_compare_93                                          |    54|
|2186  |                  bank_queue0                                                                      |mig_7series_v4_1_bank_queue                                               |    56|
|2187  |                  bank_state0                                                                      |mig_7series_v4_1_bank_state                                               |    40|
|2188  |                \bank_cntrl[1].bank0                                                               |mig_7series_v4_1_bank_cntrl__parameterized0                               |   143|
|2189  |                  bank_compare0                                                                    |mig_7series_v4_1_bank_compare_92                                          |    55|
|2190  |                  bank_queue0                                                                      |mig_7series_v4_1_bank_queue__parameterized0                               |    49|
|2191  |                  bank_state0                                                                      |mig_7series_v4_1_bank_state__parameterized0                               |    39|
|2192  |                \bank_cntrl[2].bank0                                                               |mig_7series_v4_1_bank_cntrl__parameterized1                               |   158|
|2193  |                  bank_compare0                                                                    |mig_7series_v4_1_bank_compare_91                                          |    59|
|2194  |                  bank_queue0                                                                      |mig_7series_v4_1_bank_queue__parameterized1                               |    52|
|2195  |                  bank_state0                                                                      |mig_7series_v4_1_bank_state__parameterized1                               |    47|
|2196  |                \bank_cntrl[3].bank0                                                               |mig_7series_v4_1_bank_cntrl__parameterized2                               |   144|
|2197  |                  bank_compare0                                                                    |mig_7series_v4_1_bank_compare                                             |    55|
|2198  |                  bank_queue0                                                                      |mig_7series_v4_1_bank_queue__parameterized2                               |    50|
|2199  |                  bank_state0                                                                      |mig_7series_v4_1_bank_state__parameterized2                               |    39|
|2200  |                bank_common0                                                                       |mig_7series_v4_1_bank_common                                              |    46|
|2201  |              col_mach0                                                                            |mig_7series_v4_1_col_mach                                                 |    46|
|2202  |              rank_mach0                                                                           |mig_7series_v4_1_rank_mach                                                |    57|
|2203  |                \rank_cntrl[0].rank_cntrl0                                                         |mig_7series_v4_1_rank_cntrl                                               |    21|
|2204  |                rank_common0                                                                       |mig_7series_v4_1_rank_common                                              |    36|
|2205  |          u_axi_mc                                                                                 |mig_7series_v4_1_axi_mc                                                   |  3718|
|2206  |            \USE_UPSIZER.upsizer_d2                                                                |mig_7series_v4_1_ddr_axi_upsizer                                          |  2264|
|2207  |              \USE_READ.read_addr_inst                                                             |mig_7series_v4_1_ddr_a_upsizer__parameterized0                            |   266|
|2208  |                \USE_BURSTS.cmd_queue                                                              |mig_7series_v4_1_ddr_command_fifo_78                                      |   158|
|2209  |                  \USE_FPGA_VALID_WRITE.new_write_inst                                             |mig_7series_v4_1_ddr_carry_latch_or_84                                    |     7|
|2210  |                  \USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                        |mig_7series_v4_1_ddr_carry_and_85                                         |     2|
|2211  |                  \USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                        |mig_7series_v4_1_ddr_carry_and_86                                         |     1|
|2212  |                  \USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                    |mig_7series_v4_1_ddr_carry_and_87                                         |     1|
|2213  |                  \USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                    |mig_7series_v4_1_ddr_carry_and_88                                         |     1|
|2214  |                  \USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                    |mig_7series_v4_1_ddr_carry_and_89                                         |     1|
|2215  |                  \USE_FPGA_VALID_WRITE.valid_write_inst                                           |mig_7series_v4_1_ddr_carry_and_90                                         |     4|
|2216  |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                             |mig_7series_v4_1_ddr_carry_latch_and_79                                   |     1|
|2217  |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                             |mig_7series_v4_1_ddr_carry_latch_and_80                                   |     1|
|2218  |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                             |mig_7series_v4_1_ddr_carry_latch_and_81                                   |     1|
|2219  |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                             |mig_7series_v4_1_ddr_carry_latch_and_82                                   |     1|
|2220  |                \USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                 |mig_7series_v4_1_ddr_carry_and_83                                         |     1|
|2221  |              \USE_READ.read_data_inst                                                             |mig_7series_v4_1_ddr_r_upsizer                                            |   288|
|2222  |                \USE_FPGA_CTRL.cmd_ready_inst                                                      |mig_7series_v4_1_ddr_carry_latch_and_55                                   |     2|
|2223  |                \USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_inst_1                                 |mig_7series_v4_1_ddr_carry_and_56                                         |     2|
|2224  |                \USE_FPGA_LAST_WORD.USE_FPGA_PACK.last_beat_wrap_inst                              |mig_7series_v4_1_ddr_carry_or_57                                          |     2|
|2225  |                \USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                       |mig_7series_v4_1_ddr_comparator_sel_58                                    |     4|
|2226  |                  \LUT_LEVEL[0].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_74                                         |     1|
|2227  |                  \LUT_LEVEL[1].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_75                                         |     1|
|2228  |                  \LUT_LEVEL[2].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_76                                         |     1|
|2229  |                  \LUT_LEVEL[3].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_77                                         |     1|
|2230  |                \USE_FPGA_LAST_WORD.last_beat_inst                                                 |mig_7series_v4_1_ddr_comparator_sel_static__parameterized0_59             |     9|
|2231  |                  \LUT_LEVEL[0].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_70                                         |     2|
|2232  |                  \LUT_LEVEL[1].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_71                                         |     2|
|2233  |                  \LUT_LEVEL[2].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_72                                         |     2|
|2234  |                  \LUT_LEVEL[3].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_73                                         |     3|
|2235  |                \USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                       |mig_7series_v4_1_ddr_comparator_sel_static_60                             |     4|
|2236  |                  \LUT_LEVEL[0].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_68                                         |     2|
|2237  |                  \LUT_LEVEL[1].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_69                                         |     2|
|2238  |                \USE_FPGA_WORD_COMPLETED.word_complete_last_word_inst                              |mig_7series_v4_1_ddr_carry_and_61                                         |     2|
|2239  |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                              |mig_7series_v4_1_ddr_carry_and_62                                         |     2|
|2240  |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                          |mig_7series_v4_1_ddr_carry_and_63                                         |     1|
|2241  |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_ready_inst                        |mig_7series_v4_1_ddr_carry_and_64                                         |     1|
|2242  |                \USE_FPGA_WORD_COMPLETED.word_complete_rest_inst                                   |mig_7series_v4_1_ddr_carry_or_65                                          |     1|
|2243  |                \USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                               |mig_7series_v4_1_ddr_carry_and_66                                         |     1|
|2244  |                \USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst                             |mig_7series_v4_1_ddr_carry_and_67                                         |     2|
|2245  |              \USE_WRITE.write_addr_inst                                                           |mig_7series_v4_1_ddr_a_upsizer                                            |   301|
|2246  |                \USE_BURSTS.cmd_queue                                                              |mig_7series_v4_1_ddr_command_fifo                                         |   193|
|2247  |                  \USE_FPGA_VALID_WRITE.new_write_inst                                             |mig_7series_v4_1_ddr_carry_latch_or                                       |     7|
|2248  |                  \USE_FPGA_VALID_WRITE.s_valid_dummy_inst1                                        |mig_7series_v4_1_ddr_carry_and_49                                         |     2|
|2249  |                  \USE_FPGA_VALID_WRITE.s_valid_dummy_inst2                                        |mig_7series_v4_1_ddr_carry_and_50                                         |     1|
|2250  |                  \USE_FPGA_VALID_WRITE.valid_write_dummy_inst1                                    |mig_7series_v4_1_ddr_carry_and_51                                         |     1|
|2251  |                  \USE_FPGA_VALID_WRITE.valid_write_dummy_inst2                                    |mig_7series_v4_1_ddr_carry_and_52                                         |     1|
|2252  |                  \USE_FPGA_VALID_WRITE.valid_write_dummy_inst3                                    |mig_7series_v4_1_ddr_carry_and_53                                         |     1|
|2253  |                  \USE_FPGA_VALID_WRITE.valid_write_inst                                           |mig_7series_v4_1_ddr_carry_and_54                                         |     4|
|2254  |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[0].last_mask_inst                             |mig_7series_v4_1_ddr_carry_latch_and_44                                   |     1|
|2255  |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].last_mask_inst                             |mig_7series_v4_1_ddr_carry_latch_and_45                                   |     1|
|2256  |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].last_mask_inst                             |mig_7series_v4_1_ddr_carry_latch_and_46                                   |     1|
|2257  |                \USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].last_mask_inst                             |mig_7series_v4_1_ddr_carry_latch_and_47                                   |     1|
|2258  |                \USE_FPGA_ADJUSTED_LEN.access_need_extra_word_inst                                 |mig_7series_v4_1_ddr_carry_and_48                                         |     1|
|2259  |              \USE_WRITE.write_data_inst                                                           |mig_7series_v4_1_ddr_w_upsizer                                            |   708|
|2260  |                \USE_FPGA_LAST_WORD.last_beat_curr_word_inst                                       |mig_7series_v4_1_ddr_comparator_sel                                       |     4|
|2261  |                  \LUT_LEVEL[0].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_40                                         |     1|
|2262  |                  \LUT_LEVEL[1].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_41                                         |     1|
|2263  |                  \LUT_LEVEL[2].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_42                                         |     1|
|2264  |                  \LUT_LEVEL[3].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_43                                         |     1|
|2265  |                \USE_FPGA_LAST_WORD.last_beat_inst                                                 |mig_7series_v4_1_ddr_comparator_sel_static__parameterized0                |     8|
|2266  |                  \LUT_LEVEL[0].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_36                                         |     2|
|2267  |                  \LUT_LEVEL[1].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_37                                         |     2|
|2268  |                  \LUT_LEVEL[2].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_38                                         |     2|
|2269  |                  \LUT_LEVEL[3].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_39                                         |     2|
|2270  |                \USE_FPGA_LAST_WORD.last_word_inst                                                 |mig_7series_v4_1_ddr_carry_and                                            |     1|
|2271  |                \USE_FPGA_USE_WRAP.last_word_inst2                                                 |mig_7series_v4_1_ddr_carry_and_22                                         |     1|
|2272  |                \USE_FPGA_USE_WRAP.last_word_inst3                                                 |mig_7series_v4_1_ddr_carry_and_23                                         |     1|
|2273  |                \USE_FPGA_USE_WRAP.word_complete_next_wrap_stall_inst                              |mig_7series_v4_1_ddr_carry_latch_and                                      |    18|
|2274  |                \USE_FPGA_WORD_COMPLETED.last_word_inst_2                                          |mig_7series_v4_1_ddr_carry_and_24                                         |     1|
|2275  |                \USE_FPGA_WORD_COMPLETED.next_word_wrap_inst                                       |mig_7series_v4_1_ddr_comparator_sel_static                                |     4|
|2276  |                  \LUT_LEVEL[0].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_34                                         |     2|
|2277  |                  \LUT_LEVEL[1].compare_inst                                                       |mig_7series_v4_1_ddr_carry_and_35                                         |     2|
|2278  |                \USE_FPGA_WORD_COMPLETED.pop_si_data_inst                                          |mig_7series_v4_1_ddr_carry_or                                             |     2|
|2279  |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_inst                              |mig_7series_v4_1_ddr_carry_and_25                                         |     1|
|2280  |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_last_inst                         |mig_7series_v4_1_ddr_carry_and_26                                         |     1|
|2281  |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_pop_inst                          |mig_7series_v4_1_ddr_carry_and_27                                         |     1|
|2282  |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_qual_inst                         |mig_7series_v4_1_ddr_carry_and_28                                         |     2|
|2283  |                \USE_FPGA_WORD_COMPLETED.word_complete_next_wrap_valid_inst                        |mig_7series_v4_1_ddr_carry_and_29                                         |     1|
|2284  |                \USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst                              |mig_7series_v4_1_ddr_carry_and_30                                         |   146|
|2285  |                \USE_FPGA_WORD_COMPLETED.word_complete_rest_pop_inst                               |mig_7series_v4_1_ddr_carry_and_31                                         |     1|
|2286  |                \USE_FPGA_WORD_COMPLETED.word_complete_rest_qual_inst                              |mig_7series_v4_1_ddr_carry_and_32                                         |     1|
|2287  |                \USE_FPGA_WORD_COMPLETED.word_complete_rest_valid_inst                             |mig_7series_v4_1_ddr_carry_and_33                                         |     1|
|2288  |              mi_register_slice_inst                                                               |mig_7series_v4_1_ddr_axi_register_slice__parameterized0                   |   421|
|2289  |                r_pipe                                                                             |mig_7series_v4_1_ddr_axic_register_slice__parameterized5                  |   420|
|2290  |              si_register_slice_inst                                                               |mig_7series_v4_1_ddr_axi_register_slice                                   |   280|
|2291  |                ar_pipe                                                                            |mig_7series_v4_1_ddr_axic_register_slice                                  |   132|
|2292  |                aw_pipe                                                                            |mig_7series_v4_1_ddr_axic_register_slice_21                               |   146|
|2293  |            axi_mc_ar_channel_0                                                                    |mig_7series_v4_1_axi_mc_ar_channel                                        |   278|
|2294  |              ar_cmd_fsm_0                                                                         |mig_7series_v4_1_axi_mc_cmd_fsm                                           |   110|
|2295  |              axi_mc_cmd_translator_0                                                              |mig_7series_v4_1_axi_mc_cmd_translator__parameterized0                    |   115|
|2296  |                axi_mc_incr_cmd_0                                                                  |mig_7series_v4_1_axi_mc_incr_cmd__parameterized0                          |   100|
|2297  |                axi_mc_wrap_cmd_0                                                                  |mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0                          |    15|
|2298  |            axi_mc_aw_channel_0                                                                    |mig_7series_v4_1_axi_mc_aw_channel                                        |   276|
|2299  |              aw_cmd_fsm_0                                                                         |mig_7series_v4_1_axi_mc_wr_cmd_fsm                                        |   121|
|2300  |              axi_mc_cmd_translator_0                                                              |mig_7series_v4_1_axi_mc_cmd_translator                                    |   105|
|2301  |                axi_mc_incr_cmd_0                                                                  |mig_7series_v4_1_axi_mc_incr_cmd                                          |    90|
|2302  |                axi_mc_wrap_cmd_0                                                                  |mig_7series_v4_1_axi_mc_wrap_cmd                                          |    15|
|2303  |            axi_mc_b_channel_0                                                                     |mig_7series_v4_1_axi_mc_b_channel                                         |    24|
|2304  |              bid_fifo_0                                                                           |mig_7series_v4_1_axi_mc_fifo                                              |    18|
|2305  |            axi_mc_cmd_arbiter_0                                                                   |mig_7series_v4_1_axi_mc_cmd_arbiter                                       |    95|
|2306  |            axi_mc_r_channel_0                                                                     |mig_7series_v4_1_axi_mc_r_channel                                         |   188|
|2307  |              rd_data_fifo_0                                                                       |mig_7series_v4_1_axi_mc_fifo__parameterized0                              |   144|
|2308  |              transaction_fifo_0                                                                   |mig_7series_v4_1_axi_mc_fifo__parameterized1                              |    32|
|2309  |            axi_mc_w_channel_0                                                                     |mig_7series_v4_1_axi_mc_w_channel                                         |   584|
|2310  |          u_ui_top                                                                                 |mig_7series_v4_1_ui_top                                                   |   913|
|2311  |            ui_cmd0                                                                                |mig_7series_v4_1_ui_cmd                                                   |    94|
|2312  |            ui_rd_data0                                                                            |mig_7series_v4_1_ui_rd_data                                               |   228|
|2313  |            ui_wr_data0                                                                            |mig_7series_v4_1_ui_wr_data                                               |   591|
|2314  |    PWM_Int_4_0                                                                                    |MIPSfpga_system_PWM_Int_4_0_0                                             |   437|
|2315  |      inst                                                                                         |PWM_Int_4_v1_0                                                            |   437|
|2316  |        PWM_Int_4_v1_0_S00_AXI_inst                                                                |PWM_Int_4_v1_0_S00_AXI                                                    |   235|
|2317  |        PWM_inst                                                                                   |PWM_Int_4_Controller                                                      |   202|
|2318  |    ahblite_axi_bridge_0                                                                           |MIPSfpga_system_ahblite_axi_bridge_0_0                                    |   428|
|2319  |      U0                                                                                           |ahblite_axi_bridge                                                        |   428|
|2320  |        AHBLITE_AXI_CONTROL                                                                        |ahblite_axi_control                                                       |    30|
|2321  |        AHB_DATA_COUNTER                                                                           |ahb_data_counter                                                          |    12|
|2322  |          AHB_SAMPLE_CNT_MODULE                                                                    |counter_f_20                                                              |    12|
|2323  |        AHB_IF                                                                                     |ahb_if                                                                    |   167|
|2324  |        AXI_RCHANNEL                                                                               |axi_rchannel                                                              |    32|
|2325  |        AXI_WCHANNEL                                                                               |axi_wchannel                                                              |   155|
|2326  |          AXI_WRITE_CNT_MODULE                                                                     |counter_f                                                                 |    27|
|2327  |        TIME_OUT                                                                                   |time_out                                                                  |    32|
|2328  |          \GEN_WDT.WDT_COUNTER_MODULE                                                              |counter_f__parameterized0                                                 |    29|
|2329  |    axi_bram_ctrl_0                                                                                |MIPSfpga_system_axi_bram_ctrl_0_0                                         |   425|
|2330  |      U0                                                                                           |axi_bram_ctrl                                                             |   425|
|2331  |        \gext_inst.abcv4_0_ext_inst                                                                |axi_bram_ctrl_top                                                         |   425|
|2332  |          \GEN_AXI4.I_FULL_AXI                                                                     |full_axi                                                                  |   425|
|2333  |            \GEN_ARB.I_SNG_PORT                                                                    |sng_port_arb                                                              |    26|
|2334  |            I_RD_CHNL                                                                              |rd_chnl                                                                   |   272|
|2335  |              I_WRAP_BRST                                                                          |wrap_brst_19                                                              |    51|
|2336  |            I_WR_CHNL                                                                              |wr_chnl                                                                   |   109|
|2337  |              I_WRAP_BRST                                                                          |wrap_brst                                                                 |    34|
|2338  |    axi_gpio_0                                                                                     |MIPSfpga_system_axi_gpio_0_0                                              |   184|
|2339  |      U0                                                                                           |axi_gpio                                                                  |   184|
|2340  |        AXI_LITE_IPIF_I                                                                            |axi_lite_ipif                                                             |    94|
|2341  |          I_SLAVE_ATTACHMENT                                                                       |slave_attachment                                                          |    94|
|2342  |            I_DECODER                                                                              |address_decoder                                                           |    33|
|2343  |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |pselect_f                                                                 |     1|
|2344  |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                       |pselect_f__parameterized1                                                 |     1|
|2345  |        gpio_core_1                                                                                |GPIO_Core                                                                 |    71|
|2346  |    axi_intc_0                                                                                     |MIPSfpga_system_axi_intc_0_0                                              |   300|
|2347  |      U0                                                                                           |axi_intc                                                                  |   300|
|2348  |        AXI_LITE_IPIF_I                                                                            |axi_lite_ipif__parameterized0                                             |   153|
|2349  |          I_SLAVE_ATTACHMENT                                                                       |slave_attachment__parameterized0                                          |   153|
|2350  |            I_DECODER                                                                              |address_decoder__parameterized0                                           |    87|
|2351  |        INTC_CORE_I                                                                                |intc_core                                                                 |   143|
|2352  |    axi_uart16550_0                                                                                |MIPSfpga_system_axi_uart16550_0_0                                         |   746|
|2353  |      U0                                                                                           |axi_uart16550                                                             |   746|
|2354  |        AXI_LITE_IPIF_I                                                                            |axi_lite_ipif__parameterized1_1                                           |    38|
|2355  |          I_SLAVE_ATTACHMENT                                                                       |slave_attachment__parameterized1_17                                       |    38|
|2356  |            I_DECODER                                                                              |address_decoder__parameterized1_18                                        |     7|
|2357  |        XUART_I_1                                                                                  |xuart_2                                                                   |   706|
|2358  |          IPIC_IF_I_1                                                                              |ipic_if_3                                                                 |    14|
|2359  |          UART16550_I_1                                                                            |uart16550_4                                                               |   692|
|2360  |            \GENERATING_FIFOS.rx_fifo_block_1                                                      |rx_fifo_block_5                                                           |    83|
|2361  |              rx_fifo_control_1                                                                    |rx_fifo_control_13                                                        |    35|
|2362  |              srl_fifo_rbu_f_i1                                                                    |srl_fifo_rbu_f__parameterized0_14                                         |    48|
|2363  |                CNTR_INCR_DECR_ADDN_F_I                                                            |cntr_incr_decr_addn_f_15                                                  |    21|
|2364  |                DYNSHREG_F_I                                                                       |dynshreg_f__parameterized0_16                                             |    24|
|2365  |            \GENERATING_FIFOS.tx_fifo_block_1                                                      |tx_fifo_block_6                                                           |    25|
|2366  |              srl_fifo_rbu_f_i1                                                                    |srl_fifo_rbu_f_10                                                         |    25|
|2367  |                CNTR_INCR_DECR_ADDN_F_I                                                            |cntr_incr_decr_addn_f_11                                                  |    14|
|2368  |                DYNSHREG_F_I                                                                       |dynshreg_f_12                                                             |     9|
|2369  |            rx16550_1                                                                              |rx16550_7                                                                 |   178|
|2370  |            tx16550_1                                                                              |tx16550_8                                                                 |    71|
|2371  |            xuart_tx_load_sm_1                                                                     |xuart_tx_load_sm_9                                                        |    22|
|2372  |    axi_uart16550_1                                                                                |MIPSfpga_system_axi_uart16550_0_1                                         |   746|
|2373  |      U0                                                                                           |axi_uart16550__1                                                          |   746|
|2374  |        AXI_LITE_IPIF_I                                                                            |axi_lite_ipif__parameterized1                                             |    38|
|2375  |          I_SLAVE_ATTACHMENT                                                                       |slave_attachment__parameterized1                                          |    38|
|2376  |            I_DECODER                                                                              |address_decoder__parameterized1                                           |     7|
|2377  |        XUART_I_1                                                                                  |xuart                                                                     |   706|
|2378  |          IPIC_IF_I_1                                                                              |ipic_if                                                                   |    14|
|2379  |          UART16550_I_1                                                                            |uart16550                                                                 |   692|
|2380  |            \GENERATING_FIFOS.rx_fifo_block_1                                                      |rx_fifo_block                                                             |    83|
|2381  |              rx_fifo_control_1                                                                    |rx_fifo_control                                                           |    35|
|2382  |              srl_fifo_rbu_f_i1                                                                    |srl_fifo_rbu_f__parameterized0                                            |    48|
|2383  |                CNTR_INCR_DECR_ADDN_F_I                                                            |cntr_incr_decr_addn_f_0                                                   |    21|
|2384  |                DYNSHREG_F_I                                                                       |dynshreg_f__parameterized0                                                |    24|
|2385  |            \GENERATING_FIFOS.tx_fifo_block_1                                                      |tx_fifo_block                                                             |    25|
|2386  |              srl_fifo_rbu_f_i1                                                                    |srl_fifo_rbu_f                                                            |    25|
|2387  |                CNTR_INCR_DECR_ADDN_F_I                                                            |cntr_incr_decr_addn_f                                                     |    14|
|2388  |                DYNSHREG_F_I                                                                       |dynshreg_f                                                                |     9|
|2389  |            rx16550_1                                                                              |rx16550                                                                   |   178|
|2390  |            tx16550_1                                                                              |tx16550                                                                   |    71|
|2391  |            xuart_tx_load_sm_1                                                                     |xuart_tx_load_sm                                                          |    22|
|2392  |    blk_mem_gen_0                                                                                  |MIPSfpga_system_blk_mem_gen_0_0                                           |    38|
|2393  |      U0                                                                                           |blk_mem_gen_v8_4_1                                                        |    38|
|2394  |        inst_blk_mem_gen                                                                           |blk_mem_gen_v8_4_1_synth                                                  |    38|
|2395  |          \gnbram.gnativebmg.native_blk_mem_gen                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_top                                        |    38|
|2396  |            \valid.cstr                                                                            |blk_mem_gen_v8_4_1_blk_mem_gen_generic_cstr                               |    38|
|2397  |              \bindec_a.bindec_inst_a                                                              |blk_mem_gen_v8_4_1_bindec                                                 |     2|
|2398  |              \has_mux_a.A                                                                         |blk_mem_gen_v8_4_1_blk_mem_gen_mux                                        |    28|
|2399  |              \ramloop[0].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width                                 |     1|
|2400  |                \prim_init.ram                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init                          |     1|
|2401  |              \ramloop[1].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized0                 |     1|
|2402  |                \prim_init.ram                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized0          |     1|
|2403  |              \ramloop[2].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized1                 |     1|
|2404  |                \prim_init.ram                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized1          |     1|
|2405  |              \ramloop[3].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized2                 |     1|
|2406  |                \prim_init.ram                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized2          |     1|
|2407  |              \ramloop[4].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized3                 |     1|
|2408  |                \prim_init.ram                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized3          |     1|
|2409  |              \ramloop[5].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized4                 |     1|
|2410  |                \prim_init.ram                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized4          |     1|
|2411  |              \ramloop[6].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized5                 |     1|
|2412  |                \prim_init.ram                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized5          |     1|
|2413  |              \ramloop[7].ram.r                                                                    |blk_mem_gen_v8_4_1_blk_mem_gen_prim_width__parameterized6                 |     1|
|2414  |                \prim_init.ram                                                                     |blk_mem_gen_v8_4_1_blk_mem_gen_prim_wrapper_init__parameterized6          |     1|
|2415  |    util_ds_buf_0                                                                                  |MIPSfpga_system_util_ds_buf_0_0                                           |     1|
|2416  |      U0                                                                                           |util_ds_buf                                                               |     1|
|2417  |    util_vector_logic_0                                                                            |MIPSfpga_system_util_vector_logic_0_0                                     |     1|
|2418  |    util_vector_logic_1                                                                            |MIPSfpga_system_util_vector_logic_1_0                                     |     1|
|2419  |    util_vector_logic_2                                                                            |MIPSfpga_system_util_vector_logic_2_0                                     |     1|
|2420  |    xlconcat_0                                                                                     |MIPSfpga_system_xlconcat_0_0                                              |     0|
|2421  |    xlconcat_1                                                                                     |MIPSfpga_system_xlconcat_1_0                                              |     0|
|2422  |    xlconstant_0                                                                                   |MIPSfpga_system_xlconstant_0_0                                            |     0|
|2423  |    xlconstant_1                                                                                   |MIPSfpga_system_xlconstant_1_0                                            |     0|
|2424  |    xlconstant_2                                                                                   |MIPSfpga_system_xlconstant_2_0                                            |     0|
|2425  |    xlconstant_3                                                                                   |MIPSfpga_system_xlconstant_3_0                                            |     0|
|2426  |    xlconstant_4                                                                                   |MIPSfpga_system_xlconstant_4_0                                            |     0|
+------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:13:27 ; elapsed = 00:15:06 . Memory (MB): peak = 1633.191 ; gain = 1321.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4779 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:05:46 ; elapsed = 00:13:56 . Memory (MB): peak = 1633.191 ; gain = 990.289
Synthesis Optimization Complete : Time (s): cpu = 00:13:27 ; elapsed = 00:15:15 . Memory (MB): peak = 1633.191 ; gain = 1321.117
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1351 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 16 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 335 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 41 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 24 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 3 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 248 instances

INFO: [Common 17-83] Releasing license: Synthesis
1375 Infos, 877 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:13:51 ; elapsed = 00:15:48 . Memory (MB): peak = 1633.191 ; gain = 1321.117
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/workspace/SynthesisDesign/base/standard_MIPS_CPU/MIPSfpga_axi4_ddr/MIPSfpga_axi4_ddr.runs/synth_1/MIPSfpga_system_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1633.191 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file MIPSfpga_system_wrapper_utilization_synth.rpt -pb MIPSfpga_system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1633.191 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 22:25:17 2019...
