

================================================================
== Vivado HLS Report for 'convolution'
================================================================
* Date:           Thu Dec 26 09:44:43 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        edge_prj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.17|        0.13|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 5.17ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%p_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read5)"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read22 = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %p_read2)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_3 = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %p_read)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read2_cast = zext i4 %p_read22 to i32"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_cast = sext i3 %p_read_3 to i32"
ST_1 : Operation 8 [1/1] (3.42ns)   --->   "%tmp_15 = mul nsw i32 %p_read_2, %p_read_cast" [edge_prj/main.c:77]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%tmp_1 = shl i32 %tmp_15, 1" [edge_prj/main.c:77]
ST_1 : Operation 10 [1/1] (3.42ns)   --->   "%tmp_15_2 = mul nsw i32 %p_read_1, %p_read2_cast" [edge_prj/main.c:77]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp = add i32 %tmp_1, %tmp_15" [edge_prj/main.c:77]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_2 = shl i32 %tmp_15_2, 1" [edge_prj/main.c:77]
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i32 %tmp_15_2, %tmp_2" [edge_prj/main.c:77]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 14 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%value_2_2_2 = add nsw i32 %tmp, %tmp1" [edge_prj/main.c:77]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "ret i32 %value_2_2_2" [edge_prj/main.c:80]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_1     (read) [ 00]
p_read_2     (read) [ 00]
p_read22     (read) [ 00]
p_read_3     (read) [ 00]
p_read2_cast (zext) [ 00]
p_read_cast  (sext) [ 00]
tmp_15       (mul ) [ 00]
tmp_1        (shl ) [ 00]
tmp_15_2     (mul ) [ 00]
tmp          (add ) [ 00]
tmp_2        (shl ) [ 00]
tmp1         (add ) [ 00]
value_2_2_2  (add ) [ 00]
StgValue_15  (ret ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="p_read_1_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="32" slack="0"/>
<pin id="18" dir="0" index="1" bw="32" slack="0"/>
<pin id="19" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="p_read_2_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="32" slack="0"/>
<pin id="24" dir="0" index="1" bw="32" slack="0"/>
<pin id="25" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="p_read22_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="4" slack="0"/>
<pin id="30" dir="0" index="1" bw="4" slack="0"/>
<pin id="31" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="p_read_3_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="3" slack="0"/>
<pin id="36" dir="0" index="1" bw="3" slack="0"/>
<pin id="37" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="p_read2_cast_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="4" slack="0"/>
<pin id="42" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_read2_cast/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="p_read_cast_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="3" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_read_cast/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="tmp_15_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="3" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_15_2_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="4" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_15_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="tmp_2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="value_2_2_2_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="value_2_2_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="8" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="6" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="43"><net_src comp="28" pin="2"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="34" pin="2"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="22" pin="2"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="44" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="48" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="14" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="16" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="40" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="54" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="48" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="60" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="60" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="72" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="66" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="78" pin="2"/><net_sink comp="84" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: convolution : p_read | {1 }
	Port: convolution : p_read2 | {1 }
	Port: convolution : p_read3 | {1 }
	Port: convolution : p_read5 | {1 }
  - Chain level:
	State 1
		tmp_15 : 1
		tmp_1 : 2
		tmp_15_2 : 1
		tmp : 2
		tmp_2 : 2
		tmp1 : 2
		value_2_2_2 : 3
		StgValue_15 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_66      |    0    |    0    |    39   |
|    add   |      tmp1_fu_78     |    0    |    0    |    32   |
|          |  value_2_2_2_fu_84  |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    mul   |     tmp_15_fu_48    |    3    |    0    |    20   |
|          |    tmp_15_2_fu_60   |    3    |    0    |    20   |
|----------|---------------------|---------|---------|---------|
|          | p_read_1_read_fu_16 |    0    |    0    |    0    |
|   read   | p_read_2_read_fu_22 |    0    |    0    |    0    |
|          | p_read22_read_fu_28 |    0    |    0    |    0    |
|          | p_read_3_read_fu_34 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   zext   |  p_read2_cast_fu_40 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |  p_read_cast_fu_44  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    shl   |     tmp_1_fu_54     |    0    |    0    |    0    |
|          |     tmp_2_fu_72     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    6    |    0    |   143   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |    0   |   143  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |    0   |   143  |
+-----------+--------+--------+--------+
