// Seed: 4179540563
module module_0 (
    output supply1 id_0,
    input  supply0 id_1,
    input  supply1 id_2
);
  id_4(
      .id_0(id_0), .id_1(1), .id_2(1), .id_3(id_2), .id_4(1)
  );
endmodule
module module_1 (
    output wor   id_0,
    input  wor   id_1
    , id_5,
    output uwire id_2,
    input  tri1  id_3
);
  wire id_6, id_7;
  module_0(
      id_0, id_1, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
endmodule
module module_3 ();
  wor id_1 = 1;
  module_2(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
