// Seed: 1531677827
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout tri id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  assign id_4 = 1 - 1'd0;
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1
    , id_8,
    output tri1 id_2,
    input tri1 id_3,
    output supply0 id_4
    , id_9,
    input uwire id_5,
    output wand id_6
);
  assign id_4 = -1'h0;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9
  );
  logic id_10;
  ;
  wire  \id_11 ;
  logic id_12;
  wire id_13, id_14;
endmodule
