Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 22 09:26:15 2023
| Host         : Lucifer-Morning-Star running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Pipeline_top_control_sets_placed.rpt
| Design       : Pipeline_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             256 |           60 |
| No           | Yes                   | No                     |              36 |            5 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |             282 |           66 |
| Yes          | Yes                   | No                     |              24 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------+-------------------------+------------------+----------------+
|      Clock Signal     |         Enable Signal        |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------------+------------------------------+-------------------------+------------------+----------------+
|  clk_100mhz_IBUF_BUFG | debouncer_clock/r_State1_out |                         |                1 |              2 |
|  clk_100mhz_IBUF_BUFG |                              | debouncer_clock/p_0_in  |                5 |             36 |
|  clk_100mhz_IBUF_BUFG |                              | Decode/RD1_D_r_reg[0]_0 |                5 |             36 |
| ~clk_BUFG             | Memory/p_0_in                |                         |               12 |            192 |
|  clk_BUFG             |                              | Decode/RD1_D_r_reg[0]_0 |               55 |            220 |
|  clk_BUFG             | Fetch/E[0]                   | Decode/RD1_D_r_reg[0]_0 |               70 |            306 |
+-----------------------+------------------------------+-------------------------+------------------+----------------+


