

================================================================
== Vitis HLS Report for 'filt'
================================================================
* Date:           Thu Apr 11 20:16:04 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR_Test_Vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.900 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_filt_Pipeline_VITIS_LOOP_77_2_fu_531  |filt_Pipeline_VITIS_LOOP_77_2  |      101|      101|  3.030 us|  3.030 us|  101|  101|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |        ?|        ?|   2 ~ 509|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    155|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   11|    1567|   2346|    -|
|Memory           |        1|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|   4700|    -|
|Register         |        -|    -|    7586|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   11|    9153|   7201|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    5|       8|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                           |control_s_axi                   |        0|   0|  100|  168|    0|
    |fadd_32ns_32ns_32_3_full_dsp_1_U12        |fadd_32ns_32ns_32_3_full_dsp_1  |        0|   2|  177|  385|    0|
    |grp_filt_Pipeline_VITIS_LOOP_77_2_fu_531  |filt_Pipeline_VITIS_LOOP_77_2   |        0|   0|   76|   99|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U13         |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|  320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U14         |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|  320|    0|
    |fmul_32ns_32ns_32_2_max_dsp_1_U15         |fmul_32ns_32ns_32_2_max_dsp_1   |        0|   3|  128|  320|    0|
    |gmem_m_axi_U                              |gmem_m_axi                      |        4|   0|  830|  734|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                |        4|  11| 1567| 2346|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |signal_shift_reg_U  |signal_shift_reg_RAM_AUTO_1R1W  |        1|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                |        1|  0|   0|    0|    99|   32|     1|         3168|
    +--------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln77_fu_1088_p2   |         +|   0|  0|  71|          64|          64|
    |add_ln86_fu_1103_p2   |         +|   0|  0|  39|          32|           7|
    |i_2_fu_1564_p2        |         +|   0|  0|  39|          32|           1|
    |ap_block_state409     |       and|   0|  0|   2|           1|           1|
    |ap_block_state2       |        or|   0|  0|   2|           1|           1|
    |running_1_fu_1570_p2  |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 155|         131|          76|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+------+-----------+-----+-----------+
    |                 Name                |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                            |  2693|        816|    1|        816|
    |ap_phi_mux_tmp_last_1_phi_fu_521_p8  |     9|          2|    1|          2|
    |gmem_AWADDR                          |    14|          3|   64|        192|
    |gmem_AWLEN                           |    14|          3|   32|         96|
    |gmem_AWVALID                         |    14|          3|    1|          3|
    |gmem_BREADY                          |    14|          3|    1|          3|
    |gmem_WVALID                          |     9|          2|    1|          2|
    |gmem_blk_n_AR                        |     9|          2|    1|          2|
    |gmem_blk_n_AW                        |     9|          2|    1|          2|
    |gmem_blk_n_B                         |     9|          2|    1|          2|
    |gmem_blk_n_R                         |     9|          2|    1|          2|
    |grp_fu_554_p0                        |    14|          3|   32|         96|
    |grp_fu_554_p1                        |   329|         71|   32|       2272|
    |grp_fu_559_p0                        |   201|         46|   32|       1472|
    |grp_fu_559_p1                        |   449|         89|   32|       2848|
    |grp_fu_564_p0                        |    42|          8|   32|        256|
    |grp_fu_564_p1                        |    59|         11|   32|        352|
    |i_fu_322                             |    14|          3|   32|         96|
    |input_r_TDATA_blk_n                  |     9|          2|    1|          2|
    |input_r_TREADY_int_regslice          |    14|          3|    1|          3|
    |output_r_TDATA_blk_n                 |     9|          2|    1|          2|
    |running_reg_507                      |     9|          2|    1|          2|
    |signal_shift_reg_address0            |   499|        100|    7|        700|
    |signal_shift_reg_d0                  |   221|         51|   32|       1632|
    |state_fu_326                         |    14|          3|    3|          9|
    |tmp_last_1_reg_518                   |    14|          3|    1|          3|
    +-------------------------------------+------+-----------+-----+-----------+
    |Total                                |  4700|       1237|  376|      10867|
    +-------------------------------------+------+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+-----+----+-----+-----------+
    |                          Name                         |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                              |  815|   0|  815|          0|
    |coe_15_reg_2028                                        |   32|   0|   32|          0|
    |coe_16_reg_2023                                        |   32|   0|   32|          0|
    |coe_17_reg_2018                                        |   32|   0|   32|          0|
    |coe_18_reg_2013                                        |   32|   0|   32|          0|
    |coe_19_reg_2008                                        |   32|   0|   32|          0|
    |coe_20_reg_2003                                        |   32|   0|   32|          0|
    |coe_21_reg_1998                                        |   32|   0|   32|          0|
    |coe_22_reg_1993                                        |   32|   0|   32|          0|
    |coe_23_reg_1988                                        |   32|   0|   32|          0|
    |coe_24_reg_1983                                        |   32|   0|   32|          0|
    |coe_25_reg_1978                                        |   32|   0|   32|          0|
    |coe_26_reg_1973                                        |   32|   0|   32|          0|
    |coe_27_reg_1968                                        |   32|   0|   32|          0|
    |coe_28_reg_1963                                        |   32|   0|   32|          0|
    |coe_29_reg_1958                                        |   32|   0|   32|          0|
    |coe_30_reg_1953                                        |   32|   0|   32|          0|
    |coe_31_reg_1948                                        |   32|   0|   32|          0|
    |coe_32_reg_1943                                        |   32|   0|   32|          0|
    |coe_33_reg_1938                                        |   32|   0|   32|          0|
    |coe_34_reg_1933                                        |   32|   0|   32|          0|
    |coe_35_reg_1928                                        |   32|   0|   32|          0|
    |coe_36_reg_1923                                        |   32|   0|   32|          0|
    |coe_37_reg_1918                                        |   32|   0|   32|          0|
    |coe_38_reg_1913                                        |   32|   0|   32|          0|
    |coe_39_reg_1908                                        |   32|   0|   32|          0|
    |coe_40_reg_1903                                        |   32|   0|   32|          0|
    |coe_41_reg_1898                                        |   32|   0|   32|          0|
    |coe_42_reg_1893                                        |   32|   0|   32|          0|
    |coe_43_reg_1888                                        |   32|   0|   32|          0|
    |coe_44_reg_1883                                        |   32|   0|   32|          0|
    |coe_45_reg_1878                                        |   32|   0|   32|          0|
    |coe_46_reg_1873                                        |   32|   0|   32|          0|
    |coe_47_reg_1868                                        |   32|   0|   32|          0|
    |coe_48_reg_1863                                        |   32|   0|   32|          0|
    |coe_49_reg_1858                                        |   32|   0|   32|          0|
    |coe_50_reg_1853                                        |   32|   0|   32|          0|
    |coe_51_reg_1848                                        |   32|   0|   32|          0|
    |coe_52_reg_1843                                        |   32|   0|   32|          0|
    |coe_53_reg_1838                                        |   32|   0|   32|          0|
    |coe_54_reg_1833                                        |   32|   0|   32|          0|
    |coe_55_reg_1828                                        |   32|   0|   32|          0|
    |coe_56_reg_1823                                        |   32|   0|   32|          0|
    |coe_57_reg_1818                                        |   32|   0|   32|          0|
    |coe_58_reg_1813                                        |   32|   0|   32|          0|
    |coe_59_reg_1808                                        |   32|   0|   32|          0|
    |coe_60_reg_1803                                        |   32|   0|   32|          0|
    |coe_61_reg_1798                                        |   32|   0|   32|          0|
    |coe_62_reg_1793                                        |   32|   0|   32|          0|
    |coe_63_reg_1788                                        |   32|   0|   32|          0|
    |coe_64_reg_1783                                        |   32|   0|   32|          0|
    |coe_65_reg_1778                                        |   32|   0|   32|          0|
    |coe_66_reg_1773                                        |   32|   0|   32|          0|
    |coe_67_reg_1768                                        |   32|   0|   32|          0|
    |coe_68_reg_1763                                        |   32|   0|   32|          0|
    |coe_70_reg_1758                                        |   32|   0|   32|          0|
    |coe_72_reg_1753                                        |   32|   0|   32|          0|
    |coe_74_reg_1748                                        |   32|   0|   32|          0|
    |coe_76_reg_1743                                        |   32|   0|   32|          0|
    |coe_78_reg_1738                                        |   32|   0|   32|          0|
    |coe_80_reg_1733                                        |   32|   0|   32|          0|
    |coe_82_reg_1728                                        |   32|   0|   32|          0|
    |coe_84_reg_1723                                        |   32|   0|   32|          0|
    |coe_86_reg_1718                                        |   32|   0|   32|          0|
    |coe_88_reg_1713                                        |   32|   0|   32|          0|
    |coe_90_reg_1708                                        |   32|   0|   32|          0|
    |coe_92_reg_1703                                        |   32|   0|   32|          0|
    |coe_94_reg_1698                                        |   32|   0|   32|          0|
    |coe_95_reg_1693                                        |   32|   0|   32|          0|
    |coe_96_reg_1688                                        |   32|   0|   32|          0|
    |coe_97_reg_1683                                        |   32|   0|   32|          0|
    |coefs_read_reg_1617                                    |   64|   0|   64|          0|
    |gmem_addr_reg_1628                                     |   64|   0|   64|          0|
    |grp_filt_Pipeline_VITIS_LOOP_77_2_fu_531_ap_start_reg  |    1|   0|    1|          0|
    |i_fu_322                                               |   32|   0|   32|          0|
    |mul1_reg_2204                                          |   32|   0|   32|          0|
    |mul_14_reg_2254                                        |   32|   0|   32|          0|
    |mul_26_reg_2294                                        |   32|   0|   32|          0|
    |mul_31_reg_2589                                        |   32|   0|   32|          0|
    |mul_33_reg_2599                                        |   32|   0|   32|          0|
    |mul_34_reg_2319                                        |   32|   0|   32|          0|
    |mul_36_reg_2334                                        |   32|   0|   32|          0|
    |mul_37_reg_2614                                        |   32|   0|   32|          0|
    |mul_38_reg_2344                                        |   32|   0|   32|          0|
    |mul_39_reg_2624                                        |   32|   0|   32|          0|
    |mul_40_reg_2354                                        |   32|   0|   32|          0|
    |mul_42_reg_2364                                        |   32|   0|   32|          0|
    |mul_43_reg_2639                                        |   32|   0|   32|          0|
    |mul_45_reg_2649                                        |   32|   0|   32|          0|
    |mul_46_reg_2379                                        |   32|   0|   32|          0|
    |mul_47_reg_2409                                        |   32|   0|   32|          0|
    |mul_48_reg_2399                                        |   32|   0|   32|          0|
    |mul_50_reg_2414                                        |   32|   0|   32|          0|
    |mul_51_reg_2664                                        |   32|   0|   32|          0|
    |mul_52_reg_2424                                        |   32|   0|   32|          0|
    |mul_54_reg_2434                                        |   32|   0|   32|          0|
    |mul_55_reg_2679                                        |   32|   0|   32|          0|
    |mul_57_reg_2689                                        |   32|   0|   32|          0|
    |mul_58_reg_2449                                        |   32|   0|   32|          0|
    |mul_60_reg_2464                                        |   32|   0|   32|          0|
    |mul_61_reg_2704                                        |   32|   0|   32|          0|
    |mul_62_reg_2474                                        |   32|   0|   32|          0|
    |mul_63_reg_2499                                        |   32|   0|   32|          0|
    |mul_64_reg_2489                                        |   32|   0|   32|          0|
    |mul_66_reg_2504                                        |   32|   0|   32|          0|
    |mul_67_reg_2719                                        |   32|   0|   32|          0|
    |mul_68_reg_2038                                        |   32|   0|   32|          0|
    |mul_69_reg_2729                                        |   32|   0|   32|          0|
    |mul_70_reg_2048                                        |   32|   0|   32|          0|
    |mul_71_reg_2519                                        |   32|   0|   32|          0|
    |mul_72_reg_2058                                        |   32|   0|   32|          0|
    |mul_73_reg_2739                                        |   32|   0|   32|          0|
    |mul_74_reg_2068                                        |   32|   0|   32|          0|
    |mul_76_reg_2078                                        |   32|   0|   32|          0|
    |mul_78_reg_2088                                        |   32|   0|   32|          0|
    |mul_80_reg_2098                                        |   32|   0|   32|          0|
    |mul_81_reg_2754                                        |   32|   0|   32|          0|
    |mul_82_reg_2108                                        |   32|   0|   32|          0|
    |mul_84_reg_2118                                        |   32|   0|   32|          0|
    |mul_85_reg_2769                                        |   32|   0|   32|          0|
    |mul_86_reg_2128                                        |   32|   0|   32|          0|
    |mul_87_reg_2779                                        |   32|   0|   32|          0|
    |mul_88_reg_2138                                        |   32|   0|   32|          0|
    |mul_90_reg_2153                                        |   32|   0|   32|          0|
    |mul_91_reg_2794                                        |   32|   0|   32|          0|
    |mul_92_reg_2163                                        |   32|   0|   32|          0|
    |mul_94_reg_2188                                        |   32|   0|   32|          0|
    |mul_96_reg_2214                                        |   32|   0|   32|          0|
    |reg_1000                                               |   32|   0|   32|          0|
    |reg_1005                                               |   32|   0|   32|          0|
    |reg_1010                                               |   32|   0|   32|          0|
    |reg_576                                                |   32|   0|   32|          0|
    |reg_580                                                |   32|   0|   32|          0|
    |reg_584                                                |   32|   0|   32|          0|
    |reg_588                                                |   32|   0|   32|          0|
    |reg_592                                                |   32|   0|   32|          0|
    |reg_596                                                |   32|   0|   32|          0|
    |reg_600                                                |   32|   0|   32|          0|
    |reg_604                                                |   32|   0|   32|          0|
    |reg_608                                                |   32|   0|   32|          0|
    |reg_612                                                |   32|   0|   32|          0|
    |reg_616                                                |   32|   0|   32|          0|
    |reg_620                                                |   32|   0|   32|          0|
    |reg_624                                                |   32|   0|   32|          0|
    |reg_628                                                |   32|   0|   32|          0|
    |reg_632                                                |   32|   0|   32|          0|
    |reg_638                                                |   32|   0|   32|          0|
    |reg_644                                                |   32|   0|   32|          0|
    |reg_650                                                |   32|   0|   32|          0|
    |reg_656                                                |   32|   0|   32|          0|
    |reg_662                                                |   32|   0|   32|          0|
    |reg_668                                                |   32|   0|   32|          0|
    |reg_674                                                |   32|   0|   32|          0|
    |reg_681                                                |   32|   0|   32|          0|
    |reg_687                                                |   32|   0|   32|          0|
    |reg_693                                                |   32|   0|   32|          0|
    |reg_699                                                |   32|   0|   32|          0|
    |reg_705                                                |   32|   0|   32|          0|
    |reg_711                                                |   32|   0|   32|          0|
    |reg_718                                                |   32|   0|   32|          0|
    |reg_724                                                |   32|   0|   32|          0|
    |reg_730                                                |   32|   0|   32|          0|
    |reg_736                                                |   32|   0|   32|          0|
    |reg_742                                                |   32|   0|   32|          0|
    |reg_748                                                |   32|   0|   32|          0|
    |reg_755                                                |   32|   0|   32|          0|
    |reg_761                                                |   32|   0|   32|          0|
    |reg_767                                                |   32|   0|   32|          0|
    |reg_773                                                |   32|   0|   32|          0|
    |reg_779                                                |   32|   0|   32|          0|
    |reg_786                                                |   32|   0|   32|          0|
    |reg_793                                                |   32|   0|   32|          0|
    |reg_799                                                |   32|   0|   32|          0|
    |reg_805                                                |   32|   0|   32|          0|
    |reg_811                                                |   32|   0|   32|          0|
    |reg_817                                                |   32|   0|   32|          0|
    |reg_823                                                |   32|   0|   32|          0|
    |reg_830                                                |   32|   0|   32|          0|
    |reg_836                                                |   32|   0|   32|          0|
    |reg_843                                                |   32|   0|   32|          0|
    |reg_849                                                |   32|   0|   32|          0|
    |reg_855                                                |   32|   0|   32|          0|
    |reg_862                                                |   32|   0|   32|          0|
    |reg_868                                                |   32|   0|   32|          0|
    |reg_874                                                |   32|   0|   32|          0|
    |reg_880                                                |   32|   0|   32|          0|
    |reg_886                                                |   32|   0|   32|          0|
    |reg_892                                                |   32|   0|   32|          0|
    |reg_898                                                |   32|   0|   32|          0|
    |reg_904                                                |   32|   0|   32|          0|
    |reg_910                                                |   32|   0|   32|          0|
    |reg_916                                                |   32|   0|   32|          0|
    |reg_923                                                |   32|   0|   32|          0|
    |reg_928                                                |   32|   0|   32|          0|
    |reg_934                                                |   32|   0|   32|          0|
    |reg_939                                                |   32|   0|   32|          0|
    |reg_945                                                |   32|   0|   32|          0|
    |reg_950                                                |   32|   0|   32|          0|
    |reg_955                                                |   32|   0|   32|          0|
    |reg_960                                                |   32|   0|   32|          0|
    |reg_965                                                |   32|   0|   32|          0|
    |reg_970                                                |   32|   0|   32|          0|
    |reg_975                                                |   32|   0|   32|          0|
    |reg_980                                                |   32|   0|   32|          0|
    |reg_985                                                |   32|   0|   32|          0|
    |reg_990                                                |   32|   0|   32|          0|
    |reg_995                                                |   32|   0|   32|          0|
    |running_reg_507                                        |    1|   0|    1|          0|
    |signal_shift_reg_load_97_reg_2193                      |   32|   0|   32|          0|
    |state_fu_326                                           |    3|   0|   32|         29|
    |state_load_reg_1634                                    |    3|   0|   32|         29|
    |tmp_data_reg_1638                                      |   32|   0|   32|          0|
    |tmp_dest_reg_1672                                      |    1|   0|    1|          0|
    |tmp_id_reg_1667                                        |    1|   0|    1|          0|
    |tmp_keep_reg_1644                                      |    4|   0|    4|          0|
    |tmp_last_1_reg_518                                     |    1|   0|    1|          0|
    |tmp_last_reg_1659                                      |    1|   0|    1|          0|
    |tmp_strb_reg_1649                                      |    4|   0|    4|          0|
    |tmp_user_reg_1654                                      |    1|   0|    1|          0|
    |trunc_ln1_reg_1677                                     |   62|   0|   62|          0|
    +-------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                  | 7586|   0| 7644|         58|
    +-------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+--------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+-----------------------+-----+-----+--------------+-------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_AWREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_AWADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_WVALID   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_WREADY   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_WDATA    |   in|   32|         s_axi|            control|        scalar|
|s_axi_control_WSTRB    |   in|    4|         s_axi|            control|        scalar|
|s_axi_control_ARVALID  |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_ARREADY  |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_ARADDR   |   in|    5|         s_axi|            control|        scalar|
|s_axi_control_RVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_RREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_RDATA    |  out|   32|         s_axi|            control|        scalar|
|s_axi_control_RRESP    |  out|    2|         s_axi|            control|        scalar|
|s_axi_control_BVALID   |  out|    1|         s_axi|            control|        scalar|
|s_axi_control_BREADY   |   in|    1|         s_axi|            control|        scalar|
|s_axi_control_BRESP    |  out|    2|         s_axi|            control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_none|               filt|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_none|               filt|  return value|
|m_axi_gmem_AWVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|         m_axi|               gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|         m_axi|               gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|         m_axi|               gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|         m_axi|               gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|         m_axi|               gmem|       pointer|
|output_r_TDATA         |  out|   32|          axis|  output_r_V_data_V|       pointer|
|output_r_TVALID        |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TREADY        |   in|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TDEST         |  out|    1|          axis|  output_r_V_dest_V|       pointer|
|output_r_TKEEP         |  out|    4|          axis|  output_r_V_keep_V|       pointer|
|output_r_TSTRB         |  out|    4|          axis|  output_r_V_strb_V|       pointer|
|output_r_TUSER         |  out|    1|          axis|  output_r_V_user_V|       pointer|
|output_r_TLAST         |  out|    1|          axis|  output_r_V_last_V|       pointer|
|output_r_TID           |  out|    1|          axis|    output_r_V_id_V|       pointer|
|input_r_TDATA          |   in|   32|          axis|   input_r_V_data_V|       pointer|
|input_r_TVALID         |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TREADY         |  out|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TDEST          |   in|    1|          axis|   input_r_V_dest_V|       pointer|
|input_r_TKEEP          |   in|    4|          axis|   input_r_V_keep_V|       pointer|
|input_r_TSTRB          |   in|    4|          axis|   input_r_V_strb_V|       pointer|
|input_r_TUSER          |   in|    1|          axis|   input_r_V_user_V|       pointer|
|input_r_TLAST          |   in|    1|          axis|   input_r_V_last_V|       pointer|
|input_r_TID            |   in|    1|          axis|     input_r_V_id_V|       pointer|
+-----------------------+-----+-----+--------------+-------------------+--------------+

