Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Jan 25 11:18:46 2022
| Host         : tony-MJ running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file sistema_complessivo_timing_summary_routed.rpt -pb sistema_complessivo_timing_summary_routed.pb -rpx sistema_complessivo_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_complessivo
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.444     -183.175                     60                 1109        0.139        0.000                      0                 1109        4.500        0.000                       0                   414  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.444     -183.175                     60                 1109        0.139        0.000                      0                 1109        4.500        0.000                       0                   414  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           60  Failing Endpoints,  Worst Slack       -3.444ns,  Total Violation     -183.175ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.444ns  (required time - arrival time)
  Source:                 sis_contatori/cont_secondi/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[1][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.235ns  (logic 7.226ns (54.596%)  route 6.009ns (45.404%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.570     5.122    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  sis_contatori/cont_secondi/tmp_reg[1]/Q
                         net (fo=93, routed)          0.895     6.535    sis_contatori/cont_secondi/output_contatori[1]
    SLICE_X13Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  sis_contatori/cont_secondi/mem[3][25]_i_175/O
                         net (fo=1, routed)           0.000     6.659    sis_contatori/cont_secondi/mem[3][25]_i_175_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.191 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.191    sis_contatori/cont_secondi/mem_reg[3][25]_i_132_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.305    sis_contatori/cont_secondi/mem_reg[3][25]_i_94_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.462 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_59/CO[1]
                         net (fo=72, routed)          0.661     8.124    sis_contatori/cont_secondi/tmp_reg[1]_0[0]
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.329     8.453 r  sis_contatori/cont_secondi/mem[3][27]_i_49/O
                         net (fo=1, routed)           0.484     8.937    sis_contatori/cont_secondi/mem[3][27]_i_49_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.457 r  sis_contatori/cont_secondi/mem_reg[3][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.457    sis_contatori/cont_secondi/mem_reg[3][27]_i_22_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.574    sis_contatori/cont_secondi/mem_reg[3][25]_i_33_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.803 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_37/CO[2]
                         net (fo=6, routed)           0.367    10.169    sis_contatori/cont_secondi/mem[3][25]_i_73[0]
    SLICE_X15Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.935 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.935    sis_contatori/cont_secondi/mem_reg[3][25]_i_193_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.248 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_164/O[3]
                         net (fo=5, routed)           0.607    11.856    sis_contatori/cont_secondi/mem_reg[3][25]_i_59_0[3]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.306    12.162 r  sis_contatori/cont_secondi/mem[3][25]_i_121/O
                         net (fo=1, routed)           0.646    12.808    sis_contatori/cont_secondi/mem[3][25]_i_121_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.358 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.358    sis_contatori/cont_secondi/mem_reg[3][25]_i_75_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.673 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_39/O[3]
                         net (fo=3, routed)           0.763    14.435    gmodo/mem_reg[3][25]_i_20_1[3]
    SLICE_X14Y52         LUT2 (Prop_lut2_I0_O)        0.307    14.742 r  gmodo/mem[3][25]_i_43/O
                         net (fo=1, routed)           0.000    14.742    gmodo/mem[3][25]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.255 r  gmodo/mem_reg[3][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.255    gmodo/mem_reg[3][25]_i_20_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.578 r  gmodo/mem_reg[3][25]_i_7/O[1]
                         net (fo=3, routed)           0.580    16.158    gmodo/mem[3][25]_i_24_1[1]
    SLICE_X13Y53         LUT2 (Prop_lut2_I0_O)        0.306    16.464 r  gmodo/mem[3][25]_i_29/O
                         net (fo=1, routed)           0.000    16.464    sis_contatori/cont_secondi/mem_reg[3][25]_i_4_1[3]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.865 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.865    sis_contatori/cont_secondi/mem_reg[3][25]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.022 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_4/CO[1]
                         net (fo=8, routed)           0.475    17.497    mem/mem_reg[0][28]_0[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I2_O)        0.329    17.826 r  mem/mem[3][27]_i_1/O
                         net (fo=4, routed)           0.531    18.357    mem/output_value[27]
    SLICE_X13Y52         FDRE                                         r  mem/mem_reg[1][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.438    14.809    mem/clock_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  mem/mem_reg[1][27]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X13Y52         FDRE (Setup_fdre_C_D)       -0.040    14.914    mem/mem_reg[1][27]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -18.357    
  -------------------------------------------------------------------
                         slack                                 -3.444    

Slack (VIOLATED) :        -3.436ns  (required time - arrival time)
  Source:                 sis_contatori/cont_secondi/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[2][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.238ns  (logic 7.226ns (54.587%)  route 6.012ns (45.413%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.570     5.122    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  sis_contatori/cont_secondi/tmp_reg[1]/Q
                         net (fo=93, routed)          0.895     6.535    sis_contatori/cont_secondi/output_contatori[1]
    SLICE_X13Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  sis_contatori/cont_secondi/mem[3][25]_i_175/O
                         net (fo=1, routed)           0.000     6.659    sis_contatori/cont_secondi/mem[3][25]_i_175_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.191 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.191    sis_contatori/cont_secondi/mem_reg[3][25]_i_132_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.305    sis_contatori/cont_secondi/mem_reg[3][25]_i_94_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.462 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_59/CO[1]
                         net (fo=72, routed)          0.661     8.124    sis_contatori/cont_secondi/tmp_reg[1]_0[0]
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.329     8.453 r  sis_contatori/cont_secondi/mem[3][27]_i_49/O
                         net (fo=1, routed)           0.484     8.937    sis_contatori/cont_secondi/mem[3][27]_i_49_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.457 r  sis_contatori/cont_secondi/mem_reg[3][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.457    sis_contatori/cont_secondi/mem_reg[3][27]_i_22_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.574    sis_contatori/cont_secondi/mem_reg[3][25]_i_33_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.803 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_37/CO[2]
                         net (fo=6, routed)           0.367    10.169    sis_contatori/cont_secondi/mem[3][25]_i_73[0]
    SLICE_X15Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.935 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.935    sis_contatori/cont_secondi/mem_reg[3][25]_i_193_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.248 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_164/O[3]
                         net (fo=5, routed)           0.607    11.856    sis_contatori/cont_secondi/mem_reg[3][25]_i_59_0[3]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.306    12.162 r  sis_contatori/cont_secondi/mem[3][25]_i_121/O
                         net (fo=1, routed)           0.646    12.808    sis_contatori/cont_secondi/mem[3][25]_i_121_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.358 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.358    sis_contatori/cont_secondi/mem_reg[3][25]_i_75_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.673 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_39/O[3]
                         net (fo=3, routed)           0.763    14.435    gmodo/mem_reg[3][25]_i_20_1[3]
    SLICE_X14Y52         LUT2 (Prop_lut2_I0_O)        0.307    14.742 r  gmodo/mem[3][25]_i_43/O
                         net (fo=1, routed)           0.000    14.742    gmodo/mem[3][25]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.255 r  gmodo/mem_reg[3][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.255    gmodo/mem_reg[3][25]_i_20_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.578 r  gmodo/mem_reg[3][25]_i_7/O[1]
                         net (fo=3, routed)           0.580    16.158    gmodo/mem[3][25]_i_24_1[1]
    SLICE_X13Y53         LUT2 (Prop_lut2_I0_O)        0.306    16.464 r  gmodo/mem[3][25]_i_29/O
                         net (fo=1, routed)           0.000    16.464    sis_contatori/cont_secondi/mem_reg[3][25]_i_4_1[3]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.865 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.865    sis_contatori/cont_secondi/mem_reg[3][25]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.022 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_4/CO[1]
                         net (fo=8, routed)           0.492    17.515    mem/mem_reg[0][28]_0[0]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.329    17.844 r  mem/mem[3][25]_i_1/O
                         net (fo=4, routed)           0.516    18.359    mem/output_value[25]
    SLICE_X10Y53         FDRE                                         r  mem/mem_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.438    14.809    mem/clock_IBUF_BUFG
    SLICE_X10Y53         FDRE                                         r  mem/mem_reg[2][25]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X10Y53         FDRE (Setup_fdre_C_D)       -0.030    14.924    mem/mem_reg[2][25]
  -------------------------------------------------------------------
                         required time                         14.924    
                         arrival time                         -18.359    
  -------------------------------------------------------------------
                         slack                                 -3.436    

Slack (VIOLATED) :        -3.404ns  (required time - arrival time)
  Source:                 sis_contatori/cont_secondi/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[1][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.219ns  (logic 7.226ns (54.664%)  route 5.993ns (45.336%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.570     5.122    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  sis_contatori/cont_secondi/tmp_reg[1]/Q
                         net (fo=93, routed)          0.895     6.535    sis_contatori/cont_secondi/output_contatori[1]
    SLICE_X13Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  sis_contatori/cont_secondi/mem[3][25]_i_175/O
                         net (fo=1, routed)           0.000     6.659    sis_contatori/cont_secondi/mem[3][25]_i_175_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.191 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.191    sis_contatori/cont_secondi/mem_reg[3][25]_i_132_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.305    sis_contatori/cont_secondi/mem_reg[3][25]_i_94_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.462 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_59/CO[1]
                         net (fo=72, routed)          0.661     8.124    sis_contatori/cont_secondi/tmp_reg[1]_0[0]
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.329     8.453 r  sis_contatori/cont_secondi/mem[3][27]_i_49/O
                         net (fo=1, routed)           0.484     8.937    sis_contatori/cont_secondi/mem[3][27]_i_49_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.457 r  sis_contatori/cont_secondi/mem_reg[3][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.457    sis_contatori/cont_secondi/mem_reg[3][27]_i_22_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.574    sis_contatori/cont_secondi/mem_reg[3][25]_i_33_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.803 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_37/CO[2]
                         net (fo=6, routed)           0.367    10.169    sis_contatori/cont_secondi/mem[3][25]_i_73[0]
    SLICE_X15Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.935 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.935    sis_contatori/cont_secondi/mem_reg[3][25]_i_193_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.248 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_164/O[3]
                         net (fo=5, routed)           0.607    11.856    sis_contatori/cont_secondi/mem_reg[3][25]_i_59_0[3]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.306    12.162 r  sis_contatori/cont_secondi/mem[3][25]_i_121/O
                         net (fo=1, routed)           0.646    12.808    sis_contatori/cont_secondi/mem[3][25]_i_121_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.358 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.358    sis_contatori/cont_secondi/mem_reg[3][25]_i_75_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.673 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_39/O[3]
                         net (fo=3, routed)           0.763    14.435    gmodo/mem_reg[3][25]_i_20_1[3]
    SLICE_X14Y52         LUT2 (Prop_lut2_I0_O)        0.307    14.742 r  gmodo/mem[3][25]_i_43/O
                         net (fo=1, routed)           0.000    14.742    gmodo/mem[3][25]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.255 r  gmodo/mem_reg[3][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.255    gmodo/mem_reg[3][25]_i_20_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.578 r  gmodo/mem_reg[3][25]_i_7/O[1]
                         net (fo=3, routed)           0.580    16.158    gmodo/mem[3][25]_i_24_1[1]
    SLICE_X13Y53         LUT2 (Prop_lut2_I0_O)        0.306    16.464 r  gmodo/mem[3][25]_i_29/O
                         net (fo=1, routed)           0.000    16.464    sis_contatori/cont_secondi/mem_reg[3][25]_i_4_1[3]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.865 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.865    sis_contatori/cont_secondi/mem_reg[3][25]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.022 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_4/CO[1]
                         net (fo=8, routed)           0.492    17.515    mem/mem_reg[0][28]_0[0]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.329    17.844 r  mem/mem[3][25]_i_1/O
                         net (fo=4, routed)           0.497    18.341    mem/output_value[25]
    SLICE_X10Y57         FDRE                                         r  mem/mem_reg[1][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.437    14.808    mem/clock_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  mem/mem_reg[1][25]/C
                         clock pessimism              0.180    14.988    
                         clock uncertainty           -0.035    14.953    
    SLICE_X10Y57         FDRE (Setup_fdre_C_D)       -0.016    14.937    mem/mem_reg[1][25]
  -------------------------------------------------------------------
                         required time                         14.937    
                         arrival time                         -18.341    
  -------------------------------------------------------------------
                         slack                                 -3.404    

Slack (VIOLATED) :        -3.402ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.127ns  (logic 7.082ns (53.948%)  route 6.045ns (46.052%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.637     5.189    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  sis_contatori/cont_minuti/tmp_reg[3]/Q
                         net (fo=94, routed)          0.910     6.555    sis_contatori/cont_minuti/output_contatori[9]
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     6.679 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.679    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.211 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.211    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.325    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.482 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.510     7.991    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.329     8.320 r  sis_contatori/cont_minuti/mem[3][17]_i_61/O
                         net (fo=1, routed)           0.324     8.645    sis_contatori/cont_minuti/mem[3][17]_i_61_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.165 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.165    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.394 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.383     9.777    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X7Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.543 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.543    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.877 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/O[1]
                         net (fo=5, routed)           0.768    11.645    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_0[1]
    SLICE_X11Y51         LUT5 (Prop_lut5_I4_O)        0.303    11.948 r  sis_contatori/cont_minuti/mem[3][17]_i_157/O
                         net (fo=1, routed)           0.339    12.286    sis_contatori/cont_minuti/mem[3][17]_i_157_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.690 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.690    sis_contatori/cont_minuti/mem_reg[3][17]_i_113_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.807 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    12.807    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.122 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[3]
                         net (fo=3, routed)           0.691    13.813    gmodo/mem_reg[3][17]_i_20_1[3]
    SLICE_X9Y53          LUT2 (Prop_lut2_I0_O)        0.307    14.120 r  gmodo/mem[3][17]_i_43/O
                         net (fo=1, routed)           0.000    14.120    gmodo/mem[3][17]_i_43_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.652 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.652    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.874 r  gmodo/mem_reg[3][17]_i_7/O[0]
                         net (fo=3, routed)           0.756    15.630    gmodo/mem[3][17]_i_24_1[0]
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.299    15.929 r  gmodo/mem[3][17]_i_31/O
                         net (fo=1, routed)           0.000    15.929    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[1]
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.462 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.462    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.619 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.562    17.181    mem/mem_reg[0][20]_0[0]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.332    17.513 r  mem/mem[3][17]_i_1/O
                         net (fo=4, routed)           0.804    18.316    mem/output_value[17]
    SLICE_X11Y54         FDRE                                         r  mem/mem_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.438    14.809    mem/clock_IBUF_BUFG
    SLICE_X11Y54         FDRE                                         r  mem/mem_reg[3][17]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X11Y54         FDRE (Setup_fdre_C_D)       -0.040    14.914    mem/mem_reg[3][17]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                         -18.316    
  -------------------------------------------------------------------
                         slack                                 -3.402    

Slack (VIOLATED) :        -3.396ns  (required time - arrival time)
  Source:                 sis_contatori/cont_secondi/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.158ns  (logic 7.226ns (54.919%)  route 5.932ns (45.081%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.570     5.122    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  sis_contatori/cont_secondi/tmp_reg[1]/Q
                         net (fo=93, routed)          0.895     6.535    sis_contatori/cont_secondi/output_contatori[1]
    SLICE_X13Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  sis_contatori/cont_secondi/mem[3][25]_i_175/O
                         net (fo=1, routed)           0.000     6.659    sis_contatori/cont_secondi/mem[3][25]_i_175_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.191 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.191    sis_contatori/cont_secondi/mem_reg[3][25]_i_132_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.305    sis_contatori/cont_secondi/mem_reg[3][25]_i_94_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.462 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_59/CO[1]
                         net (fo=72, routed)          0.661     8.124    sis_contatori/cont_secondi/tmp_reg[1]_0[0]
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.329     8.453 r  sis_contatori/cont_secondi/mem[3][27]_i_49/O
                         net (fo=1, routed)           0.484     8.937    sis_contatori/cont_secondi/mem[3][27]_i_49_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.457 r  sis_contatori/cont_secondi/mem_reg[3][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.457    sis_contatori/cont_secondi/mem_reg[3][27]_i_22_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.574    sis_contatori/cont_secondi/mem_reg[3][25]_i_33_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.803 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_37/CO[2]
                         net (fo=6, routed)           0.367    10.169    sis_contatori/cont_secondi/mem[3][25]_i_73[0]
    SLICE_X15Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.935 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.935    sis_contatori/cont_secondi/mem_reg[3][25]_i_193_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.248 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_164/O[3]
                         net (fo=5, routed)           0.607    11.856    sis_contatori/cont_secondi/mem_reg[3][25]_i_59_0[3]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.306    12.162 r  sis_contatori/cont_secondi/mem[3][25]_i_121/O
                         net (fo=1, routed)           0.646    12.808    sis_contatori/cont_secondi/mem[3][25]_i_121_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.358 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.358    sis_contatori/cont_secondi/mem_reg[3][25]_i_75_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.673 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_39/O[3]
                         net (fo=3, routed)           0.763    14.435    gmodo/mem_reg[3][25]_i_20_1[3]
    SLICE_X14Y52         LUT2 (Prop_lut2_I0_O)        0.307    14.742 r  gmodo/mem[3][25]_i_43/O
                         net (fo=1, routed)           0.000    14.742    gmodo/mem[3][25]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.255 r  gmodo/mem_reg[3][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.255    gmodo/mem_reg[3][25]_i_20_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.578 r  gmodo/mem_reg[3][25]_i_7/O[1]
                         net (fo=3, routed)           0.580    16.158    gmodo/mem[3][25]_i_24_1[1]
    SLICE_X13Y53         LUT2 (Prop_lut2_I0_O)        0.306    16.464 r  gmodo/mem[3][25]_i_29/O
                         net (fo=1, routed)           0.000    16.464    sis_contatori/cont_secondi/mem_reg[3][25]_i_4_1[3]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.865 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.865    sis_contatori/cont_secondi/mem_reg[3][25]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.022 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_4/CO[1]
                         net (fo=8, routed)           0.492    17.515    mem/mem_reg[0][28]_0[0]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.329    17.844 r  mem/mem[3][25]_i_1/O
                         net (fo=4, routed)           0.436    18.279    mem/output_value[25]
    SLICE_X9Y54          FDRE                                         r  mem/mem_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.437    14.808    mem/clock_IBUF_BUFG
    SLICE_X9Y54          FDRE                                         r  mem/mem_reg[0][25]/C
                         clock pessimism              0.180    14.988    
                         clock uncertainty           -0.035    14.953    
    SLICE_X9Y54          FDRE (Setup_fdre_C_D)       -0.069    14.884    mem/mem_reg[0][25]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -18.279    
  -------------------------------------------------------------------
                         slack                                 -3.396    

Slack (VIOLATED) :        -3.393ns  (required time - arrival time)
  Source:                 sis_contatori/cont_secondi/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[2][26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.212ns  (logic 7.226ns (54.692%)  route 5.986ns (45.308%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.570     5.122    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  sis_contatori/cont_secondi/tmp_reg[1]/Q
                         net (fo=93, routed)          0.895     6.535    sis_contatori/cont_secondi/output_contatori[1]
    SLICE_X13Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  sis_contatori/cont_secondi/mem[3][25]_i_175/O
                         net (fo=1, routed)           0.000     6.659    sis_contatori/cont_secondi/mem[3][25]_i_175_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.191 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.191    sis_contatori/cont_secondi/mem_reg[3][25]_i_132_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.305    sis_contatori/cont_secondi/mem_reg[3][25]_i_94_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.462 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_59/CO[1]
                         net (fo=72, routed)          0.661     8.124    sis_contatori/cont_secondi/tmp_reg[1]_0[0]
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.329     8.453 r  sis_contatori/cont_secondi/mem[3][27]_i_49/O
                         net (fo=1, routed)           0.484     8.937    sis_contatori/cont_secondi/mem[3][27]_i_49_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.457 r  sis_contatori/cont_secondi/mem_reg[3][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.457    sis_contatori/cont_secondi/mem_reg[3][27]_i_22_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.574    sis_contatori/cont_secondi/mem_reg[3][25]_i_33_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.803 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_37/CO[2]
                         net (fo=6, routed)           0.367    10.169    sis_contatori/cont_secondi/mem[3][25]_i_73[0]
    SLICE_X15Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.935 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.935    sis_contatori/cont_secondi/mem_reg[3][25]_i_193_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.248 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_164/O[3]
                         net (fo=5, routed)           0.607    11.856    sis_contatori/cont_secondi/mem_reg[3][25]_i_59_0[3]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.306    12.162 r  sis_contatori/cont_secondi/mem[3][25]_i_121/O
                         net (fo=1, routed)           0.646    12.808    sis_contatori/cont_secondi/mem[3][25]_i_121_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.358 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.358    sis_contatori/cont_secondi/mem_reg[3][25]_i_75_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.673 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_39/O[3]
                         net (fo=3, routed)           0.763    14.435    gmodo/mem_reg[3][25]_i_20_1[3]
    SLICE_X14Y52         LUT2 (Prop_lut2_I0_O)        0.307    14.742 r  gmodo/mem[3][25]_i_43/O
                         net (fo=1, routed)           0.000    14.742    gmodo/mem[3][25]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.255 r  gmodo/mem_reg[3][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.255    gmodo/mem_reg[3][25]_i_20_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.578 r  gmodo/mem_reg[3][25]_i_7/O[1]
                         net (fo=3, routed)           0.580    16.158    gmodo/mem[3][25]_i_24_1[1]
    SLICE_X13Y53         LUT2 (Prop_lut2_I0_O)        0.306    16.464 r  gmodo/mem[3][25]_i_29/O
                         net (fo=1, routed)           0.000    16.464    sis_contatori/cont_secondi/mem_reg[3][25]_i_4_1[3]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.865 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.865    sis_contatori/cont_secondi/mem_reg[3][25]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.022 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_4/CO[1]
                         net (fo=8, routed)           0.486    17.508    mem/mem_reg[0][28]_0[0]
    SLICE_X15Y52         LUT4 (Prop_lut4_I2_O)        0.329    17.837 r  mem/mem[3][26]_i_1/O
                         net (fo=4, routed)           0.497    18.334    mem/output_value[26]
    SLICE_X12Y51         FDRE                                         r  mem/mem_reg[2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.438    14.809    mem/clock_IBUF_BUFG
    SLICE_X12Y51         FDRE                                         r  mem/mem_reg[2][26]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X12Y51         FDRE (Setup_fdre_C_D)       -0.013    14.941    mem/mem_reg[2][26]
  -------------------------------------------------------------------
                         required time                         14.941    
                         arrival time                         -18.334    
  -------------------------------------------------------------------
                         slack                                 -3.393    

Slack (VIOLATED) :        -3.363ns  (required time - arrival time)
  Source:                 sis_contatori/cont_secondi/tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[2][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.161ns  (logic 7.226ns (54.904%)  route 5.935ns (45.096%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=3)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.570     5.122    sis_contatori/cont_secondi/clock_IBUF_BUFG
    SLICE_X14Y42         FDRE                                         r  sis_contatori/cont_secondi/tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.518     5.640 r  sis_contatori/cont_secondi/tmp_reg[1]/Q
                         net (fo=93, routed)          0.895     6.535    sis_contatori/cont_secondi/output_contatori[1]
    SLICE_X13Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.659 r  sis_contatori/cont_secondi/mem[3][25]_i_175/O
                         net (fo=1, routed)           0.000     6.659    sis_contatori/cont_secondi/mem[3][25]_i_175_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.191 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.191    sis_contatori/cont_secondi/mem_reg[3][25]_i_132_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.305 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.305    sis_contatori/cont_secondi/mem_reg[3][25]_i_94_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.462 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_59/CO[1]
                         net (fo=72, routed)          0.661     8.124    sis_contatori/cont_secondi/tmp_reg[1]_0[0]
    SLICE_X11Y43         LUT5 (Prop_lut5_I0_O)        0.329     8.453 r  sis_contatori/cont_secondi/mem[3][27]_i_49/O
                         net (fo=1, routed)           0.484     8.937    sis_contatori/cont_secondi/mem[3][27]_i_49_n_0
    SLICE_X14Y43         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.457 r  sis_contatori/cont_secondi/mem_reg[3][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000     9.457    sis_contatori/cont_secondi/mem_reg[3][27]_i_22_n_0
    SLICE_X14Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.574 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.574    sis_contatori/cont_secondi/mem_reg[3][25]_i_33_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.803 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_37/CO[2]
                         net (fo=6, routed)           0.367    10.169    sis_contatori/cont_secondi/mem[3][25]_i_73[0]
    SLICE_X15Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.935 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.935    sis_contatori/cont_secondi/mem_reg[3][25]_i_193_n_0
    SLICE_X15Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.248 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_164/O[3]
                         net (fo=5, routed)           0.607    11.856    sis_contatori/cont_secondi/mem_reg[3][25]_i_59_0[3]
    SLICE_X11Y47         LUT5 (Prop_lut5_I4_O)        0.306    12.162 r  sis_contatori/cont_secondi/mem[3][25]_i_121/O
                         net (fo=1, routed)           0.646    12.808    sis_contatori/cont_secondi/mem[3][25]_i_121_n_0
    SLICE_X12Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    13.358 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_75/CO[3]
                         net (fo=1, routed)           0.000    13.358    sis_contatori/cont_secondi/mem_reg[3][25]_i_75_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.673 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_39/O[3]
                         net (fo=3, routed)           0.763    14.435    gmodo/mem_reg[3][25]_i_20_1[3]
    SLICE_X14Y52         LUT2 (Prop_lut2_I0_O)        0.307    14.742 r  gmodo/mem[3][25]_i_43/O
                         net (fo=1, routed)           0.000    14.742    gmodo/mem[3][25]_i_43_n_0
    SLICE_X14Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.255 r  gmodo/mem_reg[3][25]_i_20/CO[3]
                         net (fo=1, routed)           0.000    15.255    gmodo/mem_reg[3][25]_i_20_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.578 r  gmodo/mem_reg[3][25]_i_7/O[1]
                         net (fo=3, routed)           0.580    16.158    gmodo/mem[3][25]_i_24_1[1]
    SLICE_X13Y53         LUT2 (Prop_lut2_I0_O)        0.306    16.464 r  gmodo/mem[3][25]_i_29/O
                         net (fo=1, routed)           0.000    16.464    sis_contatori/cont_secondi/mem_reg[3][25]_i_4_1[3]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.865 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.865    sis_contatori/cont_secondi/mem_reg[3][25]_i_9_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.022 r  sis_contatori/cont_secondi/mem_reg[3][25]_i_4/CO[1]
                         net (fo=8, routed)           0.475    17.497    mem/mem_reg[0][28]_0[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I2_O)        0.329    17.826 r  mem/mem[3][27]_i_1/O
                         net (fo=4, routed)           0.457    18.283    mem/output_value[27]
    SLICE_X12Y51         FDRE                                         r  mem/mem_reg[2][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.438    14.809    mem/clock_IBUF_BUFG
    SLICE_X12Y51         FDRE                                         r  mem/mem_reg[2][27]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X12Y51         FDRE (Setup_fdre_C_D)       -0.034    14.920    mem/mem_reg[2][27]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                         -18.283    
  -------------------------------------------------------------------
                         slack                                 -3.363    

Slack (VIOLATED) :        -3.355ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.016ns  (logic 7.082ns (54.410%)  route 5.934ns (45.590%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.637     5.189    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  sis_contatori/cont_minuti/tmp_reg[3]/Q
                         net (fo=94, routed)          0.910     6.555    sis_contatori/cont_minuti/output_contatori[9]
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     6.679 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.679    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.211 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.211    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.325    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.482 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.510     7.991    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.329     8.320 r  sis_contatori/cont_minuti/mem[3][17]_i_61/O
                         net (fo=1, routed)           0.324     8.645    sis_contatori/cont_minuti/mem[3][17]_i_61_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.165 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.165    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.394 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.383     9.777    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X7Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.543 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.543    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.877 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/O[1]
                         net (fo=5, routed)           0.768    11.645    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_0[1]
    SLICE_X11Y51         LUT5 (Prop_lut5_I4_O)        0.303    11.948 r  sis_contatori/cont_minuti/mem[3][17]_i_157/O
                         net (fo=1, routed)           0.339    12.286    sis_contatori/cont_minuti/mem[3][17]_i_157_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.690 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.690    sis_contatori/cont_minuti/mem_reg[3][17]_i_113_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.807 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    12.807    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.122 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[3]
                         net (fo=3, routed)           0.691    13.813    gmodo/mem_reg[3][17]_i_20_1[3]
    SLICE_X9Y53          LUT2 (Prop_lut2_I0_O)        0.307    14.120 r  gmodo/mem[3][17]_i_43/O
                         net (fo=1, routed)           0.000    14.120    gmodo/mem[3][17]_i_43_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.652 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.652    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.874 r  gmodo/mem_reg[3][17]_i_7/O[0]
                         net (fo=3, routed)           0.756    15.630    gmodo/mem[3][17]_i_24_1[0]
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.299    15.929 r  gmodo/mem[3][17]_i_31/O
                         net (fo=1, routed)           0.000    15.929    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[1]
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.462 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.462    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.619 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.562    17.181    mem/mem_reg[0][20]_0[0]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.332    17.513 r  mem/mem[3][17]_i_1/O
                         net (fo=4, routed)           0.692    18.205    mem/output_value[17]
    SLICE_X9Y54          FDRE                                         r  mem/mem_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.437    14.808    mem/clock_IBUF_BUFG
    SLICE_X9Y54          FDRE                                         r  mem/mem_reg[0][17]/C
                         clock pessimism              0.180    14.988    
                         clock uncertainty           -0.035    14.953    
    SLICE_X9Y54          FDRE (Setup_fdre_C_D)       -0.103    14.850    mem/mem_reg[0][17]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -18.205    
  -------------------------------------------------------------------
                         slack                                 -3.355    

Slack (VIOLATED) :        -3.332ns  (required time - arrival time)
  Source:                 sis_contatori/cont_ore/tmp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.091ns  (logic 7.273ns (55.558%)  route 5.818ns (44.442%))
  Logic Levels:           21  (CARRY4=14 LUT2=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.639     5.191    sis_contatori/cont_ore/clock_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  sis_contatori/cont_ore/tmp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.456     5.647 f  sis_contatori/cont_ore/tmp_reg[4]/Q
                         net (fo=58, routed)          0.932     6.579    sis_contatori/cont_ore/Q[1]
    SLICE_X0Y39          LUT4 (Prop_lut4_I0_O)        0.124     6.703 r  sis_contatori/cont_ore/mem[3][9]_i_163/O
                         net (fo=1, routed)           0.000     6.703    sis_contatori/cont_ore/mem[3][9]_i_163_n_0
    SLICE_X0Y39          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.235 r  sis_contatori/cont_ore/mem_reg[3][9]_i_126/CO[3]
                         net (fo=1, routed)           0.000     7.235    sis_contatori/cont_ore/mem_reg[3][9]_i_126_n_0
    SLICE_X0Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  sis_contatori/cont_ore/mem_reg[3][9]_i_92/CO[3]
                         net (fo=1, routed)           0.000     7.349    sis_contatori/cont_ore/mem_reg[3][9]_i_92_n_0
    SLICE_X0Y41          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.620 r  sis_contatori/cont_ore/mem_reg[3][9]_i_61/CO[0]
                         net (fo=70, routed)          0.830     8.450    sis_contatori/cont_ore/CO[0]
    SLICE_X0Y42          LUT5 (Prop_lut5_I0_O)        0.373     8.823 r  sis_contatori/cont_ore/mem[3][11]_i_40/O
                         net (fo=1, routed)           0.000     8.823    sis_contatori/cont_ore/mem[3][11]_i_40_n_0
    SLICE_X0Y42          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.373 r  sis_contatori/cont_ore/mem_reg[3][11]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.373    sis_contatori/cont_ore/mem_reg[3][11]_i_21_n_0
    SLICE_X0Y43          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.487 r  sis_contatori/cont_ore/mem_reg[3][9]_i_34/CO[3]
                         net (fo=1, routed)           0.000     9.487    sis_contatori/cont_ore/mem_reg[3][9]_i_34_n_0
    SLICE_X0Y44          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.715 r  sis_contatori/cont_ore/mem_reg[3][9]_i_38/CO[2]
                         net (fo=5, routed)           0.375    10.090    sis_contatori/cont_ore/mem_reg[3][9]_i_38_n_1
    SLICE_X0Y45          CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.831    10.921 r  sis_contatori/cont_ore/mem_reg[3][9]_i_180/O[3]
                         net (fo=4, routed)           0.598    11.519    sis_contatori/cont_ore/mem_reg[3][9]_i_180_n_4
    SLICE_X2Y45          LUT5 (Prop_lut5_I4_O)        0.306    11.825 r  sis_contatori/cont_ore/mem[3][9]_i_149/O
                         net (fo=2, routed)           0.610    12.434    sis_contatori/cont_ore/mem[3][9]_i_149_n_0
    SLICE_X1Y46          LUT6 (Prop_lut6_I0_O)        0.124    12.558 r  sis_contatori/cont_ore/mem[3][9]_i_153/O
                         net (fo=1, routed)           0.000    12.558    sis_contatori/cont_ore/mem[3][9]_i_153_n_0
    SLICE_X1Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.090 r  sis_contatori/cont_ore/mem_reg[3][9]_i_107/CO[3]
                         net (fo=1, routed)           0.000    13.090    sis_contatori/cont_ore/mem_reg[3][9]_i_107_n_0
    SLICE_X1Y47          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.424 r  sis_contatori/cont_ore/mem_reg[3][9]_i_73/O[1]
                         net (fo=3, routed)           0.754    14.178    mem/mem_reg[3][9]_i_39_1[1]
    SLICE_X2Y50          LUT2 (Prop_lut2_I1_O)        0.303    14.481 r  mem/mem[3][9]_i_77/O
                         net (fo=1, routed)           0.000    14.481    mem/mem[3][9]_i_77_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.994 r  mem/mem_reg[3][9]_i_39/CO[3]
                         net (fo=1, routed)           0.000    14.994    mem/mem_reg[3][9]_i_39_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.111 r  mem/mem_reg[3][9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.111    mem/mem_reg[3][9]_i_21_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.228 r  mem/mem_reg[3][9]_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.228    mem/mem_reg[3][9]_i_8_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.447 r  mem/mem_reg[3][9]_i_4/O[0]
                         net (fo=9, routed)           0.724    16.170    mem/mem_reg[3][9]_i_9[0]
    SLICE_X3Y53          LUT2 (Prop_lut2_I1_O)        0.295    16.465 r  mem/mem[3][9]_i_11/O
                         net (fo=1, routed)           0.000    16.465    sis_contatori/cont_ore/mem_reg[3][9]_2[1]
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    16.956 r  sis_contatori/cont_ore/mem_reg[3][9]_i_5/CO[1]
                         net (fo=8, routed)           0.577    17.534    sis_contatori/cont_ore/mem[3][9]_i_12[0]
    SLICE_X4Y52          LUT4 (Prop_lut4_I2_O)        0.329    17.863 r  sis_contatori/cont_ore/mem[3][11]_i_1/O
                         net (fo=4, routed)           0.419    18.282    mem/D[13]
    SLICE_X7Y52          FDRE                                         r  mem/mem_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.505    14.876    mem/clock_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  mem/mem_reg[0][11]/C
                         clock pessimism              0.180    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X7Y52          FDRE (Setup_fdre_C_D)       -0.071    14.950    mem/mem_reg[0][11]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -18.282    
  -------------------------------------------------------------------
                         slack                                 -3.332    

Slack (VIOLATED) :        -3.314ns  (required time - arrival time)
  Source:                 sis_contatori/cont_minuti/tmp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/mem_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.023ns  (logic 7.082ns (54.382%)  route 5.941ns (45.618%))
  Logic Levels:           20  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.637     5.189    sis_contatori/cont_minuti/clock_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  sis_contatori/cont_minuti/tmp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDRE (Prop_fdre_C_Q)         0.456     5.645 r  sis_contatori/cont_minuti/tmp_reg[3]/Q
                         net (fo=94, routed)          0.910     6.555    sis_contatori/cont_minuti/output_contatori[9]
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.124     6.679 r  sis_contatori/cont_minuti/mem[3][17]_i_175/O
                         net (fo=1, routed)           0.000     6.679    sis_contatori/cont_minuti/mem[3][17]_i_175_n_0
    SLICE_X5Y46          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.211 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_132/CO[3]
                         net (fo=1, routed)           0.000     7.211    sis_contatori/cont_minuti/mem_reg[3][17]_i_132_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.325 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_94/CO[3]
                         net (fo=1, routed)           0.000     7.325    sis_contatori/cont_minuti/mem_reg[3][17]_i_94_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.482 f  sis_contatori/cont_minuti/mem_reg[3][17]_i_59/CO[1]
                         net (fo=72, routed)          0.510     7.991    sis_contatori/cont_minuti/tmp_reg[1]_0[0]
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.329     8.320 r  sis_contatori/cont_minuti/mem[3][17]_i_61/O
                         net (fo=1, routed)           0.324     8.645    sis_contatori/cont_minuti/mem[3][17]_i_61_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.165 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000     9.165    sis_contatori/cont_minuti/mem_reg[3][17]_i_33_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     9.394 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_37/CO[2]
                         net (fo=6, routed)           0.383     9.777    sis_contatori/cont_minuti/mem[3][17]_i_73[0]
    SLICE_X7Y50          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.766    10.543 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_193/CO[3]
                         net (fo=1, routed)           0.000    10.543    sis_contatori/cont_minuti/mem_reg[3][17]_i_193_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.877 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_164/O[1]
                         net (fo=5, routed)           0.768    11.645    sis_contatori/cont_minuti/mem_reg[3][17]_i_59_0[1]
    SLICE_X11Y51         LUT5 (Prop_lut5_I4_O)        0.303    11.948 r  sis_contatori/cont_minuti/mem[3][17]_i_157/O
                         net (fo=1, routed)           0.339    12.286    sis_contatori/cont_minuti/mem[3][17]_i_157_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    12.690 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.690    sis_contatori/cont_minuti/mem_reg[3][17]_i_113_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.807 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_75/CO[3]
                         net (fo=1, routed)           0.000    12.807    sis_contatori/cont_minuti/mem_reg[3][17]_i_75_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.122 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_39/O[3]
                         net (fo=3, routed)           0.691    13.813    gmodo/mem_reg[3][17]_i_20_1[3]
    SLICE_X9Y53          LUT2 (Prop_lut2_I0_O)        0.307    14.120 r  gmodo/mem[3][17]_i_43/O
                         net (fo=1, routed)           0.000    14.120    gmodo/mem[3][17]_i_43_n_0
    SLICE_X9Y53          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.652 r  gmodo/mem_reg[3][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    14.652    gmodo/mem_reg[3][17]_i_20_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.874 r  gmodo/mem_reg[3][17]_i_7/O[0]
                         net (fo=3, routed)           0.756    15.630    gmodo/mem[3][17]_i_24_1[0]
    SLICE_X10Y53         LUT2 (Prop_lut2_I1_O)        0.299    15.929 r  gmodo/mem[3][17]_i_31/O
                         net (fo=1, routed)           0.000    15.929    sis_contatori/cont_minuti/mem_reg[3][17]_i_4_1[1]
    SLICE_X10Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.462 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_9/CO[3]
                         net (fo=1, routed)           0.000    16.462    sis_contatori/cont_minuti/mem_reg[3][17]_i_9_n_0
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.619 r  sis_contatori/cont_minuti/mem_reg[3][17]_i_4/CO[1]
                         net (fo=8, routed)           0.562    17.181    mem/mem_reg[0][20]_0[0]
    SLICE_X11Y54         LUT4 (Prop_lut4_I2_O)        0.332    17.513 r  mem/mem[3][17]_i_1/O
                         net (fo=4, routed)           0.699    18.212    mem/output_value[17]
    SLICE_X10Y54         FDRE                                         r  mem/mem_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         1.438    14.809    mem/clock_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  mem/mem_reg[2][17]/C
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    SLICE_X10Y54         FDRE (Setup_fdre_C_D)       -0.056    14.898    mem/mem_reg[2][17]
  -------------------------------------------------------------------
                         required time                         14.898    
                         arrival time                         -18.212    
  -------------------------------------------------------------------
                         slack                                 -3.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 mem/mem_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.574%)  route 0.111ns (37.426%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.561     1.474    mem/clock_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  mem/mem_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mem/mem_reg[0][20]/Q
                         net (fo=1, routed)           0.111     1.727    mem/mem_reg[0][12]
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.772 r  mem/output[20]_i_1/O
                         net (fo=1, routed)           0.000     1.772    mem/output[20]_i_1_n_0
    SLICE_X10Y56         FDRE                                         r  mem/output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.831     1.990    mem/clock_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  mem/output_reg[20]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.121     1.632    mem/output_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 mem/mem_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.663%)  route 0.050ns (19.337%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.561     1.474    mem/clock_IBUF_BUFG
    SLICE_X10Y57         FDRE                                         r  mem/mem_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y57         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  mem/mem_reg[1][21]/Q
                         net (fo=1, routed)           0.050     1.689    mem/mem_reg[1][11]
    SLICE_X11Y57         LUT6 (Prop_lut6_I0_O)        0.045     1.734 r  mem/output[21]_i_1/O
                         net (fo=1, routed)           0.000     1.734    mem/output[21]_i_1_n_0
    SLICE_X11Y57         FDRE                                         r  mem/output_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.831     1.989    mem/clock_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  mem/output_reg[21]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X11Y57         FDRE (Hold_fdre_C_D)         0.092     1.579    mem/output_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mem/mem_reg[0][32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.562     1.475    mem/clock_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  mem/mem_reg[0][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  mem/mem_reg[0][32]/Q
                         net (fo=1, routed)           0.052     1.692    mem/mem_reg[0][0]
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  mem/output[32]_i_1/O
                         net (fo=1, routed)           0.000     1.737    mem/output[32]_i_1_n_0
    SLICE_X9Y56          FDRE                                         r  mem/output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.831     1.990    mem/clock_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  mem/output_reg[32]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X9Y56          FDRE (Hold_fdre_C_D)         0.092     1.580    mem/output_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 mem/mem_reg[3][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.642%)  route 0.111ns (37.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.591     1.504    mem/clock_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  mem/mem_reg[3][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  mem/mem_reg[3][13]/Q
                         net (fo=1, routed)           0.111     1.756    mem/mem_reg[3][19]
    SLICE_X5Y53          LUT6 (Prop_lut6_I2_O)        0.045     1.801 r  mem/output[13]_i_1/O
                         net (fo=1, routed)           0.000     1.801    mem/output[13]_i_1_n_0
    SLICE_X5Y53          FDRE                                         r  mem/output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.860     2.018    mem/clock_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  mem/output_reg[13]/C
                         clock pessimism             -0.478     1.539    
    SLICE_X5Y53          FDRE (Hold_fdre_C_D)         0.092     1.631    mem/output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mem/mem_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.321%)  route 0.144ns (43.679%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.561     1.474    mem/clock_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  mem/mem_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  mem/mem_reg[0][16]/Q
                         net (fo=1, routed)           0.144     1.760    mem/mem_reg[0][16]
    SLICE_X10Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.805 r  mem/output[16]_i_1/O
                         net (fo=1, routed)           0.000     1.805    mem/output[16]_i_1_n_0
    SLICE_X10Y56         FDRE                                         r  mem/output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.831     1.990    mem/clock_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  mem/output_reg[16]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.120     1.631    mem/output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mem/mem_reg[1][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.562     1.475    mem/clock_IBUF_BUFG
    SLICE_X14Y53         FDRE                                         r  mem/mem_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  mem/mem_reg[1][28]/Q
                         net (fo=1, routed)           0.082     1.722    mem/mem_reg[1][4]
    SLICE_X15Y53         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  mem/output[28]_i_1/O
                         net (fo=1, routed)           0.000     1.767    mem/output[28]_i_1_n_0
    SLICE_X15Y53         FDRE                                         r  mem/output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.831     1.990    mem/clock_IBUF_BUFG
    SLICE_X15Y53         FDRE                                         r  mem/output_reg[28]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X15Y53         FDRE (Hold_fdre_C_D)         0.092     1.580    mem/output_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mem/mem_reg[2][19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.209ns (64.623%)  route 0.114ns (35.377%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.562     1.475    mem/clock_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  mem/mem_reg[2][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y54         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  mem/mem_reg[2][19]/Q
                         net (fo=1, routed)           0.114     1.754    mem/mem_reg[2][13]
    SLICE_X10Y56         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  mem/output[19]_i_1/O
                         net (fo=1, routed)           0.000     1.799    mem/output[19]_i_1_n_0
    SLICE_X10Y56         FDRE                                         r  mem/output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.831     1.990    mem/clock_IBUF_BUFG
    SLICE_X10Y56         FDRE                                         r  mem/output_reg[19]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X10Y56         FDRE (Hold_fdre_C_D)         0.121     1.612    mem/output_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 mem/mem_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.562     1.475    mem/clock_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  mem/mem_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  mem/mem_reg[0][29]/Q
                         net (fo=1, routed)           0.083     1.723    mem/mem_reg[0][3]
    SLICE_X9Y56          LUT6 (Prop_lut6_I1_O)        0.045     1.768 r  mem/output[29]_i_1/O
                         net (fo=1, routed)           0.000     1.768    mem/output[29]_i_1_n_0
    SLICE_X9Y56          FDRE                                         r  mem/output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.831     1.990    mem/clock_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  mem/output_reg[29]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X9Y56          FDRE (Hold_fdre_C_D)         0.092     1.580    mem/output_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mem/mem_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.330%)  route 0.112ns (37.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.562     1.475    mem/clock_IBUF_BUFG
    SLICE_X15Y54         FDRE                                         r  mem/mem_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  mem/mem_reg[0][23]/Q
                         net (fo=1, routed)           0.112     1.729    mem/mem_reg[0][9]
    SLICE_X15Y56         LUT6 (Prop_lut6_I1_O)        0.045     1.774 r  mem/output[23]_i_1/O
                         net (fo=1, routed)           0.000     1.774    mem/output[23]_i_1_n_0
    SLICE_X15Y56         FDRE                                         r  mem/output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.831     1.990    mem/clock_IBUF_BUFG
    SLICE_X15Y56         FDRE                                         r  mem/output_reg[23]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X15Y56         FDRE (Hold_fdre_C_D)         0.092     1.583    mem/output_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mem/output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gmodo/temp_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.681%)  route 0.116ns (38.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.589     1.502    mem/clock_IBUF_BUFG
    SLICE_X5Y54          FDRE                                         r  mem/output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  mem/output_reg[15]/Q
                         net (fo=1, routed)           0.116     1.759    gmodo/Q[17]
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  gmodo/temp[15]_i_1/O
                         net (fo=1, routed)           0.000     1.804    gmodo/temp[15]_i_1_n_0
    SLICE_X4Y53          FDRE                                         r  gmodo/temp_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clock_IBUF_BUFG_inst/O
                         net (fo=413, routed)         0.860     2.018    gmodo/clock_IBUF_BUFG
    SLICE_X4Y53          FDRE                                         r  gmodo/temp_reg[15]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X4Y53          FDRE (Hold_fdre_C_D)         0.092     1.610    gmodo/temp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y55    deb_modo/button_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y55    deb_modo/cleared_button_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     deb_read/deb.count_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y63     deb_read/deb.count_reg[28]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     deb_read/deb.count_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57     deb_read/deb.count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     deb_read/deb.count_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y64     deb_read/deb.count_reg[31]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y57     deb_read/deb.count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63     deb_read/deb.count_reg[27]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y63     deb_read/deb.count_reg[28]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     deb_read/deb.count_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     deb_read/deb.count_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y64     deb_read/deb.count_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y52    gmodo/temp_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y52    gmodo/temp_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y52    gmodo/temp_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     deb_set/deb.count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35     deb_set/deb.count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y55    deb_modo/button_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y55    deb_modo/cleared_button_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     deb_set/deb.count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     deb_set/deb.count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     deb_set/deb.count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     deb_set/deb.count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     deb_set/deb.count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     deb_set/deb.count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     deb_set/deb.count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y39     deb_set/deb.count_reg[24]/C



