git clone --depth 1 --no-tags https://github.com/Domandrenog/Digital-Systems-Modeling-and-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604143333
git clone --depth 1 --no-tags https://github.com/kbogumil01/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600761447
git clone --depth 1 --no-tags https://github.com/Pernapati-Akhil/APB-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/598967565
git clone --depth 1 --no-tags https://github.com/nikaemami/RTL-Components-Iterative-Logic-Synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599928947
git clone --depth 1 --no-tags https://github.com/mddanish05/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600540853
git clone --depth 1 --no-tags https://github.com/chaekwan/chisel-template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601122349
git clone --depth 1 --no-tags https://github.com/padre6/assertion_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601149638
git clone --depth 1 --no-tags https://github.com/nil1g18/Simple-Single-Cycled-MIPS-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626902877
git clone --depth 1 --no-tags https://github.com/AGomezGutierrez/Taller_Digitales-LAB_3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628372463
git clone --depth 1 --no-tags https://github.com/Habiter/FPGA_prj_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622922858
git clone --depth 1 --no-tags https://github.com/Carlos12001/register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622406122
git clone --depth 1 --no-tags https://github.com/tiger9z/verification-0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624287624
git clone --depth 1 --no-tags https://github.com/sild3nafil/Inter.sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626040349
git clone --depth 1 --no-tags https://github.com/Su-Jena/RISC-V_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618595898
git clone --depth 1 --no-tags https://github.com/aeshes/hamming_ecc_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/620478237
git clone --depth 1 --no-tags https://github.com/wanderhank/Laboratorio-02-LOAC-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627132270
git clone --depth 1 --no-tags https://github.com/tkileypdx/smalluvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627169938
git clone --depth 1 --no-tags https://github.com/SukanyaMore11/UNIVERSAL_VERIFICATION_METHOD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628149097
git clone --depth 1 --no-tags https://github.com/Kholoud-Ebrahim/ALU_design_Verification_UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628119370
git clone --depth 1 --no-tags https://github.com/Yashovardhan15/mux_rtl_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606468987
git clone --depth 1 --no-tags https://github.com/1847123212/st7789_abdulov_static.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609445751
git clone --depth 1 --no-tags https://github.com/bwilhelm0/i8008.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609265126
git clone --depth 1 --no-tags https://github.com/EmoryZoellner/DLD-Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610428317
git clone --depth 1 --no-tags https://github.com/camiloarteaga1/Digi2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610054538
git clone --depth 1 --no-tags https://github.com/AryamannTomar/Posit_in_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611065296
git clone --depth 1 --no-tags https://github.com/DavidRich09/drichmond_digital_design_lab_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606286479
git clone --depth 1 --no-tags https://github.com/Reammaer/uvm_alu_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605269204
git clone --depth 1 --no-tags https://github.com/Carlos12001/nand3_systemverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613474851
git clone --depth 1 --no-tags https://github.com/Sharmi-Rajakumaran/System-Verilog-Assertions.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614444999
git clone --depth 1 --no-tags https://github.com/IlorDash/verilog-practice-course-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601663608
git clone --depth 1 --no-tags https://github.com/zcb2110/lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602761648
git clone --depth 1 --no-tags https://github.com/humayunsiraj123/RTL_Training.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602879599
git clone --depth 1 --no-tags https://github.com/westonmcevoy/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615869280
git clone --depth 1 --no-tags https://github.com/rdje/sv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615873698
git clone --depth 1 --no-tags https://github.com/shariethernet/approximate-dadda-multipliers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615041184
git clone --depth 1 --no-tags https://github.com/ZhijingY/Multicore-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624315609
git clone --depth 1 --no-tags https://github.com/nkapuscinska/vivado2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614559531
git clone --depth 1 --no-tags https://github.com/Shivaprasadm02/uvm_lab10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614712127
git clone --depth 1 --no-tags https://github.com/mzpmazeping/uvm_easy_mam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/625839667
git clone --depth 1 --no-tags https://github.com/zhfffy/memory_MC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/613813792
git clone --depth 1 --no-tags https://github.com/drandyhaas/LL10G_Cyclone10GX_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/608345547
git clone --depth 1 --no-tags https://github.com/cse140l-wi23/lab5_starter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/611420855
git clone --depth 1 --no-tags https://github.com/vickybou19/CompArchCourseDUTH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612922115
git clone --depth 1 --no-tags https://github.com/kevindkim723/E85_Bonus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/599195741
git clone --depth 1 --no-tags https://github.com/SURA-SAI-SWAROOP/Adders_Using_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618289694
git clone --depth 1 --no-tags https://github.com/karthdjd/UVM-PROJECT-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615795301
git clone --depth 1 --no-tags https://github.com/Adhi-cyber/uvm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615691140
git clone --depth 1 --no-tags https://github.com/alkaseltz/OTTER-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/618725821
git clone --depth 1 --no-tags https://github.com/ben-j-c/fpga-dnn-accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605374329
git clone --depth 1 --no-tags https://github.com/hubuke/EE469_Lab1_attemp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605362448
git clone --depth 1 --no-tags https://github.com/gary600/eaterchip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606306508
git clone --depth 1 --no-tags https://github.com/sorybarry223/SE204.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609345302
git clone --depth 1 --no-tags https://github.com/Nagarjun444/system-verilog-constraint-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610637951
git clone --depth 1 --no-tags https://github.com/gencturkmert/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612333874
git clone --depth 1 --no-tags https://github.com/Ahmed0100/multi_clock_digital_system_uart_alu_reg_file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/609803945
git clone --depth 1 --no-tags https://github.com/jacobkearin/CPU_8b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/612275879
git clone --depth 1 --no-tags https://github.com/dgupta2611/SV_Project_Winter_2023.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/614666693
git clone --depth 1 --no-tags https://github.com/ajm2327/Integrating-Microprocessor-with-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/617112283
git clone --depth 1 --no-tags https://github.com/ewertonsantos/counter_m.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/615355825
git clone --depth 1 --no-tags https://github.com/fmrt2019/graduation_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627711366
git clone --depth 1 --no-tags https://github.com/johnrscott/riscv_proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/623630957
git clone --depth 1 --no-tags https://github.com/cevero/cevero_dvfs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627537157
git clone --depth 1 --no-tags https://github.com/iasmimtx/loac-ufcg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626584625
git clone --depth 1 --no-tags https://github.com/AbalusAwudu/RhythmRush.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626169710
git clone --depth 1 --no-tags https://github.com/studeo14/Zip-CPU-Verilog-Tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626187273
git clone --depth 1 --no-tags https://github.com/TomasLAbreu/AXI4-VIP-env.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603436506
git clone --depth 1 --no-tags https://github.com/LudmilaGomes/Metronomo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603191076
git clone --depth 1 --no-tags https://github.com/abhigna97/Alpha-21264-Microprocessor-Tournament-Branch-Predictor-using-System-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603194692
git clone --depth 1 --no-tags https://github.com/Chuning99/Alarm-Clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604383932
git clone --depth 1 --no-tags https://github.com/RodrigoAceves/PrimeNumberGenerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604445897
git clone --depth 1 --no-tags https://github.com/Momoi2309/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604570112
git clone --depth 1 --no-tags https://github.com/Tohaneanu/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604568758
git clone --depth 1 --no-tags https://github.com/ZerunYin/uvm_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605204404
git clone --depth 1 --no-tags https://github.com/JinxingYin/Hardware-Generation-Tool-of-Convolution-Module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600951039
git clone --depth 1 --no-tags https://github.com/AndreeaEch657/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604050511
git clone --depth 1 --no-tags https://github.com/LeeRaeIk/onthespot_portfolio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605899854
git clone --depth 1 --no-tags https://github.com/lauranton/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604013913
git clone --depth 1 --no-tags https://github.com/19ana-maria/TSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604567692
git clone --depth 1 --no-tags https://github.com/gaochangw/SystemVerilog_Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603783644
git clone --depth 1 --no-tags https://github.com/RuthTau/CPEN_211.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/603305859
git clone --depth 1 --no-tags https://github.com/LaPriseDeRISC/test_ras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604100893
git clone --depth 1 --no-tags https://github.com/MATHYBALA-02/SYSTEM-VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604766847
git clone --depth 1 --no-tags https://github.com/yanaginx/uvm-module-access.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/604898973
git clone --depth 1 --no-tags https://github.com/RawanAbdelkhalek/VLSA-Variable-Latency-Speculative-Addition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/602164350
git clone --depth 1 --no-tags https://github.com/xianwen123/APB-MCDF.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/601974322
git clone --depth 1 --no-tags https://github.com/ic-lab-duth/CompArchCourseDUTH.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/605490455
git clone --depth 1 --no-tags https://github.com/RageFu2004/ecs122.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/626251081
git clone --depth 1 --no-tags https://github.com/Lilferrit/riscvstuff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/600964699
git clone --depth 1 --no-tags https://github.com/dassiddharth07/Kyber_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/607340603
git clone --depth 1 --no-tags https://github.com/SharmaPrateek18/32x32_Register_2R1W.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606874136
git clone --depth 1 --no-tags https://github.com/joachimcao/lab0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/606855235
git clone --depth 1 --no-tags https://github.com/danmihai240/P3_GAME_OF_LIFE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610003886
git clone --depth 1 --no-tags https://github.com/TangRongshun/axi_stream_insert_header_V2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610253891
git clone --depth 1 --no-tags https://github.com/abhinav9629/Voting-Machine-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/628272376
git clone --depth 1 --no-tags https://github.com/sag104/CSE148_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/627018691
git clone --depth 1 --no-tags https://github.com/jcrodrig-cmd/0xFA4_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/622387405
git clone --depth 1 --no-tags https://github.com/shubhamsavita98/DV_HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/624980676
git clone --depth 1 --no-tags https://github.com/vmeirelle/projetos-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/610319809
