==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_offset=slave
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z045ffg900-2 
INFO: [HLS 200-10] Setting target device to 'xc7z045-ffg900-2'
INFO: [HLS 200-1510] Running: create_clock -period 100.000000MHz -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_export -disable_deadlock_detection=true 
INFO: [HLS 200-1510] Running: config_rtl -m_axi_conservative_mode=1 
WARNING: [HLS 200-483] The 'config_rtl -m_axi_conservative_mode' command is deprecated and will be removed in a future release. Use 'config_interface -m_axi_conservative_mode' as its replacement.
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -ipname krnl_lstm 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 205.994 MB.
INFO: [HLS 200-10] Analyzing design file '/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:359:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:368:16
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:378:19
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:381:16
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:337:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:338:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:339:2
WARNING: [HLS 214-169] There are a total of 15 such instances of non-canonical statements in the dataflow region: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:323:2
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/dot.hpp:64:5
WARNING: [HLS 200-471] Dataflow form checks found 10 issue(s) in file /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'p_Idx': /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:221:32
WARNING: [HLS 207-5301] unused parameter 'p_Idx': /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:228:38
WARNING: [HLS 207-5517] Invalid interface port in '#pragma HLS interface': expect function parameter: /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:286:38
WARNING: [HLS 207-5301] unused parameter 'p_n': /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/gbmv.hpp:38:30
WARNING: [HLS 207-5301] unused parameter 'p_k': /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/gemm.hpp:162:30
WARNING: [HLS 207-5301] unused parameter 'p_k': /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/gemm.hpp:183:30
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 39.81 seconds. CPU system time: 1.1 seconds. Elapsed time: 41.53 seconds; current allocated memory: 212.439 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'hls::stream<float, 0>::operator<<(float const&)' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'read_input(float*, hls::stream<float, 0>&)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:304:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::read()' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 4u, 32u>::WideType()' into 'void xf::blas::readVec2Stream<float, 4u>(float*, unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:147:44)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'void xf::blas::readVec2Stream<float, 4u>(float*, unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:151:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read(ap_uint<128>&)' into 'hls::stream<ap_uint<128>, 0>::read()' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 4u, 32u>::WideType()' into 'void xf::blas::mul<float, 4u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:53:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::write(ap_uint<128> const&)' into 'void xf::blas::mul<float, 4u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:64:19)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 4u, 32u>::WideType()' into 'void xf::blas::mul<float, 4u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:54:48)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 4u, 32u>::WideType()' into 'void xf::blas::mul<float, 4u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:55:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'void xf::blas::mul<float, 4u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:59:15)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 4u, 32u>::WideType(ap_uint<128> const&)' into 'void xf::blas::mul<float, 4u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:59:11)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'void xf::blas::mul<float, 4u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:60:26)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 4u, 32u>::WideType(ap_uint<128> const&)' into 'void xf::blas::mul<float, 4u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:60:22)
INFO: [HLS 214-131] Inlining function 'xf::blas::BinarySum<float, 1u, float>::sum(float*)' into 'xf::blas::BinarySum<float, 2u, float>::sum(float*)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:43:16)
INFO: [HLS 214-131] Inlining function 'xf::blas::BinarySum<float, 1u, float>::sum(float*)' into 'xf::blas::BinarySum<float, 2u, float>::sum(float*)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:44:16)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::read()' into 'void xf::blas::(anonymous namespace)::preProcess<float, 2u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, (1) << (2u), (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<float, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:53:55)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'void xf::blas::(anonymous namespace)::preProcess<float, 2u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, (1) << (2u), (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<float, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:56:20)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 4u, 32u>::WideType(ap_uint<128> const&)' into 'void xf::blas::(anonymous namespace)::preProcess<float, 2u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, (1) << (2u), (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<float, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:53:51)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'void xf::blas::padding<float, 4u, unsigned int>(unsigned int, hls::stream<float, 0>&, hls::stream<float, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/padding.hpp:61:36)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'void xf::blas::padding<float, 4u, unsigned int>(unsigned int, hls::stream<float, 0>&, hls::stream<float, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/padding.hpp:62:19)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 4u, 32u>::WideType()' into 'void xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>(unsigned int, hls::stream<float, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:73:33)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::write(ap_uint<32> const&)' into 'void xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>(unsigned int, hls::stream<float, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:79:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'void xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>(unsigned int, hls::stream<float, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:76:22)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 4u, 32u>::shift(float)' into 'void xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>(unsigned int, hls::stream<float, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:76:10)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'void xf::blas::sum<float, 2u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, (1) << (2u), (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:111:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'void xf::blas::sum<float, 2u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, (1) << (2u), (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:111:37)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'void xf::blas::(anonymous namespace)::dot_tree<float, 2u, unsigned int, float>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<float, (1) << (2u), (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, (1) << (2u), (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8)>::t_TypeInt, 0>&)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:65:78)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read(ap_uint<32>&)' into 'hls::stream<ap_uint<32>, 0>::read()' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::stream()' into 'void xf::blas::dot<float, 2u, unsigned int>(unsigned int, hls::stream<xf::blas::WideType<float, (1) << (2u), (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, (1) << (2u), (sizeof (float)) * (8)>::t_TypeInt, 0>&, float&)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/dot.hpp:60:62)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<32>, 0>::read()' into 'void xf::blas::dot<float, 2u, unsigned int>(unsigned int, hls::stream<xf::blas::WideType<float, (1) << (2u), (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, (1) << (2u), (sizeof (float)) * (8)>::t_TypeInt, 0>&, float&)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/dot.hpp:63:41)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'krnl_dot(float*, float*, float*)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:229:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_uint<128>, 0>::stream()' into 'krnl_dot(float*, float*, float*)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:230:72)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'krnl_lstm_str(hls::stream<float, 0>&, hls::stream<float, 0>&)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:408:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::operator<<(float const&)' into 'krnl_lstm_str(hls::stream<float, 0>&, hls::stream<float, 0>&)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:426:15)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'write_output(float*, hls::stream<float, 0>&)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:315:19)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream(char const*)' into 'krnl_lstm(float*, float*)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:444:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream(char const*)' into 'krnl_lstm(float*, float*)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:445:31)
INFO: [HLS 214-210] Disaggregating variable 'l_val'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp3'
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
INFO: [HLS 214-210] Disaggregating variable 'l_valRes'
INFO: [HLS 214-210] Disaggregating variable 'l_valY'
INFO: [HLS 214-210] Disaggregating variable 'l_valX'
INFO: [HLS 214-210] Disaggregating variable 'l_x'
INFO: [HLS 214-210] Disaggregating variable 'l_input'
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_3' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:74:30) in function 'xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>' completely with a factor of 4 (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:74:30)
INFO: [HLS 214-186] Unrolling loop 'WIDE_TYPE_SHIFT' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:141:9) in function 'xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>' completely with a factor of 3 (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:141:9)
INFO: [HLS 214-186] Unrolling loop 'WIDE_TYPE_SHIFT' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:141:9) in function 'xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>' completely with a factor of 3 (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:141:9)
INFO: [HLS 214-186] Unrolling loop 'WIDE_TYPE_SHIFT' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:141:9) in function 'xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>' completely with a factor of 3 (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:141:9)
INFO: [HLS 214-186] Unrolling loop 'WIDE_TYPE_SHIFT' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:141:9) in function 'xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>' completely with a factor of 3 (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:141:9)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_265_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:265:21) in function 'zero_array' completely with a factor of 64 (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:265:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_273_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:273:21) in function 'copy_array' completely with a factor of 64 (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:273:21)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_290_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:290:20) in function 'krnl_split' completely with a factor of 64 (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:290:20)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_120_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:120:27) in function 'xf::blas::WideType<float, 4u, 32u>::operator ap_uint<128> const' completely with a factor of 4 (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:120:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:99:26) in function 'xf::blas::WideType<float, 4u, 32u>::constructor' completely with a factor of 4 (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:99:26)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 4u, 32u>::operator[](unsigned int)' into 'void xf::blas::readVec2Stream<float, 4u>(float*, unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:139:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 4u, 32u>::operator ap_uint<128> const()' into 'void xf::blas::readVec2Stream<float, 4u>(float*, unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:139:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 4u, 32u>::constructor(ap_uint<128> const&)' into 'void xf::blas::mul<float, 4u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 4u, 32u>::operator[](unsigned int)' into 'void xf::blas::mul<float, 4u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 4u, 32u>::operator ap_uint<128> const()' into 'void xf::blas::mul<float, 4u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:45:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::BinarySum<float, 2u, float>::sum(float*)' into 'xf::blas::BinarySum<float, 4u, float>::sum(float*)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/utils.hpp:41:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 4u, 32u>::getValAddr()' into 'void xf::blas::(anonymous namespace)::preProcess<float, 2u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, (1) << (2u), (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<float, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:48:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 4u, 32u>::constructor(ap_uint<128> const&)' into 'void xf::blas::(anonymous namespace)::preProcess<float, 2u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, (1) << (2u), (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<float, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:48:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::BinarySum<float, 4u, float>::sum(float*)' into 'void xf::blas::(anonymous namespace)::preProcess<float, 2u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, (1) << (2u), (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<float, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:48:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 4u, 32u>::getValAddr()' into 'void xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>(unsigned int, hls::stream<float, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:66:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 1u, 32u>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>(unsigned int, hls::stream<float, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:66:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 1u, 32u>::WideType(float)' into 'void xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>(unsigned int, hls::stream<float, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:66:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 1u, 32u>::operator ap_uint<32> const()' into 'void xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>(unsigned int, hls::stream<float, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:66:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::BinarySum<float, 4u, float>::sum(float*)' into 'void xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>(unsigned int, hls::stream<float, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:66:0)
INFO: [HLS 214-178] Inlining function 'dense_layer(float*, float*)' into 'krnl_lstm_str(hls::stream<float, 0>&, hls::stream<float, 0>&)' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:385:0)
INFO: [HLS 214-115] Multiple burst writes of length 16815 and bit width 256 has been inferred on port 'gmem' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:311:20)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uints' into 'void xf::blas::readVec2Stream<float, 4u>(float*, unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&) (.1)' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.ap_uints' into 'void xf::blas::mul<float, 4u, unsigned int, float>(unsigned int, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 4u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int) (.1)' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_uint.1s' into 'void xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>(unsigned int, hls::stream<float, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8)>::t_TypeInt, 0>&, unsigned int) (.1)' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 15.6 seconds. CPU system time: 0.53 seconds. Elapsed time: 16.36 seconds; current allocated memory: 216.998 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 217.001 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.51 seconds; current allocated memory: 261.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 301.480 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xf::blas::padding<float, 4u, unsigned int>' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/padding.hpp:52:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_59_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/padding.hpp:59) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_59_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/padding.hpp:59) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xf::blas::mul<float, 4u, unsigned int, float>' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:51:73).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_51_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:119) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_51_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:119) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xf::blas::(anonymous namespace)::preProcess<float, 2u, unsigned int, float>' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:43:67).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_51_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:51) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_51_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:51) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:43:66).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_71_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:71) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_71_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:71) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'hist_iter' (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'krnl_lstm_str' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'unit_iter' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:409) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'unit_iter' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:409) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_280_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:280) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_280_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:280) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xf::blas::readVec2Stream<float, 4u>' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:66:70).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_144_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:119) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_144_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:119) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xf::blas::readVec2Stream<float, 4u>.1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:66:70).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_144_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:119) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_144_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:119) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'xf::blas::readVec2Stream<float, 4u>.2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:66:70).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'VITIS_LOOP_144_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:119) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'VITIS_LOOP_144_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:119) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_59_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/padding.hpp:59) in function 'xf::blas::padding<float, 4u, unsigned int>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:119) in function 'xf::blas::mul<float, 4u, unsigned int, float>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_61_3' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:61) in function 'xf::blas::mul<float, 4u, unsigned int, float>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_51_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:51) in function 'xf::blas::(anonymous namespace)::preProcess<float, 2u, unsigned int, float>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_71_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:71) in function 'xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'unit_iter' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:409) in function 'krnl_lstm_str' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_280_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:280) in function 'krnl_lstm_str' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_425_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:425) in function 'krnl_lstm_str' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_144_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:119) in function 'xf::blas::readVec2Stream<float, 4u>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_148_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:148) in function 'xf::blas::readVec2Stream<float, 4u>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_144_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:119) in function 'xf::blas::readVec2Stream<float, 4u>.1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_148_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:148) in function 'xf::blas::readVec2Stream<float, 4u>.1' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_144_1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/utils/types.hpp:119) in function 'xf::blas::readVec2Stream<float, 4u>.2' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_148_2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:148) in function 'xf::blas::readVec2Stream<float, 4u>.2' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'h_tps1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:332) automatically.
INFO: [XFORM 203-102] Partitioning array 'h_tps2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:333) automatically.
INFO: [XFORM 203-102] Partitioning array 'h_tps3' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:334) automatically.
INFO: [XFORM 203-102] Partitioning array 'h_tps' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:386) automatically.
INFO: [XFORM 203-102] Partitioning array 'c_tps' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:387) automatically.
INFO: [XFORM 203-102] Partitioning array 'h_ts' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:388) automatically.
INFO: [XFORM 203-102] Partitioning array 'c_ts' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:389) automatically.
INFO: [XFORM 203-102] Partitioning array 'y_h' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:393) automatically.
INFO: [XFORM 203-101] Partitioning array 'l_valX.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_valY.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_valRes.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_val.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_val.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_val.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_val.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_val.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_val.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_val.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_val.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_val.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_val.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/dataMover/vecMoverB1.hpp:147) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_valX.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_valY.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_valRes.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_valX.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_valY.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_valRes.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_valX.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_valY.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_valRes.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_valX.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_valY.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l_valRes.m_Val' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/mul.hpp:55) in dimension 1 completely.
INFO: [XFORM 203-102] Partitioning array 'W_ho' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_hi' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_hf' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W_hc' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'W' in dimension 2 automatically.
WARNING: [HLS 200-805] An internal stream 'l_dot' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/dot.hpp:60) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_dot' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/dot.hpp:60) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_dot' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/dot.hpp:60) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_dot' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/dot.hpp:60) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_dot' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/dot.hpp:60) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_mulStr' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:65) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_mulStr' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:65) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_mulStr' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:65) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_mulStr' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:65) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'l_mulStr' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:65) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'str_in1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:229) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'str_in2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:230) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'str_in1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:229) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'str_in2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:230) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'str_in1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:229) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'str_in2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:230) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'str_in1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:229) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'str_in2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:230) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'str_in1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:229) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'str_in2' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:230) with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::sum<float, 2u, unsigned int, float>5968' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:111:1), detected/extracted 3 process function(s): 
	 'xf::blas::(anonymous namespace)::preProcess<float, 2u, unsigned int, float>6475'
	 'xf::blas::padding<float, 4u, unsigned int>6576'
	 'xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>6677'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::(anonymous namespace)::dot_tree<float, 2u, unsigned int, float>5360' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:56:1), detected/extracted 2 process function(s): 
	 'xf::blas::mul<float, 4u, unsigned int, float>5867'
	 'xf::blas::sum<float, 2u, unsigned int, float>5968'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::DotHelper<float, 2u, unsigned int, float>::dot4054' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:124:5), detected/extracted 1 process function(s): 
	 'xf::blas::(anonymous namespace)::dot_tree<float, 2u, unsigned int, float>5360'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::dot<float, 2u, unsigned int>3243' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/dot.hpp:60:1), detected/extracted 2 process function(s): 
	 'xf::blas::DotHelper<float, 2u, unsigned int, float>::dot4054'
	 'xf::blas::dot<float, 2u, unsigned int>3243_Block_.split13_proc93'.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_dot33' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226:5), detected/extracted 4 process function(s): 
	 'krnl_dot33.entry106'
	 'xf::blas::readVec2Stream<float, 4u>.141'
	 'xf::blas::readVec2Stream<float, 4u>3142'
	 'xf::blas::dot<float, 2u, unsigned int>3243'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::sum<float, 2u, unsigned int, float>5970' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:111:1), detected/extracted 3 process function(s): 
	 'xf::blas::(anonymous namespace)::preProcess<float, 2u, unsigned int, float>6478'
	 'xf::blas::padding<float, 4u, unsigned int>6579'
	 'xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>6680'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::(anonymous namespace)::dot_tree<float, 2u, unsigned int, float>5361' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:56:1), detected/extracted 2 process function(s): 
	 'xf::blas::mul<float, 4u, unsigned int, float>5869'
	 'xf::blas::sum<float, 2u, unsigned int, float>5970'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::DotHelper<float, 2u, unsigned int, float>::dot4055' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:124:5), detected/extracted 1 process function(s): 
	 'xf::blas::(anonymous namespace)::dot_tree<float, 2u, unsigned int, float>5361'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::dot<float, 2u, unsigned int>3246' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/dot.hpp:60:1), detected/extracted 2 process function(s): 
	 'xf::blas::DotHelper<float, 2u, unsigned int, float>::dot4055'
	 'xf::blas::dot<float, 2u, unsigned int>3246_Block_.split13_proc94'.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_dot35' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226:5), detected/extracted 4 process function(s): 
	 'krnl_dot35.entry110'
	 'xf::blas::readVec2Stream<float, 4u>.144'
	 'xf::blas::readVec2Stream<float, 4u>3145'
	 'xf::blas::dot<float, 2u, unsigned int>3246'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::sum<float, 2u, unsigned int, float>5972' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:111:1), detected/extracted 3 process function(s): 
	 'xf::blas::(anonymous namespace)::preProcess<float, 2u, unsigned int, float>6481'
	 'xf::blas::padding<float, 4u, unsigned int>6582'
	 'xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>6683'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::(anonymous namespace)::dot_tree<float, 2u, unsigned int, float>5362' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:56:1), detected/extracted 2 process function(s): 
	 'xf::blas::mul<float, 4u, unsigned int, float>5871'
	 'xf::blas::sum<float, 2u, unsigned int, float>5972'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::DotHelper<float, 2u, unsigned int, float>::dot4056' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:124:5), detected/extracted 1 process function(s): 
	 'xf::blas::(anonymous namespace)::dot_tree<float, 2u, unsigned int, float>5362'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::dot<float, 2u, unsigned int>3249' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/dot.hpp:60:1), detected/extracted 2 process function(s): 
	 'xf::blas::DotHelper<float, 2u, unsigned int, float>::dot4056'
	 'xf::blas::dot<float, 2u, unsigned int>3249_Block_.split13_proc95'.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_dot37' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226:5), detected/extracted 4 process function(s): 
	 'krnl_dot37.entry114'
	 'xf::blas::readVec2Stream<float, 4u>.147'
	 'xf::blas::readVec2Stream<float, 4u>3148'
	 'xf::blas::dot<float, 2u, unsigned int>3249'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::sum<float, 2u, unsigned int, float>5974' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:111:1), detected/extracted 3 process function(s): 
	 'xf::blas::(anonymous namespace)::preProcess<float, 2u, unsigned int, float>6484'
	 'xf::blas::padding<float, 4u, unsigned int>6585'
	 'xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>6686'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::(anonymous namespace)::dot_tree<float, 2u, unsigned int, float>5363' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:56:1), detected/extracted 2 process function(s): 
	 'xf::blas::mul<float, 4u, unsigned int, float>5873'
	 'xf::blas::sum<float, 2u, unsigned int, float>5974'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::DotHelper<float, 2u, unsigned int, float>::dot4057' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:124:5), detected/extracted 1 process function(s): 
	 'xf::blas::(anonymous namespace)::dot_tree<float, 2u, unsigned int, float>5363'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::dot<float, 2u, unsigned int>3252' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/dot.hpp:60:1), detected/extracted 2 process function(s): 
	 'xf::blas::DotHelper<float, 2u, unsigned int, float>::dot4057'
	 'xf::blas::dot<float, 2u, unsigned int>3252_Block_.split13_proc96'.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_dot39' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226:5), detected/extracted 4 process function(s): 
	 'krnl_dot39.entry118'
	 'xf::blas::readVec2Stream<float, 4u>.150'
	 'xf::blas::readVec2Stream<float, 4u>3151'
	 'xf::blas::dot<float, 2u, unsigned int>3252'.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_lstm_unit' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320), detected/extracted 21 process function(s): 
	 'krnl_lstm_unit.entry122'
	 'krnl_lstm_unit_Block_.split2_proc'
	 'krnl_split'
	 'krnl_dot33'
	 'krnl_lstm_unit_Block_.split25_proc'
	 'krnl_lut_sigmoid34'
	 'krnl_dot35'
	 'krnl_lstm_unit_Block_.split29_proc'
	 'krnl_lut_sigmoid36'
	 'krnl_dot37'
	 'krnl_lstm_unit_Block_.split213_proc'
	 'krnl_lut_tanh38'
	 'krnl_lstm_unit_Block_.split216_proc'
	 'krnl_lstm_unit_Block_.split217_proc'
	 'krnl_lstm_unit_Block_.split218_proc'
	 'krnl_dot39'
	 'krnl_lstm_unit_Block_.split221_proc'
	 'krnl_lut_sigmoid'
	 'krnl_lut_tanh'
	 'krnl_lstm_unit_Block_.split225_proc'
	 'krnl_lstm_unit_Block_.split226_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::sum<float, 2u, unsigned int, float>' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:111:1), detected/extracted 3 process function(s): 
	 'xf::blas::(anonymous namespace)::preProcess<float, 2u, unsigned int, float>'
	 'xf::blas::padding<float, 4u, unsigned int>'
	 'xf::blas::(anonymous namespace)::postProcess<float, 2u, unsigned int>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::(anonymous namespace)::dot_tree<float, 2u, unsigned int, float>' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:56:1), detected/extracted 2 process function(s): 
	 'xf::blas::mul<float, 4u, unsigned int, float>'
	 'xf::blas::sum<float, 2u, unsigned int, float>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::DotHelper<float, 2u, unsigned int, float>::dot' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/dotHelper.hpp:124:5), detected/extracted 1 process function(s): 
	 'xf::blas::(anonymous namespace)::dot_tree<float, 2u, unsigned int, float>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::blas::dot<float, 2u, unsigned int>' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/dot.hpp:60:1), detected/extracted 2 process function(s): 
	 'xf::blas::DotHelper<float, 2u, unsigned int, float>::dot'
	 'xf::blas::dot<float, 2u, unsigned int>_Block_.split13_proc97'.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_dot.1' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:226:1), detected/extracted 4 process function(s): 
	 'krnl_dot.1.entry139'
	 'xf::blas::readVec2Stream<float, 4u>'
	 'xf::blas::readVec2Stream<float, 4u>.2'
	 'xf::blas::dot<float, 2u, unsigned int>'.
INFO: [XFORM 203-712] Applying dataflow to function 'krnl_lstm' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:435), detected/extracted 3 process function(s): 
	 'read_input143'
	 'krnl_lstm_str'
	 'write_output'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 51.57 seconds. CPU system time: 0.3 seconds. Elapsed time: 51.92 seconds; current allocated memory: 382.564 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'val_iter' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:405:21) in function 'krnl_lstm_str'.
WARNING: [HLS 200-993] Function 'sum<float, 2u, unsigned int, float>5974' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/libs/xf_BLAS/L1/include/hw/xf_blas/helpers/funcs/sum.hpp:111:1) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  pipe: (/home/jrk/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
WARNING: [HLS 200-1450] Process krnl_lstm_unit_Block_.split218_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process.
WARNING: [HLS 200-1449] Process read_input143 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 48.19 seconds. CPU system time: 0.26 seconds. Elapsed time: 48.66 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'krnl_lstm' ...
WARNING: [SYN 201-103] Legalizing function name 'krnl_lstm.entry3' to 'krnl_lstm_entry3'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_lstm_unit.entry122' to 'krnl_lstm_unit_entry122'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_lstm_unit_Block_.split2_proc' to 'krnl_lstm_unit_Block_split2_proc'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_dot33.entry106' to 'krnl_dot33_entry106'.
WARNING: [SYN 201-103] Legalizing function name 'readVec2Stream<float, 4u>.141' to 'readVec2Stream_float_4u_141'.
WARNING: [SYN 201-103] Legalizing function name 'readVec2Stream<float, 4u>3142' to 'readVec2Stream_float_4u_3142'.
WARNING: [SYN 201-103] Legalizing function name 'mul<float, 4u, unsigned int, float>5867' to 'mul_float_4u_unsigned_int_float_5867'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)preProcess<float, 2u, unsigned int, float>6475' to 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6475'.
WARNING: [SYN 201-103] Legalizing function name 'padding<float, 4u, unsigned int>6576' to 'padding_float_4u_unsigned_int_6576'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)postProcess<float, 2u, unsigned int>6677' to 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6677'.
WARNING: [SYN 201-103] Legalizing function name 'sum<float, 2u, unsigned int, float>5968' to 'sum_float_2u_unsigned_int_float_5968'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)dot_tree<float, 2u, unsigned int, float>5360' to 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5360'.
WARNING: [SYN 201-103] Legalizing function name 'dot<float, 2u, unsigned int>3243_Block_.split13_proc93' to 'dot_float_2u_unsigned_int_3243_Block_split13_proc93'.
WARNING: [SYN 201-103] Legalizing function name 'dot<float, 2u, unsigned int>3243' to 'dot_float_2u_unsigned_int_3243'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_lstm_unit_Block_.split25_proc' to 'krnl_lstm_unit_Block_split25_proc'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_dot35.entry110' to 'krnl_dot35_entry110'.
WARNING: [SYN 201-103] Legalizing function name 'readVec2Stream<float, 4u>.144' to 'readVec2Stream_float_4u_144'.
WARNING: [SYN 201-103] Legalizing function name 'readVec2Stream<float, 4u>3145' to 'readVec2Stream_float_4u_3145'.
WARNING: [SYN 201-103] Legalizing function name 'mul<float, 4u, unsigned int, float>5869' to 'mul_float_4u_unsigned_int_float_5869'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)preProcess<float, 2u, unsigned int, float>6478' to 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6478'.
WARNING: [SYN 201-103] Legalizing function name 'padding<float, 4u, unsigned int>6579' to 'padding_float_4u_unsigned_int_6579'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)postProcess<float, 2u, unsigned int>6680' to 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6680'.
WARNING: [SYN 201-103] Legalizing function name 'sum<float, 2u, unsigned int, float>5970' to 'sum_float_2u_unsigned_int_float_5970'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)dot_tree<float, 2u, unsigned int, float>5361' to 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5361'.
WARNING: [SYN 201-103] Legalizing function name 'dot<float, 2u, unsigned int>3246_Block_.split13_proc94' to 'dot_float_2u_unsigned_int_3246_Block_split13_proc94'.
WARNING: [SYN 201-103] Legalizing function name 'dot<float, 2u, unsigned int>3246' to 'dot_float_2u_unsigned_int_3246'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_lstm_unit_Block_.split29_proc' to 'krnl_lstm_unit_Block_split29_proc'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_dot37.entry114' to 'krnl_dot37_entry114'.
WARNING: [SYN 201-103] Legalizing function name 'readVec2Stream<float, 4u>.147' to 'readVec2Stream_float_4u_147'.
WARNING: [SYN 201-103] Legalizing function name 'readVec2Stream<float, 4u>3148' to 'readVec2Stream_float_4u_3148'.
WARNING: [SYN 201-103] Legalizing function name 'mul<float, 4u, unsigned int, float>5871' to 'mul_float_4u_unsigned_int_float_5871'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)preProcess<float, 2u, unsigned int, float>6481' to 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6481'.
WARNING: [SYN 201-103] Legalizing function name 'padding<float, 4u, unsigned int>6582' to 'padding_float_4u_unsigned_int_6582'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)postProcess<float, 2u, unsigned int>6683' to 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6683'.
WARNING: [SYN 201-103] Legalizing function name 'sum<float, 2u, unsigned int, float>5972' to 'sum_float_2u_unsigned_int_float_5972'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)dot_tree<float, 2u, unsigned int, float>5362' to 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5362'.
WARNING: [SYN 201-103] Legalizing function name 'dot<float, 2u, unsigned int>3249_Block_.split13_proc95' to 'dot_float_2u_unsigned_int_3249_Block_split13_proc95'.
WARNING: [SYN 201-103] Legalizing function name 'dot<float, 2u, unsigned int>3249' to 'dot_float_2u_unsigned_int_3249'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_lstm_unit_Block_.split213_proc' to 'krnl_lstm_unit_Block_split213_proc'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_lstm_unit_Block_.split216_proc' to 'krnl_lstm_unit_Block_split216_proc'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_lstm_unit_Block_.split217_proc' to 'krnl_lstm_unit_Block_split217_proc'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_lstm_unit_Block_.split218_proc' to 'krnl_lstm_unit_Block_split218_proc'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_dot39.entry118' to 'krnl_dot39_entry118'.
WARNING: [SYN 201-103] Legalizing function name 'readVec2Stream<float, 4u>.150' to 'readVec2Stream_float_4u_150'.
WARNING: [SYN 201-103] Legalizing function name 'readVec2Stream<float, 4u>3151' to 'readVec2Stream_float_4u_3151'.
WARNING: [SYN 201-103] Legalizing function name 'mul<float, 4u, unsigned int, float>5873' to 'mul_float_4u_unsigned_int_float_5873'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)preProcess<float, 2u, unsigned int, float>6484' to 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6484'.
WARNING: [SYN 201-103] Legalizing function name 'padding<float, 4u, unsigned int>6585' to 'padding_float_4u_unsigned_int_6585'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)postProcess<float, 2u, unsigned int>6686' to 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6686'.
WARNING: [SYN 201-103] Legalizing function name 'sum<float, 2u, unsigned int, float>5974' to 'sum_float_2u_unsigned_int_float_5974'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)dot_tree<float, 2u, unsigned int, float>5363' to 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5363'.
WARNING: [SYN 201-103] Legalizing function name 'dot<float, 2u, unsigned int>3252_Block_.split13_proc96' to 'dot_float_2u_unsigned_int_3252_Block_split13_proc96'.
WARNING: [SYN 201-103] Legalizing function name 'dot<float, 2u, unsigned int>3252' to 'dot_float_2u_unsigned_int_3252'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_lstm_unit_Block_.split221_proc' to 'krnl_lstm_unit_Block_split221_proc'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_lstm_unit_Block_.split225_proc' to 'krnl_lstm_unit_Block_split225_proc'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_lstm_unit_Block_.split226_proc' to 'krnl_lstm_unit_Block_split226_proc'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_dot.1.entry139' to 'krnl_dot_1_entry139'.
WARNING: [SYN 201-103] Legalizing function name 'readVec2Stream<float, 4u>' to 'readVec2Stream_float_4u_s'.
WARNING: [SYN 201-103] Legalizing function name 'readVec2Stream<float, 4u>.2' to 'readVec2Stream_float_4u_2'.
WARNING: [SYN 201-103] Legalizing function name 'mul<float, 4u, unsigned int, float>' to 'mul_float_4u_unsigned_int_float_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)preProcess<float, 2u, unsigned int, float>' to 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'padding<float, 4u, unsigned int>' to 'padding_float_4u_unsigned_int_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)postProcess<float, 2u, unsigned int>' to 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'sum<float, 2u, unsigned int, float>' to 'sum_float_2u_unsigned_int_float_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)dot_tree<float, 2u, unsigned int, float>' to 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'dot<float, 2u, unsigned int>_Block_.split13_proc97' to 'dot_float_2u_unsigned_int_Block_split13_proc97'.
WARNING: [SYN 201-103] Legalizing function name 'dot<float, 2u, unsigned int>' to 'dot_float_2u_unsigned_int_s'.
WARNING: [SYN 201-103] Legalizing function name 'krnl_dot.1' to 'krnl_dot_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.32 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_input143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'mem_rd'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'mem_rd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm_unit_entry122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm_unit_Block_split2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_dot33_entry106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVec2Stream_float_4u_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVec2Stream_float_4u_3142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_float_4u_unsigned_int_float_5867' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6475' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.36 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.317 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_float_4u_unsigned_int_6576' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.318 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6677' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.319 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_float_2u_unsigned_int_float_5968' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.319 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.319 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot4054' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.319 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_float_2u_unsigned_int_3243_Block_split13_proc93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.319 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_float_2u_unsigned_int_3243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_dot33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm_unit_Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lut_sigmoid34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_dot35_entry110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVec2Stream_float_4u_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVec2Stream_float_4u_3145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.328 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_float_4u_unsigned_int_float_5869' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.331 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6478' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.333 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_float_4u_unsigned_int_6579' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.334 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6680' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_float_2u_unsigned_int_float_5970' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot4055' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_float_2u_unsigned_int_3246_Block_split13_proc94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_float_2u_unsigned_int_3246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_dot35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.336 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm_unit_Block_split29_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.338 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lut_sigmoid36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_dot37_entry114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.340 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVec2Stream_float_4u_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.342 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVec2Stream_float_4u_3148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_float_4u_unsigned_int_float_5871' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6481' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.349 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_float_4u_unsigned_int_6582' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.350 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6683' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.350 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_float_2u_unsigned_int_float_5972' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.351 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.351 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot4056' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.351 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_float_2u_unsigned_int_3249_Block_split13_proc95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.351 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_float_2u_unsigned_int_3249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.351 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_dot37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.352 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm_unit_Block_split213_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.354 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lut_tanh38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.355 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm_unit_Block_split216_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.356 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm_unit_Block_split217_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.356 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm_unit_Block_split218_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.356 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_dot39_entry118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.356 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVec2Stream_float_4u_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVec2Stream_float_4u_3151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.360 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.361 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_float_4u_unsigned_int_float_5873' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.363 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6484' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.365 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_float_4u_unsigned_int_6585' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.366 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6686' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.367 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_float_2u_unsigned_int_float_5974' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.367 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.367 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot4057' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.367 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_float_2u_unsigned_int_3252_Block_split13_proc96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.367 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_float_2u_unsigned_int_3252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.367 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.368 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_dot39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.368 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm_unit_Block_split221_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.370 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lut_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.371 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lut_tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.373 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm_unit_Block_split225_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm_unit_Block_split226_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.374 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.374 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm_unit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.375 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 8.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.18 seconds; current allocated memory: 1.380 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.63 seconds; current allocated memory: 1.380 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_dot_1_entry139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.381 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.382 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVec2Stream_float_4u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.383 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'readVec2Stream_float_4u_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.385 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mul_float_4u_unsigned_int_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.387 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.389 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_float_4u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sum_float_2u_unsigned_int_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.391 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_float_2u_unsigned_int_Block_split13_proc97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dot_float_2u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.392 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.393 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm_str' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.22 seconds; current allocated memory: 1.398 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.76 seconds; current allocated memory: 1.419 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_311_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.61 seconds; current allocated memory: 1.419 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'krnl_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.420 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 6.32 seconds; current allocated memory: 1.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm_entry3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm_entry3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.4 seconds; current allocated memory: 1.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_input143' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_input143'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.423 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm_unit_entry122' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm_unit_entry122'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm_unit_Block_split2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm_unit_Block_split2_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'krnl_split' is 12355 from HDL expression: (~((in_18_empty_n == 1'b0) | (in_17_empty_n == 1'b0) | (in_16_empty_n == 1'b0) | (in_15_empty_n == 1'b0) | (in_14_empty_n == 1'b0) | (in_13_empty_n == 1'b0) | (in_12_empty_n == 1'b0) | (ap_start == 1'b0) | (in_11_empty_n == 1'b0) | (in_10_empty_n == 1'b0) | (in_9_empty_n == 1'b0) | (in_8_empty_n == 1'b0) | (in_7_empty_n == 1'b0) | (in_6_empty_n == 1'b0) | (in_5_empty_n == 1'b0) | (in_4_empty_n == 1'b0) | (in_3_empty_n == 1'b0) | (in_2_empty_n == 1'b0) | (in_1_empty_n == 1'b0) | (in_63_empty_n == 1'b0) | (in_62_empty_n == 1'b0) | (in_61_empty_n == 1'b0) | (in_60_empty_n == 1'b0) | (in_59_empty_n == 1'b0) | (in_0_empty_n == 1'b0) | (in_58_empty_n == 1'b0) | (in_57_empty_n == 1'b0) | (in_56_empty_n == 1'b0) | (in_55_empty_n == 1'b0) | (in_54_empty_n == 1'b0) | (in_53_empty_n == 1'b0) | (in_52_empty_n == 1'b0) | (in_51_empty_n == 1'b0) | (in_50_empty_n == 1'b0) | (in_49_empty_n == 1'b0) | (in_48_empty_n == 1'b0) | (in_47_empty_n == 1'b0) | (in_46_empty_n == 1'b0) | (in_45_empty_n == 1'b0) | (in_44_empty_n == 1'b0) | (in_43_empty_n == 1'b0) | (in_42_empty_n == 1'b0) | (in_41_empty_n == 1'b0) | (in_40_empty_n == 1'b0) | (in_39_empty_n == 1'b0) | (in_38_empty_n == 1'b0) | (in_37_empty_n == 1'b0) | (in_36_empty_n == 1'b0) | (in_35_empty_n == 1'b0) | (in_34_empty_n == 1'b0) | (in_33_empty_n == 1'b0) | (in_32_empty_n == 1'b0) | (in_31_empty_n == 1'b0) | (in_30_empty_n == 1'b0) | (in_29_empty_n == 1'b0) | (in_28_empty_n == 1'b0) | (in_27_empty_n == 1'b0) | (in_26_empty_n == 1'b0) | (in_25_empty_n == 1'b0) | (in_24_empty_n == 1'b0) | (in_23_empty_n == 1'b0) | (in_22_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (in_21_empty_n == 1'b0) | (in_20_empty_n == 1'b0) | (in_19_empty_n == 1'b0)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.46 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.57 seconds; current allocated memory: 1.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_dot33_entry106' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_dot33_entry106'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVec2Stream_float_4u_141' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVec2Stream_float_4u_141'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVec2Stream_float_4u_3142' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVec2Stream_float_4u_3142'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_float_4u_unsigned_int_float_5867' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_float_4u_unsigned_int_float_5867'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.533 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6475' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6475'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_float_4u_unsigned_int_6576' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_float_4u_unsigned_int_6576'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6677' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6677'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.545 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_float_2u_unsigned_int_float_5968' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_float_2u_unsigned_int_float_5968'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.546 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5360' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5360'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot4054' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot4054'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.547 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_float_2u_unsigned_int_3243_Block_split13_proc93' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_float_2u_unsigned_int_3243_Block_split13_proc93'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_float_2u_unsigned_int_3243' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_float_2u_unsigned_int_3243'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_dot33' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_dot33'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm_unit_Block_split25_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm_unit_Block_split25_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.555 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lut_sigmoid34' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lut_sigmoid34'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.557 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_dot35_entry110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_dot35_entry110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.58 seconds; current allocated memory: 1.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVec2Stream_float_4u_144' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVec2Stream_float_4u_144'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVec2Stream_float_4u_3145' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVec2Stream_float_4u_3145'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.572 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_float_4u_unsigned_int_float_5869' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_float_4u_unsigned_int_float_5869'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6478' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6478'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.584 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_float_4u_unsigned_int_6579' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_float_4u_unsigned_int_6579'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.588 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6680' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6680'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.589 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_float_2u_unsigned_int_float_5970' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_float_2u_unsigned_int_float_5970'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5361' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x0' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5361'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot4055' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot4055'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_float_2u_unsigned_int_3246_Block_split13_proc94' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_float_2u_unsigned_int_3246_Block_split13_proc94'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.592 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_float_2u_unsigned_int_3246' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_float_2u_unsigned_int_3246'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_dot35' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x3' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x1' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_dot35'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.596 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm_unit_Block_split29_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm_unit_Block_split29_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.600 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lut_sigmoid36' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lut_sigmoid36'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_dot37_entry114' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_dot37_entry114'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.3 seconds; current allocated memory: 1.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVec2Stream_float_4u_147' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVec2Stream_float_4u_147'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.14 seconds; current allocated memory: 1.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVec2Stream_float_4u_3148' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVec2Stream_float_4u_3148'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_float_4u_unsigned_int_float_5871' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_float_4u_unsigned_int_float_5871'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6481' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6481'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_float_4u_unsigned_int_6582' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_float_4u_unsigned_int_6582'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 1.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6683' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6683'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_float_2u_unsigned_int_float_5972' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x4' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_float_2u_unsigned_int_float_5972'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5362' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x2' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5362'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot4056' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot4056'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_float_2u_unsigned_int_3249_Block_split13_proc95' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_float_2u_unsigned_int_3249_Block_split13_proc95'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_float_2u_unsigned_int_3249' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x5' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_float_2u_unsigned_int_3249'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_dot37' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x6' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x3' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_dot37'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm_unit_Block_split213_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm_unit_Block_split213_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lut_tanh38' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lut_tanh38'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm_unit_Block_split216_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm_unit_Block_split216_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.26 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm_unit_Block_split217_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm_unit_Block_split217_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm_unit_Block_split218_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm_unit_Block_split218_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_dot39_entry118' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_dot39_entry118'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVec2Stream_float_4u_150' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVec2Stream_float_4u_150'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.07 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVec2Stream_float_4u_3151' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVec2Stream_float_4u_3151'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_float_4u_unsigned_int_float_5873' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_float_4u_unsigned_int_float_5873'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6484' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_6484'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.679 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_float_4u_unsigned_int_6585' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_float_4u_unsigned_int_6585'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.683 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6686' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_6686'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_float_2u_unsigned_int_float_5974' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x7' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_float_2u_unsigned_int_float_5974'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5363' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x4' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_5363'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot4057' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot4057'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_float_2u_unsigned_int_3252_Block_split13_proc96' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_float_2u_unsigned_int_3252_Block_split13_proc96'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_float_2u_unsigned_int_3252' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x8' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_float_2u_unsigned_int_3252'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_dot39' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x9' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x5' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_dot39'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm_unit_Block_split221_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm_unit_Block_split221_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lut_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lut_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lut_tanh' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 30 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lut_tanh'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.67 seconds; current allocated memory: 1.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm_unit_Block_split225_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm_unit_Block_split225_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.19 seconds; current allocated memory: 1.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm_unit_Block_split226_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm_unit_Block_split226_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.710 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm_unit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w6_d2_S' is changed to 'fifo_w6_d2_S_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x10' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm_unit'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 4.57 seconds; current allocated memory: 1.724 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_array'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 7.54 seconds; current allocated memory: 1.747 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_dot_1_entry139' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_dot_1_entry139'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVec2Stream_float_4u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVec2Stream_float_4u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.755 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'readVec2Stream_float_4u_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'readVec2Stream_float_4u_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.19 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.28 seconds; current allocated memory: 1.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mul_float_4u_unsigned_int_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mul_float_4u_unsigned_int_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_preProcess_float_2u_unsigned_int_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_float_4u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_float_4u_unsigned_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_postProcess_float_2u_unsigned_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sum_float_2u_unsigned_int_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x11' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sum_float_2u_unsigned_int_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x6' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_dot_tree_float_2u_unsigned_int_float_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_float_2u_unsigned_int_Block_split13_proc97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_float_2u_unsigned_int_Block_split13_proc97'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dot_float_2u_unsigned_int_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x12' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dot_float_2u_unsigned_int_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_dot_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x13' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w128_d2_S' is changed to 'fifo_w128_d2_S_x7' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_dot_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm_str' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm_str'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 23.46 seconds. CPU system time: 0.04 seconds. Elapsed time: 23.51 seconds; current allocated memory: 1.812 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_output' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_output'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.63 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.7 seconds; current allocated memory: 1.856 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'krnl_lstm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_lstm/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_lstm/x' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'krnl_lstm/y_h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'krnl_lstm' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'x', 'y_h' and 'return' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d2_S' is changed to 'fifo_w32_d2_S_x14' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d3_S' is changed to 'fifo_w32_d3_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'krnl_lstm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.858 GB.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_krnl_lstm_unit_Block_split2_proc_W_xf_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_krnl_lstm_unit_Block_split2_proc_W_xi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_krnl_lstm_unit_Block_split2_proc_W_xc_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_krnl_lstm_unit_Block_split2_proc_W_xo_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_krnl_lstm_unit_Block_split2_proc_B_f_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_krnl_lstm_unit_Block_split2_proc_B_i_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_krnl_lstm_unit_Block_split2_proc_B_c_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_krnl_lstm_unit_Block_split2_proc_B_o_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_141_W_hf_63_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'l_data_U(krnl_lstm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_pad_U(krnl_lstm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_padding_float_4u_unsigned_int_6576_U0_U(krnl_lstm_start_for_padding_float_4u_unsigned_int_6576_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_6677_U0_U(krnl_lstm_start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_6677_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_mulStr_U(krnl_lstm_fifo_w128_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sum_float_2u_unsigned_int_float_5968_U0_U(krnl_lstm_start_for_sum_float_2u_unsigned_int_float_5968_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_dot_U(krnl_lstm_fifo_w32_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dot_float_2u_unsigned_int_3243_Block_split13_proc93_U0_U(krnl_lstm_start_for_dot_float_2u_unsigned_int_3243_Block_split13_proc93_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_offset_c_i_U(krnl_lstm_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_0_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_1_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_2_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_3_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_4_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_5_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_6_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_7_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_8_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_9_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_10_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_11_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_12_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_13_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_14_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_15_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_16_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_17_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_18_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_19_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_20_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_21_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_22_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_23_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_24_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_25_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_26_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_27_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_28_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_29_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_30_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_31_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_32_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_33_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_34_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_35_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_36_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_37_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_38_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_39_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_40_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_41_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_42_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_43_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_44_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_45_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_46_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_47_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_48_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_49_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_50_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_51_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_52_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_53_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_54_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_55_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_56_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_57_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_58_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_59_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_60_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_61_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_62_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_63_c_i_U(krnl_lstm_fifo_w32_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'str_in1_U(krnl_lstm_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'str_in2_U(krnl_lstm_fifo_w128_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_readVec2Stream_float_4u_141_U0_U(krnl_lstm_start_for_readVec2Stream_float_4u_141_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_readVec2Stream_float_4u_3142_U0_U(krnl_lstm_start_for_readVec2Stream_float_4u_3142_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dot_float_2u_unsigned_int_3243_U0_U(krnl_lstm_start_for_dot_float_2u_unsigned_int_3243_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_krnl_lut_sigmoid34_sigmoid_lut98_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_144_W_hi_63_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'l_data_U(krnl_lstm_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_pad_U(krnl_lstm_fifo_w32_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_padding_float_4u_unsigned_int_6579_U0_U(krnl_lstm_start_for_padding_float_4u_unsigned_int_6579_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_6680_U0_U(krnl_lstm_start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_6680_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_mulStr_U(krnl_lstm_fifo_w128_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sum_float_2u_unsigned_int_float_5970_U0_U(krnl_lstm_start_for_sum_float_2u_unsigned_int_float_5970_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_dot_U(krnl_lstm_fifo_w32_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dot_float_2u_unsigned_int_3246_Block_split13_proc94_U0_U(krnl_lstm_start_for_dot_float_2u_unsigned_int_3246_Block_split13_proc94_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_offset_c_i_U(krnl_lstm_fifo_w6_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_0_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_1_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_2_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_3_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_4_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_5_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_6_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_7_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_8_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_9_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_10_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_11_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_12_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_13_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_14_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_15_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_16_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_17_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_18_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_19_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_20_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_21_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_22_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_23_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_24_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_25_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_26_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_27_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_28_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_29_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_30_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_31_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_32_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_33_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_34_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_35_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_36_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_37_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_38_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_39_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_40_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_41_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_42_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_43_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_44_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_45_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_46_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_47_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_48_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_49_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_50_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_51_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_52_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_53_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_54_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_55_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_56_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_57_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_58_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_59_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_60_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_61_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_62_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_63_c_i_U(krnl_lstm_fifo_w32_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'str_in1_U(krnl_lstm_fifo_w128_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'str_in2_U(krnl_lstm_fifo_w128_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_readVec2Stream_float_4u_144_U0_U(krnl_lstm_start_for_readVec2Stream_float_4u_144_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_readVec2Stream_float_4u_3145_U0_U(krnl_lstm_start_for_readVec2Stream_float_4u_3145_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dot_float_2u_unsigned_int_3246_U0_U(krnl_lstm_start_for_dot_float_2u_unsigned_int_3246_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_147_W_hc_63_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'l_data_U(krnl_lstm_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_pad_U(krnl_lstm_fifo_w32_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_padding_float_4u_unsigned_int_6582_U0_U(krnl_lstm_start_for_padding_float_4u_unsigned_int_6582_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_6683_U0_U(krnl_lstm_start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_6683_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_mulStr_U(krnl_lstm_fifo_w128_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sum_float_2u_unsigned_int_float_5972_U0_U(krnl_lstm_start_for_sum_float_2u_unsigned_int_float_5972_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_dot_U(krnl_lstm_fifo_w32_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dot_float_2u_unsigned_int_3249_Block_split13_proc95_U0_U(krnl_lstm_start_for_dot_float_2u_unsigned_int_3249_Block_split13_proc95_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_offset_c_i_U(krnl_lstm_fifo_w6_d2_S_x0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_0_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_1_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_2_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_3_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_4_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_5_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_6_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_7_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_8_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_9_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_10_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_11_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_12_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_13_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_14_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_15_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_16_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_17_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_18_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_19_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_20_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_21_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_22_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_23_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_24_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_25_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_26_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_27_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_28_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_29_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_30_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_31_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_32_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_33_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_34_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_35_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_36_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_37_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_38_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_39_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_40_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_41_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_42_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_43_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_44_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_45_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_46_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_47_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_48_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_49_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_50_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_51_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_52_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_53_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_54_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_55_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_56_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_57_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_58_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_59_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_60_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_61_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_62_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_63_c_i_U(krnl_lstm_fifo_w32_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'str_in1_U(krnl_lstm_fifo_w128_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'str_in2_U(krnl_lstm_fifo_w128_d2_S_x3)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_readVec2Stream_float_4u_147_U0_U(krnl_lstm_start_for_readVec2Stream_float_4u_147_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_readVec2Stream_float_4u_3148_U0_U(krnl_lstm_start_for_readVec2Stream_float_4u_3148_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dot_float_2u_unsigned_int_3249_U0_U(krnl_lstm_start_for_dot_float_2u_unsigned_int_3249_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_krnl_lut_tanh38_tanh_lut_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_150_W_ho_63_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'l_data_U(krnl_lstm_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_pad_U(krnl_lstm_fifo_w32_d2_S_x7)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_padding_float_4u_unsigned_int_6585_U0_U(krnl_lstm_start_for_padding_float_4u_unsigned_int_6585_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_6686_U0_U(krnl_lstm_start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_6686_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_mulStr_U(krnl_lstm_fifo_w128_d2_S_x4)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sum_float_2u_unsigned_int_float_5974_U0_U(krnl_lstm_start_for_sum_float_2u_unsigned_int_float_5974_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_dot_U(krnl_lstm_fifo_w32_d2_S_x8)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dot_float_2u_unsigned_int_3252_Block_split13_proc96_U0_U(krnl_lstm_start_for_dot_float_2u_unsigned_int_3252_Block_split13_proc96_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_offset_c_i_U(krnl_lstm_fifo_w6_d2_S_x1)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_0_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_1_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_2_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_3_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_4_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_5_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_6_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_7_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_8_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_9_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_10_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_11_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_12_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_13_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_14_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_15_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_16_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_17_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_18_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_19_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_20_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_21_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_22_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_23_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_24_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_25_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_26_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_27_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_28_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_29_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_30_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_31_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_32_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_33_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_34_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_35_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_36_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_37_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_38_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_39_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_40_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_41_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_42_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_43_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_44_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_45_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_46_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_47_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_48_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_49_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_50_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_51_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_52_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_53_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_54_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_55_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_56_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_57_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_58_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_59_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_60_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_61_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_62_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in2_63_c_i_U(krnl_lstm_fifo_w32_d2_S_x9)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'str_in1_U(krnl_lstm_fifo_w128_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'str_in2_U(krnl_lstm_fifo_w128_d2_S_x5)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_readVec2Stream_float_4u_150_U0_U(krnl_lstm_start_for_readVec2Stream_float_4u_150_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_readVec2Stream_float_4u_3151_U0_U(krnl_lstm_start_for_readVec2Stream_float_4u_3151_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dot_float_2u_unsigned_int_3252_U0_U(krnl_lstm_start_for_dot_float_2u_unsigned_int_3252_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unit_ind_c_U(krnl_lstm_fifo_w6_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unit_ind_c46_U(krnl_lstm_fifo_w6_d2_S_x2)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unit_ind_c47_U(krnl_lstm_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unit_ind_c48_U(krnl_lstm_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'unit_ind_c49_U(krnl_lstm_fifo_w6_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_t_c_U(krnl_lstm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_t_c50_U(krnl_lstm_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_t_c51_U(krnl_lstm_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'x_t_c52_U(krnl_lstm_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_0_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_0_c53_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_1_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_1_c54_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_2_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_2_c55_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_3_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_3_c56_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_4_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_4_c57_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_5_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_5_c58_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_6_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_6_c59_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_7_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_7_c60_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_8_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_8_c61_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_9_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_9_c62_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_10_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_10_c63_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_11_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_11_c64_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_12_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_12_c65_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_13_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_13_c66_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_14_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_14_c67_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_15_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_15_c68_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_16_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_16_c69_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_17_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_17_c70_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_18_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_18_c71_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_19_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_19_c72_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_20_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_20_c73_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_21_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_21_c74_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_22_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_22_c75_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_23_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_23_c76_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_24_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_24_c77_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_25_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_25_c78_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_26_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_26_c79_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_27_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_27_c80_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_28_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_28_c81_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_29_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_29_c82_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_30_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_30_c83_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_31_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_31_c84_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_32_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_32_c85_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_33_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_33_c86_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_34_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_34_c87_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_35_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_35_c88_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_36_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_36_c89_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_37_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_37_c90_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_38_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_38_c91_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_39_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_39_c92_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_40_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_40_c93_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_41_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_41_c94_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_42_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_42_c95_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_43_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_43_c96_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_44_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_44_c97_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_45_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_45_c98_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_46_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_46_c99_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_47_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_47_c100_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_48_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_48_c101_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_49_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_49_c102_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_50_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_50_c103_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_51_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_51_c104_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_52_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_52_c105_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_53_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_53_c106_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_54_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_54_c107_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_55_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_55_c108_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_56_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_56_c109_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_57_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_57_c110_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_58_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_58_c111_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_59_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_59_c112_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_60_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_60_c113_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_61_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_61_c114_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_62_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_62_c115_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_63_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps_63_c116_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c_tp_c_U(krnl_lstm_fifo_w32_d5_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_xi_loc_c_U(krnl_lstm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_xc_loc_c_U(krnl_lstm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_xo_loc_c_U(krnl_lstm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_i_loc_c_U(krnl_lstm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_c_loc_c_U(krnl_lstm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_o_loc_c_U(krnl_lstm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w_xf_loc_channel_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'b_f_loc_channel_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_0_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_1_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_2_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_3_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_4_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_5_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_6_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_7_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_8_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_9_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_10_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_11_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_12_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_13_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_14_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_15_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_16_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_17_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_18_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_19_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_20_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_21_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_22_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_23_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_24_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_25_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_26_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_27_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_28_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_29_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_30_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_31_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_32_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_33_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_34_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_35_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_36_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_37_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_38_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_39_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_40_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_41_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_42_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_43_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_44_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_45_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_46_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_47_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_48_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_49_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_50_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_51_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_52_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_53_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_54_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_55_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_56_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_57_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_58_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_59_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_60_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_61_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_62_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps1_63_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_0_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_1_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_2_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_3_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_4_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_5_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_6_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_7_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_8_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_9_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_10_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_11_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_12_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_13_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_14_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_15_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_16_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_17_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_18_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_19_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_20_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_21_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_22_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_23_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_24_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_25_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_26_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_27_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_28_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_29_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_30_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_31_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_32_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_33_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_34_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_35_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_36_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_37_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_38_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_39_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_40_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_41_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_42_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_43_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_44_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_45_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_46_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_47_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_48_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_49_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_50_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_51_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_52_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_53_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_54_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_55_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_56_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_57_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_58_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_59_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_60_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_61_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_62_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps2_63_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_0_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_1_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_2_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_3_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_4_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_5_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_6_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_7_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_8_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_9_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_10_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_11_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_12_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_13_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_14_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_15_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_16_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_17_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_18_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_19_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_20_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_21_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_22_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_23_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_24_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_25_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_26_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_27_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_28_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_29_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_30_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_31_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_32_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_33_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_34_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_35_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_36_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_37_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_38_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_39_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_40_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_41_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_42_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_43_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_44_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_45_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_46_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_47_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_48_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_49_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_50_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_51_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_52_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_53_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_54_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_55_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_56_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_57_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_58_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_59_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_60_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_61_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_62_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h_tps3_63_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dot_f_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add1_loc_channel_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'f_t_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dot_i_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add3_loc_channel_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i_t_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dot_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add5_loc_channel_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'c_ti_c_U(krnl_lstm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mul3_loc_c_U(krnl_lstm_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'i_t_load_loc_channel_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add6_loc_channel_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dot_o_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add8_loc_channel_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'o_t_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tan_c_U(krnl_lstm_fifo_w32_d2_S_x10)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'o_t_load_loc_c_U(krnl_lstm_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_krnl_lstm_unit_Block_split2_proc_U0_U(krnl_lstm_start_for_krnl_lstm_unit_Block_split2_proc_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_krnl_split_U0_U(krnl_lstm_start_for_krnl_split_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_krnl_dot33_U0_U(krnl_lstm_start_for_krnl_dot33_U0)' using Shift Registers.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_9_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_10_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_11_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_12_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_13_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_14_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_15_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_16_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_17_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_18_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_19_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_20_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_21_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_22_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_23_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_24_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_25_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_26_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_27_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_28_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_29_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_30_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_31_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_32_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_33_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_34_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_35_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_36_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_37_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_38_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_39_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_40_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_41_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_42_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_43_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_44_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_45_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_46_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_47_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_48_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_49_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_50_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_51_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_52_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_53_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_54_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_55_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_56_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_57_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_58_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_59_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_60_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_61_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_62_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'krnl_lstm_readVec2Stream_float_4u_2_W_63_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'l_data_U(krnl_lstm_fifo_w32_d2_S_x11)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_pad_U(krnl_lstm_fifo_w32_d2_S_x11)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_padding_float_4u_unsigned_int_U0_U(krnl_lstm_start_for_padding_float_4u_unsigned_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_U0_U(krnl_lstm_start_for_p_anonymous_namespace_postProcess_float_2u_unsigned_int_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_mulStr_U(krnl_lstm_fifo_w128_d2_S_x6)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sum_float_2u_unsigned_int_float_U0_U(krnl_lstm_start_for_sum_float_2u_unsigned_int_float_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'l_dot_U(krnl_lstm_fifo_w32_d2_S_x12)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dot_float_2u_unsigned_int_Block_split13_proc97_U0_U(krnl_lstm_start_for_dot_float_2u_unsigned_int_Block_split13_proc97_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_0_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_1_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_2_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_3_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_4_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_5_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_6_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_7_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_8_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_9_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_10_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_11_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_12_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_13_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_14_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_15_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_16_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_17_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_18_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_19_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_20_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_21_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_22_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_23_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_24_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_25_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_26_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_27_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_28_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_29_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_30_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_in1_31_c_U(krnl_lstm_fifo_w32_d2_S_x13)' using Shift Registers.
INFO