# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../../Vivado/2025.2/Vivado/data/rsb/busdef" \
"../../../../FPGA Acceleration for Huffman Coding.srcs/sources_1/new/huffman_interfaces.sv" \
"../../../../FPGA Acceleration for Huffman Coding.srcs/sources_1/new/Encoder.sv" \
"../../../../FPGA Acceleration for Huffman Coding.srcs/sim_1/new/huffman_encoder_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
