# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\CYC1000\modulos_entrenamiento_enproceso\cyc1000\modulos_entrenamiento.csv
# Generated on: Fri Jan 15 13:51:33 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
Out_TMDS[7],Output,PIN_N2,2,B2_N0,PIN_A7,3.3-V LVTTL,,,,,
Out_TMDS[6],Output,PIN_N1,2,B2_N0,PIN_B7,3.3-V LVTTL,,,,,
Out_TMDS[5],Output,PIN_J2,2,B2_N0,PIN_B6,3.3-V LVTTL,,,,,
Out_TMDS[4],Output,PIN_J1,2,B2_N0,PIN_E7,3.3-V LVTTL,,,,,
Out_TMDS[3],Output,PIN_P2,2,B2_N0,PIN_C6,3.3-V LVTTL,,,,,
Out_TMDS[2],Output,PIN_P1,2,B2_N0,PIN_A6,3.3-V LVTTL,,,,,
Out_TMDS[1],Output,PIN_L15,5,B5_N0,PIN_C8,3.3-V LVTTL,,,,,
Out_TMDS[0],Output,PIN_L16,5,B5_N0,PIN_C3,3.3-V LVTTL,,,,,
clk12mhz,Input,PIN_M2,2,B2_N0,PIN_E2,3.3-V LVTTL,,,,,
clkps2,Input,PIN_L2,2,B2_N0,PIN_E15,3.3-V LVTTL,,,,,
dataps2,Input,PIN_K2,2,B2_N0,PIN_E16,3.3-V LVTTL,,,,,
