<html><head><title>interface ti.catalog.c6000.ITMS320CTCI6484</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> *  Copyright (c) 2010 by Texas Instruments and others.
</span>     3    <span class="comment"> *  All rights reserved. This program and the accompanying materials
</span>     4    <span class="comment"> *  are made available under the terms of the Eclipse Public License v1.0
</span>     5    <span class="comment"> *  which accompanies this distribution, and is available at
</span>     6    <span class="comment"> *  http://www.eclipse.org/legal/epl-v10.html
</span>     7    <span class="comment"> *
</span>     8    <span class="comment"> *  Contributors:
</span>     9    <span class="comment"> *      Texas Instruments - initial implementation
</span>    10    <span class="comment"> *
</span>    11    <span class="comment"> * */</span>
    12    
    13    <span class="comment">/*
</span>    14    <span class="comment"> *  ======== ITMS320CTCI6484.xdc ========
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> */</span>
    17    <span class=key>package</span> ti.catalog.c6000;
    18    
    19    <span class="xdoc">/*!
</span>    20    <span class="xdoc"> *  ======== ITMS320CTCI6484 ========
</span>    21    <span class="xdoc"> */</span>
    22    <span class=key>metaonly</span> <span class=key>interface</span> ITMS320CTCI6484 <span class=key>inherits</span> ti.catalog.ICpuDataSheet
    23    {
    24    
    25        <span class=key>config</span> <span class=key>long</span> cacheSizeL1[string] = [
    26            [<span class="string">"0k"</span>,  0x0000],
    27            [<span class="string">"4k"</span>,  0x1000],
    28            [<span class="string">"8k"</span>,  0x2000],
    29            [<span class="string">"16k"</span>, 0x4000],
    30            [<span class="string">"32k"</span>, 0x8000],
    31        ];
    32    
    33        <span class=key>config</span> <span class=key>long</span> cacheSizeL2[string] = [
    34            [<span class="string">"0k"</span>,    0x000000],
    35            [<span class="string">"32k"</span>,   0x008000],
    36            [<span class="string">"64k"</span>,   0x010000],
    37            [<span class="string">"128k"</span>,  0x020000],
    38            [<span class="string">"256k"</span>,  0x040000],
    39            [<span class="string">"512k"</span>,  0x080000],
    40            [<span class="string">"1024k"</span>, 0x100000]
    41        ];
    42    
    43        <span class=key>readonly</span> <span class=key>config</span> ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] =  [
    44             [<span class="string">'l1PMode'</span>,{desc:<span class="string">"L1P Cache"</span>,
    45                         map : [[<span class="string">"0k"</span>,0x0000],
    46                                [<span class="string">"4k"</span>,0x1000],
    47                                [<span class="string">"8k"</span>,0x2000],
    48                                [<span class="string">"16k"</span>,0x4000],
    49                                [<span class="string">"32k"</span>,0x8000]],
    50                         defaultValue: <span class="string">"0k"</span>,
    51                         memorySection: <span class="string">"L1PSRAM"</span>}],
    52         
    53                     [<span class="string">'l1DMode'</span>,{desc:<span class="string">"L1D Cache"</span>,
    54                         map : [[<span class="string">"0k"</span>,0x0000],
    55                                [<span class="string">"4k"</span>,0x1000],
    56                                [<span class="string">"8k"</span>,0x2000],
    57                                [<span class="string">"16k"</span>,0x4000],
    58                                [<span class="string">"32k"</span>,0x8000]],
    59                         defaultValue: <span class="string">"0k"</span>,
    60                         memorySection: <span class="string">"L1DSRAM"</span>}],
    61                     
    62             [<span class="string">'l2Mode'</span>,{desc:<span class="string">"L2 Cache"</span>,
    63                         map : [[<span class="string">"0k"</span>,0x0000],
    64                                [<span class="string">"32k"</span>,0x8000],
    65                                [<span class="string">"64k"</span>,0x10000],
    66                                [<span class="string">"128k"</span>,0x20000],
    67                                [<span class="string">"256k"</span>,0x40000],
    68                                                        [<span class="string">"512k"</span>,  0x080000],
    69                                                        [<span class="string">"1024k"</span>, 0x100000]],
    70                         defaultValue: <span class="string">"0k"</span>,
    71                         memorySection: <span class="string">"IRAM"</span>}], 
    72    
    73        ];
    74    
    75    <span class=key>instance</span>:
    76    
    77        <span class=key>override</span> <span class=key>config</span> string   cpuCore        = <span class="string">"64x+"</span>;
    78        <span class=key>override</span> <span class=key>config</span> string   isa            = <span class="string">"64P"</span>;
    79        <span class=key>override</span> <span class=key>config</span> string   cpuCoreRevision = <span class="string">"1.0"</span>;
    80    
    81        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minProgUnitSize = 1;
    82        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minDataUnitSize = 1;    
    83        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     dataWordSize    = 4;
    84    
    85        <span class="xdoc">/*!
</span>    86    <span class="xdoc">     *  ======== memMap ========
</span>    87    <span class="xdoc">     *  The default memory map for this device
</span>    88    <span class="xdoc">     */</span>
    89        <span class=key>config</span> xdc.platform.IPlatform.Memory memMap[string]  = [
    90            [<span class="string">"IRAM"</span>, {
    91                comment:    <span class="string">"Internal 2MB L2 memory"</span>,
    92                name:       <span class="string">"IRAM"</span>,
    93                base:       0x800000,
    94                len:        0x200000,
    95                space:      <span class="string">"code/data"</span>,
    96                access:     <span class="string">"RWX"</span>
    97            }],
    98    
    99            [<span class="string">"L1PSRAM"</span>, {
   100                comment:    <span class="string">"Internal 32KB RAM/CACHE L1 program memory"</span>,
   101                name:       <span class="string">"L1PSRAM"</span>,
   102                base:       0xE00000,
   103                len:        0x008000,
   104                space:      <span class="string">"code"</span>,
   105                access:     <span class="string">"RWX"</span>
   106            }],
   107    
   108            [<span class="string">"L1DSRAM"</span>, {
   109                comment:    <span class="string">"Internal 32KB RAM/CACHE L1 data memory"</span>,
   110                name:       <span class="string">"L1DSRAM"</span>,
   111                base:       0xF00000,
   112                len:        0x008000,
   113                space:      <span class="string">"data"</span>,
   114                access:     <span class="string">"RW"</span>
   115            }],
   116    
   117        ];
   118    };
   119    <span class="comment">/*
</span>   120    <span class="comment"> *  @(#) ti.catalog.c6000; 1, 0, 0, 0,226; 2-23-2010 16:50:38; /db/ztree/library/trees/platform/platform-k32x/src/
</span>   121    <span class="comment"> */</span>
   122    
</pre>
</body></html>
