

================================================================
== Vivado HLS Report for 'mux4bit_4to1_do_mux'
================================================================
* Date:           Thu May 15 02:02:25 2025

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        multiplexor_4bit_4to1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.47|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     40|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|     40|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |newSel10_fu_453_p3   |  Select  |      0|  0|   1|           1|           1|
    |newSel1_fu_169_p3    |  Select  |      0|  0|   1|           1|           1|
    |newSel2_fu_177_p3    |  Select  |      0|  0|   1|           1|           1|
    |newSel3_fu_247_p3    |  Select  |      0|  0|   1|           1|           1|
    |newSel4_fu_261_p3    |  Select  |      0|  0|   1|           1|           1|
    |newSel5_fu_269_p3    |  Select  |      0|  0|   1|           1|           1|
    |newSel6_fu_339_p3    |  Select  |      0|  0|   1|           1|           1|
    |newSel7_fu_353_p3    |  Select  |      0|  0|   1|           1|           1|
    |newSel8_fu_361_p3    |  Select  |      0|  0|   1|           1|           1|
    |newSel9_fu_431_p3    |  Select  |      0|  0|   1|           1|           1|
    |newSel_fu_445_p3     |  Select  |      0|  0|   1|           1|           1|
    |tmp_13_fu_155_p3     |  Select  |      0|  0|   1|           1|           1|
    |sel_tmp11_fu_315_p2  |    and   |      0|  0|   1|           1|           1|
    |sel_tmp16_fu_407_p2  |    and   |      0|  0|   1|           1|           1|
    |sel_tmp1_fu_123_p2   |    and   |      0|  0|   1|           1|           1|
    |sel_tmp9_fu_223_p2   |    and   |      0|  0|   1|           1|           1|
    |sel_tmp10_fu_309_p2  |   icmp   |      0|  0|   1|           2|           2|
    |sel_tmp12_fu_321_p2  |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp13_fu_327_p2  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp14_fu_333_p2  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp15_fu_401_p2  |   icmp   |      0|  0|   1|           2|           2|
    |sel_tmp17_fu_413_p2  |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp18_fu_419_p2  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp19_fu_425_p2  |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp2_fu_129_p2   |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp3_fu_229_p2   |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp4_fu_135_p2   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp5_fu_235_p2   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp6_fu_141_p2   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp7_fu_241_p2   |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp8_fu_217_p2   |   icmp   |      0|  0|   1|           2|           2|
    |sel_tmp_fu_117_p2    |   icmp   |      0|  0|   1|           2|           2|
    |or_cond1_fu_255_p2   |    or    |      0|  0|   1|           1|           1|
    |or_cond2_fu_347_p2   |    or    |      0|  0|   1|           1|           1|
    |or_cond3_fu_439_p2   |    or    |      0|  0|   1|           1|           1|
    |or_cond_fu_163_p2    |    or    |      0|  0|   1|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  40|          52|          48|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+---------+--------------+---------+
|   RTL Ports  | Dir | Bits| Protocol| Source Object|  C Type |
+--------------+-----+-----+---------+--------------+---------+
|in0           |  in |    4| ap_none |      in0     | pointer |
|in1           |  in |    4| ap_none |      in1     | pointer |
|in2           |  in |    4| ap_none |      in2     | pointer |
|in3           |  in |    4| ap_none |      in3     | pointer |
|sel           |  in |    2| ap_none |      sel     | pointer |
|out_r         | out |    4|  ap_vld |     out_r    | pointer |
|out_r_ap_vld  | out |    1|  ap_vld |     out_r    | pointer |
+--------------+-----+-----+---------+--------------+---------+

