Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Mar 20 15:42:14 2018
| Host         : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           18 |
| No           | No                    | Yes                    |              34 |           11 |
| No           | Yes                   | No                     |              27 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              36 |           11 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                   Enable Signal                  |                        Set/Reset Signal                       | Slice Load Count | Bel Load Count |
+-----------------------------+--------------------------------------------------+---------------------------------------------------------------+------------------+----------------+
|  video_pll_m0/inst/clk_out1 |                                                  | osd_display_m0/clear                                          |                1 |              3 |
|  video_pll_m0/inst/clk_out1 |                                                  | rgb2dvi_m0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1_n_0 |                1 |              4 |
|  video_pll_m0/inst/clk_out1 | color_bar_m0/active_x[11]_i_1_n_0                | color_bar_m0/rst0                                             |                4 |             12 |
|  video_pll_m0/inst/clk_out1 | osd_display_m0/timing_gen_xy_m0/y_cnt[0]_i_1_n_0 | color_bar_m0/rst0                                             |                3 |             12 |
|  video_pll_m0/inst/clk_out1 | color_bar_m0/v_cnt                               | color_bar_m0/rst0                                             |                4 |             12 |
|  video_pll_m0/inst/clk_out1 | osd_display_m0/region_active                     | rgb2dvi_m0/DataEncoders[0].DataEncoder/osd_ram_addr_reg[0]    |                4 |             14 |
|  video_pll_m0/inst/clk_out1 |                                                  | rgb2dvi_m0/DataEncoders[0].DataEncoder/SR[0]                  |                6 |             20 |
|  video_pll_m0/inst/clk_out1 |                                                  |                                                               |               19 |             32 |
|  video_pll_m0/inst/clk_out1 |                                                  | color_bar_m0/rst0                                             |               11 |             34 |
+-----------------------------+--------------------------------------------------+---------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     1 |
| 4      |                     1 |
| 12     |                     3 |
| 14     |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


