library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity full_adder_completo is
	
	port
	(
		-- Input ports
		A,B	: in  std_logic_vector(3 downto 0);
		Sum	: out  std_logic_vector(3 downto 0);
		Cout  : out std_logic
	);
end full_adder_completo;

architecture full_adder_completo_arch of full_adder_completo is

component full_adder_4bits
	
	port
	(
		-- Input ports
		A,B	: in  std_logic_vector(3 downto 0);
		Sum	: out  std_logic_vector(3 downto 0);
		Cout  : out std_logic
	);
end component;

component formula
	port
	(
		sum	: in integer range 0 to 31;
		UN    : out integer range 0 to 9;
		DC    : out integer range 0 to 9
		);

end component;


component decoBCD 
	port
	(
		IA	: in std_logic_vector(3 downto 0);
		F:out std_logic_vector(6 downto 0));

end component;


begin

 
 
end architecture;