$date
	Thu Jun 23 14:50:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux_2x1_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ sel $end
$scope module m1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! out $end
$var wire 1 $ sel $end
$var wire 1 % w1 $end
$var wire 1 & w2 $end
$var wire 1 ' w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
1%
0$
0#
0"
0!
$end
#5
1!
0%
1'
1#
1$
#10
1&
1%
0'
0#
1"
0$
#15
0&
0%
1'
1#
1$
