<h1 style="padding-left:4%;padding-top: 2%;padding-bottom: 2%;padding-right: 10%;border-bottom: 1px solid #BDBDBD;">



4 Bit Write and Read Memory


</h1>


A Project Using Cadence Virtuoso


<h2><u>Schematic Diagram of NOT Gate</u></h2>

<img src="fbfa6.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Symbol of NOT Gate</u></h2>

<img src="fbfa7.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Schematic Diagram of NAND Gate</u></h2>

<img src="fbfa4.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Symbol of NAND Gate</u></h2>

<img src="fbfa5.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Making AND Gate using NAND Gate & NOT Gate</u></h2>

<img src="and.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Symbol of AND Gate</u></h2>

<img src="sand.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Schematic Diagram of 3 input NAND Gate</u></h2>

<img src="3nand2.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Symbol of 3 input NAND Gate</u></h2>

<img src="3nand.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>


<h2><u>Schematic Diagram of OR Gate</u></h2>

<img src="or.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Symbol of OR Gate</u></h2>

<img src="fbfa10.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>




<h2><u>Schematic Diagram of D Latch</u></h2>

<img src="sram2.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Symbol of D Latch </u></h2>

<img src="sram1.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>




<h2><u>Schematic Diagram of 1 Bit Write & Read Memory</u></h2>

<img src="sram3.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Symbol of 1 Bit Write & Read Memory</u></h2>

<img src="sram4.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Output 1</u></h2>

<img src="ram1.jpg" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Schematic Diagram of 4 Bit Write & Read Memory</u></h2>

<img src="sram5.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Symbol of 4 Bit Write & Read Memory</u></h2>

<img src="sram6.PNG" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>


<h2><u>Output 2</u></h2>

<img src="ram2.jpg" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Output 3</u></h2>

<img src="ram3.jpg" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>



<h2><u>Output 4</u></h2>

<img src="ram4.jpg" style="padding-bottom:10%;width:70%;object-fit:contain;pointer-events:none;padding-left:10%"/>
