#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Feb 27 18:54:03 2018
# Process ID: 8416
# Log file: E:/CPU_Design/cpu/vivado.log
# Journal file: E:/CPU_Design/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/CPU_Design/cpu/cpu.xpr
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
add_wave {{/CPU_tb/cpu/IM/dataout}} 
add_wave {{/CPU_tb/cpu/alu/Equal}} 
restart
run all
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
add_wave {{/CPU_tb/cpu/alu/X}} {{/CPU_tb/cpu/alu/Y}} 
restart
run all
add_wave {{/CPU_tb/cpu/control/lw}} 
add_wave {{/CPU_tb/cpu/control/control_signal}} 
restart
run all
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
restart
run all
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
add_wave {{/CPU_tb/cpu/control/slt}} 
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
restart
run all
restart
run 1435 ns
close_sim
launch_simulation
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
restart
run 1435 ns
run all
restart
run all
run 1 ns
restart
run 1436 ns
run all
restart
run all
restart
run 1433 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
add_bp {E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/controller.v} 57
add_bp {E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/controller.v} 55
remove_bps -file {E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/controller.v} -line 55
remove_bps -file {E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/controller.v} -line 57
add_bp {E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/controller.v} 34
remove_bps -file {E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/controller.v} -line 34
reset_run synth_1
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
run all
add_wave {{/CPU_tb/cpu/PC}} 
restart
run all
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
add_wave {{/CPU_tb/cpu/IM_out}} 
restart
run all
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
add_wave {{/CPU_tb/cpu/control/j}} {{/CPU_tb/cpu/control/jal}} {{/CPU_tb/cpu/control/jr}} 
restart
run all
synth_design -rtl -name rtl_1
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
run all
close [ open E:/CPU_Design/cpu/cpu.srcs/sources_1/new/IM_storage.v w ]
add_files E:/CPU_Design/cpu/cpu.srcs/sources_1/new/IM_storage.v
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  E:/CPU_Design/cpu/cpu.srcs/sources_1/imports/ins_storage.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
run all
restart
run 1441 ns
restart
run 1430 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
run 1 ns
restart
run 1435 ns
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
run all
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
run all
add_wave {{/CPU_tb/count}} 
restart
run all
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
restart
add_wave {{/CPU_tb/count}} 
restart
run all
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
run all
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
run all
add_wave {{/CPU_tb/cpu/RF/regs[4]}} 
restart
run all
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
run all
close_sim
launch_simulation
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
run all
add_wave {{/CPU_tb/cpu/RF/regs}} 
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
restart
run 1435 ns
run 1435 ns
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
run all
add_wave {{/CPU_tb/clk}} 
add_wave {{/CPU_tb/reset}} 
restart
run all
add_wave {{/CPU_tb/cpu/control/sll}} {{/CPU_tb/cpu/control/sra}} {{/CPU_tb/cpu/control/srl}} 
restart
run all
restart
run 5060 ns
run 10 ns
run 10 ns
restart
run 5060 ns
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top alu_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source alu_tb.tcl
add_wave {{/alu_tb/alu}} 
restart
run all
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source alu_tb.tcl
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source alu_tb.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top CPU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
close_sim
add_wave {{/CPU_tb/cpu}} 
add_wave {{/CPU_tb/cpu/RF/regs}} 
restart
run all
restart
run 5060 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run 40 ns
run all
add_wave {{/CPU_tb/cpu/DM/data[0]}} {{/CPU_tb/cpu/DM/data[1]}} {{/CPU_tb/cpu/DM/data[2]}} {{/CPU_tb/cpu/DM/data[3]}} {{/CPU_tb/cpu/DM/data[4]}} {{/CPU_tb/cpu/DM/data[5]}} {{/CPU_tb/cpu/DM/data[6]}} {{/CPU_tb/cpu/DM/data[7]}} {{/CPU_tb/cpu/DM/data[8]}} {{/CPU_tb/cpu/DM/data[9]}} {{/CPU_tb/cpu/DM/data[10]}} {{/CPU_tb/cpu/DM/data[11]}} {{/CPU_tb/cpu/DM/data[12]}} {{/CPU_tb/cpu/DM/data[13]}} {{/CPU_tb/cpu/DM/data[14]}} {{/CPU_tb/cpu/DM/data[15]}} 
restart
run all
close_sim
launch_simulation
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
add_wave {{/CPU_tb/cpu/PC}} {{/CPU_tb/cpu/clk}} {{/CPU_tb/cpu/reset}} {{/CPU_tb/cpu/v_PC}} {{/CPU_tb/cpu/v_Syscall_out}} {{/CPU_tb/cpu/v_branch_cycles}} {{/CPU_tb/cpu/v_branch_sucess_cycles}} 
add_wave {{/CPU_tb/cpu/RF/regs}} 
add_wave {{/CPU_tb/cpu/DM/data[0]}} {{/CPU_tb/cpu/DM/data[1]}} {{/CPU_tb/cpu/DM/data[2]}} {{/CPU_tb/cpu/DM/data[3]}} {{/CPU_tb/cpu/DM/data[4]}} {{/CPU_tb/cpu/DM/data[5]}} {{/CPU_tb/cpu/DM/data[6]}} {{/CPU_tb/cpu/DM/data[7]}} {{/CPU_tb/cpu/DM/data[8]}} {{/CPU_tb/cpu/DM/data[9]}} {{/CPU_tb/cpu/DM/data[10]}} {{/CPU_tb/cpu/DM/data[11]}} {{/CPU_tb/cpu/DM/data[12]}} {{/CPU_tb/cpu/DM/data[13]}} {{/CPU_tb/cpu/DM/data[14]}} {{/CPU_tb/cpu/DM/data[15]}} {{/CPU_tb/cpu/DM/data[16]}} 
restart
run all
add_wave {{/CPU_tb/cpu/v_jump_cycles}} {{/CPU_tb/cpu/v_total_cycles}} 
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
restart
run all
add_wave {{/CPU_tb/cpu/IM_out}} 
add_wave {{/CPU_tb/cpu/control/beq}} 
restart
run all
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
add_wave {{/CPU_tb/cpu/control/lw}} 
restart
run all
restart
run 14550 ns
run 10 ns
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
run all
restart
run all
run 10 ns
restart
run 14550 ns
close_sim
launch_simulation
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
run all
add_wave {{/CPU_tb/cpu/control/bne}} 
run all
restart
run all
save_wave_config {E:/CPU_Design/cpu/CPU_tb_behav.wcfg}
close_sim
launch_simulation
open_wave_config E:/CPU_Design/cpu/CPU_tb_behav.wcfg
source CPU_tb.tcl
run all
close_sim
