# 8-point-FFT-on-FPGA


This project implements an **8-point Fast Fourier Transform (FFT)** using a **Finite State Machine (FSM)** in SystemVerilog. It was simulated using **ModelSim**, synthesized with **Intel Quartus**, and implemented on a **Cyclone V FPGA** board. Inputs are given via switches and FFT results are displayed via 8-bit LEDs.

---

## ğŸ¥ Demo
ğŸ–¥ï¸ Local demo video: `FPGA_Output_Demo.mp4` 

---

## ğŸ”§ Key Features

- FSM with 15 states (S0â€“S14) to manage computation
- Fixed-point arithmetic with rounding: `+64 >>> 7`
- Twiddle factor ROM for `e^(-j2Ï€k/N)`
- Clock divider to make output human-observable
- `rdy_prev` logic to detect edge-triggered input via SW8

---

## ğŸ“ Project Structure

- `src/` â€“ Verilog source (`fft.sv`)
- `testbench/` â€“ ModelSim testbench (`test_fft.sv`)
- `quartus_project/` â€“ Quartus files and reports
- `docs/` â€“ Diagrams: FSM, CDFG, DFG, RTL, etc.
- `FPGA_Output_Demo.mp4` â€“ Output on FPGA
- `README.md` â€“ This file

---

## Diagrams

**FSM State Diagram**  
![FSM](docs/FSM.png)

**Control Flow Graph**  
![Control Flow](docs/Control_Flow_Graph.png)

**Scheduling Diagram**  
![Scheduling](docs/Scheduling.png)

**Data Flow Graph**  
![Data Flow](docs/Data_Flow_Graph.png)

**Control + Data Flow (CDFG)**  
![CDFG](docs/CDFG.png)

**Resource Binding**  
![Binding](docs/Binding.png)

**RTL Diagram**  
![RTL](docs/RTL%20diagram.png)

**ModelSim Output**  
![ModelSim Output](docs/ModelSim_output.png)

**Waveform View**  
![Waveform](docs/Waveform_ModelSim.png)

---

## â–¶ï¸ How to Run

### ğŸ§ª Simulation (ModelSim)

```bash
vlog src/fft.sv testbench/test_fft.sv
vsim work.test_fft
```

### â›“ï¸ Synthesis (Quartus)

- Open `fft.qpf`
- Assign pin mappings:
  - `SW[7:0]` â†’ `data_in`
  - `SW[8]`   â†’ `ready_in`
  - `SW[9]`   â†’ `reset_n`
  - `LED[7:0]` â†’ `led`
- Compile and program the board
- Toggle SW8 to display FFT output in sequence
