Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov  2 18:52:18 2020
| Host         : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rs485_top_control_sets_placed.rpt
| Design       : rs485_top
| Device       : xczu2cg
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |    24 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    12 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            3 |
| No           | No                    | Yes                    |             100 |           39 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             164 |           37 |
| Yes          | Yes                   | No                     |              64 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                                          Enable Signal                                          |                                     Set/Reset Signal                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk_IBUF_BUFG | rs485_m1/uart_rx_inst/rx_bits[5]_i_1__0_n_0                                                     | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_rx_inst/rx_bits[3]_i_1_n_0                                                        | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_rx_inst/rx_bits[4]_i_1_n_0                                                        | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_rx_inst/rx_bits[6]_i_1_n_0                                                        | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_rx_inst/rx_bits[5]_i_1_n_0                                                        | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_rx_inst/rx_bits[7]_i_1_n_0                                                        | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_rx_inst/rx_bits[2]_i_1_n_0                                                        | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_rx_inst/rx_bits[3]_i_1__0_n_0                                                     | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_rx_inst/FSM_sequential_state_reg[0]                                               | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_rx_inst/rx_bits[1]_i_1__0_n_0                                                     | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_rx_inst/rx_bits[1]_i_1_n_0                                                        | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_rx_inst/rx_bits[4]_i_1__0_n_0                                                     | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_rx_inst/rx_bits[2]_i_1__0_n_0                                                     | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_rx_inst/rx_bits[0]_i_1_n_0                                                        | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_rx_inst/rx_bits[7]_i_1__0_n_0                                                     | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_rx_inst/rx_bits[0]_i_1__0_n_0                                                     | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_rx_inst/rx_bits[6]_i_1__0_n_0                                                     | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_rx_inst/FSM_sequential_state_reg[2]                                               | rst_n_IBUF_inst/O                                                                        |                1 |              1 |         1.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_tx_inst/bit_cnt                                                                   | rst_n_IBUF_inst/O                                                                        |                1 |              3 |         3.00 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_rx_inst/bit_cnt                                                                   | rst_n_IBUF_inst/O                                                                        |                2 |              3 |         1.50 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_tx_inst/E[0]                                                                      | rst_n_IBUF_inst/O                                                                        |                2 |              3 |         1.50 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_tx_inst/bit_cnt                                                                   | rst_n_IBUF_inst/O                                                                        |                1 |              3 |         3.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_rx_inst/bit_cnt                                                                   | rst_n_IBUF_inst/O                                                                        |                1 |              3 |         3.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_rx_inst/E[0]                                                                      | rst_n_IBUF_inst/O                                                                        |                1 |              3 |         3.00 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_rx_inst/E[0]                                                                      | rst_n_IBUF_inst/O                                                                        |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_tx_inst/tx_data_latch0                                                            | rst_n_IBUF_inst/O                                                                        |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_rx_inst/rx_data_valid01_out                                                       | rst_n_IBUF_inst/O                                                                        |                5 |              8 |         1.60 |
|  sys_clk_IBUF_BUFG | rs485_m1/uart_rx_inst/FSM_sequential_state_reg[2][0]                                            | rst_n_IBUF_inst/O                                                                        |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | rs485_m1/fifo_wdata[7]_i_1__0_n_0                                                               | rst_n_IBUF_inst/O                                                                        |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_rx_inst/rx_data_valid01_out                                                       | rst_n_IBUF_inst/O                                                                        |                4 |              8 |         2.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_rx_inst/FSM_sequential_state_reg[2]_1[0]                                          | rst_n_IBUF_inst/O                                                                        |                2 |              8 |         4.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_rx_inst/FSM_sequential_state_reg[2]_0[0]                                          | rst_n_IBUF_inst/O                                                                        |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | rs485_m1/tx_cnt                                                                                 | rst_n_IBUF_inst/O                                                                        |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG | rs485_m0/uart_tx_inst/tx_data_latch0                                                            | rst_n_IBUF_inst/O                                                                        |                1 |              8 |         8.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/fifo_wdata                                                                             | rst_n_IBUF_inst/O                                                                        |                4 |              8 |         2.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/tx_cnt_1                                                                               | rst_n_IBUF_inst/O                                                                        |                3 |              8 |         2.67 |
|  sys_clk_IBUF_BUFG |                                                                                                 |                                                                                          |                3 |             10 |         3.33 |
|  sys_clk_IBUF_BUFG | rs485_m1/wait_cnt                                                                               | rst_n_IBUF_inst/O                                                                        |                2 |             16 |         8.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0] |                7 |             16 |         2.29 |
|  sys_clk_IBUF_BUFG | rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | rs485_m0/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0] |                4 |             16 |         4.00 |
|  sys_clk_IBUF_BUFG | rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0] |                4 |             16 |         4.00 |
|  sys_clk_IBUF_BUFG | rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | rs485_m1/fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/g8serrst.usrst_inst/SR[0] |                4 |             16 |         4.00 |
|  sys_clk_IBUF_BUFG | rs485_m0/wait_cnt                                                                               | rst_n_IBUF_inst/O                                                                        |                2 |             16 |         8.00 |
|  sys_clk_IBUF_BUFG |                                                                                                 | rst_n_IBUF_inst/O                                                                        |               39 |            100 |         2.56 |
+--------------------+-------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------+----------------+--------------+


