xpm_cdc.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_fifo.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_9,../../../ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd,
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_5,../../../ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd,
xbip_bram18k_v3_0_vh_rfs.vhd,vhdl,xbip_bram18k_v3_0_5,../../../ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd,
mult_gen_v12_0_vh_rfs.vhd,vhdl,mult_gen_v12_0_14,../../../ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd,
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../ipstatic/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,
tri_mode_ethernet_mac_v9_0_rfs.v,verilog,tri_mode_ethernet_mac_v9_0_13,../../../ipstatic/hdl/tri_mode_ethernet_mac_v9_0_rfs.v,
tri_mode_ethernet_mac_v9_0_rfs.vhd,vhdl,tri_mode_ethernet_mac_v9_0_13,../../../ipstatic/hdl/tri_mode_ethernet_mac_v9_0_rfs.vhd,
eth_mac_block_reset_sync.v,verilog,xil_defaultlib,../../../../thinpad_top.srcs/sources_1/ip/eth_mac/synth/common/eth_mac_block_reset_sync.v,
eth_mac_block_sync_block.v,verilog,xil_defaultlib,../../../../thinpad_top.srcs/sources_1/ip/eth_mac/synth/common/eth_mac_block_sync_block.v,
eth_mac_clk_en_gen.v,verilog,xil_defaultlib,../../../../thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_clk_en_gen.v,
eth_mac_rgmii_v2_0_if.v,verilog,xil_defaultlib,../../../../thinpad_top.srcs/sources_1/ip/eth_mac/synth/physical/eth_mac_rgmii_v2_0_if.v,
eth_mac_block.v,verilog,xil_defaultlib,../../../../thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_block.v,
eth_mac_support.v,verilog,xil_defaultlib,../../../../thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_support.v,
eth_mac_support_clocking.v,verilog,xil_defaultlib,../../../../thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_support_clocking.v,
eth_mac_support_resets.v,verilog,xil_defaultlib,../../../../thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac_support_resets.v,
eth_mac.v,verilog,xil_defaultlib,../../../../thinpad_top.srcs/sources_1/ip/eth_mac/synth/eth_mac.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
