###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Tue Aug 23 06:24:51 2022
#  Design:            SYSTEM_TOP_dft
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix SYSTEM_TOP_dft_postCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[0]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[0]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][4]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.803
- Setup                         0.435
+ Phase Shift                  20.000
= Required Time                20.369
- Arrival Time                 17.750
= Slack Time                    2.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    2.619 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.001 |   0.001 |    2.619 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.036 |   0.037 |    2.656 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.038 |    2.657 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.028 |   0.066 |    2.685 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.067 |    2.685 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.148 |   0.214 |    2.833 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.214 |    2.833 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.140 |   0.354 |    2.973 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.001 |   0.355 |    2.973 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.143 |   0.498 |    3.116 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.501 |    3.119 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.053 |   0.554 |    3.173 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.001 |   0.555 |    3.173 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.061 |   0.616 |    3.234 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.616 |    3.235 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.073 |   0.689 |    3.308 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.690 |    3.309 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.051 |   0.741 |    3.360 | 
     | U0_Register_File/registers_reg[1][4]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.742 |    3.360 | 
     | U0_Register_File/registers_reg[1][4]/Q    |  v   | OperB[4]                          | SDFFRQX2M  | 0.553 |   1.295 |    3.913 | 
     | U0_ALU/FE_DBTC4_OperB_4_/A                |  v   | OperB[4]                          | INVX2M     | 0.000 |   1.295 |    3.914 | 
     | U0_ALU/FE_DBTC4_OperB_4_/Y                |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | INVX2M     | 0.466 |   1.761 |    4.380 | 
     | U0_ALU/div_48/U68/B                       |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | AND3X1M    | 0.001 |   1.762 |    4.381 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.282 |   2.044 |    4.663 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   2.044 |    4.663 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.207 |   2.251 |    4.870 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   2.251 |    4.870 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.347 |   2.598 |    5.217 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   2.599 |    5.217 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.286 |   2.884 |    5.503 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.884 |    5.503 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.450 |   3.334 |    5.952 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.334 |    5.952 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.352 |   3.685 |    6.304 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   3.685 |    6.304 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.270 |   3.956 |    6.574 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.956 |    6.574 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.504 |   4.460 |    7.079 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.460 |    7.079 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   4.708 |    7.326 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.708 |    7.326 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.295 |   5.003 |    7.622 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   5.003 |    7.622 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.301 |   5.305 |    7.923 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.305 |    7.923 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.473 |   5.778 |    8.397 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.778 |    8.397 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.340 |   6.118 |    8.737 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.118 |    8.737 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.313 |   6.432 |    9.051 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.432 |    9.051 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.322 |   6.754 |    9.372 | 
     | U0_ALU/div_48/U56/S0                      |  v   | U0_ALU/N125                       | CLKMX2X2M  | 0.000 |   6.754 |    9.372 | 
     | U0_ALU/div_48/U56/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | CLKMX2X2M  | 0.264 |   7.017 |    9.636 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   7.017 |    9.636 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.471 |   7.488 |   10.107 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.488 |   10.107 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.340 |   7.828 |   10.447 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.828 |   10.447 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.344 |   8.172 |   10.791 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.172 |   10.791 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | ADDFX2M    | 0.318 |   8.491 |   11.109 | 
     | U0_ALU/div_48/U69/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.491 |   11.109 | 
     | U0_ALU/div_48/U69/Y                       |  v   | U0_ALU/N124                       | AND3X1M    | 0.455 |   8.945 |   11.564 | 
     | U0_ALU/div_48/U59/S0                      |  v   | U0_ALU/N124                       | CLKMX2X2M  | 0.000 |   8.946 |   11.564 | 
     | U0_ALU/div_48/U59/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | CLKMX2X2M  | 0.281 |   9.226 |   11.845 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.226 |   11.845 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.469 |   9.695 |   12.314 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.695 |   12.314 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.338 |  10.033 |   12.652 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |  10.033 |   12.652 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.345 |  10.378 |   12.997 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.379 |   12.997 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.339 |  10.718 |   13.336 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.718 |   13.336 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | ADDFX2M    | 0.321 |  11.038 |   13.657 | 
     | U0_ALU/div_48/U70/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  11.038 |   13.657 | 
     | U0_ALU/div_48/U70/Y                       |  v   | U0_ALU/N123                       | AND2X1M    | 0.381 |  11.419 |   14.038 | 
     | U0_ALU/div_48/U61/S0                      |  v   | U0_ALU/N123                       | CLKMX2X2M  | 0.000 |  11.420 |   14.038 | 
     | U0_ALU/div_48/U61/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[2][1] | CLKMX2X2M  | 0.287 |  11.707 |   14.325 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[2][1] | ADDFX2M    | 0.000 |  11.707 |   14.325 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][2]  | ADDFX2M    | 0.468 |  12.175 |   14.794 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][2]  | ADDFX2M    | 0.000 |  12.175 |   14.794 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][3]  | ADDFX2M    | 0.340 |  12.515 |   15.134 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][3]  | ADDFX2M    | 0.000 |  12.515 |   15.134 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][4]  | ADDFX2M    | 0.340 |  12.855 |   15.474 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][4]  | ADDFX2M    | 0.000 |  12.855 |   15.474 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][5]  | ADDFX2M    | 0.344 |  13.199 |   15.818 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][5]  | ADDFX2M    | 0.000 |  13.199 |   15.818 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][6]  | ADDFX2M    | 0.339 |  13.538 |   16.156 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_6/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][6]  | ADDFX2M    | 0.000 |  13.538 |   16.156 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_6/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][7]  | ADDFX2M    | 0.329 |  13.867 |   16.486 | 
     | U0_ALU/div_48/U72/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[1][7]  | AND2X1M    | 0.000 |  13.867 |   16.486 | 
     | U0_ALU/div_48/U72/Y                       |  v   | U0_ALU/N122                       | AND2X1M    | 0.425 |  14.293 |   16.911 | 
     | U0_ALU/div_48/U62/S0                      |  v   | U0_ALU/N122                       | CLKMX2X2M  | 0.000 |  14.293 |   16.912 | 
     | U0_ALU/div_48/U62/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[1][1] | CLKMX2X2M  | 0.280 |  14.573 |   17.191 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[1][1] | ADDFX2M    | 0.000 |  14.573 |   17.191 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][2]  | ADDFX2M    | 0.457 |  15.029 |   17.648 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][2]  | ADDFX2M    | 0.000 |  15.029 |   17.648 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][3]  | ADDFX2M    | 0.341 |  15.371 |   17.989 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][3]  | ADDFX2M    | 0.000 |  15.371 |   17.989 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][4]  | ADDFX2M    | 0.337 |  15.708 |   18.326 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][4]  | ADDFX2M    | 0.000 |  15.708 |   18.326 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][5]  | ADDFX2M    | 0.335 |  16.042 |   18.661 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][5]  | ADDFX2M    | 0.000 |  16.042 |   18.661 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][6]  | ADDFX2M    | 0.334 |  16.377 |   18.995 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_6/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][6]  | ADDFX2M    | 0.000 |  16.377 |   18.995 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_6/CO |  v   | U0_ALU/div_48/u_div/CryTmp[0][7]  | ADDFX2M    | 0.333 |  16.710 |   19.329 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_7/CI |  v   | U0_ALU/div_48/u_div/CryTmp[0][7]  | ADDFX2M    | 0.000 |  16.710 |   19.329 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_0_7/CO |  v   | U0_ALU/N121                       | ADDFX2M    | 0.395 |  17.104 |   19.723 | 
     | U0_ALU/U94/B0                             |  v   | U0_ALU/N121                       | AOI222X1M  | 0.000 |  17.105 |   19.724 | 
     | U0_ALU/U94/Y                              |  ^   | U0_ALU/n11                        | AOI222X1M  | 0.426 |  17.531 |   20.149 | 
     | U0_ALU/U91/B                              |  ^   | U0_ALU/n11                        | NAND4X2M   | 0.000 |  17.531 |   20.149 | 
     | U0_ALU/U91/Y                              |  v   | U0_ALU/n120                       | NAND4X2M   | 0.219 |  17.750 |   20.368 | 
     | U0_ALU/ALU_OUT_reg[0]/D                   |  v   | U0_ALU/n120                       | SDFFRQX2M  | 0.000 |  17.750 |   20.369 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |   -2.619 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |   -2.618 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |   -2.581 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |   -2.581 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |   -2.552 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |   -2.552 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |   -2.404 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |   -2.404 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |   -2.265 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |   -2.264 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |   -2.209 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |   -2.209 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |   -2.174 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.445 |   -2.174 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |   -2.055 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |   -2.055 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |   -2.055 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |   -1.916 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |   -1.916 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |   -1.855 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.764 |   -1.854 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.039 |   0.803 |   -1.816 | 
     | U0_ALU/ALU_OUT_reg[0]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.803 |   -1.815 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[1]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[1]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][4]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.803
- Setup                         0.429
+ Phase Shift                  20.000
= Required Time                20.374
- Arrival Time                 14.964
= Slack Time                    5.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    5.411 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.001 |   0.001 |    5.412 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.036 |   0.037 |    5.448 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.038 |    5.449 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.028 |   0.066 |    5.477 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.067 |    5.477 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.148 |   0.214 |    5.625 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.214 |    5.625 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.140 |   0.354 |    5.765 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.001 |   0.355 |    5.765 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.143 |   0.498 |    5.908 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.501 |    5.911 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.053 |   0.554 |    5.965 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.001 |   0.555 |    5.966 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.061 |   0.616 |    6.026 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.616 |    6.027 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.073 |   0.689 |    6.100 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.690 |    6.101 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.051 |   0.741 |    6.152 | 
     | U0_Register_File/registers_reg[1][4]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.742 |    6.152 | 
     | U0_Register_File/registers_reg[1][4]/Q    |  v   | OperB[4]                          | SDFFRQX2M  | 0.553 |   1.295 |    6.706 | 
     | U0_ALU/FE_DBTC4_OperB_4_/A                |  v   | OperB[4]                          | INVX2M     | 0.000 |   1.295 |    6.706 | 
     | U0_ALU/FE_DBTC4_OperB_4_/Y                |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | INVX2M     | 0.466 |   1.761 |    7.172 | 
     | U0_ALU/div_48/U68/B                       |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | AND3X1M    | 0.001 |   1.762 |    7.173 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.282 |   2.044 |    7.455 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   2.044 |    7.455 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.207 |   2.251 |    7.662 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   2.251 |    7.662 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.347 |   2.598 |    8.009 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   2.599 |    8.009 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.286 |   2.884 |    8.295 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.884 |    8.295 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.450 |   3.334 |    8.744 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.334 |    8.744 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.352 |   3.685 |    9.096 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   3.685 |    9.096 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.270 |   3.956 |    9.366 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.956 |    9.367 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.504 |   4.460 |    9.871 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.460 |    9.871 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   4.708 |   10.119 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.708 |   10.119 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.295 |   5.003 |   10.414 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   5.003 |   10.414 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.301 |   5.305 |   10.715 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.305 |   10.715 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.473 |   5.778 |   11.189 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.778 |   11.189 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.340 |   6.118 |   11.529 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.118 |   11.529 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.313 |   6.432 |   11.843 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.432 |   11.843 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.322 |   6.754 |   12.164 | 
     | U0_ALU/div_48/U56/S0                      |  v   | U0_ALU/N125                       | CLKMX2X2M  | 0.000 |   6.754 |   12.164 | 
     | U0_ALU/div_48/U56/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | CLKMX2X2M  | 0.264 |   7.017 |   12.428 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   7.017 |   12.428 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.471 |   7.488 |   12.899 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.488 |   12.899 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.340 |   7.828 |   13.239 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.828 |   13.239 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.344 |   8.172 |   13.583 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.172 |   13.583 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | ADDFX2M    | 0.318 |   8.491 |   13.901 | 
     | U0_ALU/div_48/U69/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.491 |   13.901 | 
     | U0_ALU/div_48/U69/Y                       |  v   | U0_ALU/N124                       | AND3X1M    | 0.455 |   8.945 |   14.356 | 
     | U0_ALU/div_48/U59/S0                      |  v   | U0_ALU/N124                       | CLKMX2X2M  | 0.000 |   8.946 |   14.356 | 
     | U0_ALU/div_48/U59/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | CLKMX2X2M  | 0.281 |   9.226 |   14.637 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.226 |   14.637 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.469 |   9.695 |   15.106 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.695 |   15.106 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.338 |  10.033 |   15.444 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |  10.033 |   15.444 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.345 |  10.378 |   15.789 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.379 |   15.789 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.339 |  10.718 |   16.128 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.718 |   16.128 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | ADDFX2M    | 0.321 |  11.038 |   16.449 | 
     | U0_ALU/div_48/U70/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  11.038 |   16.449 | 
     | U0_ALU/div_48/U70/Y                       |  v   | U0_ALU/N123                       | AND2X1M    | 0.381 |  11.419 |   16.830 | 
     | U0_ALU/div_48/U61/S0                      |  v   | U0_ALU/N123                       | CLKMX2X2M  | 0.000 |  11.420 |   16.830 | 
     | U0_ALU/div_48/U61/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[2][1] | CLKMX2X2M  | 0.287 |  11.707 |   17.117 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[2][1] | ADDFX2M    | 0.000 |  11.707 |   17.117 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][2]  | ADDFX2M    | 0.468 |  12.175 |   17.586 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][2]  | ADDFX2M    | 0.000 |  12.175 |   17.586 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][3]  | ADDFX2M    | 0.340 |  12.515 |   17.926 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][3]  | ADDFX2M    | 0.000 |  12.515 |   17.926 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][4]  | ADDFX2M    | 0.340 |  12.855 |   18.266 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][4]  | ADDFX2M    | 0.000 |  12.855 |   18.266 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][5]  | ADDFX2M    | 0.344 |  13.199 |   18.610 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][5]  | ADDFX2M    | 0.000 |  13.199 |   18.610 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][6]  | ADDFX2M    | 0.339 |  13.538 |   18.948 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_6/CI |  v   | U0_ALU/div_48/u_div/CryTmp[1][6]  | ADDFX2M    | 0.000 |  13.538 |   18.948 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_1_6/CO |  v   | U0_ALU/div_48/u_div/CryTmp[1][7]  | ADDFX2M    | 0.329 |  13.867 |   19.278 | 
     | U0_ALU/div_48/U72/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[1][7]  | AND2X1M    | 0.000 |  13.867 |   19.278 | 
     | U0_ALU/div_48/U72/Y                       |  v   | U0_ALU/N122                       | AND2X1M    | 0.425 |  14.293 |   19.703 | 
     | U0_ALU/U98/B0                             |  v   | U0_ALU/N122                       | AOI222X1M  | 0.000 |  14.293 |   19.704 | 
     | U0_ALU/U98/Y                              |  ^   | U0_ALU/n37                        | AOI222X1M  | 0.481 |  14.774 |   20.185 | 
     | U0_ALU/U95/B                              |  ^   | U0_ALU/n37                        | NAND4X2M   | 0.000 |  14.774 |   20.185 | 
     | U0_ALU/U95/Y                              |  v   | U0_ALU/n122                       | NAND4X2M   | 0.189 |  14.964 |   20.374 | 
     | U0_ALU/ALU_OUT_reg[1]/D                   |  v   | U0_ALU/n122                       | SDFFRQX2M  | 0.000 |  14.964 |   20.374 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |   -5.411 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |   -5.410 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |   -5.374 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |   -5.373 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |   -5.344 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |   -5.344 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |   -5.196 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |   -5.196 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |   -5.057 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |   -5.056 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |   -5.002 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |   -5.001 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |   -4.967 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.445 |   -4.966 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |   -4.847 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |   -4.847 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |   -4.847 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |   -4.708 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |   -4.708 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |   -4.647 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.764 |   -4.647 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.039 |   0.803 |   -4.608 | 
     | U0_ALU/ALU_OUT_reg[1]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.803 |   -4.607 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[2]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[2]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][4]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.803
- Setup                         0.438
+ Phase Shift                  20.000
= Required Time                20.365
- Arrival Time                 12.099
= Slack Time                    8.267
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    8.267 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.001 |   0.001 |    8.268 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.036 |   0.037 |    8.304 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.038 |    8.305 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.028 |   0.066 |    8.333 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.067 |    8.333 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.148 |   0.214 |    8.481 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.214 |    8.481 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.140 |   0.354 |    8.621 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.001 |   0.355 |    8.621 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.143 |   0.498 |    8.765 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.501 |    8.767 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.053 |   0.554 |    8.821 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.001 |   0.555 |    8.822 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.061 |   0.616 |    8.882 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.616 |    8.883 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.073 |   0.689 |    8.956 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.690 |    8.957 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.051 |   0.741 |    9.008 | 
     | U0_Register_File/registers_reg[1][4]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.742 |    9.009 | 
     | U0_Register_File/registers_reg[1][4]/Q    |  v   | OperB[4]                          | SDFFRQX2M  | 0.553 |   1.295 |    9.562 | 
     | U0_ALU/FE_DBTC4_OperB_4_/A                |  v   | OperB[4]                          | INVX2M     | 0.000 |   1.295 |    9.562 | 
     | U0_ALU/FE_DBTC4_OperB_4_/Y                |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | INVX2M     | 0.466 |   1.761 |   10.028 | 
     | U0_ALU/div_48/U68/B                       |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | AND3X1M    | 0.001 |   1.762 |   10.029 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.282 |   2.044 |   10.311 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   2.044 |   10.311 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.207 |   2.251 |   10.518 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   2.251 |   10.518 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.347 |   2.598 |   10.865 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   2.599 |   10.865 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.286 |   2.884 |   11.151 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.884 |   11.151 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.450 |   3.334 |   11.600 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.334 |   11.600 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.352 |   3.685 |   11.952 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   3.685 |   11.952 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.270 |   3.956 |   12.223 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.956 |   12.223 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.504 |   4.460 |   12.727 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.460 |   12.727 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   4.708 |   12.975 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.708 |   12.975 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.295 |   5.003 |   13.270 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   5.003 |   13.270 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.301 |   5.305 |   13.571 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.305 |   13.571 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.473 |   5.778 |   14.045 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.778 |   14.045 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.340 |   6.118 |   14.385 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.118 |   14.385 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.313 |   6.432 |   14.699 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.432 |   14.699 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.322 |   6.754 |   15.020 | 
     | U0_ALU/div_48/U56/S0                      |  v   | U0_ALU/N125                       | CLKMX2X2M  | 0.000 |   6.754 |   15.021 | 
     | U0_ALU/div_48/U56/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | CLKMX2X2M  | 0.264 |   7.017 |   15.284 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   7.017 |   15.284 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.471 |   7.488 |   15.755 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.488 |   15.755 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.340 |   7.828 |   16.095 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.828 |   16.095 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.344 |   8.172 |   16.439 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.172 |   16.439 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | ADDFX2M    | 0.318 |   8.491 |   16.757 | 
     | U0_ALU/div_48/U69/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.491 |   16.757 | 
     | U0_ALU/div_48/U69/Y                       |  v   | U0_ALU/N124                       | AND3X1M    | 0.455 |   8.945 |   17.212 | 
     | U0_ALU/div_48/U59/S0                      |  v   | U0_ALU/N124                       | CLKMX2X2M  | 0.000 |   8.946 |   17.213 | 
     | U0_ALU/div_48/U59/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | CLKMX2X2M  | 0.281 |   9.226 |   17.493 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   9.226 |   17.493 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.469 |   9.695 |   17.962 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.695 |   17.962 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.338 |  10.033 |   18.300 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |  10.033 |   18.300 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.345 |  10.378 |   18.645 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.379 |   18.645 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.339 |  10.718 |   18.984 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_48/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.718 |   18.984 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | ADDFX2M    | 0.321 |  11.038 |   19.305 | 
     | U0_ALU/div_48/U70/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  11.038 |   19.305 | 
     | U0_ALU/div_48/U70/Y                       |  v   | U0_ALU/N123                       | AND2X1M    | 0.381 |  11.419 |   19.686 | 
     | U0_ALU/U109/A0                            |  v   | U0_ALU/N123                       | AOI222X1M  | 0.001 |  11.420 |   19.687 | 
     | U0_ALU/U109/Y                             |  ^   | U0_ALU/n52                        | AOI222X1M  | 0.440 |  11.860 |   20.127 | 
     | U0_ALU/U108/C                             |  ^   | U0_ALU/n52                        | NAND4X2M   | 0.000 |  11.860 |   20.127 | 
     | U0_ALU/U108/Y                             |  v   | U0_ALU/n124                       | NAND4X2M   | 0.238 |  12.098 |   20.365 | 
     | U0_ALU/ALU_OUT_reg[2]/D                   |  v   | U0_ALU/n124                       | SDFFRQX2M  | 0.000 |  12.099 |   20.365 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |   -8.267 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |   -8.266 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |   -8.230 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |   -8.229 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |   -8.201 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |   -8.200 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |   -8.052 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |   -8.052 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |   -7.913 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |   -7.912 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |   -7.858 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |   -7.857 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |   -7.823 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.445 |   -7.822 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |   -7.703 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |   -7.703 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |   -7.703 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |   -7.565 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |   -7.564 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |   -7.503 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.764 |   -7.503 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.039 |   0.803 |   -7.464 | 
     | U0_ALU/ALU_OUT_reg[2]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.803 |   -7.464 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[3]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[3]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][4]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.803
- Setup                         0.430
+ Phase Shift                  20.000
= Required Time                20.373
- Arrival Time                  9.550
= Slack Time                   10.824
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   10.824 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.001 |   0.001 |   10.825 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.036 |   0.037 |   10.861 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.038 |   10.862 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.028 |   0.066 |   10.890 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.067 |   10.890 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.148 |   0.214 |   11.038 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.214 |   11.038 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.140 |   0.354 |   11.178 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.001 |   0.355 |   11.178 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.143 |   0.498 |   11.322 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.501 |   11.324 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.053 |   0.554 |   11.378 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.001 |   0.555 |   11.379 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.061 |   0.616 |   11.439 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.616 |   11.440 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.073 |   0.689 |   11.513 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.690 |   11.514 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.051 |   0.741 |   11.565 | 
     | U0_Register_File/registers_reg[1][4]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.742 |   11.565 | 
     | U0_Register_File/registers_reg[1][4]/Q    |  v   | OperB[4]                          | SDFFRQX2M  | 0.553 |   1.295 |   12.119 | 
     | U0_ALU/FE_DBTC4_OperB_4_/A                |  v   | OperB[4]                          | INVX2M     | 0.000 |   1.295 |   12.119 | 
     | U0_ALU/FE_DBTC4_OperB_4_/Y                |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | INVX2M     | 0.466 |   1.761 |   12.585 | 
     | U0_ALU/div_48/U68/B                       |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | AND3X1M    | 0.001 |   1.762 |   12.586 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.282 |   2.044 |   12.868 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   2.044 |   12.868 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.207 |   2.251 |   13.075 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   2.251 |   13.075 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.347 |   2.598 |   13.422 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   2.598 |   13.422 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.286 |   2.884 |   13.708 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.884 |   13.708 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.450 |   3.334 |   14.157 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.334 |   14.157 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.352 |   3.685 |   14.509 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   3.685 |   14.509 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.270 |   3.956 |   14.779 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.956 |   14.780 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.504 |   4.460 |   15.284 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.460 |   15.284 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   4.708 |   15.532 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.708 |   15.532 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.295 |   5.003 |   15.827 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   5.003 |   15.827 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.301 |   5.305 |   16.128 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.305 |   16.128 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.473 |   5.778 |   16.602 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.778 |   16.602 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.340 |   6.118 |   16.942 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.118 |   16.942 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.313 |   6.432 |   17.256 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.432 |   17.256 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.322 |   6.753 |   17.577 | 
     | U0_ALU/div_48/U56/S0                      |  v   | U0_ALU/N125                       | CLKMX2X2M  | 0.000 |   6.754 |   17.577 | 
     | U0_ALU/div_48/U56/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | CLKMX2X2M  | 0.264 |   7.017 |   17.841 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   7.017 |   17.841 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.471 |   7.488 |   18.312 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.488 |   18.312 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.340 |   7.828 |   18.652 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.828 |   18.652 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.344 |   8.172 |   18.996 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_48/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   8.172 |   18.996 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | ADDFX2M    | 0.318 |   8.490 |   19.314 | 
     | U0_ALU/div_48/U69/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.490 |   19.314 | 
     | U0_ALU/div_48/U69/Y                       |  v   | U0_ALU/N124                       | AND3X1M    | 0.455 |   8.945 |   19.769 | 
     | U0_ALU/U113/A0                            |  v   | U0_ALU/N124                       | AOI222X1M  | 0.000 |   8.946 |   19.770 | 
     | U0_ALU/U113/Y                             |  ^   | U0_ALU/n60                        | AOI222X1M  | 0.401 |   9.347 |   20.171 | 
     | U0_ALU/U112/C                             |  ^   | U0_ALU/n60                        | NAND4X2M   | 0.000 |   9.347 |   20.171 | 
     | U0_ALU/U112/Y                             |  v   | U0_ALU/n126                       | NAND4X2M   | 0.202 |   9.550 |   20.373 | 
     | U0_ALU/ALU_OUT_reg[3]/D                   |  v   | U0_ALU/n126                       | SDFFRQX2M  | 0.000 |   9.550 |   20.373 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -10.824 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -10.823 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |  -10.787 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -10.786 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |  -10.758 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |  -10.757 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |  -10.609 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |  -10.609 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |  -10.470 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |  -10.469 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |  -10.415 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |  -10.414 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |  -10.380 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.444 |  -10.379 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |  -10.260 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |  -10.260 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |  -10.260 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |  -10.122 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |  -10.121 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |  -10.060 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.764 |  -10.060 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.039 |   0.803 |  -10.021 | 
     | U0_ALU/ALU_OUT_reg[3]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.803 |  -10.020 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[15]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[15]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.802
- Setup                         0.410
+ Phase Shift                  20.000
= Required Time                20.393
- Arrival Time                  8.376
= Slack Time                   12.016
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   12.016 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   12.017 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.036 |   0.037 |   12.054 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   12.054 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.028 |   0.066 |   12.083 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.067 |   12.083 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.214 |   12.231 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.214 |   12.231 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.354 |   12.370 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.355 |   12.371 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.143 |   0.498 |   12.514 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.500 |   12.517 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.053 |   0.554 |   12.570 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.555 |   12.571 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.061 |   0.616 |   12.632 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.616 |   12.633 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.073 |   0.689 |   12.706 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.690 |   12.707 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.051 |   0.741 |   12.758 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.741 |   12.758 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.746 |   1.488 |   13.504 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   1.490 |   13.507 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.925 |   13.942 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.927 |   13.944 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   2.188 |   14.205 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.188 |   14.205 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   2.359 |   14.375 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.359 |   14.375 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.911 |   14.927 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.911 |   14.927 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.477 |   15.493 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.477 |   15.493 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   4.050 |   16.067 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.051 |   16.067 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   4.616 |   16.632 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.616 |   16.632 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   5.176 |   17.193 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.176 |   17.193 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.576 |   5.752 |   17.768 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.752 |   17.768 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.174 |   5.926 |   17.943 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.926 |   17.943 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.081 |   6.007 |   18.024 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   6.007 |   18.024 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.391 |   6.398 |   18.415 | 
     | U0_ALU/mult_47/FS_1/U28/A0N             |  v   | U0_ALU/mult_47/FS_1/n10     | AOI2BB1X1M | 0.000 |   6.398 |   18.415 | 
     | U0_ALU/mult_47/FS_1/U28/Y               |  v   | U0_ALU/mult_47/FS_1/n25     | AOI2BB1X1M | 0.276 |   6.674 |   18.691 | 
     | U0_ALU/mult_47/FS_1/U26/A1              |  v   | U0_ALU/mult_47/FS_1/n25     | OA21X1M    | 0.000 |   6.674 |   18.691 | 
     | U0_ALU/mult_47/FS_1/U26/Y               |  v   | U0_ALU/mult_47/FS_1/n21     | OA21X1M    | 0.416 |   7.090 |   19.106 | 
     | U0_ALU/mult_47/FS_1/U21/A1              |  v   | U0_ALU/mult_47/FS_1/n21     | OAI21BX1M  | 0.000 |   7.090 |   19.106 | 
     | U0_ALU/mult_47/FS_1/U21/Y               |  ^   | U0_ALU/mult_47/FS_1/n18     | OAI21BX1M  | 0.282 |   7.372 |   19.388 | 
     | U0_ALU/mult_47/FS_1/U19/A1              |  ^   | U0_ALU/mult_47/FS_1/n18     | OAI21X1M   | 0.000 |   7.372 |   19.388 | 
     | U0_ALU/mult_47/FS_1/U19/Y               |  v   | U0_ALU/mult_47/FS_1/n19     | OAI21X1M   | 0.145 |   7.517 |   19.533 | 
     | U0_ALU/mult_47/FS_1/U3/B0N              |  v   | U0_ALU/mult_47/FS_1/n19     | AOI21BX2M  | 0.000 |   7.517 |   19.533 | 
     | U0_ALU/mult_47/FS_1/U3/Y                |  v   | U0_ALU/mult_47/FS_1/n1      | AOI21BX2M  | 0.182 |   7.698 |   19.714 | 
     | U0_ALU/mult_47/FS_1/U7/B                |  v   | U0_ALU/mult_47/FS_1/n1      | XNOR2X2M   | 0.000 |   7.698 |   19.714 | 
     | U0_ALU/mult_47/FS_1/U7/Y                |  v   | U0_ALU/N120                 | XNOR2X2M   | 0.172 |   7.870 |   19.886 | 
     | U0_ALU/U90/A0                           |  v   | U0_ALU/N120                 | AOI221XLM  | 0.000 |   7.870 |   19.886 | 
     | U0_ALU/U90/Y                            |  ^   | U0_ALU/n117                 | AOI221XLM  | 0.430 |   8.300 |   20.317 | 
     | U0_ALU/U89/A                            |  ^   | U0_ALU/n117                 | INVX2M     | 0.000 |   8.300 |   20.317 | 
     | U0_ALU/U89/Y                            |  v   | U0_ALU/n156                 | INVX2M     | 0.076 |   8.376 |   20.393 | 
     | U0_ALU/ALU_OUT_reg[15]/D                |  v   | U0_ALU/n156                 | SDFFRQX2M  | 0.000 |   8.376 |   20.393 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -12.016 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -12.016 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |  -11.979 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -11.978 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |  -11.950 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |  -11.950 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |  -11.802 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |  -11.802 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |  -11.662 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |  -11.662 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |  -11.607 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |  -11.606 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |  -11.572 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.444 |  -11.572 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |  -11.452 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |  -11.452 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |  -11.452 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |  -11.314 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |  -11.313 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |  -11.253 | 
     | ALU_CLK__L3_I0/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.000 |   0.764 |  -11.252 | 
     | ALU_CLK__L3_I0/Y               |  ^   | ALU_CLK__L3_N0   | CLKINVX32M  | 0.038 |   0.802 |  -11.214 | 
     | U0_ALU/ALU_OUT_reg[15]/CK      |  ^   | ALU_CLK__L3_N0   | SDFFRQX2M   | 0.000 |   0.802 |  -11.214 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[14]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[14]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.802
- Setup                         0.412
+ Phase Shift                  20.000
= Required Time                20.390
- Arrival Time                  8.171
= Slack Time                   12.219
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   12.219 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   12.220 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.036 |   0.037 |   12.257 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   12.257 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.028 |   0.066 |   12.286 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.067 |   12.286 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.214 |   12.434 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.214 |   12.434 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.354 |   12.573 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.355 |   12.574 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.143 |   0.498 |   12.717 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.501 |   12.720 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.053 |   0.554 |   12.773 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.555 |   12.774 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.061 |   0.616 |   12.835 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.616 |   12.836 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.073 |   0.689 |   12.909 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.690 |   12.910 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.051 |   0.741 |   12.961 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.742 |   12.961 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.746 |   1.488 |   13.707 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   1.490 |   13.710 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.926 |   14.145 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.927 |   14.147 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   2.188 |   14.408 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.188 |   14.408 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   2.359 |   14.579 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.359 |   14.579 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.911 |   15.130 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.911 |   15.130 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.477 |   15.697 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.477 |   15.697 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   4.050 |   16.270 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.051 |   16.270 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   4.616 |   16.835 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.616 |   16.835 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   5.176 |   17.396 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.176 |   17.396 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.576 |   5.752 |   17.971 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.752 |   17.971 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.174 |   5.926 |   18.146 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.926 |   18.146 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.081 |   6.008 |   18.227 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   6.008 |   18.227 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.391 |   6.398 |   18.618 | 
     | U0_ALU/mult_47/FS_1/U28/A0N             |  v   | U0_ALU/mult_47/FS_1/n10     | AOI2BB1X1M | 0.000 |   6.398 |   18.618 | 
     | U0_ALU/mult_47/FS_1/U28/Y               |  v   | U0_ALU/mult_47/FS_1/n25     | AOI2BB1X1M | 0.276 |   6.674 |   18.894 | 
     | U0_ALU/mult_47/FS_1/U26/A1              |  v   | U0_ALU/mult_47/FS_1/n25     | OA21X1M    | 0.000 |   6.674 |   18.894 | 
     | U0_ALU/mult_47/FS_1/U26/Y               |  v   | U0_ALU/mult_47/FS_1/n21     | OA21X1M    | 0.416 |   7.090 |   19.309 | 
     | U0_ALU/mult_47/FS_1/U21/A1              |  v   | U0_ALU/mult_47/FS_1/n21     | OAI21BX1M  | 0.000 |   7.090 |   19.309 | 
     | U0_ALU/mult_47/FS_1/U21/Y               |  ^   | U0_ALU/mult_47/FS_1/n18     | OAI21BX1M  | 0.282 |   7.372 |   19.591 | 
     | U0_ALU/mult_47/FS_1/U20/C               |  ^   | U0_ALU/mult_47/FS_1/n18     | XOR3XLM    | 0.000 |   7.372 |   19.591 | 
     | U0_ALU/mult_47/FS_1/U20/Y               |  v   | U0_ALU/N119                 | XOR3XLM    | 0.259 |   7.631 |   19.850 | 
     | U0_ALU/U88/A0                           |  v   | U0_ALU/N119                 | AOI221XLM  | 0.000 |   7.631 |   19.850 | 
     | U0_ALU/U88/Y                            |  ^   | U0_ALU/n116                 | AOI221XLM  | 0.455 |   8.086 |   20.305 | 
     | U0_ALU/U87/A                            |  ^   | U0_ALU/n116                 | INVX2M     | 0.000 |   8.086 |   20.305 | 
     | U0_ALU/U87/Y                            |  v   | U0_ALU/n157                 | INVX2M     | 0.085 |   8.171 |   20.390 | 
     | U0_ALU/ALU_OUT_reg[14]/D                |  v   | U0_ALU/n157                 | SDFFRQX2M  | 0.000 |   8.171 |   20.390 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -12.219 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -12.219 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |  -12.182 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -12.182 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |  -12.153 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |  -12.153 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |  -12.005 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |  -12.005 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |  -11.865 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |  -11.865 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |  -11.810 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |  -11.810 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |  -11.775 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.444 |  -11.775 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |  -11.655 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |  -11.655 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |  -11.655 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |  -11.517 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |  -11.517 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |  -11.456 | 
     | ALU_CLK__L3_I0/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.000 |   0.764 |  -11.456 | 
     | ALU_CLK__L3_I0/Y               |  ^   | ALU_CLK__L3_N0   | CLKINVX32M  | 0.038 |   0.802 |  -11.417 | 
     | U0_ALU/ALU_OUT_reg[14]/CK      |  ^   | ALU_CLK__L3_N0   | SDFFRQX2M   | 0.000 |   0.802 |  -11.417 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[13]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[13]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.802
- Setup                         0.412
+ Phase Shift                  20.000
= Required Time                20.390
- Arrival Time                  7.807
= Slack Time                   12.584
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   12.584 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   12.584 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.036 |   0.037 |   12.621 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   12.621 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.028 |   0.066 |   12.650 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.067 |   12.650 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.214 |   12.798 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.214 |   12.798 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.354 |   12.938 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.355 |   12.938 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.143 |   0.498 |   13.081 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.500 |   13.084 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.053 |   0.554 |   13.137 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.555 |   13.138 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.061 |   0.616 |   13.199 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.616 |   13.200 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.073 |   0.689 |   13.273 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.690 |   13.274 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.051 |   0.741 |   13.325 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.741 |   13.325 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.746 |   1.488 |   14.071 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   1.490 |   14.074 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.925 |   14.509 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.927 |   14.511 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   2.188 |   14.772 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.188 |   14.772 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   2.359 |   14.943 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.359 |   14.943 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.911 |   15.494 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.911 |   15.494 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.477 |   16.061 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.477 |   16.061 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   4.050 |   16.634 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.050 |   16.634 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   4.616 |   17.199 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.616 |   17.199 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   5.176 |   17.760 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.176 |   17.760 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.576 |   5.752 |   18.335 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.752 |   18.335 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.174 |   5.926 |   18.510 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.926 |   18.510 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.081 |   6.007 |   18.591 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   6.007 |   18.591 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.391 |   6.398 |   18.982 | 
     | U0_ALU/mult_47/FS_1/U28/A0N             |  v   | U0_ALU/mult_47/FS_1/n10     | AOI2BB1X1M | 0.000 |   6.398 |   18.982 | 
     | U0_ALU/mult_47/FS_1/U28/Y               |  v   | U0_ALU/mult_47/FS_1/n25     | AOI2BB1X1M | 0.276 |   6.674 |   19.258 | 
     | U0_ALU/mult_47/FS_1/U26/A1              |  v   | U0_ALU/mult_47/FS_1/n25     | OA21X1M    | 0.000 |   6.674 |   19.258 | 
     | U0_ALU/mult_47/FS_1/U26/Y               |  v   | U0_ALU/mult_47/FS_1/n21     | OA21X1M    | 0.416 |   7.090 |   19.673 | 
     | U0_ALU/mult_47/FS_1/U22/A               |  v   | U0_ALU/mult_47/FS_1/n21     | XNOR2X1M   | 0.000 |   7.090 |   19.673 | 
     | U0_ALU/mult_47/FS_1/U22/Y               |  v   | U0_ALU/N118                 | XNOR2X1M   | 0.152 |   7.242 |   19.825 | 
     | U0_ALU/U86/A0                           |  v   | U0_ALU/N118                 | AOI221XLM  | 0.000 |   7.242 |   19.825 | 
     | U0_ALU/U86/Y                            |  ^   | U0_ALU/n115                 | AOI221XLM  | 0.488 |   7.730 |   20.313 | 
     | U0_ALU/U85/A                            |  ^   | U0_ALU/n115                 | INVX2M     | 0.000 |   7.730 |   20.313 | 
     | U0_ALU/U85/Y                            |  v   | U0_ALU/n158                 | INVX2M     | 0.077 |   7.807 |   20.390 | 
     | U0_ALU/ALU_OUT_reg[13]/D                |  v   | U0_ALU/n158                 | SDFFRQX2M  | 0.000 |   7.807 |   20.390 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -12.584 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -12.583 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |  -12.546 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -12.546 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |  -12.517 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |  -12.517 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |  -12.369 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |  -12.369 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |  -12.230 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |  -12.229 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |  -12.174 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |  -12.174 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |  -12.139 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.444 |  -12.139 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |  -12.020 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |  -12.019 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |  -12.019 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |  -11.881 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |  -11.881 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |  -11.820 | 
     | ALU_CLK__L3_I0/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.000 |   0.764 |  -11.820 | 
     | ALU_CLK__L3_I0/Y               |  ^   | ALU_CLK__L3_N0   | CLKINVX32M  | 0.038 |   0.802 |  -11.781 | 
     | U0_ALU/ALU_OUT_reg[13]/CK      |  ^   | ALU_CLK__L3_N0   | SDFFRQX2M   | 0.000 |   0.802 |  -11.781 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[12]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[12]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.802
- Setup                         0.411
+ Phase Shift                  20.000
= Required Time                20.392
- Arrival Time                  7.417
= Slack Time                   12.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   12.975 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   12.976 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.036 |   0.037 |   13.012 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   13.013 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.028 |   0.066 |   13.041 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.067 |   13.041 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.214 |   13.189 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.214 |   13.189 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.354 |   13.329 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.355 |   13.329 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.143 |   0.498 |   13.473 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.501 |   13.475 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.053 |   0.554 |   13.529 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.555 |   13.530 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.061 |   0.616 |   13.590 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.616 |   13.591 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.073 |   0.689 |   13.664 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.690 |   13.665 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.051 |   0.741 |   13.716 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.742 |   13.716 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.746 |   1.488 |   14.463 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   1.490 |   14.465 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.926 |   14.900 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.927 |   14.902 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   2.188 |   15.163 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.188 |   15.163 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   2.359 |   15.334 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.359 |   15.334 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.911 |   15.886 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.911 |   15.886 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.477 |   16.452 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.477 |   16.452 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   4.050 |   17.025 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.051 |   17.025 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   4.616 |   17.590 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.616 |   17.590 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   5.176 |   18.151 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.176 |   18.151 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.576 |   5.752 |   18.727 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.752 |   18.727 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.174 |   5.926 |   18.901 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.926 |   18.901 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.081 |   6.008 |   18.982 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   6.008 |   18.982 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.391 |   6.398 |   19.373 | 
     | U0_ALU/mult_47/FS_1/U28/A0N             |  v   | U0_ALU/mult_47/FS_1/n10     | AOI2BB1X1M | 0.000 |   6.398 |   19.373 | 
     | U0_ALU/mult_47/FS_1/U28/Y               |  v   | U0_ALU/mult_47/FS_1/n25     | AOI2BB1X1M | 0.276 |   6.674 |   19.649 | 
     | U0_ALU/mult_47/FS_1/U27/B               |  v   | U0_ALU/mult_47/FS_1/n25     | CLKXOR2X2M | 0.000 |   6.674 |   19.649 | 
     | U0_ALU/mult_47/FS_1/U27/Y               |  v   | U0_ALU/N117                 | CLKXOR2X2M | 0.227 |   6.901 |   19.876 | 
     | U0_ALU/U84/A0                           |  v   | U0_ALU/N117                 | AOI221XLM  | 0.000 |   6.901 |   19.876 | 
     | U0_ALU/U84/Y                            |  ^   | U0_ALU/n114                 | AOI221XLM  | 0.440 |   7.341 |   20.316 | 
     | U0_ALU/U83/A                            |  ^   | U0_ALU/n114                 | INVX2M     | 0.000 |   7.341 |   20.316 | 
     | U0_ALU/U83/Y                            |  v   | U0_ALU/n159                 | INVX2M     | 0.076 |   7.417 |   20.392 | 
     | U0_ALU/ALU_OUT_reg[12]/D                |  v   | U0_ALU/n159                 | SDFFRQX2M  | 0.000 |   7.417 |   20.392 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -12.975 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -12.974 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |  -12.938 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -12.937 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |  -12.909 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |  -12.908 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |  -12.760 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |  -12.760 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |  -12.621 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |  -12.620 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |  -12.566 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |  -12.565 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |  -12.531 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.444 |  -12.530 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |  -12.411 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |  -12.411 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |  -12.411 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |  -12.273 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |  -12.272 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |  -12.211 | 
     | ALU_CLK__L3_I0/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.000 |   0.764 |  -12.211 | 
     | ALU_CLK__L3_I0/Y               |  ^   | ALU_CLK__L3_N0   | CLKINVX32M  | 0.038 |   0.802 |  -12.173 | 
     | U0_ALU/ALU_OUT_reg[12]/CK      |  ^   | ALU_CLK__L3_N0   | SDFFRQX2M   | 0.000 |   0.802 |  -12.172 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[4]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[4]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][4]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.803
- Setup                         0.434
+ Phase Shift                  20.000
= Required Time                20.370
- Arrival Time                  7.372
= Slack Time                   12.998
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   12.998 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.001 |   0.001 |   12.999 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.036 |   0.037 |   13.035 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.038 |   13.036 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.028 |   0.066 |   13.064 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.067 |   13.064 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.148 |   0.214 |   13.212 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.214 |   13.212 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.140 |   0.354 |   13.352 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.001 |   0.355 |   13.352 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.143 |   0.498 |   13.495 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.501 |   13.498 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.053 |   0.554 |   13.552 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.001 |   0.555 |   13.553 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.061 |   0.616 |   13.613 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.616 |   13.614 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.073 |   0.689 |   13.687 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.690 |   13.688 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.051 |   0.741 |   13.739 | 
     | U0_Register_File/registers_reg[1][4]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.742 |   13.739 | 
     | U0_Register_File/registers_reg[1][4]/Q    |  v   | OperB[4]                          | SDFFRQX2M  | 0.553 |   1.295 |   14.293 | 
     | U0_ALU/FE_DBTC4_OperB_4_/A                |  v   | OperB[4]                          | INVX2M     | 0.000 |   1.295 |   14.293 | 
     | U0_ALU/FE_DBTC4_OperB_4_/Y                |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | INVX2M     | 0.466 |   1.761 |   14.759 | 
     | U0_ALU/div_48/U68/B                       |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | AND3X1M    | 0.001 |   1.762 |   14.760 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.282 |   2.044 |   15.042 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   2.044 |   15.042 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.207 |   2.251 |   15.249 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   2.251 |   15.249 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.347 |   2.598 |   15.596 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   2.599 |   15.596 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.286 |   2.884 |   15.882 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.884 |   15.882 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.450 |   3.334 |   16.331 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.334 |   16.331 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.352 |   3.685 |   16.683 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   3.685 |   16.683 | 
     | U0_ALU/div_48/U47/Y                       |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.270 |   3.956 |   16.953 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.956 |   16.954 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.504 |   4.460 |   17.458 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.460 |   17.458 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.248 |   4.708 |   17.706 | 
     | U0_ALU/div_48/U65/A                       |  ^   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.708 |   17.706 | 
     | U0_ALU/div_48/U65/Y                       |  ^   | U0_ALU/N126                       | AND2X1M    | 0.295 |   5.003 |   18.001 | 
     | U0_ALU/div_48/U52/S0                      |  ^   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |   5.003 |   18.001 | 
     | U0_ALU/div_48/U52/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | CLKMX2X2M  | 0.301 |   5.305 |   18.302 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.305 |   18.302 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.473 |   5.778 |   18.776 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.778 |   18.776 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.340 |   6.118 |   19.116 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_48/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   6.118 |   19.116 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | ADDFX2M    | 0.313 |   6.432 |   19.430 | 
     | U0_ALU/div_48/U67/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.432 |   19.430 | 
     | U0_ALU/div_48/U67/Y                       |  v   | U0_ALU/N125                       | AND2X1M    | 0.322 |   6.754 |   19.751 | 
     | U0_ALU/U117/A0                            |  v   | U0_ALU/N125                       | AOI222X1M  | 0.000 |   6.754 |   19.751 | 
     | U0_ALU/U117/Y                             |  ^   | U0_ALU/n68                        | AOI222X1M  | 0.396 |   7.150 |   20.147 | 
     | U0_ALU/U116/C                             |  ^   | U0_ALU/n68                        | NAND4X2M   | 0.000 |   7.150 |   20.147 | 
     | U0_ALU/U116/Y                             |  v   | U0_ALU/n128                       | NAND4X2M   | 0.222 |   7.372 |   20.370 | 
     | U0_ALU/ALU_OUT_reg[4]/D                   |  v   | U0_ALU/n128                       | SDFFRQX2M  | 0.000 |   7.372 |   20.370 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -12.998 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -12.997 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |  -12.961 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -12.960 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |  -12.931 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |  -12.931 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |  -12.783 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |  -12.783 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |  -12.644 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |  -12.643 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |  -12.589 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |  -12.588 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |  -12.554 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.444 |  -12.553 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |  -12.434 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |  -12.434 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |  -12.434 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |  -12.295 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |  -12.295 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |  -12.234 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.764 |  -12.234 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.039 |   0.803 |  -12.195 | 
     | U0_ALU/ALU_OUT_reg[4]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.803 |  -12.194 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[11]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[11]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.802
- Setup                         0.414
+ Phase Shift                  20.000
= Required Time                20.388
- Arrival Time                  7.131
= Slack Time                   13.257
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   13.257 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   13.258 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.036 |   0.037 |   13.295 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   13.295 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.028 |   0.066 |   13.324 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.067 |   13.324 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.214 |   13.472 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.214 |   13.472 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.354 |   13.611 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.355 |   13.612 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.143 |   0.498 |   13.755 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.500 |   13.758 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.053 |   0.554 |   13.811 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.555 |   13.812 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.061 |   0.616 |   13.873 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.616 |   13.874 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.073 |   0.689 |   13.947 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.690 |   13.948 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.051 |   0.741 |   13.999 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.741 |   13.999 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.746 |   1.488 |   14.745 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   1.490 |   14.748 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.925 |   15.183 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.927 |   15.185 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   2.188 |   15.446 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.188 |   15.446 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   2.359 |   15.617 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.359 |   15.617 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.911 |   16.168 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.911 |   16.168 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.477 |   16.735 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.477 |   16.735 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   4.050 |   17.308 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.051 |   17.308 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   4.616 |   17.873 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.616 |   17.873 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   5.176 |   18.434 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.176 |   18.434 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.576 |   5.752 |   19.009 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.752 |   19.009 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.174 |   5.926 |   19.184 | 
     | U0_ALU/mult_47/FS_1/U2/B                |  ^   | U0_ALU/mult_47/n11          | NAND2X2M   | 0.000 |   5.926 |   19.184 | 
     | U0_ALU/mult_47/FS_1/U2/Y                |  v   | U0_ALU/mult_47/FS_1/n15     | NAND2X2M   | 0.081 |   6.008 |   19.265 | 
     | U0_ALU/mult_47/FS_1/U31/A0              |  v   | U0_ALU/mult_47/FS_1/n15     | OA21X1M    | 0.000 |   6.008 |   19.265 | 
     | U0_ALU/mult_47/FS_1/U31/Y               |  v   | U0_ALU/mult_47/FS_1/n10     | OA21X1M    | 0.391 |   6.398 |   19.656 | 
     | U0_ALU/mult_47/FS_1/U15/A               |  v   | U0_ALU/mult_47/FS_1/n10     | XNOR2X1M   | 0.000 |   6.398 |   19.656 | 
     | U0_ALU/mult_47/FS_1/U15/Y               |  v   | U0_ALU/N116                 | XNOR2X1M   | 0.153 |   6.551 |   19.808 | 
     | U0_ALU/U82/A0                           |  v   | U0_ALU/N116                 | AOI221XLM  | 0.000 |   6.551 |   19.808 | 
     | U0_ALU/U82/Y                            |  ^   | U0_ALU/n113                 | AOI221XLM  | 0.491 |   7.042 |   20.299 | 
     | U0_ALU/U81/A                            |  ^   | U0_ALU/n113                 | INVX2M     | 0.000 |   7.042 |   20.299 | 
     | U0_ALU/U81/Y                            |  v   | U0_ALU/n160                 | INVX2M     | 0.089 |   7.131 |   20.388 | 
     | U0_ALU/ALU_OUT_reg[11]/D                |  v   | U0_ALU/n160                 | SDFFRQX2M  | 0.000 |   7.131 |   20.388 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -13.257 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -13.257 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |  -13.220 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -13.220 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |  -13.191 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |  -13.191 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |  -13.043 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |  -13.043 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |  -12.903 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |  -12.903 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |  -12.848 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |  -12.848 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |  -12.813 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.444 |  -12.813 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |  -12.693 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |  -12.693 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |  -12.693 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |  -12.555 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |  -12.555 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |  -12.494 | 
     | ALU_CLK__L3_I0/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.000 |   0.764 |  -12.494 | 
     | ALU_CLK__L3_I0/Y               |  ^   | ALU_CLK__L3_N0   | CLKINVX32M  | 0.038 |   0.802 |  -12.455 | 
     | U0_ALU/ALU_OUT_reg[11]/CK      |  ^   | ALU_CLK__L3_N0   | SDFFRQX2M   | 0.000 |   0.802 |  -12.455 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[10]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[10]/D               (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[0][1]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.802
- Setup                         0.411
+ Phase Shift                  20.000
= Required Time                20.391
- Arrival Time                  6.846
= Slack Time                   13.545
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   13.545 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   13.546 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.036 |   0.037 |   13.582 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   13.583 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.028 |   0.066 |   13.611 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.067 |   13.612 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.214 |   13.760 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.214 |   13.760 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.354 |   13.899 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.355 |   13.900 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.143 |   0.498 |   14.043 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.501 |   14.046 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.053 |   0.554 |   14.099 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.555 |   14.100 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.061 |   0.616 |   14.161 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.616 |   14.161 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.073 |   0.689 |   14.234 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.690 |   14.236 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.051 |   0.741 |   14.286 | 
     | U0_Register_File/registers_reg[0][1]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.742 |   14.287 | 
     | U0_Register_File/registers_reg[0][1]/Q  |  ^   | OperA[1]                    | SDFFRQX2M  | 0.672 |   1.414 |   14.959 | 
     | U0_ALU/FE_DBTC8_OperA_1_/A              |  ^   | OperA[1]                    | INVX2M     | 0.001 |   1.415 |   14.960 | 
     | U0_ALU/FE_DBTC8_OperA_1_/Y              |  v   | U0_ALU/FE_DBTN8_OperA_1_    | INVX2M     | 0.352 |   1.767 |   15.312 | 
     | U0_ALU/mult_47/U107/B                   |  v   | U0_ALU/FE_DBTN8_OperA_1_    | NOR2X1M    | 0.002 |   1.769 |   15.314 | 
     | U0_ALU/mult_47/U107/Y                   |  ^   | U0_ALU/mult_47/ab[1][3]     | NOR2X1M    | 0.230 |   1.999 |   15.545 | 
     | U0_ALU/mult_47/U5/B                     |  ^   | U0_ALU/mult_47/ab[1][3]     | AND2X2M    | 0.000 |   1.999 |   15.545 | 
     | U0_ALU/mult_47/U5/Y                     |  ^   | U0_ALU/mult_47/n6           | AND2X2M    | 0.173 |   2.173 |   15.718 | 
     | U0_ALU/mult_47/S2_2_3/B                 |  ^   | U0_ALU/mult_47/n6           | ADDFX2M    | 0.000 |   2.173 |   15.718 | 
     | U0_ALU/mult_47/S2_2_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][3] | ADDFX2M    | 0.554 |   2.726 |   16.272 | 
     | U0_ALU/mult_47/S2_3_3/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][3] | ADDFX2M    | 0.000 |   2.726 |   16.272 | 
     | U0_ALU/mult_47/S2_3_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][3] | ADDFX2M    | 0.560 |   3.286 |   16.831 | 
     | U0_ALU/mult_47/S2_4_3/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][3] | ADDFX2M    | 0.000 |   3.286 |   16.831 | 
     | U0_ALU/mult_47/S2_4_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][3] | ADDFX2M    | 0.557 |   3.844 |   17.389 | 
     | U0_ALU/mult_47/S2_5_3/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][3] | ADDFX2M    | 0.000 |   3.844 |   17.389 | 
     | U0_ALU/mult_47/S2_5_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][3] | ADDFX2M    | 0.557 |   4.400 |   17.945 | 
     | U0_ALU/mult_47/S2_6_3/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][3] | ADDFX2M    | 0.000 |   4.400 |   17.945 | 
     | U0_ALU/mult_47/S2_6_3/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][3] | ADDFX2M    | 0.561 |   4.962 |   18.507 | 
     | U0_ALU/mult_47/S4_3/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][3] | ADDFX2M    | 0.000 |   4.962 |   18.507 | 
     | U0_ALU/mult_47/S4_3/S                   |  v   | U0_ALU/mult_47/SUMB[7][3]   | ADDFX2M    | 0.591 |   5.553 |   19.098 | 
     | U0_ALU/mult_47/U13/B                    |  v   | U0_ALU/mult_47/SUMB[7][3]   | CLKXOR2X2M | 0.000 |   5.553 |   19.098 | 
     | U0_ALU/mult_47/U13/Y                    |  v   | U0_ALU/mult_47/A1[8]        | CLKXOR2X2M | 0.271 |   5.824 |   19.369 | 
     | U0_ALU/mult_47/FS_1/U33/B               |  v   | U0_ALU/mult_47/A1[8]        | NOR2X1M    | 0.000 |   5.824 |   19.369 | 
     | U0_ALU/mult_47/FS_1/U33/Y               |  ^   | U0_ALU/mult_47/FS_1/n16     | NOR2X1M    | 0.154 |   5.978 |   19.523 | 
     | U0_ALU/mult_47/FS_1/U18/AN              |  ^   | U0_ALU/mult_47/FS_1/n16     | NAND2BX1M  | 0.000 |   5.978 |   19.523 | 
     | U0_ALU/mult_47/FS_1/U18/Y               |  ^   | U0_ALU/mult_47/FS_1/n14     | NAND2BX1M  | 0.163 |   6.140 |   19.685 | 
     | U0_ALU/mult_47/FS_1/U17/A               |  ^   | U0_ALU/mult_47/FS_1/n14     | CLKXOR2X2M | 0.000 |   6.140 |   19.685 | 
     | U0_ALU/mult_47/FS_1/U17/Y               |  v   | U0_ALU/N115                 | CLKXOR2X2M | 0.207 |   6.347 |   19.892 | 
     | U0_ALU/U80/A0                           |  v   | U0_ALU/N115                 | AOI221XLM  | 0.000 |   6.347 |   19.892 | 
     | U0_ALU/U80/Y                            |  ^   | U0_ALU/n112                 | AOI221XLM  | 0.414 |   6.761 |   20.306 | 
     | U0_ALU/U79/A                            |  ^   | U0_ALU/n112                 | INVX2M     | 0.000 |   6.761 |   20.306 | 
     | U0_ALU/U79/Y                            |  v   | U0_ALU/n161                 | INVX2M     | 0.085 |   6.846 |   20.391 | 
     | U0_ALU/ALU_OUT_reg[10]/D                |  v   | U0_ALU/n161                 | SDFFRQX2M  | 0.000 |   6.846 |   20.391 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -13.545 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -13.544 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |  -13.508 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -13.507 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |  -13.479 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |  -13.479 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |  -13.331 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |  -13.331 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |  -13.191 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |  -13.191 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |  -13.136 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |  -13.135 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |  -13.101 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.444 |  -13.101 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |  -12.981 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |  -12.981 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |  -12.981 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |  -12.843 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |  -12.842 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |  -12.782 | 
     | ALU_CLK__L3_I0/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.000 |   0.764 |  -12.781 | 
     | ALU_CLK__L3_I0/Y               |  ^   | ALU_CLK__L3_N0   | CLKINVX32M  | 0.038 |   0.802 |  -12.743 | 
     | U0_ALU/ALU_OUT_reg[10]/CK      |  ^   | ALU_CLK__L3_N0   | SDFFRQX2M   | 0.000 |   0.802 |  -12.743 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[9]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[9]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.802
- Setup                         0.410
+ Phase Shift                  20.000
= Required Time                20.392
- Arrival Time                  6.643
= Slack Time                   13.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   13.749 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   13.750 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.036 |   0.037 |   13.787 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   13.787 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.028 |   0.066 |   13.816 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.067 |   13.816 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.214 |   13.964 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.214 |   13.964 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.354 |   14.103 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.355 |   14.104 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.143 |   0.498 |   14.247 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.501 |   14.250 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.053 |   0.554 |   14.303 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.555 |   14.304 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.061 |   0.616 |   14.365 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.616 |   14.366 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.073 |   0.689 |   14.439 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.690 |   14.440 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.051 |   0.741 |   14.491 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.742 |   14.491 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.746 |   1.488 |   15.237 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   1.490 |   15.240 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.926 |   15.675 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.927 |   15.677 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   2.188 |   15.938 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.188 |   15.938 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   2.359 |   16.109 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.359 |   16.109 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.911 |   16.660 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.911 |   16.660 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.477 |   17.227 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.477 |   17.227 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   4.050 |   17.800 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.051 |   17.800 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   4.616 |   18.365 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.616 |   18.365 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   5.176 |   18.926 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.176 |   18.926 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.576 |   5.752 |   19.501 | 
     | U0_ALU/mult_47/U24/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | AND2X2M    | 0.000 |   5.752 |   19.501 | 
     | U0_ALU/mult_47/U24/Y                    |  ^   | U0_ALU/mult_47/n11          | AND2X2M    | 0.174 |   5.926 |   19.676 | 
     | U0_ALU/mult_47/FS_1/U6/A                |  ^   | U0_ALU/mult_47/n11          | INVX2M     | 0.000 |   5.926 |   19.676 | 
     | U0_ALU/mult_47/FS_1/U6/Y                |  v   | U0_ALU/mult_47/FS_1/n8      | INVX2M     | 0.052 |   5.979 |   19.728 | 
     | U0_ALU/mult_47/FS_1/U5/B                |  v   | U0_ALU/mult_47/FS_1/n8      | XNOR2X2M   | 0.000 |   5.979 |   19.728 | 
     | U0_ALU/mult_47/FS_1/U5/Y                |  v   | U0_ALU/N114                 | XNOR2X2M   | 0.162 |   6.141 |   19.890 | 
     | U0_ALU/U78/A0                           |  v   | U0_ALU/N114                 | AOI221XLM  | 0.000 |   6.141 |   19.890 | 
     | U0_ALU/U78/Y                            |  ^   | U0_ALU/n110                 | AOI221XLM  | 0.425 |   6.566 |   20.315 | 
     | U0_ALU/U77/A                            |  ^   | U0_ALU/n110                 | INVX2M     | 0.000 |   6.566 |   20.315 | 
     | U0_ALU/U77/Y                            |  v   | U0_ALU/n162                 | INVX2M     | 0.077 |   6.643 |   20.392 | 
     | U0_ALU/ALU_OUT_reg[9]/D                 |  v   | U0_ALU/n162                 | SDFFRQX2M  | 0.000 |   6.643 |   20.392 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -13.749 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -13.749 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |  -13.712 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -13.712 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |  -13.683 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |  -13.683 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |  -13.535 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |  -13.535 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |  -13.395 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |  -13.395 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |  -13.340 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |  -13.340 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |  -13.305 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.444 |  -13.305 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |  -13.185 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |  -13.185 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |  -13.185 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |  -13.047 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |  -13.047 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |  -12.986 | 
     | ALU_CLK__L3_I0/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.000 |   0.764 |  -12.986 | 
     | ALU_CLK__L3_I0/Y               |  ^   | ALU_CLK__L3_N0   | CLKINVX32M  | 0.038 |   0.802 |  -12.947 | 
     | U0_ALU/ALU_OUT_reg[9]/CK       |  ^   | ALU_CLK__L3_N0   | SDFFRQX2M   | 0.000 |   0.802 |  -12.947 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[8]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[8]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.803
- Setup                         0.424
+ Phase Shift                  20.000
= Required Time                20.379
- Arrival Time                  6.524
= Slack Time                   13.856
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   13.856 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   13.856 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.036 |   0.037 |   13.893 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   13.893 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.028 |   0.066 |   13.922 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.067 |   13.922 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.214 |   14.070 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.214 |   14.070 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.354 |   14.210 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.355 |   14.210 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.143 |   0.498 |   14.353 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.500 |   14.356 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.053 |   0.554 |   14.409 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.555 |   14.410 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.061 |   0.616 |   14.471 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.616 |   14.472 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.073 |   0.689 |   14.545 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.690 |   14.546 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.051 |   0.741 |   14.597 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.741 |   14.597 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.746 |   1.488 |   15.343 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   1.490 |   15.346 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.925 |   15.781 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.927 |   15.783 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   2.188 |   16.044 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.188 |   16.044 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   2.359 |   16.215 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.359 |   16.215 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.911 |   16.766 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.911 |   16.766 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.477 |   17.333 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.477 |   17.333 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   4.050 |   17.906 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.050 |   17.906 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   4.616 |   18.471 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.616 |   18.471 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   5.176 |   19.032 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.176 |   19.032 | 
     | U0_ALU/mult_47/S4_0/CO                  |  ^   | U0_ALU/mult_47/CARRYB[7][0] | ADDFX2M    | 0.576 |   5.752 |   19.607 | 
     | U0_ALU/mult_47/U22/A                    |  ^   | U0_ALU/mult_47/CARRYB[7][0] | XNOR2X2M   | 0.000 |   5.752 |   19.607 | 
     | U0_ALU/mult_47/U22/Y                    |  v   | U0_ALU/N113                 | XNOR2X2M   | 0.085 |   5.836 |   19.692 | 
     | U0_ALU/U106/A0                          |  v   | U0_ALU/N113                 | AOI221XLM  | 0.000 |   5.837 |   19.692 | 
     | U0_ALU/U106/Y                           |  ^   | U0_ALU/n107                 | AOI221XLM  | 0.508 |   6.345 |   20.200 | 
     | U0_ALU/U105/C0                          |  ^   | U0_ALU/n107                 | OAI2B11X2M | 0.000 |   6.345 |   20.200 | 
     | U0_ALU/U105/Y                           |  v   | U0_ALU/n136                 | OAI2B11X2M | 0.179 |   6.524 |   20.379 | 
     | U0_ALU/ALU_OUT_reg[8]/D                 |  v   | U0_ALU/n136                 | SDFFRQX2M  | 0.000 |   6.524 |   20.379 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -13.856 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -13.855 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |  -13.818 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -13.818 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |  -13.789 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |  -13.789 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |  -13.641 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |  -13.641 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |  -13.502 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |  -13.501 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |  -13.446 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |  -13.446 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |  -13.411 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.444 |  -13.411 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |  -13.292 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |  -13.291 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |  -13.291 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |  -13.153 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |  -13.153 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |  -13.092 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.764 |  -13.091 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.039 |   0.803 |  -13.052 | 
     | U0_ALU/ALU_OUT_reg[8]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.803 |  -13.052 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[7]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[7]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.803
- Setup                         0.432
+ Phase Shift                  20.000
= Required Time                20.371
- Arrival Time                  6.229
= Slack Time                   14.142
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   14.142 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   14.143 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.036 |   0.037 |   14.179 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   14.180 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.028 |   0.066 |   14.208 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.067 |   14.208 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.214 |   14.356 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.214 |   14.356 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.354 |   14.496 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.355 |   14.496 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.143 |   0.498 |   14.640 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.501 |   14.642 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.053 |   0.554 |   14.696 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.555 |   14.697 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.061 |   0.616 |   14.757 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.616 |   14.758 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.073 |   0.689 |   14.831 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.690 |   14.832 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.051 |   0.741 |   14.883 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.742 |   14.883 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.746 |   1.488 |   15.630 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   1.490 |   15.632 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.926 |   16.067 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.927 |   16.069 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   2.188 |   16.330 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.188 |   16.330 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   2.359 |   16.501 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.359 |   16.501 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.911 |   17.053 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.911 |   17.053 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.477 |   17.619 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.477 |   17.619 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   4.050 |   18.192 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.051 |   18.192 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   4.616 |   18.757 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.616 |   18.757 | 
     | U0_ALU/mult_47/S1_6_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.561 |   5.176 |   19.318 | 
     | U0_ALU/mult_47/S4_0/B                   |  ^   | U0_ALU/mult_47/CARRYB[6][0] | ADDFX2M    | 0.000 |   5.176 |   19.318 | 
     | U0_ALU/mult_47/S4_0/S                   |  v   | U0_ALU/N112                 | ADDFX2M    | 0.584 |   5.760 |   19.902 | 
     | U0_ALU/U126/A0                          |  v   | U0_ALU/N112                 | AOI222X1M  | 0.000 |   5.760 |   19.902 | 
     | U0_ALU/U126/Y                           |  ^   | U0_ALU/n95                  | AOI222X1M  | 0.273 |   6.034 |   20.175 | 
     | U0_ALU/U124/D                           |  ^   | U0_ALU/n95                  | NAND4BX1M  | 0.000 |   6.034 |   20.175 | 
     | U0_ALU/U124/Y                           |  v   | U0_ALU/n134                 | NAND4BX1M  | 0.196 |   6.229 |   20.371 | 
     | U0_ALU/ALU_OUT_reg[7]/D                 |  v   | U0_ALU/n134                 | SDFFRQX2M  | 0.000 |   6.229 |   20.371 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -14.142 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -14.141 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |  -14.105 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -14.104 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |  -14.076 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |  -14.075 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |  -13.927 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |  -13.927 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |  -13.788 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |  -13.787 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |  -13.733 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |  -13.732 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |  -13.698 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.444 |  -13.697 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |  -13.578 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |  -13.578 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |  -13.578 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |  -13.440 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |  -13.439 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |  -13.378 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.764 |  -13.378 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.039 |   0.803 |  -13.339 | 
     | U0_ALU/ALU_OUT_reg[7]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.803 |  -13.339 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[6]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[6]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][0]/Q (^) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.803
- Setup                         0.430
+ Phase Shift                  20.000
= Required Time                20.373
- Arrival Time                  5.674
= Slack Time                   14.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-----------------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK                     |            |       |   0.000 |   14.700 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK                     | CLKINVX40M | 0.001 |   0.001 |   14.701 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0              | CLKINVX40M | 0.036 |   0.037 |   14.737 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0              | CLKINVX32M | 0.001 |   0.038 |   14.738 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0              | CLKINVX32M | 0.028 |   0.066 |   14.766 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0              | MX2X4M     | 0.000 |   0.067 |   14.766 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m                   | MX2X4M     | 0.148 |   0.214 |   14.914 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m                   | CLKBUFX20M | 0.000 |   0.214 |   14.914 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX20M | 0.140 |   0.354 |   15.054 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0            | CLKBUFX40M | 0.001 |   0.355 |   15.054 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1            | CLKBUFX40M | 0.143 |   0.498 |   15.198 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1            | CLKINVX40M | 0.003 |   0.501 |   15.200 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2            | CLKINVX40M | 0.053 |   0.554 |   15.254 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2            | CLKINVX32M | 0.001 |   0.555 |   15.255 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX32M | 0.061 |   0.616 |   15.315 | 
     | REF_CLK_m__L5_I2/A                      |  ^   | REF_CLK_m__L4_N1            | CLKINVX40M | 0.001 |   0.616 |   15.316 | 
     | REF_CLK_m__L5_I2/Y                      |  v   | REF_CLK_m__L5_N2            | CLKINVX40M | 0.073 |   0.689 |   15.389 | 
     | REF_CLK_m__L6_I7/A                      |  v   | REF_CLK_m__L5_N2            | CLKINVX32M | 0.001 |   0.690 |   15.390 | 
     | REF_CLK_m__L6_I7/Y                      |  ^   | REF_CLK_m__L6_N7            | CLKINVX32M | 0.051 |   0.741 |   15.441 | 
     | U0_Register_File/registers_reg[1][0]/CK |  ^   | REF_CLK_m__L6_N7            | SDFFRQX2M  | 0.000 |   0.742 |   15.441 | 
     | U0_Register_File/registers_reg[1][0]/Q  |  ^   | OperB[0]                    | SDFFRQX2M  | 0.746 |   1.488 |   16.188 | 
     | U0_ALU/FE_DBTC0_OperB_0_/A              |  ^   | OperB[0]                    | INVX2M     | 0.002 |   1.490 |   16.190 | 
     | U0_ALU/FE_DBTC0_OperB_0_/Y              |  v   | U0_ALU/FE_DBTN0_OperB_0_    | INVX2M     | 0.435 |   1.926 |   16.625 | 
     | U0_ALU/mult_47/U110/A                   |  v   | U0_ALU/FE_DBTN0_OperB_0_    | NOR2X1M    | 0.002 |   1.927 |   16.627 | 
     | U0_ALU/mult_47/U110/Y                   |  ^   | U0_ALU/mult_47/ab[1][0]     | NOR2X1M    | 0.261 |   2.188 |   16.888 | 
     | U0_ALU/mult_47/U7/B                     |  ^   | U0_ALU/mult_47/ab[1][0]     | AND2X2M    | 0.000 |   2.188 |   16.888 | 
     | U0_ALU/mult_47/U7/Y                     |  ^   | U0_ALU/mult_47/n8           | AND2X2M    | 0.171 |   2.359 |   17.059 | 
     | U0_ALU/mult_47/S1_2_0/B                 |  ^   | U0_ALU/mult_47/n8           | ADDFX2M    | 0.000 |   2.359 |   17.059 | 
     | U0_ALU/mult_47/S1_2_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.552 |   2.911 |   17.611 | 
     | U0_ALU/mult_47/S1_3_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[2][0] | ADDFX2M    | 0.000 |   2.911 |   17.611 | 
     | U0_ALU/mult_47/S1_3_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.566 |   3.477 |   18.177 | 
     | U0_ALU/mult_47/S1_4_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[3][0] | ADDFX2M    | 0.000 |   3.477 |   18.177 | 
     | U0_ALU/mult_47/S1_4_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.573 |   4.050 |   18.750 | 
     | U0_ALU/mult_47/S1_5_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[4][0] | ADDFX2M    | 0.000 |   4.050 |   18.750 | 
     | U0_ALU/mult_47/S1_5_0/CO                |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.565 |   4.616 |   19.315 | 
     | U0_ALU/mult_47/S1_6_0/B                 |  ^   | U0_ALU/mult_47/CARRYB[5][0] | ADDFX2M    | 0.000 |   4.616 |   19.315 | 
     | U0_ALU/mult_47/S1_6_0/S                 |  v   | U0_ALU/N111                 | ADDFX2M    | 0.582 |   5.197 |   19.897 | 
     | U0_ALU/U47/A0                           |  v   | U0_ALU/N111                 | AOI222X1M  | 0.000 |   5.197 |   19.897 | 
     | U0_ALU/U47/Y                            |  ^   | U0_ALU/n83                  | AOI222X1M  | 0.288 |   5.485 |   20.185 | 
     | U0_ALU/U44/B                            |  ^   | U0_ALU/n83                  | NAND4X2M   | 0.000 |   5.485 |   20.185 | 
     | U0_ALU/U44/Y                            |  v   | U0_ALU/n132                 | NAND4X2M   | 0.188 |   5.674 |   20.373 | 
     | U0_ALU/ALU_OUT_reg[6]/D                 |  v   | U0_ALU/n132                 | SDFFRQX2M  | 0.000 |   5.674 |   20.373 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -14.700 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -14.699 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |  -14.663 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -14.662 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |  -14.634 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |  -14.633 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |  -14.485 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |  -14.485 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |  -14.346 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |  -14.345 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |  -14.291 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |  -14.290 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |  -14.256 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.444 |  -14.255 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |  -14.136 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |  -14.136 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |  -14.136 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |  -13.998 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |  -13.997 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |  -13.936 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.764 |  -13.936 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.039 |   0.803 |  -13.897 | 
     | U0_ALU/ALU_OUT_reg[6]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.803 |  -13.897 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[5]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[5]/D                (v) checked with  leading 
edge of 'ALU_CLK'
Beginpoint: U0_Register_File/registers_reg[1][4]/Q (v) triggered by  leading 
edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.803
- Setup                         0.428
+ Phase Shift                  20.000
= Required Time                20.375
- Arrival Time                  5.640
= Slack Time                   14.736
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   14.736 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.001 |   0.001 |   14.737 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.036 |   0.037 |   14.773 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.038 |   14.774 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.028 |   0.066 |   14.802 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.067 |   14.802 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_CLK_m                         | MX2X4M     | 0.148 |   0.214 |   14.950 | 
     | REF_CLK_m__L1_I0/A                        |  ^   | REF_CLK_m                         | CLKBUFX20M | 0.000 |   0.214 |   14.950 | 
     | REF_CLK_m__L1_I0/Y                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX20M | 0.140 |   0.354 |   15.090 | 
     | REF_CLK_m__L2_I1/A                        |  ^   | REF_CLK_m__L1_N0                  | CLKBUFX40M | 0.001 |   0.355 |   15.090 | 
     | REF_CLK_m__L2_I1/Y                        |  ^   | REF_CLK_m__L2_N1                  | CLKBUFX40M | 0.143 |   0.498 |   15.234 | 
     | REF_CLK_m__L3_I2/A                        |  ^   | REF_CLK_m__L2_N1                  | CLKINVX40M | 0.003 |   0.501 |   15.236 | 
     | REF_CLK_m__L3_I2/Y                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX40M | 0.053 |   0.554 |   15.290 | 
     | REF_CLK_m__L4_I1/A                        |  v   | REF_CLK_m__L3_N2                  | CLKINVX32M | 0.001 |   0.555 |   15.291 | 
     | REF_CLK_m__L4_I1/Y                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX32M | 0.061 |   0.616 |   15.351 | 
     | REF_CLK_m__L5_I2/A                        |  ^   | REF_CLK_m__L4_N1                  | CLKINVX40M | 0.001 |   0.616 |   15.352 | 
     | REF_CLK_m__L5_I2/Y                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX40M | 0.073 |   0.689 |   15.425 | 
     | REF_CLK_m__L6_I7/A                        |  v   | REF_CLK_m__L5_N2                  | CLKINVX32M | 0.001 |   0.690 |   15.426 | 
     | REF_CLK_m__L6_I7/Y                        |  ^   | REF_CLK_m__L6_N7                  | CLKINVX32M | 0.051 |   0.741 |   15.477 | 
     | U0_Register_File/registers_reg[1][4]/CK   |  ^   | REF_CLK_m__L6_N7                  | SDFFRQX2M  | 0.000 |   0.742 |   15.478 | 
     | U0_Register_File/registers_reg[1][4]/Q    |  v   | OperB[4]                          | SDFFRQX2M  | 0.553 |   1.295 |   16.031 | 
     | U0_ALU/FE_DBTC4_OperB_4_/A                |  v   | OperB[4]                          | INVX2M     | 0.000 |   1.295 |   16.031 | 
     | U0_ALU/FE_DBTC4_OperB_4_/Y                |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | INVX2M     | 0.466 |   1.761 |   16.497 | 
     | U0_ALU/div_48/U68/B                       |  ^   | U0_ALU/FE_DBTN4_OperB_4_          | AND3X1M    | 0.001 |   1.762 |   16.498 | 
     | U0_ALU/div_48/U68/Y                       |  ^   | U0_ALU/div_48/n21                 | AND3X1M    | 0.282 |   2.044 |   16.780 | 
     | U0_ALU/div_48/U66/A                       |  ^   | U0_ALU/div_48/n21                 | AND2X1M    | 0.000 |   2.044 |   16.780 | 
     | U0_ALU/div_48/U66/Y                       |  ^   | U0_ALU/div_48/n20                 | AND2X1M    | 0.207 |   2.251 |   16.987 | 
     | U0_ALU/div_48/U63/B                       |  ^   | U0_ALU/div_48/n20                 | AND4X1M    | 0.000 |   2.251 |   16.987 | 
     | U0_ALU/div_48/U63/Y                       |  ^   | U0_ALU/N128                       | AND4X1M    | 0.347 |   2.598 |   17.334 | 
     | U0_ALU/div_48/U41/S0                      |  ^   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   2.599 |   17.334 | 
     | U0_ALU/div_48/U41/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | CLKMX2X2M  | 0.286 |   2.884 |   17.620 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.884 |   17.620 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | ADDFX2M    | 0.450 |   3.334 |   18.069 | 
     | U0_ALU/div_48/U64/C                       |  v   | U0_ALU/div_48/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.334 |   18.069 | 
     | U0_ALU/div_48/U64/Y                       |  v   | U0_ALU/N127                       | AND3X1M    | 0.352 |   3.685 |   18.421 | 
     | U0_ALU/div_48/U47/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |   3.685 |   18.421 | 
     | U0_ALU/div_48/U47/Y                       |  v   | U0_ALU/div_48/u_div/PartRem[6][1] | CLKMX2X2M  | 0.257 |   3.942 |   18.678 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/A  |  v   | U0_ALU/div_48/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.942 |   18.678 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_1/CO |  v   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.473 |   4.414 |   19.150 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CI |  v   | U0_ALU/div_48/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.414 |   19.150 | 
     | U0_ALU/div_48/u_div/u_fa_PartRem_0_5_2/CO |  v   | U0_ALU/div_48/u_div/CryTmp[5][3]  | ADDFX2M    | 0.316 |   4.730 |   19.466 | 
     | U0_ALU/div_48/U65/A                       |  v   | U0_ALU/div_48/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.730 |   19.466 | 
     | U0_ALU/div_48/U65/Y                       |  v   | U0_ALU/N126                       | AND2X1M    | 0.289 |   5.019 |   19.755 | 
     | U0_ALU/U121/A0                            |  v   | U0_ALU/N126                       | AOI222X1M  | 0.000 |   5.019 |   19.755 | 
     | U0_ALU/U121/Y                             |  ^   | U0_ALU/n76                        | AOI222X1M  | 0.426 |   5.446 |   20.181 | 
     | U0_ALU/U120/C                             |  ^   | U0_ALU/n76                        | NAND4X2M   | 0.000 |   5.446 |   20.182 | 
     | U0_ALU/U120/Y                             |  v   | U0_ALU/n130                       | NAND4X2M   | 0.194 |   5.640 |   20.375 | 
     | U0_ALU/ALU_OUT_reg[5]/D                   |  v   | U0_ALU/n130                       | SDFFRQX2M  | 0.000 |   5.640 |   20.375 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |       Net        |    Cell     | Delay | Arrival | Required | 
     |                                |      |                  |             |       |  Time   |   Time   | 
     |--------------------------------+------+------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK          |             |       |   0.000 |  -14.736 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK          | CLKINVX40M  | 0.001 |   0.001 |  -14.735 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0   | CLKINVX40M  | 0.036 |   0.037 |  -14.699 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0   | CLKINVX32M  | 0.001 |   0.038 |  -14.698 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0   | CLKINVX32M  | 0.028 |   0.066 |  -14.670 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0   | MX2X4M      | 0.000 |   0.067 |  -14.669 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_CLK_m        | MX2X4M      | 0.148 |   0.214 |  -14.521 | 
     | REF_CLK_m__L1_I0/A             |  ^   | REF_CLK_m        | CLKBUFX20M  | 0.000 |   0.214 |  -14.521 | 
     | REF_CLK_m__L1_I0/Y             |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M  | 0.140 |   0.354 |  -14.382 | 
     | REF_CLK_m__L2_I0/A             |  ^   | REF_CLK_m__L1_N0 | CLKINVX32M  | 0.001 |   0.355 |  -14.381 | 
     | REF_CLK_m__L2_I0/Y             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.055 |   0.409 |  -14.327 | 
     | REF_CLK_m__L3_I0/A             |  v   | REF_CLK_m__L2_N0 | CLKINVX32M  | 0.001 |   0.410 |  -14.326 | 
     | REF_CLK_m__L3_I0/Y             |  ^   | REF_CLK_m__L3_N0 | CLKINVX32M  | 0.034 |   0.444 |  -14.292 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_CLK_m__L3_N0 | TLATNCAX20M | 0.000 |   0.444 |  -14.291 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK          | TLATNCAX20M | 0.119 |   0.564 |  -14.172 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK          | CLK_GATE    |       |   0.564 |  -14.172 | 
     | ALU_CLK__L1_I0/A               |  ^   | ALU_CLK          | CLKBUFX20M  | 0.000 |   0.564 |  -14.172 | 
     | ALU_CLK__L1_I0/Y               |  ^   | ALU_CLK__L1_N0   | CLKBUFX20M  | 0.138 |   0.702 |  -14.034 | 
     | ALU_CLK__L2_I0/A               |  ^   | ALU_CLK__L1_N0   | CLKINVX40M  | 0.001 |   0.703 |  -14.033 | 
     | ALU_CLK__L2_I0/Y               |  v   | ALU_CLK__L2_N0   | CLKINVX40M  | 0.061 |   0.764 |  -13.972 | 
     | ALU_CLK__L3_I1/A               |  v   | ALU_CLK__L2_N0   | CLKINVX32M  | 0.001 |   0.764 |  -13.972 | 
     | ALU_CLK__L3_I1/Y               |  ^   | ALU_CLK__L3_N1   | CLKINVX32M  | 0.039 |   0.803 |  -13.933 | 
     | U0_ALU/ALU_OUT_reg[5]/CK       |  ^   | ALU_CLK__L3_N1   | SDFFRQX2M   | 0.000 |   0.803 |  -13.933 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[2]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[2]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.738
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.127
- Arrival Time                  4.701
= Slack Time                   15.426
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.426 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.427 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   15.463 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.464 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   15.492 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   15.493 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   15.640 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   15.640 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   15.780 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   15.781 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   15.924 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   15.926 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   15.983 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   15.984 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.042 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.043 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.114 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.115 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.167 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.167 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   16.589 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   16.589 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   16.697 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   16.697 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.310 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.310 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   17.637 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   17.637 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   17.877 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   17.877 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   18.585 | 
     | U0_Register_File/U229/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.018 |   3.177 |   18.603 | 
     | U0_Register_File/U229/Y                            |  v   | U0_Register_File/n148                              | MX4X1M     | 0.619 |   3.796 |   19.222 | 
     | U0_Register_File/U227/B                            |  v   | U0_Register_File/n148                              | MX4X1M     | 0.001 |   3.797 |   19.223 | 
     | U0_Register_File/U227/Y                            |  v   | U0_Register_File/N41                               | MX4X1M     | 0.471 |   4.268 |   19.694 | 
     | U0_Register_File/U226/B0                           |  v   | U0_Register_File/N41                               | AO22X1M    | 0.000 |   4.269 |   19.695 | 
     | U0_Register_File/U226/Y                            |  v   | U0_Register_File/n180                              | AO22X1M    | 0.432 |   4.701 |   20.127 | 
     | U0_Register_File/RF_RdData_reg[2]/D                |  v   | U0_Register_File/n180                              | SDFFRQX2M  | 0.000 |   4.701 |   20.127 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.426 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.425 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.389 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.388 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.360 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.359 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.212 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.212 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.072 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.071 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -14.928 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -14.926 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -14.869 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -14.868 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -14.810 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -14.809 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.070 |   0.687 |  -14.739 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.688 |  -14.738 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.050 |   0.738 |  -14.688 | 
     | U0_Register_File/RF_RdData_reg[2]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.738 |  -14.688 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[3]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[3]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.738
- Setup                         0.409
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.130
- Arrival Time                  4.691
= Slack Time                   15.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.439 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.440 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   15.476 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.477 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   15.505 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   15.506 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   15.653 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   15.653 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   15.793 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   15.794 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   15.937 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   15.939 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   15.996 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   15.997 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.055 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.056 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.126 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.128 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.180 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.180 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   16.602 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   16.602 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   16.710 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   16.710 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.323 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.323 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   17.650 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   17.650 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   17.890 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   17.890 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   18.598 | 
     | U0_Register_File/U233/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.018 |   3.177 |   18.616 | 
     | U0_Register_File/U233/Y                            |  v   | U0_Register_File/n317                              | MX4X1M     | 0.623 |   3.800 |   19.239 | 
     | U0_Register_File/U231/B                            |  v   | U0_Register_File/n317                              | MX4X1M     | 0.001 |   3.801 |   19.240 | 
     | U0_Register_File/U231/Y                            |  v   | U0_Register_File/N40                               | MX4X1M     | 0.473 |   4.274 |   19.713 | 
     | U0_Register_File/U230/B0                           |  v   | U0_Register_File/N40                               | AO22X1M    | 0.000 |   4.274 |   19.713 | 
     | U0_Register_File/U230/Y                            |  v   | U0_Register_File/n181                              | AO22X1M    | 0.417 |   4.691 |   20.130 | 
     | U0_Register_File/RF_RdData_reg[3]/D                |  v   | U0_Register_File/n181                              | SDFFRQX2M  | 0.000 |   4.691 |   20.130 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.439 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.438 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.402 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.401 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.373 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.372 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.225 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.225 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.085 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.084 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -14.941 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -14.939 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -14.882 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -14.881 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -14.823 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -14.822 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.070 |   0.687 |  -14.752 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.688 |  -14.751 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.050 |   0.738 |  -14.701 | 
     | U0_Register_File/RF_RdData_reg[3]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.738 |  -14.701 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[0]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[0]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.738
- Setup                         0.412
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.126
- Arrival Time                  4.685
= Slack Time                   15.442
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.442 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.442 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   15.479 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.479 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   15.508 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   15.508 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   15.656 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   15.656 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   15.796 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   15.796 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   15.939 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   15.942 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   15.998 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.000 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.058 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.059 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.129 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.130 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.182 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.183 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   16.605 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   16.605 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   16.712 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   16.713 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.326 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.326 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   17.652 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   17.653 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   17.893 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   17.893 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   18.600 | 
     | U0_Register_File/U221/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.018 |   3.176 |   18.618 | 
     | U0_Register_File/U221/Y                            |  v   | U0_Register_File/n140                              | MX4X1M     | 0.584 |   3.760 |   19.201 | 
     | U0_Register_File/U219/B                            |  v   | U0_Register_File/n140                              | MX4X1M     | 0.000 |   3.760 |   19.202 | 
     | U0_Register_File/U219/Y                            |  v   | U0_Register_File/N43                               | MX4X1M     | 0.483 |   4.243 |   19.684 | 
     | U0_Register_File/U218/B0                           |  v   | U0_Register_File/N43                               | AO22X1M    | 0.001 |   4.244 |   19.685 | 
     | U0_Register_File/U218/Y                            |  v   | U0_Register_File/n178                              | AO22X1M    | 0.441 |   4.685 |   20.126 | 
     | U0_Register_File/RF_RdData_reg[0]/D                |  v   | U0_Register_File/n178                              | SDFFRQX2M  | 0.000 |   4.685 |   20.126 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.442 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.441 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.404 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.404 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.375 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.375 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.227 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.227 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.088 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.087 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -14.944 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -14.941 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -14.885 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -14.883 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -14.825 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -14.824 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.070 |   0.687 |  -14.755 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.688 |  -14.754 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.050 |   0.738 |  -14.704 | 
     | U0_Register_File/RF_RdData_reg[0]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.738 |  -14.703 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[1]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[1]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.738
- Setup                         0.408
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.130
- Arrival Time                  4.679
= Slack Time                   15.451
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.451 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.452 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   15.488 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.489 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   15.517 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   15.518 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   15.666 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   15.666 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   15.805 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   15.806 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   15.949 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   15.951 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.008 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.009 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.067 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.068 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.139 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.140 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.192 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.192 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   16.614 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   16.614 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   16.722 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   16.722 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.335 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.335 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   17.662 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   17.662 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   17.903 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   17.903 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   18.610 | 
     | U0_Register_File/U224/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.018 |   3.177 |   18.628 | 
     | U0_Register_File/U224/Y                            |  v   | U0_Register_File/n144                              | MX4X1M     | 0.619 |   3.796 |   19.247 | 
     | U0_Register_File/U223/B                            |  v   | U0_Register_File/n144                              | MX4X1M     | 0.001 |   3.797 |   19.248 | 
     | U0_Register_File/U223/Y                            |  v   | U0_Register_File/N42                               | MX4X1M     | 0.467 |   4.264 |   19.715 | 
     | U0_Register_File/U222/B0                           |  v   | U0_Register_File/N42                               | AO22X1M    | 0.000 |   4.264 |   19.715 | 
     | U0_Register_File/U222/Y                            |  v   | U0_Register_File/n179                              | AO22X1M    | 0.415 |   4.679 |   20.130 | 
     | U0_Register_File/RF_RdData_reg[1]/D                |  v   | U0_Register_File/n179                              | SDFFRQX2M  | 0.000 |   4.679 |   20.130 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.451 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.450 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.414 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.413 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.385 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.385 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.237 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.237 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.097 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.097 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -14.953 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -14.951 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -14.894 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -14.893 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -14.835 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -14.834 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.070 |   0.687 |  -14.764 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.688 |  -14.764 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.050 |   0.738 |  -14.714 | 
     | U0_Register_File/RF_RdData_reg[1]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.738 |  -14.713 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[6]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[6]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.738
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.128
- Arrival Time                  4.660
= Slack Time                   15.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.468 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.469 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   15.505 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.506 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   15.534 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   15.535 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   15.683 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   15.683 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   15.822 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   15.823 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   15.966 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   15.968 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.025 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.026 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.084 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.085 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.156 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.157 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.209 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.209 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   16.631 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   16.631 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   16.739 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   16.739 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.352 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.352 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   17.679 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   17.679 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   17.920 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   17.920 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   18.627 | 
     | U0_Register_File/U216/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.004 |   3.163 |   18.631 | 
     | U0_Register_File/U216/Y                            |  v   | U0_Register_File/n328                              | MX4X1M     | 0.570 |   3.733 |   19.202 | 
     | U0_Register_File/U243/D                            |  v   | U0_Register_File/n328                              | MX4X1M     | 0.000 |   3.734 |   19.202 | 
     | U0_Register_File/U243/Y                            |  v   | U0_Register_File/N37                               | MX4X1M     | 0.491 |   4.225 |   19.693 | 
     | U0_Register_File/U242/B0                           |  v   | U0_Register_File/N37                               | AO22X1M    | 0.001 |   4.226 |   19.694 | 
     | U0_Register_File/U242/Y                            |  v   | U0_Register_File/n184                              | AO22X1M    | 0.434 |   4.660 |   20.128 | 
     | U0_Register_File/RF_RdData_reg[6]/D                |  v   | U0_Register_File/n184                              | SDFFRQX2M  | 0.000 |   4.660 |   20.128 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.468 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.467 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.431 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.430 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.402 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.402 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.254 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.254 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.114 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.114 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -14.970 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -14.968 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -14.911 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -14.910 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -14.852 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -14.851 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.070 |   0.687 |  -14.781 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.688 |  -14.781 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.050 |   0.738 |  -14.731 | 
     | U0_Register_File/RF_RdData_reg[6]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.738 |  -14.730 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[5]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[5]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.738
- Setup                         0.407
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.131
- Arrival Time                  4.663
= Slack Time                   15.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.468 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.469 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   15.506 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.506 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   15.535 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   15.535 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   15.683 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   15.683 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   15.822 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   15.823 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   15.966 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   15.969 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.025 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.026 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.084 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.086 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.687 |   16.156 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.157 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.209 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.209 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   16.631 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   16.632 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   16.739 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   16.739 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.352 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.353 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   17.679 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   17.679 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   17.920 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   17.920 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   18.627 | 
     | U0_Register_File/U208/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.020 |   3.179 |   18.647 | 
     | U0_Register_File/U208/Y                            |  v   | U0_Register_File/n326                              | MX4X1M     | 0.584 |   3.763 |   19.231 | 
     | U0_Register_File/U239/C                            |  v   | U0_Register_File/n326                              | MX4X1M     | 0.000 |   3.763 |   19.232 | 
     | U0_Register_File/U239/Y                            |  v   | U0_Register_File/N38                               | MX4X1M     | 0.484 |   4.247 |   19.715 | 
     | U0_Register_File/U238/B0                           |  v   | U0_Register_File/N38                               | AO22X1M    | 0.001 |   4.247 |   19.716 | 
     | U0_Register_File/U238/Y                            |  v   | U0_Register_File/n183                              | AO22X1M    | 0.416 |   4.663 |   20.131 | 
     | U0_Register_File/RF_RdData_reg[5]/D                |  v   | U0_Register_File/n183                              | SDFFRQX2M  | 0.000 |   4.663 |   20.131 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.468 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.468 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.431 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.430 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.402 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.402 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.254 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.254 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.114 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.114 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -14.971 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -14.968 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -14.911 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -14.910 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -14.852 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -14.851 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.070 |   0.687 |  -14.781 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.688 |  -14.781 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.050 |   0.738 |  -14.731 | 
     | U0_Register_File/RF_RdData_reg[5]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.738 |  -14.730 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[4]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[4]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.738
- Setup                         0.410
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.128
- Arrival Time                  4.650
= Slack Time                   15.478
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.478 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.479 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   15.516 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.516 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   15.545 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   15.545 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   15.693 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   15.693 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   15.832 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   15.833 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   15.976 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   15.979 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.035 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.036 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.094 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.096 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.687 |   16.166 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.167 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.219 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.219 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   16.641 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   16.642 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   16.749 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   16.749 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.362 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.363 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   17.689 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   17.689 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   17.930 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   17.930 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   18.637 | 
     | U0_Register_File/U237/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.017 |   3.176 |   18.654 | 
     | U0_Register_File/U237/Y                            |  v   | U0_Register_File/n321                              | MX4X1M     | 0.590 |   3.766 |   19.244 | 
     | U0_Register_File/U235/B                            |  v   | U0_Register_File/n321                              | MX4X1M     | 0.000 |   3.766 |   19.245 | 
     | U0_Register_File/U235/Y                            |  v   | U0_Register_File/N39                               | MX4X1M     | 0.460 |   4.226 |   19.704 | 
     | U0_Register_File/U234/B0                           |  v   | U0_Register_File/N39                               | AO22X1M    | 0.000 |   4.226 |   19.705 | 
     | U0_Register_File/U234/Y                            |  v   | U0_Register_File/n182                              | AO22X1M    | 0.424 |   4.650 |   20.128 | 
     | U0_Register_File/RF_RdData_reg[4]/D                |  v   | U0_Register_File/n182                              | SDFFRQX2M  | 0.000 |   4.650 |   20.128 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.478 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.478 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.441 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.440 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.412 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.412 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.264 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.264 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.124 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.124 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -14.981 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -14.978 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -14.921 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -14.920 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -14.862 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -14.861 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.070 |   0.687 |  -14.791 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.688 |  -14.791 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.050 |   0.738 |  -14.741 | 
     | U0_Register_File/RF_RdData_reg[4]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.738 |  -14.740 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_Register_File/RF_RdData_reg[7]/CK 
Endpoint:   U0_Register_File/RF_RdData_reg[7]/D                       (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.738
- Setup                         0.411
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.128
- Arrival Time                  4.635
= Slack Time                   15.493
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.493 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.493 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   15.530 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   15.530 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   15.559 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   15.559 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   15.707 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   15.707 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   15.847 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   15.847 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   15.990 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   15.993 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.049 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.051 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.109 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.110 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.687 |   16.180 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.181 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.233 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.234 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   16.656 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   16.656 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   16.763 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   16.764 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.377 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.377 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   17.703 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   17.704 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   17.944 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   17.944 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   18.651 | 
     | U0_Register_File/U210/S0                           |  ^   | FE_OFN24_Addr_0_                                   | MX4X1M     | 0.020 |   3.179 |   18.671 | 
     | U0_Register_File/U210/Y                            |  v   | U0_Register_File/n334                              | MX4X1M     | 0.557 |   3.736 |   19.228 | 
     | U0_Register_File/U247/C                            |  v   | U0_Register_File/n334                              | MX4X1M     | 0.000 |   3.736 |   19.229 | 
     | U0_Register_File/U247/Y                            |  v   | U0_Register_File/N36                               | MX4X1M     | 0.467 |   4.203 |   19.696 | 
     | U0_Register_File/U246/B0                           |  v   | U0_Register_File/N36                               | AO22X1M    | 0.001 |   4.204 |   19.696 | 
     | U0_Register_File/U246/Y                            |  v   | U0_Register_File/n185                              | AO22X1M    | 0.431 |   4.635 |   20.128 | 
     | U0_Register_File/RF_RdData_reg[7]/D                |  v   | U0_Register_File/n185                              | SDFFRQX2M  | 0.000 |   4.635 |   20.128 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                      |      |                  |            |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                              |  ^   | REF_CLK          |            |       |   0.000 |  -15.493 | 
     | REF_CLK__L1_I0/A                     |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.492 | 
     | REF_CLK__L1_I0/Y                     |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.455 | 
     | REF_CLK__L2_I0/A                     |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.455 | 
     | REF_CLK__L2_I0/Y                     |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.426 | 
     | U0_mux2X1/U1/A                       |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.426 | 
     | U0_mux2X1/U1/Y                       |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.278 | 
     | REF_CLK_m__L1_I0/A                   |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.278 | 
     | REF_CLK_m__L1_I0/Y                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.139 | 
     | REF_CLK_m__L2_I1/A                   |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.138 | 
     | REF_CLK_m__L2_I1/Y                   |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -14.995 | 
     | REF_CLK_m__L3_I1/A                   |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -14.992 | 
     | REF_CLK_m__L3_I1/Y                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -14.936 | 
     | REF_CLK_m__L4_I0/A                   |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -14.934 | 
     | REF_CLK_m__L4_I0/Y                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -14.876 | 
     | REF_CLK_m__L5_I0/A                   |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -14.875 | 
     | REF_CLK_m__L5_I0/Y                   |  v   | REF_CLK_m__L5_N0 | CLKINVX40M | 0.070 |   0.687 |  -14.806 | 
     | REF_CLK_m__L6_I0/A                   |  v   | REF_CLK_m__L5_N0 | CLKINVX32M | 0.001 |   0.688 |  -14.805 | 
     | REF_CLK_m__L6_I0/Y                   |  ^   | REF_CLK_m__L6_N0 | CLKINVX32M | 0.050 |   0.738 |  -14.755 | 
     | U0_Register_File/RF_RdData_reg[7]/CK |  ^   | REF_CLK_m__L6_N0 | SDFFRQX2M  | 0.001 |   0.738 |  -14.754 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_Register_File/registers_reg[9][6]/CK 
Endpoint:   U0_Register_File/registers_reg[9][6]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.121
- Arrival Time                  4.143
= Slack Time                   15.978
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.978 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.979 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.015 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.016 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.044 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.045 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.192 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.192 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.332 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.333 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.476 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.478 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.535 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.536 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.594 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.595 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.666 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.667 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.719 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.719 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.141 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.141 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.249 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.249 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.862 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.862 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.189 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.189 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.429 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.429 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.137 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.151 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.456 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.456 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.791 |   19.769 | 
     | U0_Register_File/U292/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.792 |   19.770 | 
     | U0_Register_File/U292/Y                            |  v   | U0_Register_File/n264                              | OAI2BB2X1M | 0.351 |   4.143 |   20.121 | 
     | U0_Register_File/registers_reg[9][6]/D             |  v   | U0_Register_File/n264                              | SDFFRQX2M  | 0.000 |   4.143 |   20.121 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -15.978 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -15.977 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.941 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.940 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.912 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.911 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.764 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.764 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.624 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.623 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.480 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.500 |  -15.478 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.053 |   0.554 |  -15.424 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.001 |   0.555 |  -15.423 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.061 |   0.616 |  -15.362 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.616 |  -15.362 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.073 |   0.689 |  -15.289 | 
     | REF_CLK_m__L6_I9/A                      |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.001 |   0.690 |  -15.288 | 
     | REF_CLK_m__L6_I9/Y                      |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.052 |   0.742 |  -15.236 | 
     | U0_Register_File/registers_reg[9][6]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.742 |  -15.236 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_Register_File/registers_reg[9][4]/CK 
Endpoint:   U0_Register_File/registers_reg[9][4]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.422
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.121
- Arrival Time                  4.140
= Slack Time                   15.981
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.981 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.981 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.018 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.019 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.047 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.047 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.195 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.195 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.335 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.335 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.478 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.481 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.538 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.539 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.597 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.598 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.668 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.669 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.721 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.722 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.144 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.144 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.252 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.252 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.865 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.865 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.191 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.192 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.432 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.432 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.139 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.153 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.459 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.459 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.791 |   19.771 | 
     | U0_Register_File/U290/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.792 |   19.773 | 
     | U0_Register_File/U290/Y                            |  v   | U0_Register_File/n262                              | OAI2BB2X1M | 0.348 |   4.140 |   20.121 | 
     | U0_Register_File/registers_reg[9][4]/D             |  v   | U0_Register_File/n262                              | SDFFRQX2M  | 0.000 |   4.140 |   20.121 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.981 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.980 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.036 |   0.037 |  -15.943 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.943 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.028 |   0.066 |  -15.914 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.067 |  -15.914 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.214 |  -15.766 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.214 |  -15.766 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.354 |  -15.627 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.355 |  -15.626 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.143 |   0.498 |  -15.483 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.501 |  -15.480 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.053 |   0.554 |  -15.427 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.555 |  -15.426 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.061 |   0.616 |  -15.365 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.616 |  -15.364 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.073 |   0.689 |  -15.291 | 
     | REF_CLK_m__L6_I11/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.690 |  -15.290 | 
     | REF_CLK_m__L6_I11/Y                     |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.052 |   0.742 |  -15.239 | 
     | U0_Register_File/registers_reg[9][4]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.742 |  -15.238 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_Register_File/registers_reg[9][3]/CK 
Endpoint:   U0_Register_File/registers_reg[9][3]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.123
- Arrival Time                  4.136
= Slack Time                   15.987
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.987 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.988 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.024 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.025 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.053 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.053 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.201 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.201 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.341 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.341 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.484 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.487 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.544 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.545 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.603 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.604 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.674 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.675 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.727 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.728 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.150 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.150 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.258 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.258 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.871 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.871 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.198 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.198 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.438 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.438 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.145 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.159 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.465 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.465 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.791 |   19.777 | 
     | U0_Register_File/U289/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.792 |   19.779 | 
     | U0_Register_File/U289/Y                            |  v   | U0_Register_File/n261                              | OAI2BB2X1M | 0.344 |   4.136 |   20.123 | 
     | U0_Register_File/registers_reg[9][3]/D             |  v   | U0_Register_File/n261                              | SDFFRQX2M  | 0.000 |   4.136 |   20.123 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.987 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.986 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.036 |   0.037 |  -15.950 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.949 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.028 |   0.066 |  -15.920 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.067 |  -15.920 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.214 |  -15.772 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.214 |  -15.772 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.354 |  -15.633 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.355 |  -15.632 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.143 |   0.498 |  -15.489 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.501 |  -15.486 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.053 |   0.554 |  -15.433 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.555 |  -15.432 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.061 |   0.616 |  -15.371 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.616 |  -15.371 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.073 |   0.689 |  -15.298 | 
     | REF_CLK_m__L6_I11/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.690 |  -15.296 | 
     | REF_CLK_m__L6_I11/Y                     |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.052 |   0.742 |  -15.245 | 
     | U0_Register_File/registers_reg[9][3]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.743 |  -15.244 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_Register_File/registers_reg[9][0]/CK 
Endpoint:   U0_Register_File/registers_reg[9][0]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.741
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.123
- Arrival Time                  4.134
= Slack Time                   15.989
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.989 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.989 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.026 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.027 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.055 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.055 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.203 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.203 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.343 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.343 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.486 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.489 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.546 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.547 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.605 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.606 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.676 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.677 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.729 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.730 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.152 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.152 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.260 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.260 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.873 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.873 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.199 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.200 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.440 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.440 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.147 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.161 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.467 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.467 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.791 |   19.779 | 
     | U0_Register_File/U286/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.002 |   3.792 |   19.781 | 
     | U0_Register_File/U286/Y                            |  v   | U0_Register_File/n258                              | OAI2BB2X1M | 0.342 |   4.134 |   20.123 | 
     | U0_Register_File/registers_reg[9][0]/D             |  v   | U0_Register_File/n258                              | SDFFRQX2M  | 0.000 |   4.134 |   20.123 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.989 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.988 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.036 |   0.037 |  -15.951 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.951 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.028 |   0.066 |  -15.922 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.067 |  -15.922 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.214 |  -15.774 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.214 |  -15.774 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.354 |  -15.635 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.355 |  -15.634 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.143 |   0.498 |  -15.491 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.501 |  -15.488 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.053 |   0.554 |  -15.435 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.555 |  -15.434 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.061 |   0.616 |  -15.373 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.616 |  -15.372 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.073 |   0.689 |  -15.299 | 
     | REF_CLK_m__L6_I10/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.690 |  -15.298 | 
     | REF_CLK_m__L6_I10/Y                     |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.050 |   0.741 |  -15.248 | 
     | U0_Register_File/registers_reg[9][0]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.741 |  -15.248 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_Register_File/registers_reg[9][2]/CK 
Endpoint:   U0_Register_File/registers_reg[9][2]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.123
- Arrival Time                  4.133
= Slack Time                   15.990
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.990 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.991 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.027 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.028 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.056 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.056 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.204 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.204 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.344 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.344 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.488 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.490 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.547 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.548 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.606 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.607 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.677 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.679 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.730 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.731 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.153 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.153 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.261 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.261 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.874 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.874 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.201 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.201 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.441 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.441 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.148 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.163 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.468 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.468 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.791 |   19.781 | 
     | U0_Register_File/U288/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.002 |   3.792 |   19.782 | 
     | U0_Register_File/U288/Y                            |  v   | U0_Register_File/n260                              | OAI2BB2X1M | 0.341 |   4.133 |   20.123 | 
     | U0_Register_File/registers_reg[9][2]/D             |  v   | U0_Register_File/n260                              | SDFFRQX2M  | 0.000 |   4.133 |   20.123 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.990 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.989 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.036 |   0.037 |  -15.953 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.952 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.028 |   0.066 |  -15.924 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.067 |  -15.923 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.214 |  -15.775 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.214 |  -15.775 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.354 |  -15.636 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.355 |  -15.635 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.143 |   0.498 |  -15.492 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.501 |  -15.489 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.053 |   0.554 |  -15.436 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.555 |  -15.435 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.061 |   0.616 |  -15.374 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.616 |  -15.374 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.073 |   0.689 |  -15.301 | 
     | REF_CLK_m__L6_I11/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.690 |  -15.300 | 
     | REF_CLK_m__L6_I11/Y                     |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.052 |   0.742 |  -15.248 | 
     | U0_Register_File/registers_reg[9][2]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.743 |  -15.247 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_Register_File/registers_reg[9][1]/CK 
Endpoint:   U0_Register_File/registers_reg[9][1]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.741
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.123
- Arrival Time                  4.129
= Slack Time                   15.995
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   15.995 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   15.995 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.032 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.033 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.061 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.061 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.209 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.209 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.349 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.349 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.492 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.495 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.552 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.553 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.611 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.612 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.682 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.683 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.735 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.736 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.158 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.158 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.266 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.266 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.879 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.879 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.205 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.206 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.446 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.446 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.153 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.167 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.473 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.473 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.791 |   19.785 | 
     | U0_Register_File/U287/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.002 |   3.792 |   19.787 | 
     | U0_Register_File/U287/Y                            |  v   | U0_Register_File/n259                              | OAI2BB2X1M | 0.336 |   4.129 |   20.123 | 
     | U0_Register_File/registers_reg[9][1]/D             |  v   | U0_Register_File/n259                              | SDFFRQX2M  | 0.000 |   4.129 |   20.123 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -15.995 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -15.994 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.036 |   0.037 |  -15.957 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.957 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.028 |   0.066 |  -15.928 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.067 |  -15.928 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.214 |  -15.780 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.214 |  -15.780 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.354 |  -15.641 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.355 |  -15.640 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.143 |   0.498 |  -15.497 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.501 |  -15.494 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.053 |   0.554 |  -15.441 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.555 |  -15.440 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.061 |   0.616 |  -15.379 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.616 |  -15.378 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.073 |   0.689 |  -15.305 | 
     | REF_CLK_m__L6_I10/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.690 |  -15.304 | 
     | REF_CLK_m__L6_I10/Y                     |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.050 |   0.741 |  -15.254 | 
     | U0_Register_File/registers_reg[9][1]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.741 |  -15.254 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_Register_File/registers_reg[9][5]/CK 
Endpoint:   U0_Register_File/registers_reg[9][5]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.416
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.126
- Arrival Time                  4.124
= Slack Time                   16.002
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.002 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.003 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.039 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.040 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.068 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.069 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.217 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.217 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.356 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.357 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.500 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.502 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.559 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.560 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.618 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.619 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.690 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.691 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.743 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.743 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.165 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.165 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.273 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.273 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.886 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.886 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.213 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.213 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.454 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.454 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.161 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.175 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.480 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.480 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.791 |   19.793 | 
     | U0_Register_File/U291/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.792 |   19.794 | 
     | U0_Register_File/U291/Y                            |  v   | U0_Register_File/n263                              | OAI2BB2X1M | 0.332 |   4.124 |   20.126 | 
     | U0_Register_File/registers_reg[9][5]/D             |  v   | U0_Register_File/n263                              | SDFFRQX2M  | 0.000 |   4.124 |   20.126 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -16.002 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -16.001 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.965 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.964 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.936 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.936 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.788 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.788 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.648 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.648 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.504 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.500 |  -15.502 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.053 |   0.554 |  -15.448 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.001 |   0.555 |  -15.447 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.061 |   0.616 |  -15.387 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.616 |  -15.386 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.073 |   0.689 |  -15.313 | 
     | REF_CLK_m__L6_I9/A                      |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.001 |   0.690 |  -15.312 | 
     | REF_CLK_m__L6_I9/Y                      |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.052 |   0.742 |  -15.260 | 
     | U0_Register_File/registers_reg[9][5]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.742 |  -15.260 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_Register_File/registers_reg[11][5]/CK 
Endpoint:   U0_Register_File/registers_reg[11][5]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.122
- Arrival Time                  4.117
= Slack Time                   16.005
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.005 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.006 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.042 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.043 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.071 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.072 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.219 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.219 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.359 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.360 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.503 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.505 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.562 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.563 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.621 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.622 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.692 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.694 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.746 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.746 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.168 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.168 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.276 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.276 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.889 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.889 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.216 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.216 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.456 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.456 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.164 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.178 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.483 | 
     | U0_Register_File/U162/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.483 | 
     | U0_Register_File/U162/Y                            |  v   | U0_Register_File/n171                              | NAND2X2M   | 0.298 |   3.776 |   19.781 | 
     | U0_Register_File/U307/A1N                          |  v   | U0_Register_File/n171                              | OAI2BB2X1M | 0.000 |   3.776 |   19.781 | 
     | U0_Register_File/U307/Y                            |  v   | U0_Register_File/n279                              | OAI2BB2X1M | 0.340 |   4.117 |   20.122 | 
     | U0_Register_File/registers_reg[11][5]/D            |  v   | U0_Register_File/n279                              | SDFFRQX2M  | 0.000 |   4.117 |   20.122 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.005 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -16.004 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.968 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.967 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.939 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.938 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.791 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.791 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.651 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.650 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.507 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.500 |  -15.504 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.053 |   0.554 |  -15.451 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.001 |   0.555 |  -15.450 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.061 |   0.616 |  -15.389 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.616 |  -15.389 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.073 |   0.689 |  -15.316 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.001 |   0.690 |  -15.315 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.052 |   0.742 |  -15.263 | 
     | U0_Register_File/registers_reg[11][5]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.742 |  -15.263 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_Register_File/registers_reg[5][7]/CK 
Endpoint:   U0_Register_File/registers_reg[5][7]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.741
- Setup                         0.426
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.115
- Arrival Time                  4.108
= Slack Time                   16.006
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.006 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.007 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.043 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.044 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.073 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.073 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.221 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.221 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.360 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.361 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.504 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.506 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.563 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.564 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.622 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.623 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.694 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.695 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.747 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.747 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.169 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.169 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.277 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.277 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.890 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.891 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.217 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.217 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.458 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.458 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.165 | 
     | U0_Register_File/U164/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.015 |   3.173 |   19.180 | 
     | U0_Register_File/U164/Y                            |  ^   | U0_Register_File/n154                              | AND2X2M    | 0.299 |   3.472 |   19.478 | 
     | U0_Register_File/U151/B                            |  ^   | U0_Register_File/n154                              | NAND2X2M   | 0.000 |   3.472 |   19.478 | 
     | U0_Register_File/U151/Y                            |  v   | U0_Register_File/n160                              | NAND2X2M   | 0.281 |   3.753 |   19.759 | 
     | U0_Register_File/U329/A1N                          |  v   | U0_Register_File/n160                              | OAI2BB2X1M | 0.001 |   3.754 |   19.760 | 
     | U0_Register_File/U329/Y                            |  v   | U0_Register_File/n233                              | OAI2BB2X1M | 0.354 |   4.108 |   20.115 | 
     | U0_Register_File/registers_reg[5][7]/D             |  v   | U0_Register_File/n233                              | SDFFRQX2M  | 0.000 |   4.108 |   20.115 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -16.006 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -16.005 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.036 |   0.037 |  -15.969 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.968 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.028 |   0.066 |  -15.940 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.067 |  -15.940 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.214 |  -15.792 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.214 |  -15.792 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.354 |  -15.652 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.355 |  -15.652 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.143 |   0.498 |  -15.509 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.501 |  -15.506 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.053 |   0.554 |  -15.452 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.555 |  -15.451 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.061 |   0.616 |  -15.391 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.616 |  -15.390 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.073 |   0.689 |  -15.317 | 
     | REF_CLK_m__L6_I10/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.690 |  -15.316 | 
     | REF_CLK_m__L6_I10/Y                     |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.050 |   0.741 |  -15.266 | 
     | U0_Register_File/registers_reg[5][7]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.741 |  -15.265 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_Register_File/registers_reg[11][7]/CK 
Endpoint:   U0_Register_File/registers_reg[11][7]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.122
- Arrival Time                  4.114
= Slack Time                   16.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.008 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.009 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.046 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.046 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.075 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.075 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.223 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.223 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.362 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.363 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.506 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.509 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.565 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.566 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.624 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.626 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.696 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.697 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.749 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.749 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.171 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.172 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.279 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.279 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.892 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.893 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.219 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.219 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.460 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.460 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.167 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.181 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.486 | 
     | U0_Register_File/U162/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.486 | 
     | U0_Register_File/U162/Y                            |  v   | U0_Register_File/n171                              | NAND2X2M   | 0.298 |   3.776 |   19.784 | 
     | U0_Register_File/U309/A1N                          |  v   | U0_Register_File/n171                              | OAI2BB2X1M | 0.000 |   3.776 |   19.784 | 
     | U0_Register_File/U309/Y                            |  v   | U0_Register_File/n281                              | OAI2BB2X1M | 0.338 |   4.114 |   20.122 | 
     | U0_Register_File/registers_reg[11][7]/D            |  v   | U0_Register_File/n281                              | SDFFRQX2M  | 0.000 |   4.114 |   20.122 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.008 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -16.008 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.971 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.970 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.942 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.942 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.794 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.794 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.654 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.654 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.511 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.501 |  -15.508 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.053 |   0.554 |  -15.454 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.001 |   0.555 |  -15.454 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.061 |   0.616 |  -15.393 | 
     | REF_CLK_m__L5_I2/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.616 |  -15.392 | 
     | REF_CLK_m__L5_I2/Y                       |  v   | REF_CLK_m__L5_N2 | CLKINVX40M | 0.073 |   0.689 |  -15.319 | 
     | REF_CLK_m__L6_I6/A                       |  v   | REF_CLK_m__L5_N2 | CLKINVX32M | 0.001 |   0.690 |  -15.318 | 
     | REF_CLK_m__L6_I6/Y                       |  ^   | REF_CLK_m__L6_N6 | CLKINVX32M | 0.051 |   0.741 |  -15.267 | 
     | U0_Register_File/registers_reg[11][7]/CK |  ^   | REF_CLK_m__L6_N6 | SDFFRQX2M  | 0.000 |   0.742 |  -15.267 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_Register_File/registers_reg[9][7]/CK 
Endpoint:   U0_Register_File/registers_reg[9][7]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.415
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.128
- Arrival Time                  4.120
= Slack Time                   16.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.008 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.009 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.046 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.046 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.075 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.075 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.223 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.223 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.362 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.363 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.506 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.509 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.565 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.566 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.624 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.626 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.696 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.697 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.749 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.749 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.171 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.172 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.279 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.279 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.892 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.893 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.219 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.219 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.460 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.460 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.167 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.181 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.486 | 
     | U0_Register_File/U160/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.486 | 
     | U0_Register_File/U160/Y                            |  v   | U0_Register_File/n168                              | NAND2X2M   | 0.313 |   3.791 |   19.799 | 
     | U0_Register_File/U293/A1N                          |  v   | U0_Register_File/n168                              | OAI2BB2X1M | 0.001 |   3.791 |   19.800 | 
     | U0_Register_File/U293/Y                            |  v   | U0_Register_File/n265                              | OAI2BB2X1M | 0.328 |   4.119 |   20.128 | 
     | U0_Register_File/registers_reg[9][7]/D             |  v   | U0_Register_File/n265                              | SDFFRQX2M  | 0.000 |   4.120 |   20.128 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                   |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK           |            |       |   0.000 |  -16.008 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -16.008 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.036 |   0.037 |  -15.971 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.970 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.028 |   0.066 |  -15.942 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.067 |  -15.942 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.214 |  -15.794 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.214 |  -15.794 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.354 |  -15.654 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.355 |  -15.654 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.143 |   0.498 |  -15.511 | 
     | REF_CLK_m__L3_I2/A                      |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.501 |  -15.508 | 
     | REF_CLK_m__L3_I2/Y                      |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.053 |   0.554 |  -15.454 | 
     | REF_CLK_m__L4_I1/A                      |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.555 |  -15.454 | 
     | REF_CLK_m__L4_I1/Y                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.061 |   0.616 |  -15.393 | 
     | REF_CLK_m__L5_I3/A                      |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.616 |  -15.392 | 
     | REF_CLK_m__L5_I3/Y                      |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.073 |   0.689 |  -15.319 | 
     | REF_CLK_m__L6_I11/A                     |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.690 |  -15.318 | 
     | REF_CLK_m__L6_I11/Y                     |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.052 |   0.742 |  -15.266 | 
     | U0_Register_File/registers_reg[9][7]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.742 |  -15.266 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_Register_File/registers_reg[11][0]/CK 
Endpoint:   U0_Register_File/registers_reg[11][0]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.123
- Arrival Time                  4.113
= Slack Time                   16.010
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.010 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.010 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.047 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.047 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.076 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.076 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.224 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.224 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.364 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.364 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.507 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.510 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.566 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.568 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.626 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.627 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.697 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.698 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.750 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.751 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.173 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.173 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.280 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.281 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.894 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.894 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.220 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.221 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.461 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.461 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.168 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.182 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.488 | 
     | U0_Register_File/U162/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.488 | 
     | U0_Register_File/U162/Y                            |  v   | U0_Register_File/n171                              | NAND2X2M   | 0.298 |   3.776 |   19.785 | 
     | U0_Register_File/U302/A1N                          |  v   | U0_Register_File/n171                              | OAI2BB2X1M | 0.000 |   3.776 |   19.786 | 
     | U0_Register_File/U302/Y                            |  v   | U0_Register_File/n274                              | OAI2BB2X1M | 0.337 |   4.113 |   20.123 | 
     | U0_Register_File/registers_reg[11][0]/D            |  v   | U0_Register_File/n274                              | SDFFRQX2M  | 0.000 |   4.113 |   20.123 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.010 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -16.009 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.972 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.972 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.943 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.943 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.795 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.795 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.656 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.655 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.512 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.501 |  -15.509 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.053 |   0.554 |  -15.456 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.001 |   0.555 |  -15.455 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.061 |   0.616 |  -15.394 | 
     | REF_CLK_m__L5_I2/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.616 |  -15.393 | 
     | REF_CLK_m__L5_I2/Y                       |  v   | REF_CLK_m__L5_N2 | CLKINVX40M | 0.073 |   0.689 |  -15.320 | 
     | REF_CLK_m__L6_I6/A                       |  v   | REF_CLK_m__L5_N2 | CLKINVX32M | 0.001 |   0.690 |  -15.319 | 
     | REF_CLK_m__L6_I6/Y                       |  ^   | REF_CLK_m__L6_N6 | CLKINVX32M | 0.051 |   0.741 |  -15.268 | 
     | U0_Register_File/registers_reg[11][0]/CK |  ^   | REF_CLK_m__L6_N6 | SDFFRQX2M  | 0.000 |   0.742 |  -15.268 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_Register_File/registers_reg[11][2]/CK 
Endpoint:   U0_Register_File/registers_reg[11][2]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.421
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.122
- Arrival Time                  4.111
= Slack Time                   16.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.011 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.012 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.048 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.049 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.077 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.077 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.225 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.225 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.365 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.365 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.508 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.511 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.568 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.569 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.627 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.628 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.698 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.699 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.751 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.752 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.174 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.174 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.282 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.282 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.895 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.895 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.222 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.222 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.462 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.462 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.169 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.183 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.489 | 
     | U0_Register_File/U162/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.489 | 
     | U0_Register_File/U162/Y                            |  v   | U0_Register_File/n171                              | NAND2X2M   | 0.298 |   3.776 |   19.786 | 
     | U0_Register_File/U304/A1N                          |  v   | U0_Register_File/n171                              | OAI2BB2X1M | 0.001 |   3.776 |   19.787 | 
     | U0_Register_File/U304/Y                            |  v   | U0_Register_File/n276                              | OAI2BB2X1M | 0.335 |   4.111 |   20.122 | 
     | U0_Register_File/registers_reg[11][2]/D            |  v   | U0_Register_File/n276                              | SDFFRQX2M  | 0.000 |   4.111 |   20.122 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK           |            |       |   0.000 |  -16.011 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -16.010 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.036 |   0.037 |  -15.974 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.973 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.028 |   0.066 |  -15.944 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.067 |  -15.944 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.214 |  -15.796 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.214 |  -15.796 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.354 |  -15.657 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.355 |  -15.656 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.143 |   0.498 |  -15.513 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.501 |  -15.510 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.053 |   0.554 |  -15.457 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.555 |  -15.456 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.061 |   0.616 |  -15.395 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.616 |  -15.395 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.073 |   0.689 |  -15.322 | 
     | REF_CLK_m__L6_I11/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.690 |  -15.320 | 
     | REF_CLK_m__L6_I11/Y                      |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.052 |   0.742 |  -15.269 | 
     | U0_Register_File/registers_reg[11][2]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.742 |  -15.268 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_Register_File/registers_reg[11][4]/CK 
Endpoint:   U0_Register_File/registers_reg[11][4]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.123
- Arrival Time                  4.109
= Slack Time                   16.014
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.014 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.015 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.051 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.052 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.080 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.081 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.228 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.228 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.368 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.369 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.512 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.514 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.571 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.572 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.630 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.631 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.701 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.703 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.755 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.755 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.177 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.177 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.285 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.285 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.898 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.898 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.225 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.225 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.465 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.465 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.173 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.187 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.492 | 
     | U0_Register_File/U162/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.492 | 
     | U0_Register_File/U162/Y                            |  v   | U0_Register_File/n171                              | NAND2X2M   | 0.298 |   3.776 |   19.790 | 
     | U0_Register_File/U306/A1N                          |  v   | U0_Register_File/n171                              | OAI2BB2X1M | 0.001 |   3.777 |   19.790 | 
     | U0_Register_File/U306/Y                            |  v   | U0_Register_File/n278                              | OAI2BB2X1M | 0.333 |   4.109 |   20.123 | 
     | U0_Register_File/registers_reg[11][4]/D            |  v   | U0_Register_File/n278                              | SDFFRQX2M  | 0.000 |   4.109 |   20.123 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK           |            |       |   0.000 |  -16.014 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -16.013 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.036 |   0.037 |  -15.977 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.976 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.028 |   0.066 |  -15.948 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.067 |  -15.947 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.214 |  -15.800 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.214 |  -15.800 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.354 |  -15.660 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.355 |  -15.659 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.143 |   0.498 |  -15.516 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.501 |  -15.513 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.053 |   0.554 |  -15.460 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.555 |  -15.459 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.061 |   0.616 |  -15.398 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.616 |  -15.398 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.073 |   0.689 |  -15.325 | 
     | REF_CLK_m__L6_I11/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.690 |  -15.324 | 
     | REF_CLK_m__L6_I11/Y                      |  ^   | REF_CLK_m__L6_N11 | CLKINVX32M | 0.052 |   0.742 |  -15.272 | 
     | U0_Register_File/registers_reg[11][4]/CK |  ^   | REF_CLK_m__L6_N11 | SDFFRQX2M  | 0.000 |   0.742 |  -15.272 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_Register_File/registers_reg[13][4]/CK 
Endpoint:   U0_Register_File/registers_reg[13][4]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.122
- Arrival Time                  4.104
= Slack Time                   16.018
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.018 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.019 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.055 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.056 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.084 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.085 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.233 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.233 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.372 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.373 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.516 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.518 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.575 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.576 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.634 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.635 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.706 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.707 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.759 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.759 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.181 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.181 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.289 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.289 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.902 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.902 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.229 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.229 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.470 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.470 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.177 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.191 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.496 | 
     | U0_Register_File/U155/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.496 | 
     | U0_Register_File/U155/Y                            |  v   | U0_Register_File/n173                              | NAND2X2M   | 0.292 |   3.770 |   19.788 | 
     | U0_Register_File/U358/A1N                          |  v   | U0_Register_File/n173                              | OAI2BB2X1M | 0.001 |   3.771 |   19.789 | 
     | U0_Register_File/U358/Y                            |  v   | U0_Register_File/n294                              | OAI2BB2X1M | 0.333 |   4.104 |   20.122 | 
     | U0_Register_File/registers_reg[13][4]/D            |  v   | U0_Register_File/n294                              | SDFFRQX2M  | 0.000 |   4.104 |   20.122 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.018 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -16.017 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.981 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.980 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.952 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.952 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.804 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.804 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.664 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.664 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.520 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.500 |  -15.518 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.053 |   0.554 |  -15.464 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.001 |   0.555 |  -15.463 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.061 |   0.616 |  -15.403 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.616 |  -15.402 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.073 |   0.689 |  -15.329 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.001 |   0.690 |  -15.328 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.052 |   0.742 |  -15.276 | 
     | U0_Register_File/registers_reg[13][4]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.742 |  -15.276 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_Register_File/registers_reg[10][0]/CK 
Endpoint:   U0_Register_File/registers_reg[10][0]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.121
- Arrival Time                  4.102
= Slack Time                   16.019
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.019 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.020 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.056 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.057 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.085 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.086 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.233 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.233 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.373 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.374 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.517 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.519 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.576 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.577 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.635 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.636 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.707 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.708 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.760 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.760 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.182 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.182 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.290 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.290 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.903 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.903 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.230 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.230 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.202 |   2.413 |   18.432 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.413 |   18.432 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.602 |   3.015 |   19.034 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.006 |   3.021 |   19.040 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.141 |   3.162 |   19.181 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.162 |   19.181 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.262 |   3.425 |   19.444 | 
     | U0_Register_File/U161/B                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.425 |   19.444 | 
     | U0_Register_File/U161/Y                            |  v   | U0_Register_File/n170                              | NAND2X2M   | 0.334 |   3.759 |   19.778 | 
     | U0_Register_File/U294/A1N                          |  v   | U0_Register_File/n170                              | OAI2BB2X1M | 0.000 |   3.759 |   19.778 | 
     | U0_Register_File/U294/Y                            |  v   | U0_Register_File/n266                              | OAI2BB2X1M | 0.343 |   4.102 |   20.121 | 
     | U0_Register_File/registers_reg[10][0]/D            |  v   | U0_Register_File/n266                              | SDFFRQX2M  | 0.000 |   4.102 |   20.121 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.019 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -16.018 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.982 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.981 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.953 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.952 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.805 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.805 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.665 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.664 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.521 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.501 |  -15.519 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.053 |   0.554 |  -15.465 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.001 |   0.555 |  -15.464 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.061 |   0.616 |  -15.403 | 
     | REF_CLK_m__L5_I2/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.616 |  -15.403 | 
     | REF_CLK_m__L5_I2/Y                       |  v   | REF_CLK_m__L5_N2 | CLKINVX40M | 0.073 |   0.689 |  -15.330 | 
     | REF_CLK_m__L6_I6/A                       |  v   | REF_CLK_m__L5_N2 | CLKINVX32M | 0.001 |   0.690 |  -15.329 | 
     | REF_CLK_m__L6_I6/Y                       |  ^   | REF_CLK_m__L6_N6 | CLKINVX32M | 0.051 |   0.741 |  -15.278 | 
     | U0_Register_File/registers_reg[10][0]/CK |  ^   | REF_CLK_m__L6_N6 | SDFFRQX2M  | 0.000 |   0.742 |  -15.277 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_Register_File/registers_reg[2][3]/CK 
Endpoint:   U0_Register_File/registers_reg[2][3]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.741
- Setup                         0.445
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.096
- Arrival Time                  4.076
= Slack Time                   16.021
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.021 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.021 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.058 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.058 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.087 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.087 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.235 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.235 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.375 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.375 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.518 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.521 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.577 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.579 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.637 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.638 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.708 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.709 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.761 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.762 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.184 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.184 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.291 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.292 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.905 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.905 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.231 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.232 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.202 |   2.413 |   18.434 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.413 |   18.434 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.602 |   3.015 |   19.035 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.006 |   3.021 |   19.042 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.141 |   3.162 |   19.183 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.162 |   19.183 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.262 |   3.425 |   19.445 | 
     | U0_Register_File/U148/A                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.425 |   19.445 | 
     | U0_Register_File/U148/Y                            |  v   | U0_Register_File/n155                              | NAND2X2M   | 0.323 |   3.748 |   19.768 | 
     | U0_Register_File/U311/A1N                          |  v   | U0_Register_File/n155                              | OAI2BB2X1M | 0.001 |   3.749 |   19.769 | 
     | U0_Register_File/U311/Y                            |  v   | U0_Register_File/n205                              | OAI2BB2X1M | 0.327 |   4.076 |   20.096 | 
     | U0_Register_File/registers_reg[2][3]/D             |  v   | U0_Register_File/n205                              | SDFFSQX2M  | 0.000 |   4.076 |   20.096 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -16.021 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -16.020 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.983 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.983 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.954 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.954 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.806 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.806 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.667 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.666 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.523 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -15.520 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -15.464 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -15.462 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -15.404 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -15.403 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.070 |   0.688 |  -15.333 | 
     | REF_CLK_m__L6_I3/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.689 |  -15.332 | 
     | REF_CLK_m__L6_I3/Y                      |  ^   | REF_CLK_m__L6_N3 | CLKINVX32M | 0.052 |   0.741 |  -15.280 | 
     | U0_Register_File/registers_reg[2][3]/CK |  ^   | REF_CLK_m__L6_N3 | SDFFSQX2M  | 0.000 |   0.741 |  -15.280 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_Register_File/registers_reg[2][4]/CK 
Endpoint:   U0_Register_File/registers_reg[2][4]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.741
- Setup                         0.446
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.095
- Arrival Time                  4.073
= Slack Time                   16.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.022 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.023 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.059 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.060 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.089 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.089 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.237 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.237 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.376 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.377 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.520 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.522 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.579 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.580 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.638 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.639 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.710 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.711 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.763 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.763 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.185 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.185 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.293 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.293 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.906 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.907 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.233 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.233 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.202 |   2.413 |   18.435 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.413 |   18.435 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.602 |   3.015 |   19.037 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.006 |   3.021 |   19.043 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.141 |   3.162 |   19.184 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.162 |   19.184 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.262 |   3.425 |   19.447 | 
     | U0_Register_File/U148/A                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.425 |   19.447 | 
     | U0_Register_File/U148/Y                            |  v   | U0_Register_File/n155                              | NAND2X2M   | 0.323 |   3.748 |   19.770 | 
     | U0_Register_File/U312/A1N                          |  v   | U0_Register_File/n155                              | OAI2BB2X1M | 0.001 |   3.749 |   19.771 | 
     | U0_Register_File/U312/Y                            |  v   | U0_Register_File/n206                              | OAI2BB2X1M | 0.324 |   4.073 |   20.095 | 
     | U0_Register_File/registers_reg[2][4]/D             |  v   | U0_Register_File/n206                              | SDFFSQX1M  | 0.000 |   4.073 |   20.095 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -16.022 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -16.021 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.985 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.984 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.956 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.956 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.808 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.808 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.668 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.668 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.525 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -15.522 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -15.465 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -15.464 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -15.406 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -15.405 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.070 |   0.688 |  -15.335 | 
     | REF_CLK_m__L6_I3/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.689 |  -15.334 | 
     | REF_CLK_m__L6_I3/Y                      |  ^   | REF_CLK_m__L6_N3 | CLKINVX32M | 0.052 |   0.741 |  -15.282 | 
     | U0_Register_File/registers_reg[2][4]/CK |  ^   | REF_CLK_m__L6_N3 | SDFFSQX1M  | 0.000 |   0.741 |  -15.281 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_Register_File/registers_reg[11][1]/CK 
Endpoint:   U0_Register_File/registers_reg[11][1]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.741
- Setup                         0.417
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.124
- Arrival Time                  4.102
= Slack Time                   16.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.023 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.024 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.060 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.061 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.089 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.089 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.237 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.237 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.377 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.377 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.521 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.523 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.580 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.581 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.639 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.640 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.710 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.712 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.763 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.764 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.186 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.186 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.294 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.294 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.907 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.907 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.234 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.234 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.474 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.474 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.181 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.196 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.501 | 
     | U0_Register_File/U162/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.501 | 
     | U0_Register_File/U162/Y                            |  v   | U0_Register_File/n171                              | NAND2X2M   | 0.298 |   3.776 |   19.799 | 
     | U0_Register_File/U303/A1N                          |  v   | U0_Register_File/n171                              | OAI2BB2X1M | 0.001 |   3.776 |   19.799 | 
     | U0_Register_File/U303/Y                            |  v   | U0_Register_File/n275                              | OAI2BB2X1M | 0.325 |   4.102 |   20.124 | 
     | U0_Register_File/registers_reg[11][1]/D            |  v   | U0_Register_File/n275                              | SDFFRQX2M  | 0.000 |   4.102 |   20.124 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK           |            |       |   0.000 |  -16.023 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -16.022 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.036 |   0.037 |  -15.986 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.985 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.028 |   0.066 |  -15.957 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.067 |  -15.956 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.214 |  -15.808 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.214 |  -15.808 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.354 |  -15.669 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.355 |  -15.668 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.143 |   0.498 |  -15.525 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.501 |  -15.522 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.053 |   0.554 |  -15.469 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.555 |  -15.468 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.061 |   0.616 |  -15.407 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.616 |  -15.407 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.073 |   0.689 |  -15.334 | 
     | REF_CLK_m__L6_I10/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.690 |  -15.333 | 
     | REF_CLK_m__L6_I10/Y                      |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.050 |   0.741 |  -15.282 | 
     | U0_Register_File/registers_reg[11][1]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.741 |  -15.282 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_Register_File/registers_reg[10][1]/CK 
Endpoint:   U0_Register_File/registers_reg[10][1]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.741
- Setup                         0.420
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.121
- Arrival Time                  4.098
= Slack Time                   16.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.023 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.024 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.060 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.061 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.089 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.090 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.237 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.237 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.377 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.378 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.521 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.523 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.580 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.581 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.639 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.640 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.710 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.712 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.764 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.764 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.186 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.186 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.294 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.294 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.907 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.907 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.234 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.234 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.202 |   2.413 |   18.436 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.413 |   18.436 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.602 |   3.015 |   19.038 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.006 |   3.021 |   19.044 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.141 |   3.162 |   19.185 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.162 |   19.185 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.262 |   3.425 |   19.448 | 
     | U0_Register_File/U161/B                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.425 |   19.448 | 
     | U0_Register_File/U161/Y                            |  v   | U0_Register_File/n170                              | NAND2X2M   | 0.334 |   3.759 |   19.782 | 
     | U0_Register_File/U295/A1N                          |  v   | U0_Register_File/n170                              | OAI2BB2X1M | 0.001 |   3.759 |   19.782 | 
     | U0_Register_File/U295/Y                            |  v   | U0_Register_File/n267                              | OAI2BB2X1M | 0.339 |   4.098 |   20.121 | 
     | U0_Register_File/registers_reg[10][1]/D            |  v   | U0_Register_File/n267                              | SDFFRQX2M  | 0.000 |   4.098 |   20.121 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |        Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                   |            |       |  Time   |   Time   | 
     |------------------------------------------+------+-------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK           |            |       |   0.000 |  -16.023 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK           | CLKINVX40M | 0.001 |   0.001 |  -16.022 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0    | CLKINVX40M | 0.036 |   0.037 |  -15.986 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0    | CLKINVX32M | 0.001 |   0.038 |  -15.985 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0    | CLKINVX32M | 0.028 |   0.066 |  -15.957 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0    | MX2X4M     | 0.000 |   0.067 |  -15.956 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m         | MX2X4M     | 0.148 |   0.214 |  -15.809 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m         | CLKBUFX20M | 0.000 |   0.214 |  -15.809 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX20M | 0.140 |   0.354 |  -15.669 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0  | CLKBUFX40M | 0.001 |   0.355 |  -15.668 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1  | CLKBUFX40M | 0.143 |   0.498 |  -15.525 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1  | CLKINVX40M | 0.003 |   0.501 |  -15.522 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2  | CLKINVX40M | 0.053 |   0.554 |  -15.469 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2  | CLKINVX32M | 0.001 |   0.555 |  -15.468 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX32M | 0.061 |   0.616 |  -15.407 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1  | CLKINVX40M | 0.001 |   0.616 |  -15.407 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3  | CLKINVX40M | 0.073 |   0.689 |  -15.334 | 
     | REF_CLK_m__L6_I10/A                      |  v   | REF_CLK_m__L5_N3  | CLKINVX32M | 0.001 |   0.690 |  -15.333 | 
     | REF_CLK_m__L6_I10/Y                      |  ^   | REF_CLK_m__L6_N10 | CLKINVX32M | 0.050 |   0.741 |  -15.282 | 
     | U0_Register_File/registers_reg[10][1]/CK |  ^   | REF_CLK_m__L6_N10 | SDFFRQX2M  | 0.000 |   0.741 |  -15.282 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_Register_File/registers_reg[13][1]/CK 
Endpoint:   U0_Register_File/registers_reg[13][1]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.418
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.124
- Arrival Time                  4.100
= Slack Time                   16.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.023 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.024 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.061 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.061 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.090 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.090 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.238 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.238 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.377 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.378 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.521 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.524 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.580 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.581 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.639 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.641 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.711 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.712 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.764 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.764 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.186 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.187 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.294 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.294 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.907 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.908 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.234 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.234 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.475 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.475 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.182 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.196 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.501 | 
     | U0_Register_File/U155/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.501 | 
     | U0_Register_File/U155/Y                            |  v   | U0_Register_File/n173                              | NAND2X2M   | 0.292 |   3.770 |   19.793 | 
     | U0_Register_File/U355/A1N                          |  v   | U0_Register_File/n173                              | OAI2BB2X1M | 0.000 |   3.770 |   19.794 | 
     | U0_Register_File/U355/Y                            |  v   | U0_Register_File/n291                              | OAI2BB2X1M | 0.330 |   4.100 |   20.124 | 
     | U0_Register_File/registers_reg[13][1]/D            |  v   | U0_Register_File/n291                              | SDFFRQX2M  | 0.000 |   4.100 |   20.124 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.023 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -16.023 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.986 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.985 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.957 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.957 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.809 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.809 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.669 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.669 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.526 | 
     | REF_CLK_m__L3_I1/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -15.523 | 
     | REF_CLK_m__L3_I1/Y                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -15.466 | 
     | REF_CLK_m__L4_I0/A                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -15.465 | 
     | REF_CLK_m__L4_I0/Y                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -15.407 | 
     | REF_CLK_m__L5_I1/A                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -15.406 | 
     | REF_CLK_m__L5_I1/Y                       |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.070 |   0.687 |  -15.336 | 
     | REF_CLK_m__L6_I5/A                       |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.688 |  -15.335 | 
     | REF_CLK_m__L6_I5/Y                       |  ^   | REF_CLK_m__L6_N5 | CLKINVX32M | 0.053 |   0.741 |  -15.282 | 
     | U0_Register_File/registers_reg[13][1]/CK |  ^   | REF_CLK_m__L6_N5 | SDFFRQX2M  | 0.001 |   0.742 |  -15.281 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_Register_File/registers_reg[13][3]/CK 
Endpoint:   U0_Register_File/registers_reg[13][3]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.123
- Arrival Time                  4.099
= Slack Time                   16.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.024 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.025 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.062 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.062 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.091 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.091 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.239 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.239 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.378 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.379 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.522 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.525 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.581 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.583 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.641 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.642 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.712 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.713 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.765 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.765 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.188 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.188 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.295 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.295 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.909 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.909 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.235 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.235 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.476 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.476 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.183 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.197 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.502 | 
     | U0_Register_File/U155/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.503 | 
     | U0_Register_File/U155/Y                            |  v   | U0_Register_File/n173                              | NAND2X2M   | 0.292 |   3.770 |   19.795 | 
     | U0_Register_File/U357/A1N                          |  v   | U0_Register_File/n173                              | OAI2BB2X1M | 0.001 |   3.771 |   19.795 | 
     | U0_Register_File/U357/Y                            |  v   | U0_Register_File/n293                              | OAI2BB2X1M | 0.328 |   4.099 |   20.123 | 
     | U0_Register_File/registers_reg[13][3]/D            |  v   | U0_Register_File/n293                              | SDFFRQX2M  | 0.000 |   4.099 |   20.123 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.024 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -16.024 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.987 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.987 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.958 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.958 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.810 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.810 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.670 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.670 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.527 | 
     | REF_CLK_m__L3_I2/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.003 |   0.500 |  -15.524 | 
     | REF_CLK_m__L3_I2/Y                       |  v   | REF_CLK_m__L3_N2 | CLKINVX40M | 0.053 |   0.554 |  -15.471 | 
     | REF_CLK_m__L4_I1/A                       |  v   | REF_CLK_m__L3_N2 | CLKINVX32M | 0.001 |   0.555 |  -15.470 | 
     | REF_CLK_m__L4_I1/Y                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX32M | 0.061 |   0.616 |  -15.409 | 
     | REF_CLK_m__L5_I3/A                       |  ^   | REF_CLK_m__L4_N1 | CLKINVX40M | 0.001 |   0.616 |  -15.408 | 
     | REF_CLK_m__L5_I3/Y                       |  v   | REF_CLK_m__L5_N3 | CLKINVX40M | 0.073 |   0.689 |  -15.335 | 
     | REF_CLK_m__L6_I9/A                       |  v   | REF_CLK_m__L5_N3 | CLKINVX32M | 0.001 |   0.690 |  -15.334 | 
     | REF_CLK_m__L6_I9/Y                       |  ^   | REF_CLK_m__L6_N9 | CLKINVX32M | 0.052 |   0.742 |  -15.283 | 
     | U0_Register_File/registers_reg[13][3]/CK |  ^   | REF_CLK_m__L6_N9 | SDFFRQX2M  | 0.000 |   0.742 |  -15.282 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_Register_File/registers_reg[2][2]/CK 
Endpoint:   U0_Register_File/registers_reg[2][2]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.741
- Setup                         0.444
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.097
- Arrival Time                  4.070
= Slack Time                   16.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.027 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.028 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.064 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.065 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.093 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.093 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.241 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.241 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.381 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.381 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.524 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.527 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.584 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.585 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.643 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.644 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.714 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.715 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.767 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.768 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.190 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.190 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.298 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.298 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.911 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.911 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.238 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.238 | 
     | U0_SYS_Controller/U0_TX_Controller/U17/Y           |  ^   | Addr[1]                                            | NOR2X1M    | 0.202 |   2.413 |   18.440 | 
     | FE_OFC23_Addr_1_/A                                 |  ^   | Addr[1]                                            | CLKBUFX6M  | 0.000 |   2.413 |   18.440 | 
     | FE_OFC23_Addr_1_/Y                                 |  ^   | FE_OFN23_Addr_1_                                   | CLKBUFX6M  | 0.602 |   3.015 |   19.042 | 
     | U0_Register_File/U182/A                            |  ^   | FE_OFN23_Addr_1_                                   | INVX2M     | 0.006 |   3.021 |   19.048 | 
     | U0_Register_File/U182/Y                            |  v   | U0_Register_File/n342                              | INVX2M     | 0.141 |   3.162 |   19.189 | 
     | U0_Register_File/U141/A                            |  v   | U0_Register_File/n342                              | NOR2X2M    | 0.000 |   3.162 |   19.189 | 
     | U0_Register_File/U141/Y                            |  ^   | U0_Register_File/n156                              | NOR2X2M    | 0.262 |   3.425 |   19.451 | 
     | U0_Register_File/U148/A                            |  ^   | U0_Register_File/n156                              | NAND2X2M   | 0.000 |   3.425 |   19.451 | 
     | U0_Register_File/U148/Y                            |  v   | U0_Register_File/n155                              | NAND2X2M   | 0.323 |   3.748 |   19.774 | 
     | U0_Register_File/U310/A1N                          |  v   | U0_Register_File/n155                              | OAI2BB2X1M | 0.001 |   3.749 |   19.776 | 
     | U0_Register_File/U310/Y                            |  v   | U0_Register_File/n204                              | OAI2BB2X1M | 0.321 |   4.070 |   20.097 | 
     | U0_Register_File/registers_reg[2][2]/D             |  v   | U0_Register_File/n204                              | SDFFSQX2M  | 0.000 |   4.070 |   20.097 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -16.027 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -16.026 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.990 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.989 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.960 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.960 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.812 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.812 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.673 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.672 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.529 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -15.527 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -15.470 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -15.469 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -15.411 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -15.410 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.070 |   0.688 |  -15.339 | 
     | REF_CLK_m__L6_I3/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.689 |  -15.338 | 
     | REF_CLK_m__L6_I3/Y                      |  ^   | REF_CLK_m__L6_N3 | CLKINVX32M | 0.052 |   0.741 |  -15.286 | 
     | U0_Register_File/registers_reg[2][2]/CK |  ^   | REF_CLK_m__L6_N3 | SDFFSQX2M  | 0.000 |   0.741 |  -15.286 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_Register_File/registers_reg[15][6]/CK 
Endpoint:   U0_Register_File/registers_reg[15][6]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.741
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.122
- Arrival Time                  4.095
= Slack Time                   16.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.027 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.028 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.064 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.065 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.093 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.094 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.241 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.241 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.381 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.382 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.525 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.527 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.584 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.585 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.643 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.644 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.715 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.716 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.768 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.768 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.190 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.190 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.298 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.298 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.911 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.911 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.238 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.238 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.478 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.478 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.186 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.200 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.505 | 
     | U0_Register_File/U157/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.505 | 
     | U0_Register_File/U157/Y                            |  v   | U0_Register_File/n176                              | NAND2X2M   | 0.286 |   3.764 |   19.791 | 
     | U0_Register_File/U376/A1N                          |  v   | U0_Register_File/n176                              | OAI2BB2X1M | 0.001 |   3.765 |   19.792 | 
     | U0_Register_File/U376/Y                            |  v   | U0_Register_File/n312                              | OAI2BB2X1M | 0.331 |   4.095 |   20.122 | 
     | U0_Register_File/registers_reg[15][6]/D            |  v   | U0_Register_File/n312                              | SDFFRQX2M  | 0.000 |   4.095 |   20.122 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.027 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -16.026 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.990 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.989 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.961 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.960 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.813 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.813 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.673 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.672 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.529 | 
     | REF_CLK_m__L3_I1/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -15.527 | 
     | REF_CLK_m__L3_I1/Y                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -15.470 | 
     | REF_CLK_m__L4_I0/A                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -15.469 | 
     | REF_CLK_m__L4_I0/Y                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -15.411 | 
     | REF_CLK_m__L5_I1/A                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -15.410 | 
     | REF_CLK_m__L5_I1/Y                       |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.070 |   0.687 |  -15.340 | 
     | REF_CLK_m__L6_I4/A                       |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.688 |  -15.339 | 
     | REF_CLK_m__L6_I4/Y                       |  ^   | REF_CLK_m__L6_N4 | CLKINVX32M | 0.053 |   0.741 |  -15.286 | 
     | U0_Register_File/registers_reg[15][6]/CK |  ^   | REF_CLK_m__L6_N4 | SDFFRQX2M  | 0.000 |   0.741 |  -15.286 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_Register_File/registers_reg[3][3]/CK 
Endpoint:   U0_Register_File/registers_reg[3][3]/D                    (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.742
- Setup                         0.446
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.096
- Arrival Time                  4.069
= Slack Time                   16.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.028 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.028 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.065 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.065 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.094 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.094 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.242 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.242 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.382 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.382 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.525 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.528 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.584 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.586 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.644 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.645 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.715 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.716 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.768 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.769 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.191 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.191 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.298 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.299 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.912 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.912 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.238 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.239 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.479 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.479 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.186 | 
     | U0_Register_File/U164/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.015 |   3.173 |   19.201 | 
     | U0_Register_File/U164/Y                            |  ^   | U0_Register_File/n154                              | AND2X2M    | 0.299 |   3.472 |   19.499 | 
     | U0_Register_File/U149/B                            |  ^   | U0_Register_File/n154                              | NAND2X2M   | 0.000 |   3.472 |   19.500 | 
     | U0_Register_File/U149/Y                            |  v   | U0_Register_File/n157                              | NAND2X2M   | 0.270 |   3.742 |   19.769 | 
     | U0_Register_File/U313/A1N                          |  v   | U0_Register_File/n157                              | OAI2BB2X1M | 0.001 |   3.742 |   19.770 | 
     | U0_Register_File/U313/Y                            |  v   | U0_Register_File/n213                              | OAI2BB2X1M | 0.326 |   4.069 |   20.096 | 
     | U0_Register_File/registers_reg[3][3]/D             |  v   | U0_Register_File/n213                              | SDFFSQX2M  | 0.000 |   4.069 |   20.096 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                         |      |                  |            |       |  Time   |   Time   | 
     |-----------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                 |  ^   | REF_CLK          |            |       |   0.000 |  -16.028 | 
     | REF_CLK__L1_I0/A                        |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -16.027 | 
     | REF_CLK__L1_I0/Y                        |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.990 | 
     | REF_CLK__L2_I0/A                        |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.990 | 
     | REF_CLK__L2_I0/Y                        |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.961 | 
     | U0_mux2X1/U1/A                          |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.961 | 
     | U0_mux2X1/U1/Y                          |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.813 | 
     | REF_CLK_m__L1_I0/A                      |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.813 | 
     | REF_CLK_m__L1_I0/Y                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.674 | 
     | REF_CLK_m__L2_I1/A                      |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.673 | 
     | REF_CLK_m__L2_I1/Y                      |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.530 | 
     | REF_CLK_m__L3_I1/A                      |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -15.527 | 
     | REF_CLK_m__L3_I1/Y                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -15.471 | 
     | REF_CLK_m__L4_I0/A                      |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -15.469 | 
     | REF_CLK_m__L4_I0/Y                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -15.411 | 
     | REF_CLK_m__L5_I1/A                      |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -15.410 | 
     | REF_CLK_m__L5_I1/Y                      |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.070 |   0.688 |  -15.340 | 
     | REF_CLK_m__L6_I5/A                      |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.689 |  -15.339 | 
     | REF_CLK_m__L6_I5/Y                      |  ^   | REF_CLK_m__L6_N5 | CLKINVX32M | 0.053 |   0.741 |  -15.286 | 
     | U0_Register_File/registers_reg[3][3]/CK |  ^   | REF_CLK_m__L6_N5 | SDFFSQX2M  | 0.001 |   0.742 |  -15.286 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_Register_File/registers_reg[15][3]/CK 
Endpoint:   U0_Register_File/registers_reg[15][3]/D                   (v) 
checked with  leading edge of 'CLK_REF'
Beginpoint: U0_SYS_Controller/U0_TX_Controller/Current_State_reg[1]/Q (^) 
triggered by  leading edge of 'CLK_REF'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.741
- Setup                         0.419
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.122
- Arrival Time                  4.094
= Slack Time                   16.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                        Net                         |    Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                                    |            |       |  Time   |   Time   | 
     |----------------------------------------------------+------+----------------------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                            |  ^   | REF_CLK                                            |            |       |   0.000 |   16.028 | 
     | REF_CLK__L1_I0/A                                   |  ^   | REF_CLK                                            | CLKINVX40M | 0.001 |   0.001 |   16.029 | 
     | REF_CLK__L1_I0/Y                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX40M | 0.036 |   0.037 |   16.065 | 
     | REF_CLK__L2_I0/A                                   |  v   | REF_CLK__L1_N0                                     | CLKINVX32M | 0.001 |   0.038 |   16.066 | 
     | REF_CLK__L2_I0/Y                                   |  ^   | REF_CLK__L2_N0                                     | CLKINVX32M | 0.028 |   0.066 |   16.094 | 
     | U0_mux2X1/U1/A                                     |  ^   | REF_CLK__L2_N0                                     | MX2X4M     | 0.000 |   0.067 |   16.095 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_CLK_m                                          | MX2X4M     | 0.148 |   0.214 |   16.242 | 
     | REF_CLK_m__L1_I0/A                                 |  ^   | REF_CLK_m                                          | CLKBUFX20M | 0.000 |   0.214 |   16.242 | 
     | REF_CLK_m__L1_I0/Y                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX20M | 0.140 |   0.354 |   16.382 | 
     | REF_CLK_m__L2_I1/A                                 |  ^   | REF_CLK_m__L1_N0                                   | CLKBUFX40M | 0.001 |   0.355 |   16.383 | 
     | REF_CLK_m__L2_I1/Y                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKBUFX40M | 0.143 |   0.498 |   16.526 | 
     | REF_CLK_m__L3_I1/A                                 |  ^   | REF_CLK_m__L2_N1                                   | CLKINVX40M | 0.002 |   0.500 |   16.528 | 
     | REF_CLK_m__L3_I1/Y                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.057 |   0.557 |   16.585 | 
     | REF_CLK_m__L4_I0/A                                 |  v   | REF_CLK_m__L3_N1                                   | CLKINVX40M | 0.001 |   0.558 |   16.586 | 
     | REF_CLK_m__L4_I0/Y                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.058 |   0.616 |   16.644 | 
     | REF_CLK_m__L5_I1/A                                 |  ^   | REF_CLK_m__L4_N0                                   | CLKINVX40M | 0.001 |   0.617 |   16.645 | 
     | REF_CLK_m__L5_I1/Y                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX40M | 0.070 |   0.688 |   16.716 | 
     | REF_CLK_m__L6_I3/A                                 |  v   | REF_CLK_m__L5_N1                                   | CLKINVX32M | 0.001 |   0.689 |   16.717 | 
     | REF_CLK_m__L6_I3/Y                                 |  ^   | REF_CLK_m__L6_N3                                   | CLKINVX32M | 0.052 |   0.741 |   16.769 | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | REF_CLK_m__L6_N3                                   | SDFFRQX2M  | 0.000 |   0.741 |   16.769 | 
     | eg[1]/CK                                           |      |                                                    |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/Current_State_r |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | SDFFRQX2M  | 0.422 |   1.163 |   17.191 | 
     | eg[1]/Q                                            |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/A           |  ^   | U0_SYS_Controller/U0_TX_Controller/Current_State[1 | INVX2M     | 0.000 |   1.163 |   17.191 | 
     |                                                    |      | ]                                                  |            |       |         |          | 
     | U0_SYS_Controller/U0_TX_Controller/U52/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | INVX2M     | 0.108 |   1.271 |   17.299 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/C           |  v   | U0_SYS_Controller/U0_TX_Controller/n31             | NOR3X2M    | 0.000 |   1.271 |   17.299 | 
     | U0_SYS_Controller/U0_TX_Controller/U11/Y           |  ^   | Rd_en                                              | NOR3X2M    | 0.613 |   1.884 |   17.912 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/A           |  ^   | Rd_en                                              | NOR2X2M    | 0.000 |   1.884 |   17.912 | 
     | U0_SYS_Controller/U0_TX_Controller/U16/Y           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X2M    | 0.326 |   2.211 |   18.239 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/A           |  v   | U0_SYS_Controller/U0_TX_Controller/n46             | NOR2X1M    | 0.000 |   2.211 |   18.239 | 
     | U0_SYS_Controller/U0_TX_Controller/U18/Y           |  ^   | Addr[0]                                            | NOR2X1M    | 0.240 |   2.451 |   18.479 | 
     | FE_OFC24_Addr_0_/A                                 |  ^   | Addr[0]                                            | BUFX8M     | 0.000 |   2.451 |   18.479 | 
     | FE_OFC24_Addr_0_/Y                                 |  ^   | FE_OFN24_Addr_0_                                   | BUFX8M     | 0.707 |   3.159 |   19.187 | 
     | U0_Register_File/U165/B                            |  ^   | FE_OFN24_Addr_0_                                   | AND2X2M    | 0.014 |   3.173 |   19.201 | 
     | U0_Register_File/U165/Y                            |  ^   | U0_Register_File/n169                              | AND2X2M    | 0.305 |   3.478 |   19.506 | 
     | U0_Register_File/U157/A                            |  ^   | U0_Register_File/n169                              | NAND2X2M   | 0.000 |   3.478 |   19.506 | 
     | U0_Register_File/U157/Y                            |  v   | U0_Register_File/n176                              | NAND2X2M   | 0.286 |   3.764 |   19.792 | 
     | U0_Register_File/U373/A1N                          |  v   | U0_Register_File/n176                              | OAI2BB2X1M | 0.001 |   3.765 |   19.793 | 
     | U0_Register_File/U373/Y                            |  v   | U0_Register_File/n309                              | OAI2BB2X1M | 0.329 |   4.094 |   20.122 | 
     | U0_Register_File/registers_reg[15][3]/D            |  v   | U0_Register_File/n309                              | SDFFRQX2M  | 0.000 |   4.094 |   20.122 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    | Edge |       Net        |    Cell    | Delay | Arrival | Required | 
     |                                          |      |                  |            |       |  Time   |   Time   | 
     |------------------------------------------+------+------------------+------------+-------+---------+----------| 
     | REF_CLK                                  |  ^   | REF_CLK          |            |       |   0.000 |  -16.028 | 
     | REF_CLK__L1_I0/A                         |  ^   | REF_CLK          | CLKINVX40M | 0.001 |   0.001 |  -16.027 | 
     | REF_CLK__L1_I0/Y                         |  v   | REF_CLK__L1_N0   | CLKINVX40M | 0.036 |   0.037 |  -15.991 | 
     | REF_CLK__L2_I0/A                         |  v   | REF_CLK__L1_N0   | CLKINVX32M | 0.001 |   0.038 |  -15.990 | 
     | REF_CLK__L2_I0/Y                         |  ^   | REF_CLK__L2_N0   | CLKINVX32M | 0.028 |   0.066 |  -15.962 | 
     | U0_mux2X1/U1/A                           |  ^   | REF_CLK__L2_N0   | MX2X4M     | 0.000 |   0.067 |  -15.961 | 
     | U0_mux2X1/U1/Y                           |  ^   | REF_CLK_m        | MX2X4M     | 0.148 |   0.214 |  -15.814 | 
     | REF_CLK_m__L1_I0/A                       |  ^   | REF_CLK_m        | CLKBUFX20M | 0.000 |   0.214 |  -15.814 | 
     | REF_CLK_m__L1_I0/Y                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX20M | 0.140 |   0.354 |  -15.674 | 
     | REF_CLK_m__L2_I1/A                       |  ^   | REF_CLK_m__L1_N0 | CLKBUFX40M | 0.001 |   0.355 |  -15.673 | 
     | REF_CLK_m__L2_I1/Y                       |  ^   | REF_CLK_m__L2_N1 | CLKBUFX40M | 0.143 |   0.498 |  -15.530 | 
     | REF_CLK_m__L3_I1/A                       |  ^   | REF_CLK_m__L2_N1 | CLKINVX40M | 0.002 |   0.500 |  -15.528 | 
     | REF_CLK_m__L3_I1/Y                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.057 |   0.557 |  -15.471 | 
     | REF_CLK_m__L4_I0/A                       |  v   | REF_CLK_m__L3_N1 | CLKINVX40M | 0.001 |   0.558 |  -15.470 | 
     | REF_CLK_m__L4_I0/Y                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.058 |   0.616 |  -15.412 | 
     | REF_CLK_m__L5_I1/A                       |  ^   | REF_CLK_m__L4_N0 | CLKINVX40M | 0.001 |   0.617 |  -15.411 | 
     | REF_CLK_m__L5_I1/Y                       |  v   | REF_CLK_m__L5_N1 | CLKINVX40M | 0.070 |   0.687 |  -15.341 | 
     | REF_CLK_m__L6_I4/A                       |  v   | REF_CLK_m__L5_N1 | CLKINVX32M | 0.001 |   0.688 |  -15.340 | 
     | REF_CLK_m__L6_I4/Y                       |  ^   | REF_CLK_m__L6_N4 | CLKINVX32M | 0.053 |   0.741 |  -15.287 | 
     | U0_Register_File/registers_reg[15][3]/CK |  ^   | REF_CLK_m__L6_N4 | SDFFRQX2M  | 0.000 |   0.741 |  -15.287 | 
     +--------------------------------------------------------------------------------------------------------------+ 

