## Boolean algebra

> [!example]
> ![](../z_images/Pasted%20image%2020250120122402.png)

---

## PLA

> [!example] Example ([XOR](3.%20Combinational%20circuits.md#XOR))
> ![](../z_images/Pasted%20image%2020250115173054.png)![](../z_images/Pasted%20image%2020250115173223.png)


> [!example] Example ([XOR](3.%20Combinational%20circuits.md#XOR))
> ![](../z_images/Pasted%20image%2020250115173317.png)![](../z_images/Pasted%20image%2020250115173332.png)


> [!example] Example ([boolean equations](5-6.%20Boolean%20Algebra.md))
> ![](../z_images/Pasted%20image%2020250120122436.png)


> [!example] Example ([boolean algebra](5-6.%20Boolean%20Algebra.md), [SOP](4.%20SOP%20&%20POS.md#SOP%20(sum%20of%20products)), [POS](4.%20SOP%20&%20POS.md#POS%20(product%20of%20sums)), [Truth table](3.%20Combinational%20circuits.md#Combinational%20circuits))
> ![](../z_images/Pasted%20image%2020250120122511.png)![](../z_images/Pasted%20image%2020250120122526.png)

---

## Multiplexers

> [!example]
> ![](../z_images/Pasted%20image%2020250120130247.png)


> [!example]
> ![](../z_images/Pasted%20image%2020250120130548.png)![](../z_images/Pasted%20image%2020250120130602.png)

---

## Latches and Flip-Flops

> [!example]
> ![](../z_images/Pasted%20image%2020250124115134.png)

> [!example]
> ![](../z_images/Pasted%20image%2020250124115201.png)


> [!example]
> ![](../z_images/Pasted%20image%2020250124134524.png)![](../z_images/Pasted%20image%2020250124134609.png)

> [!example]
> ![](../z_images/Pasted%20image%2020250124134554.png)
> ### Solution
> ![](../z_images/Pasted%20image%2020250124134623.png)

---

## FSM

> [!example]
> ![](../z_images/Pasted%20image%2020250203112609.png)
> 
> ### Solution
> ![](../z_images/Pasted%20image%2020250203112622.png)
