<stg><name>stencil3d_Pipeline_loop_height_loop_col_loop_row</name>


<trans_list>

<trans id="241" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten29 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten29"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %C_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C_load_1

]]></Node>
<StgValue><ssdm name="C_load_1_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %C_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C_load

]]></Node>
<StgValue><ssdm name="C_load_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i14 0, i14 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i5 1, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i9 0, i9 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i5 1, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i4 1, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %for.inc167

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc167:0 %indvar_flatten29_load = load i14 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="indvar_flatten29_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc167:1 %icmp_ln36 = icmp_eq  i14 %indvar_flatten29_load, i14 12600

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc167:2 %add_ln36 = add i14 %indvar_flatten29_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln36"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc167:3 %br_ln36 = br i1 %icmp_ln36, void %fpga_resource_hint.for.inc167.2, void %for.end175.exitStub

]]></Node>
<StgValue><ssdm name="br_ln36"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:0 %k_load = load i4 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:1 %j_load = load i5 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:2 %indvar_flatten13_load_1 = load i9 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:3 %i_load = load i5 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.for.inc167.2:6 %icmp_ln37 = icmp_eq  i9 %indvar_flatten13_load_1, i9 420

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:7 %select_ln7 = select i1 %icmp_ln37, i5 1, i5 %j_load

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:8 %xor_ln7 = xor i1 %icmp_ln37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln7"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:9 %icmp_ln38 = icmp_eq  i4 %k_load, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:10 %and_ln7 = and i1 %icmp_ln38, i1 %xor_ln7

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:11 %indvars_iv_next3339 = add i5 %i_load, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next3339"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:12 %select_ln36 = select i1 %icmp_ln37, i5 %indvars_iv_next3339, i5 %i_load

]]></Node>
<StgValue><ssdm name="select_ln36"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:13 %indvars_iv_next19_dup = add i5 %select_ln7, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next19_dup"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:15 %or_ln8 = or i1 %and_ln7, i1 %icmp_ln37

]]></Node>
<StgValue><ssdm name="or_ln8"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:16 %select_ln8 = select i1 %or_ln8, i4 1, i4 %k_load

]]></Node>
<StgValue><ssdm name="select_ln8"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:17 %select_ln37 = select i1 %and_ln7, i5 %indvars_iv_next19_dup, i5 %select_ln7

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:18 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln36, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:21 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln36, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:23 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln36, i32 4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:25 %tmp2_cast_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %select_ln37

]]></Node>
<StgValue><ssdm name="tmp2_cast_cast"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:26 %tmp2_cast_cast_cast = zext i6 %tmp2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp2_cast_cast_cast"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.2:27 %empty_20 = add i10 %tmp2_cast_cast_cast, i10 %tmp_s

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:28 %tmp3_cast = sext i6 %tmp2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.2:29 %empty_21 = add i10 %tmp3_cast, i10 %tmp_s

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:32 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_20, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:33 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_20, i32 8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:35 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_21, i32 9

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:36 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_21, i32 8

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:43 %trunc_ln39 = trunc i5 %select_ln36

]]></Node>
<StgValue><ssdm name="trunc_ln39"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.2:58 %trunc_ln40 = trunc i10 %empty_20

]]></Node>
<StgValue><ssdm name="trunc_ln40"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:59 %add_ln40_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln40, i4 %select_ln8

]]></Node>
<StgValue><ssdm name="add_ln40_cast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:60 %zext_ln40 = zext i12 %add_ln40_cast

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:61 %orig_0_addr_2 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="orig_0_addr_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:62 %orig_0_load_2 = load i12 %orig_0_addr_2

]]></Node>
<StgValue><ssdm name="orig_0_load_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:66 %orig_1_addr_2 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="orig_1_addr_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:67 %orig_1_load_2 = load i12 %orig_1_addr_2

]]></Node>
<StgValue><ssdm name="orig_1_load_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.2:72 %trunc_ln41 = trunc i10 %empty_21

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:73 %add_ln41_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln41, i4 %select_ln8

]]></Node>
<StgValue><ssdm name="add_ln41_cast"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:74 %zext_ln41 = zext i12 %add_ln41_cast

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:75 %orig_0_addr_3 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="orig_0_addr_3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:76 %orig_0_load_3 = load i12 %orig_0_addr_3

]]></Node>
<StgValue><ssdm name="orig_0_load_3"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:80 %orig_1_addr_3 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln41

]]></Node>
<StgValue><ssdm name="orig_1_addr_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:81 %orig_1_load_3 = load i12 %orig_1_addr_3

]]></Node>
<StgValue><ssdm name="orig_1_load_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:161 %br_ln48 = br i1 %tmp_2, void %arrayidx16620.case.0, void %arrayidx16620.case.1

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx16620.exit:3 %store_ln38 = store i14 %add_ln36, i14 %indvar_flatten29

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx16620.exit:4 %store_ln38 = store i5 %select_ln36, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx16620.exit:6 %store_ln38 = store i5 %select_ln37, i5 %j

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.2:19 %tmp47 = or i10 %tmp_s, i10 1

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.for.inc167.2:20 %tmp47_cast = zext i10 %tmp47

]]></Node>
<StgValue><ssdm name="tmp47_cast"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:24 %j_2_cast18 = zext i5 %select_ln37

]]></Node>
<StgValue><ssdm name="j_2_cast18"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.for.inc167.2:30 %empty_22 = add i11 %tmp47_cast, i11 %j_2_cast18

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:31 %tmp5 = add i5 %select_ln37, i5 31

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:34 %and_ln5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_4, i5 0

]]></Node>
<StgValue><ssdm name="and_ln5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:37 %and_ln6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_6, i5 0

]]></Node>
<StgValue><ssdm name="and_ln6"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="2" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:38 %tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %empty_22, i32 9, i32 10

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:39 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %empty_22, i32 8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:62 %orig_0_load_2 = load i12 %orig_0_addr_2

]]></Node>
<StgValue><ssdm name="orig_0_load_2"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:63 %zext_ln40_1 = zext i6 %and_ln5

]]></Node>
<StgValue><ssdm name="zext_ln40_1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:64 %lshr_ln40 = lshr i64 %orig_0_load_2, i64 %zext_ln40_1

]]></Node>
<StgValue><ssdm name="lshr_ln40"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:65 %trunc_ln40_1 = trunc i64 %lshr_ln40

]]></Node>
<StgValue><ssdm name="trunc_ln40_1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:67 %orig_1_load_2 = load i12 %orig_1_addr_2

]]></Node>
<StgValue><ssdm name="orig_1_load_2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:68 %zext_ln40_2 = zext i6 %and_ln5

]]></Node>
<StgValue><ssdm name="zext_ln40_2"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:69 %lshr_ln40_1 = lshr i64 %orig_1_load_2, i64 %zext_ln40_2

]]></Node>
<StgValue><ssdm name="lshr_ln40_1"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:70 %trunc_ln40_2 = trunc i64 %lshr_ln40_1

]]></Node>
<StgValue><ssdm name="trunc_ln40_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:71 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln40_1, i32 %trunc_ln40_2, i1 %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:76 %orig_0_load_3 = load i12 %orig_0_addr_3

]]></Node>
<StgValue><ssdm name="orig_0_load_3"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:77 %zext_ln41_1 = zext i6 %and_ln6

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:78 %lshr_ln41 = lshr i64 %orig_0_load_3, i64 %zext_ln41_1

]]></Node>
<StgValue><ssdm name="lshr_ln41"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:79 %trunc_ln41_1 = trunc i64 %lshr_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln41_1"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:81 %orig_1_load_3 = load i12 %orig_1_addr_3

]]></Node>
<StgValue><ssdm name="orig_1_load_3"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:82 %zext_ln41_2 = zext i6 %and_ln6

]]></Node>
<StgValue><ssdm name="zext_ln41_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:83 %lshr_ln41_1 = lshr i64 %orig_1_load_3, i64 %zext_ln41_2

]]></Node>
<StgValue><ssdm name="lshr_ln41_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:84 %trunc_ln41_2 = trunc i64 %lshr_ln41_1

]]></Node>
<StgValue><ssdm name="trunc_ln41_2"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:85 %tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln41_1, i32 %trunc_ln41_2, i1 %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="11">
<![CDATA[
fpga_resource_hint.for.inc167.2:88 %trunc_ln42 = trunc i11 %empty_22

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:89 %add_ln42_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln42, i4 %select_ln8

]]></Node>
<StgValue><ssdm name="add_ln42_cast"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:90 %zext_ln42 = zext i12 %add_ln42_cast

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:91 %orig_0_addr_4 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="orig_0_addr_4"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:92 %orig_0_load_4 = load i12 %orig_0_addr_4

]]></Node>
<StgValue><ssdm name="orig_0_load_4"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:96 %orig_1_addr_4 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="orig_1_addr_4"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:97 %orig_1_load_4 = load i12 %orig_1_addr_4

]]></Node>
<StgValue><ssdm name="orig_1_load_4"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="5" op_3_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:104 %add_ln43_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %tmp5, i4 %select_ln8

]]></Node>
<StgValue><ssdm name="add_ln43_cast"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:105 %zext_ln43 = zext i12 %add_ln43_cast

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:106 %orig_0_addr_5 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="orig_0_addr_5"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:107 %orig_0_load_5 = load i12 %orig_0_addr_5

]]></Node>
<StgValue><ssdm name="orig_0_load_5"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:111 %orig_1_addr_5 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="orig_1_addr_5"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:112 %orig_1_load_5 = load i12 %orig_1_addr_5

]]></Node>
<StgValue><ssdm name="orig_1_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:22 %and_ln4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp, i5 0

]]></Node>
<StgValue><ssdm name="and_ln4"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
fpga_resource_hint.for.inc167.2:40 %and_ln8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_8, i5 0

]]></Node>
<StgValue><ssdm name="and_ln8"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:86 %add_ln40 = add i32 %tmp_10, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:87 %specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln42"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:92 %orig_0_load_4 = load i12 %orig_0_addr_4

]]></Node>
<StgValue><ssdm name="orig_0_load_4"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:93 %zext_ln42_1 = zext i6 %and_ln8

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:94 %lshr_ln42 = lshr i64 %orig_0_load_4, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="lshr_ln42"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:95 %trunc_ln42_1 = trunc i64 %lshr_ln42

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:97 %orig_1_load_4 = load i12 %orig_1_addr_4

]]></Node>
<StgValue><ssdm name="orig_1_load_4"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:98 %zext_ln42_2 = zext i6 %and_ln8

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:99 %lshr_ln42_1 = lshr i64 %orig_1_load_4, i64 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="lshr_ln42_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:100 %trunc_ln42_2 = trunc i64 %lshr_ln42_1

]]></Node>
<StgValue><ssdm name="trunc_ln42_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="2">
<![CDATA[
fpga_resource_hint.for.inc167.2:101 %tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln42_1, i32 %trunc_ln42_2, i2 %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:107 %orig_0_load_5 = load i12 %orig_0_addr_5

]]></Node>
<StgValue><ssdm name="orig_0_load_5"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:108 %zext_ln43_1 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:109 %lshr_ln43 = lshr i64 %orig_0_load_5, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="lshr_ln43"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:110 %trunc_ln43 = trunc i64 %lshr_ln43

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:112 %orig_1_load_5 = load i12 %orig_1_addr_5

]]></Node>
<StgValue><ssdm name="orig_1_load_5"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:113 %zext_ln43_2 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:114 %lshr_ln43_1 = lshr i64 %orig_1_load_5, i64 %zext_ln43_2

]]></Node>
<StgValue><ssdm name="lshr_ln43_1"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:115 %trunc_ln43_1 = trunc i64 %lshr_ln43_1

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:116 %tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln43, i32 %trunc_ln43_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:119 %add_ln44 = add i4 %select_ln8, i4 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="5" op_3_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:120 %add_ln44_1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %select_ln37, i4 %add_ln44

]]></Node>
<StgValue><ssdm name="add_ln44_1_cast"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:121 %zext_ln44 = zext i12 %add_ln44_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:122 %orig_0_addr_6 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="orig_0_addr_6"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:123 %orig_0_load_6 = load i12 %orig_0_addr_6

]]></Node>
<StgValue><ssdm name="orig_0_load_6"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:127 %orig_1_addr_6 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="orig_1_addr_6"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:128 %orig_1_load_6 = load i12 %orig_1_addr_6

]]></Node>
<StgValue><ssdm name="orig_1_load_6"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:135 %add_ln45 = add i4 %select_ln8, i4 15

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="5" op_3_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:136 %add_ln45_1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %select_ln37, i4 %add_ln45

]]></Node>
<StgValue><ssdm name="add_ln45_1_cast"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:137 %zext_ln45 = zext i12 %add_ln45_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln45"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:138 %orig_0_addr_7 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="orig_0_addr_7"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:139 %orig_0_load_7 = load i12 %orig_0_addr_7

]]></Node>
<StgValue><ssdm name="orig_0_load_7"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:143 %orig_1_addr_7 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln45

]]></Node>
<StgValue><ssdm name="orig_1_addr_7"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:144 %orig_1_load_7 = load i12 %orig_1_addr_7

]]></Node>
<StgValue><ssdm name="orig_1_load_7"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx16620.exit:7 %store_ln38 = store i4 %add_ln44, i4 %k

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="240" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0">
<![CDATA[
for.end175.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="5" op_3_bw="4">
<![CDATA[
fpga_resource_hint.for.inc167.2:44 %add_ln39_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %select_ln37, i4 %select_ln8

]]></Node>
<StgValue><ssdm name="add_ln39_cast"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:45 %zext_ln39 = zext i12 %add_ln39_cast

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:46 %orig_0_addr = getelementptr i64 %orig_0, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="orig_0_addr"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:47 %orig_0_load = load i12 %orig_0_addr

]]></Node>
<StgValue><ssdm name="orig_0_load"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:51 %orig_1_addr = getelementptr i64 %orig_1, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="orig_1_addr"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:52 %orig_1_load = load i12 %orig_1_addr

]]></Node>
<StgValue><ssdm name="orig_1_load"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:102 %add_ln41 = add i32 %tmp_11, i32 %add_ln40

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:103 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:117 %add_ln42 = add i32 %tmp_12, i32 %add_ln41

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:118 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:123 %orig_0_load_6 = load i12 %orig_0_addr_6

]]></Node>
<StgValue><ssdm name="orig_0_load_6"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:124 %zext_ln44_1 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln44_1"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:125 %lshr_ln44 = lshr i64 %orig_0_load_6, i64 %zext_ln44_1

]]></Node>
<StgValue><ssdm name="lshr_ln44"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:126 %trunc_ln44 = trunc i64 %lshr_ln44

]]></Node>
<StgValue><ssdm name="trunc_ln44"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:128 %orig_1_load_6 = load i12 %orig_1_addr_6

]]></Node>
<StgValue><ssdm name="orig_1_load_6"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:129 %zext_ln44_2 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln44_2"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:130 %lshr_ln44_1 = lshr i64 %orig_1_load_6, i64 %zext_ln44_2

]]></Node>
<StgValue><ssdm name="lshr_ln44_1"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:131 %trunc_ln44_1 = trunc i64 %lshr_ln44_1

]]></Node>
<StgValue><ssdm name="trunc_ln44_1"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:132 %tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln44, i32 %trunc_ln44_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:139 %orig_0_load_7 = load i12 %orig_0_addr_7

]]></Node>
<StgValue><ssdm name="orig_0_load_7"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:140 %zext_ln45_1 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln45_1"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:141 %lshr_ln45 = lshr i64 %orig_0_load_7, i64 %zext_ln45_1

]]></Node>
<StgValue><ssdm name="lshr_ln45"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:142 %trunc_ln45 = trunc i64 %lshr_ln45

]]></Node>
<StgValue><ssdm name="trunc_ln45"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:144 %orig_1_load_7 = load i12 %orig_1_addr_7

]]></Node>
<StgValue><ssdm name="orig_1_load_7"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:145 %zext_ln45_2 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln45_2"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:146 %lshr_ln45_1 = lshr i64 %orig_1_load_7, i64 %zext_ln45_2

]]></Node>
<StgValue><ssdm name="lshr_ln45_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:147 %trunc_ln45_1 = trunc i64 %lshr_ln45_1

]]></Node>
<StgValue><ssdm name="trunc_ln45_1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:148 %tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln45, i32 %trunc_ln45_1, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx16620.case.0:0 %sol_0_addr = getelementptr i64 %sol_0, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="sol_0_addr"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="12">
<![CDATA[
arrayidx16620.case.0:1 %sol_0_load = load i12 %sol_0_addr

]]></Node>
<StgValue><ssdm name="sol_0_load"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx16620.case.1:0 %sol_1_addr = getelementptr i64 %sol_1, i64 0, i64 %zext_ln39

]]></Node>
<StgValue><ssdm name="sol_1_addr"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="12">
<![CDATA[
arrayidx16620.case.1:1 %sol_1_load = load i12 %sol_1_addr

]]></Node>
<StgValue><ssdm name="sol_1_load"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
arrayidx16620.exit:0 %indvar_flatten13_load = load i9 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="indvar_flatten13_load"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
<literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
arrayidx16620.exit:1 %add_ln37 = add i9 %indvar_flatten13_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
arrayidx16620.exit:2 %select_ln37_1 = select i1 %icmp_ln37, i9 1, i9 %add_ln37

]]></Node>
<StgValue><ssdm name="select_ln37_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
arrayidx16620.exit:5 %store_ln38 = store i9 %select_ln37_1, i9 %indvar_flatten13

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
arrayidx16620.exit:8 %br_ln38 = br void %for.inc167

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="191" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:47 %orig_0_load = load i12 %orig_0_addr

]]></Node>
<StgValue><ssdm name="orig_0_load"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:48 %zext_ln39_1 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln39_1"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:49 %lshr_ln39 = lshr i64 %orig_0_load, i64 %zext_ln39_1

]]></Node>
<StgValue><ssdm name="lshr_ln39"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:50 %trunc_ln39_1 = trunc i64 %lshr_ln39

]]></Node>
<StgValue><ssdm name="trunc_ln39_1"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="12">
<![CDATA[
fpga_resource_hint.for.inc167.2:52 %orig_1_load = load i12 %orig_1_addr

]]></Node>
<StgValue><ssdm name="orig_1_load"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="6">
<![CDATA[
fpga_resource_hint.for.inc167.2:53 %zext_ln39_2 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln39_2"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:54 %lshr_ln39_1 = lshr i64 %orig_1_load, i64 %zext_ln39_2

]]></Node>
<StgValue><ssdm name="lshr_ln39_1"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:55 %trunc_ln39_2 = trunc i64 %lshr_ln39_1

]]></Node>
<StgValue><ssdm name="trunc_ln39_2"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
fpga_resource_hint.for.inc167.2:56 %sum0 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln39_1, i32 %trunc_ln39_2, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="sum0"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:133 %add_ln43 = add i32 %tmp_13, i32 %add_ln42

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:134 %specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln45"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:149 %sum1 = add i32 %tmp_14, i32 %add_ln43

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:150 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="12">
<![CDATA[
arrayidx16620.case.0:1 %sol_0_load = load i12 %sol_0_addr

]]></Node>
<StgValue><ssdm name="sol_0_load"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="12">
<![CDATA[
arrayidx16620.case.1:1 %sol_1_load = load i12 %sol_1_addr

]]></Node>
<StgValue><ssdm name="sol_1_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="206" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_height_loop_col_loop_row_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="207" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12600, i64 12600, i64 12600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="208" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:14 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_col_loop_row_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="209" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:41 %specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln9"/></StgValue>
</operation>

<operation id="210" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:42 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="211" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:57 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="212" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:151 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="213" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:152 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="214" st_id="7" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:153 %mul0 = mul i32 %C_load_read, i32 %sum0

]]></Node>
<StgValue><ssdm name="mul0"/></StgValue>
</operation>

<operation id="215" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:154 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="216" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:155 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="217" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.inc167.2:156 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="218" st_id="7" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:157 %mul1 = mul i32 %C_load_1_read, i32 %sum1

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="219" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.inc167.2:158 %specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln12"/></StgValue>
</operation>

<operation id="220" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:159 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="221" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.for.inc167.2:160 %add_ln48 = add i32 %mul1, i32 %mul0

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="222" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="6">
<![CDATA[
arrayidx16620.case.0:2 %zext_ln48_2 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln48_2"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.0:3 %shl_ln48_2 = shl i64 4294967295, i64 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="shl_ln48_2"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.0:4 %xor_ln48_1 = xor i64 %shl_ln48_2, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln48_1"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.0:5 %and_ln48_1 = and i64 %sol_0_load, i64 %xor_ln48_1

]]></Node>
<StgValue><ssdm name="and_ln48_1"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="32">
<![CDATA[
arrayidx16620.case.0:6 %zext_ln48_3 = zext i32 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48_3"/></StgValue>
</operation>

<operation id="227" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.0:7 %shl_ln48_3 = shl i64 %zext_ln48_3, i64 %zext_ln48_2

]]></Node>
<StgValue><ssdm name="shl_ln48_3"/></StgValue>
</operation>

<operation id="228" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.0:8 %or_ln48_1 = or i64 %and_ln48_1, i64 %shl_ln48_3

]]></Node>
<StgValue><ssdm name="or_ln48_1"/></StgValue>
</operation>

<operation id="229" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx16620.case.0:9 %store_ln48 = store i64 %or_ln48_1, i12 %sol_0_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="230" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
arrayidx16620.case.0:10 %br_ln48 = br void %arrayidx16620.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="231" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="6">
<![CDATA[
arrayidx16620.case.1:2 %zext_ln48 = zext i6 %and_ln4

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="232" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.1:3 %shl_ln48 = shl i64 4294967295, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="shl_ln48"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.1:4 %xor_ln48 = xor i64 %shl_ln48, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="xor_ln48"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.1:5 %and_ln48 = and i64 %sol_1_load, i64 %xor_ln48

]]></Node>
<StgValue><ssdm name="and_ln48"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="32">
<![CDATA[
arrayidx16620.case.1:6 %zext_ln48_1 = zext i32 %add_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.1:7 %shl_ln48_1 = shl i64 %zext_ln48_1, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="shl_ln48_1"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
arrayidx16620.case.1:8 %or_ln48 = or i64 %and_ln48, i64 %shl_ln48_1

]]></Node>
<StgValue><ssdm name="or_ln48"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="64" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx16620.case.1:9 %store_ln48 = store i64 %or_ln48, i12 %sol_1_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
arrayidx16620.case.1:10 %br_ln48 = br void %arrayidx16620.exit

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
