// Seed: 1340598616
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input supply0 id_2
    , id_7,
    input tri id_3,
    output tri id_4,
    input supply1 module_0
    , id_8
);
  wire  id_9;
  uwire id_10;
  always @(1 or posedge 1'h0) begin
    #1 begin
      $display(1 == 1, 1, 1 && 1'b0, id_9 == 1, 1 - 1, id_8, id_8, id_7, id_10, id_3);
    end
  end
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    output supply0 id_3,
    input supply1 id_4
);
  assign id_3 = 1;
  module_0(
      id_3, id_3, id_4, id_4, id_3, id_1
  );
endmodule
