

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:32,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_vxkpZG"
Parsing file _cuobjdump_complete_output_vxkpZG
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_uV2lSS"
Running: cat _ptx_uV2lSS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_F5hIL4
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_F5hIL4 --output-file  /dev/null 2> _ptx_uV2lSSinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_uV2lSS _ptx2_F5hIL4 _ptx_uV2lSSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=92000 (inst/sec) elapsed = 0:0:00:01 / Wed May  1 12:43:21 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(44,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1267,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1279,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1280,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1287,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1289,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1290,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1291,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1297,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1315,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1317,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1319,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1322,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1323,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1328,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1330,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1330,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1335,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1336,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1337,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1339,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1339,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1341,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1343,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1344,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1354,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1357,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1359,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1363,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1364,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1370,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1370,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1371,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1373,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1374,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1377,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1380,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1381,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1383,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1384,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(159,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(114,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 459048 (ipc=306.0) sim_rate=229524 (inst/sec) elapsed = 0:0:00:02 / Wed May  1 12:43:23 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(175,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1769,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1770,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1793,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1801,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1801,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1802,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1808,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1818,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1819,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1820,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1830,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1844,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1847,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1860,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1861,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1864,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1869,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1870,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1872,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1873,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1875,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1882,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1885,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1886,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1895,0), 5 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(197,0,0) tid=(109,0,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1896,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1898,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1898,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1899,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1899,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1899,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1910,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1912,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1912,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1913,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1932,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1932,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1933,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1933,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1934,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1935,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1940,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1941,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1944,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1948,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1950,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1959,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1960,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1961,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1967,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1973,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1985,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1985,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1988,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1994,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1996,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 725041 (ipc=362.5) sim_rate=241680 (inst/sec) elapsed = 0:0:00:03 / Wed May  1 12:43:24 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2004,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2004,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2005,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2005,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2006,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2007,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2008,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2015,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(195,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2018,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2027,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2034,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2039,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2048,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2050,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2053,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2076,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(248,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2205,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2246,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2247,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2254,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2313,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2316,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2317,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2356,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2377,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2382,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2383,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2390,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2391,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2404,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2406,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2406,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2407,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2409,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2418,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2419,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2423,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2436,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2448,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2449,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2453,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2459,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2477,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2481,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 916693 (ipc=366.7) sim_rate=229173 (inst/sec) elapsed = 0:0:00:04 / Wed May  1 12:43:25 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2521,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5948
gpu_sim_insn = 917736
gpu_ipc =     154.2932
gpu_tot_sim_cycle = 5948
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     154.2932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 207
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19521
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7237	W0_Idle:18628	W0_Scoreboard:24374	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5947 
mrq_lat_table:365 	38 	63 	61 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	339 	187 	12 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1584         0      5929         0         0         0         0         0         0         0       954       915      1787      1779         0         0 
dram[1]:      1197         0         0         0         0         0         0         0         0         0       959       916      1797      1766         0      3990 
dram[2]:         0         0         0      3113         0      1632         0         0         0      4325       947       925      1787      1569         0         0 
dram[3]:         0         0         0      5122         0      4724         0         0         0         0       963       938      1800      1774         0         0 
dram[4]:         0      3916         0         0         0      5522         0         0         0         0      1272      2575      1763      1785      3182         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       919       944      1772      1797      5594         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         125    none      none      none      none      none      none      none         267       270       275       268    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         273       270       269       270    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       268       266       266       252    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         274       284       277       271    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         297       256       267       274       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         264       269       267       273       268    none  
maximum mf latency per bank:
dram[0]:        283         0       251         0         0         0         0         0         0         0       283       287       281       291         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       287       292       305       316         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       288       278       291       276         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       277       301       284       308         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       277       286       279       301       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       277       284       296       302       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7fe86ba10270 :  mf: uid= 35855, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5945), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7656 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04662
n_activity=971 dram_eff=0.3769
bk0: 8a 7750i bk1: 0a 7847i bk2: 2a 7827i bk3: 0a 7848i bk4: 0a 7849i bk5: 0a 7850i bk6: 0a 7852i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7853i bk10: 40a 7736i bk11: 44a 7671i bk12: 44a 7734i bk13: 44a 7674i bk14: 0a 7849i bk15: 0a 7850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0412686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7659 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04738
n_activity=876 dram_eff=0.4247
bk0: 4a 7827i bk1: 0a 7847i bk2: 0a 7849i bk3: 0a 7849i bk4: 0a 7850i bk5: 0a 7850i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7854i bk9: 0a 7854i bk10: 40a 7714i bk11: 44a 7672i bk12: 48a 7705i bk13: 44a 7652i bk14: 0a 7850i bk15: 6a 7825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.041396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7665 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.0456
n_activity=884 dram_eff=0.405
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7852i bk3: 2a 7829i bk4: 0a 7850i bk5: 2a 7834i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7855i bk9: 2a 7832i bk10: 40a 7740i bk11: 44a 7700i bk12: 44a 7721i bk13: 42a 7702i bk14: 0a 7848i bk15: 0a 7848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0175774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7671 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04433
n_activity=769 dram_eff=0.4525
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7851i bk3: 2a 7830i bk4: 0a 7851i bk5: 2a 7828i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7854i bk10: 40a 7724i bk11: 44a 7628i bk12: 44a 7720i bk13: 40a 7667i bk14: 0a 7847i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.042415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7648 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.0484
n_activity=934 dram_eff=0.4069
bk0: 0a 7846i bk1: 2a 7827i bk2: 0a 7850i bk3: 0a 7850i bk4: 0a 7851i bk5: 2a 7831i bk6: 0a 7853i bk7: 0a 7854i bk8: 0a 7856i bk9: 0a 7856i bk10: 48a 7668i bk11: 46a 7634i bk12: 44a 7711i bk13: 40a 7630i bk14: 4a 7826i bk15: 0a 7845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0531143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7672 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04433
n_activity=744 dram_eff=0.4677
bk0: 0a 7847i bk1: 0a 7849i bk2: 0a 7849i bk3: 0a 7850i bk4: 0a 7850i bk5: 0a 7851i bk6: 0a 7851i bk7: 0a 7854i bk8: 0a 7854i bk9: 0a 7854i bk10: 44a 7723i bk11: 44a 7646i bk12: 44a 7720i bk13: 40a 7699i bk14: 2a 7832i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.043434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1846
	minimum = 6
	maximum = 37
Network latency average = 9.63926
	minimum = 6
	maximum = 37
Slowest packet = 763
Flit latency average = 8.42013
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Accepted packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Injected flit rate average = 0.0215946
	minimum = 0.00588433 (at node 12)
	maximum = 0.0576664 (at node 15)
Accepted flit rate average= 0.0215946
	minimum = 0.0070612 (at node 19)
	maximum = 0.0443847 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1846 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 9.63926 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Flit latency average = 8.42013 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Accepted packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Injected flit rate average = 0.0215946 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0576664 (1 samples)
Accepted flit rate average = 0.0215946 (1 samples)
	minimum = 0.0070612 (1 samples)
	maximum = 0.0443847 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1487 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5948)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(40,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(53,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (391,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(392,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (393,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(394,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (396,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (397,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(398,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5948)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(45,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (405,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (405,5948), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(406,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(407,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (411,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(412,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (417,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(418,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (423,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(424,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (424,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (429,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (429,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(430,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (435,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (435,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(436,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(437,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (451,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (451,5948), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(452,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (452,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (452,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(453,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(453,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(454,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(456,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (463,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(464,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (470,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (470,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(471,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (471,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (471,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(472,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (481,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(482,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (490,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(491,5948)
GPGPU-Sim uArch: cycles simulated: 6448  inst.: 1279913 (ipc=724.4) sim_rate=213318 (inst/sec) elapsed = 0:0:00:06 / Wed May  1 12:43:27 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(119,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (536,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(537,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (539,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(540,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (544,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(545,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (555,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(556,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (571,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (571,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(572,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(573,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (573,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(574,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(574,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (576,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (576,5948), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(577,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (577,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (577,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(578,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(578,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (578,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(579,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(579,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (579,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (579,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(580,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (580,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (584,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(585,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (588,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (588,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(589,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(590,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (598,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(599,5948)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(165,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (726,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(727,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (748,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(749,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (758,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(759,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (767,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (767,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (767,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(768,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(768,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(769,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (770,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(771,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (773,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (773,5948), 5 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(177,0,0) tid=(46,0,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(774,5948)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(774,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (776,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(777,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(778,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (781,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(782,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (782,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(783,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (785,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(786,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (788,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(789,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (790,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(791,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (795,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(796,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (796,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(797,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (804,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(805,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (809,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(810,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (810,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(811,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (819,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(820,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (822,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(823,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (828,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(829,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (830,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(831,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (836,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(837,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (844,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(845,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (847,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(848,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (854,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(855,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (857,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (857,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(858,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(858,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (863,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(864,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (865,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(866,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (869,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(870,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (884,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(885,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(900,5948)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (905,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(906,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (909,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (909,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(910,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(910,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (910,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(911,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (911,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(912,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (912,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(913,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (917,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(918,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (919,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(920,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (922,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(923,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (928,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(929,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (929,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (929,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(930,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(930,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (931,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (931,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(932,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(932,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (932,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(933,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (935,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (935,5948), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(936,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(937,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (938,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(939,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (954,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(955,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (960,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(961,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (966,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(967,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (974,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(975,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (978,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(979,5948)
GPGPU-Sim uArch: cycles simulated: 6948  inst.: 1648787 (ipc=731.1) sim_rate=235541 (inst/sec) elapsed = 0:0:00:07 / Wed May  1 12:43:28 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1004,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1005,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1013,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1014,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1014,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1014,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1015,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1016,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1018,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1019,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1021,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1023,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1024,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1024,5948)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(228,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1031,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1032,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1034,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1034,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1035,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1036,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1040,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1040,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1041,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1042,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1048,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1049,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1058,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1071,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1073,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1075,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1094,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1107,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1128,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1129,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1133,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1141,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1141,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1147,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1149,5948), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(253,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1157,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1167,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1170,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1172,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1175,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1178,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1184,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1185,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1190,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1195,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1202,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1202,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1206,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1208,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1213,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1216,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1217,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1217,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1219,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1224,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1224,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1226,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1228,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1230,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1237,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1243,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1246,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1261,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1269,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1269,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1280,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1280,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1284,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1286,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1292,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1293,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1294,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1300,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1305,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1307,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1308,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1313,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1315,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1315,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1316,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1323,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1324,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1332,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1338,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1338,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1350,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1351,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1364,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1387,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1400,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1407,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1413,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1423,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1425,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1429,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7448  inst.: 1835095 (ipc=611.6) sim_rate=229386 (inst/sec) elapsed = 0:0:00:08 / Wed May  1 12:43:29 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3181,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3827,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4365,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4438,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4925,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5247,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5934,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6017,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6018
gpu_sim_insn = 919016
gpu_ipc =     152.7112
gpu_tot_sim_cycle = 11966
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     153.4976
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 454
gpu_total_sim_rate=229594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38803
	L1I_total_cache_misses = 978
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 334, Miss = 95, Miss_rate = 0.284, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 358, Miss = 108, Miss_rate = 0.302, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 302, Miss = 84, Miss_rate = 0.278, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 96, Miss_rate = 0.294, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[7]: Access = 318, Miss = 93, Miss_rate = 0.292, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[8]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 326, Miss = 94, Miss_rate = 0.288, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 302, Miss = 87, Miss_rate = 0.288, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[14]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 186, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1260
	L1D_total_cache_miss_rate = 0.2742
	L1D_total_cache_pending_hits = 2988
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1090
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 978
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 288, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1090
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8120	W0_Idle:49147	W0_Scoreboard:55890	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8720 {8:1090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148240 {136:1090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 207 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11965 
mrq_lat_table:488 	38 	84 	72 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	682 	609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1328 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	748 	344 	13 	0 	0 	0 	0 	2 	9 	35 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069         0         0         0      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      1197         0         0         0      4207      3007         0      2332       925         0      1653       916      1797      1766      2541      3990 
dram[2]:         0      4903      4026      3113         0      2645         0      5229         0      4325       947       925      1787      2109      2132      3872 
dram[3]:      1385      3299      2313      5122         0      4724      2624      3254      4504      4328       963       938      1800      1893      2382      2494 
dram[4]:      3407      3916         0         0         0      5522      2829         0      4978      2854      1272      2575      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1454      3829      3516       919       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       125       160       126    none      none      none         126       176       124       387       421       430       424       262       263
dram[1]:          0    none      none      none         126       125    none         201       268    none         423       404       383       419       268       373
dram[2]:     none         126       126       164    none         176    none         126    none         152       420       439       417       428       411       268
dram[3]:        268       132       124       160    none         197       126       124       132       268       431       460       434       390       261       260
dram[4]:        126       199    none      none      none         160       124    none         176       125       695       367       398       404       295       309
dram[5]:        268       147       126       268       124       268       127       271       126       126       424       431       437       429       305       261
maximum mf latency per bank:
dram[0]:        283       251       251       252         0         0         0       252       268       251       283       287       281       291       268       268
dram[1]:          0         0         0         0       252       251         0       277       268         0       287       292       305       316       268       268
dram[2]:          0       252       252       264         0       268         0       252         0       277       288       278       291       282       268       268
dram[3]:        268       264       252       252         0       252       252       252       264       268       277       301       284       308       268       268
dram[4]:        252       252         0         0         0       252       251         0       268       251       277       286       279       301       268       268
dram[5]:        268       252       252       268       252       268       255       271       252       252       277       284       296       302       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02837
n_activity=1510 dram_eff=0.2967
bk0: 8a 15689i bk1: 2a 15766i bk2: 4a 15753i bk3: 2a 15768i bk4: 0a 15793i bk5: 0a 15796i bk6: 0a 15799i bk7: 2a 15777i bk8: 4a 15748i bk9: 4a 15759i bk10: 42a 15643i bk11: 46a 15576i bk12: 46a 15671i bk13: 44a 15616i bk14: 6a 15766i bk15: 4a 15769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0256426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15563 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.0271
n_activity=1282 dram_eff=0.3339
bk0: 4a 15769i bk1: 0a 15791i bk2: 0a 15793i bk3: 0a 15794i bk4: 2a 15772i bk5: 2a 15773i bk6: 0a 15795i bk7: 6a 15717i bk8: 2a 15777i bk9: 0a 15795i bk10: 42a 15621i bk11: 44a 15613i bk12: 50a 15642i bk13: 46a 15589i bk14: 2a 15776i bk15: 10a 15759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0237432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15552 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02761
n_activity=1486 dram_eff=0.2934
bk0: 0a 15792i bk1: 2a 15771i bk2: 2a 15771i bk3: 4a 15742i bk4: 0a 15794i bk5: 4a 15744i bk6: 0a 15794i bk7: 2a 15774i bk8: 0a 15798i bk9: 12a 15667i bk10: 40a 15681i bk11: 44a 15643i bk12: 46a 15638i bk13: 46a 15588i bk14: 2a 15772i bk15: 2a 15772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0133595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02887
n_activity=1425 dram_eff=0.32
bk0: 2a 15776i bk1: 2a 15759i bk2: 4a 15755i bk3: 4a 15755i bk4: 0a 15793i bk5: 2a 15771i bk6: 2a 15771i bk7: 4a 15758i bk8: 2a 15762i bk9: 2a 15779i bk10: 42a 15639i bk11: 44a 15571i bk12: 46a 15661i bk13: 44a 15557i bk14: 8a 15761i bk15: 10a 15757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0246929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7fe8604fc640 :  mf: uid= 61879, sid02:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11963), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15533 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03026
n_activity=1466 dram_eff=0.3261
bk0: 2a 15765i bk1: 2a 15768i bk2: 0a 15792i bk3: 0a 15792i bk4: 0a 15796i bk5: 4a 15762i bk6: 4a 15761i bk7: 0a 15798i bk8: 4a 15749i bk9: 2a 15775i bk10: 50a 15580i bk11: 48a 15560i bk12: 44a 15653i bk13: 46a 15561i bk14: 16a 15746i bk15: 6a 15764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0287451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02875
n_activity=1464 dram_eff=0.3101
bk0: 2a 15774i bk1: 6a 15741i bk2: 2a 15770i bk3: 2a 15776i bk4: 4a 15754i bk5: 2a 15777i bk6: 2a 15771i bk7: 2a 15780i bk8: 2a 15774i bk9: 2a 15775i bk10: 46a 15636i bk11: 44a 15586i bk12: 44a 15663i bk13: 42a 15639i bk14: 8a 15715i bk15: 8a 15761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0242497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 138, Miss = 55, Miss_rate = 0.399, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 102, Miss = 52, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 51, Miss_rate = 0.432, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 45, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 114, Miss = 58, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 53, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1339
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4832
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5921
icnt_total_pkts_simt_to_mem=1525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82032
	minimum = 6
	maximum = 32
Network latency average = 8.39233
	minimum = 6
	maximum = 21
Slowest packet = 1397
Flit latency average = 7.1541
	minimum = 6
	maximum = 17
Slowest flit = 3963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Accepted packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Injected flit rate average = 0.0244821
	minimum = 0.00498504 (at node 6)
	maximum = 0.0508475 (at node 23)
Accepted flit rate average= 0.0244821
	minimum = 0.00847458 (at node 19)
	maximum = 0.0435361 (at node 2)
Injected packet length average = 2.67699
Accepted packet length average = 2.67699
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.50244 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Network latency average = 9.0158 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Flit latency average = 7.78711 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Accepted packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Injected flit rate average = 0.0230383 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.054257 (2 samples)
Accepted flit rate average = 0.0230383 (2 samples)
	minimum = 0.00776789 (2 samples)
	maximum = 0.0439604 (2 samples)
Injected packet size average = 2.78111 (2 samples)
Accepted packet size average = 2.78111 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 229594 (inst/sec)
gpgpu_simulation_rate = 1495 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11966)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(85,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(47,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(47,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (349,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (349,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (349,11966), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(350,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(351,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (351,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (351,11966), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(352,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(352,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(353,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (359,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (359,11966), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(360,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(360,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(361,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(362,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (365,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(366,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (366,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (366,11966), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(367,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(368,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (396,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (396,11966), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(397,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(398,11966)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(121,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (415,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(416,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (428,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(429,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (435,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(436,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (440,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(441,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (441,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(442,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (445,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(446,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (461,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(462,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (472,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(473,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (495,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (495,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(496,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(497,11966)
GPGPU-Sim uArch: cycles simulated: 12466  inst.: 2215349 (ipc=757.2) sim_rate=221534 (inst/sec) elapsed = 0:0:00:10 / Wed May  1 12:43:31 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (515,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(516,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (517,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (517,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(518,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(519,11966)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(103,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (529,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(530,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (539,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(541,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (541,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(542,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (549,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (549,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(550,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(550,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (568,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(569,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (577,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (577,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(578,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(579,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (589,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(590,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (629,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(630,11966)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(157,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (687,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(688,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (705,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(706,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (708,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(709,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (715,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(716,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (727,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(728,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (735,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(736,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (745,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(746,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (747,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(748,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (753,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(754,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (756,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(757,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (758,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(759,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (764,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(765,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (776,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(777,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (781,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (781,11966), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(782,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (782,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(783,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(783,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (784,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(785,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (785,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(786,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (793,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(794,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (797,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(798,11966)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(180,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (801,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (801,11966), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(802,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(803,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (814,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(815,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (816,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (816,11966), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(817,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (817,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(818,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(818,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (819,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(820,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (820,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(821,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (823,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(824,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (826,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(827,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (828,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(829,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (833,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (833,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (833,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(834,11966)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(834,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(835,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (836,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(837,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (846,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(847,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (849,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (849,11966), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(850,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(851,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (854,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(855,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (864,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(865,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (867,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(868,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (876,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(877,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (877,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (877,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(878,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(878,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (879,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(880,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (890,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(891,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (914,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(915,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (918,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (918,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(919,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(920,11966)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(183,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (927,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(928,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (928,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(929,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (934,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (934,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(935,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(936,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (938,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(939,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (939,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(940,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (954,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(955,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (958,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(959,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (987,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(988,11966)
GPGPU-Sim uArch: cycles simulated: 12966  inst.: 2561567 (ipc=724.8) sim_rate=232869 (inst/sec) elapsed = 0:0:00:11 / Wed May  1 12:43:32 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1003,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1004,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1004,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1005,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1012,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1013,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1017,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1018,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1021,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1022,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1024,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1024,11966), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1025,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1026,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1035,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1035,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1036,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1037,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1048,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1049,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1057,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1057,11966), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1058,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1059,11966)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(233,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1076,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1076,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1077,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1077,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1078,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1078,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1084,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1085,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1085,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1086,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1090,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1090,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1091,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1091,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1097,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1098,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1111,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1112,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1125,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1126,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1131,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1132,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1133,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1134,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1134,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1135,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1138,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1139,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1139,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1140,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1145,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1146,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1155,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1156,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1163,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1164,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1166,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1183,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1200,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1200,11966), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(208,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1215,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1215,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1216,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1217,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1221,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1223,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1230,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1234,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1236,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1237,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1255,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1255,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1256,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1261,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1265,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1273,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1284,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1295,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1296,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1296,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1309,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1333,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1348,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1364,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1370,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1377,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1378,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1391,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1399,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1402,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1407,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1407,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1409,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1415,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1415,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1417,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1417,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1424,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1450,11966), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 13466  inst.: 2753568 (ipc=611.2) sim_rate=229464 (inst/sec) elapsed = 0:0:00:12 / Wed May  1 12:43:33 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2617,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2672,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2804,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3018,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3135,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3194,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3220,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3254,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3353,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3601,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3603,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3637,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3784,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3819,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3884,11966), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 15966  inst.: 2760491 (ipc=230.9) sim_rate=212345 (inst/sec) elapsed = 0:0:00:13 / Wed May  1 12:43:34 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4065,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4107,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4223,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4240,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4341,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4432,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4521,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4548,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4555,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4597,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4656,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (4703,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4923,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4960,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5073,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5211,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5281,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5356,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5523,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5569,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5681,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5863,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6017,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6023,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6092,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6109,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6588,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6802,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6803
gpu_sim_insn = 926846
gpu_ipc =     136.2408
gpu_tot_sim_cycle = 18769
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     147.2427
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 503
gpu_total_sim_rate=212584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62288
	L1I_total_cache_misses = 991
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 742, Miss = 257, Miss_rate = 0.346, Pending_hits = 268, Reservation_fails = 0
	L1D_cache_core[1]: Access = 708, Miss = 244, Miss_rate = 0.345, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[2]: Access = 712, Miss = 243, Miss_rate = 0.341, Pending_hits = 267, Reservation_fails = 0
	L1D_cache_core[3]: Access = 618, Miss = 192, Miss_rate = 0.311, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[4]: Access = 576, Miss = 179, Miss_rate = 0.311, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[5]: Access = 524, Miss = 146, Miss_rate = 0.279, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[6]: Access = 540, Miss = 153, Miss_rate = 0.283, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[7]: Access = 788, Miss = 283, Miss_rate = 0.359, Pending_hits = 232, Reservation_fails = 0
	L1D_cache_core[8]: Access = 424, Miss = 90, Miss_rate = 0.212, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[9]: Access = 650, Miss = 206, Miss_rate = 0.317, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[10]: Access = 636, Miss = 206, Miss_rate = 0.324, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[11]: Access = 584, Miss = 182, Miss_rate = 0.312, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[12]: Access = 484, Miss = 135, Miss_rate = 0.279, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[13]: Access = 540, Miss = 160, Miss_rate = 0.296, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[14]: Access = 770, Miss = 271, Miss_rate = 0.352, Pending_hits = 228, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 2947
	L1D_total_cache_miss_rate = 0.3170
	L1D_total_cache_pending_hits = 3923
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3923
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1870
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 90
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1077
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 991
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
544, 150, 150, 150, 150, 150, 150, 236, 120, 120, 120, 120, 120, 346, 120, 120, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 105, 105, 387, 105, 105, 303, 105, 105, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3445
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1870
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9095	W0_Idle:81756	W0_Scoreboard:140191	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14960 {8:1870,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 464 {8:58,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 254320 {136:1870,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 7888 {136:58,}
maxmrqlatency = 35 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 192 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18768 
mrq_lat_table:1195 	44 	109 	137 	46 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2066 	986 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3090 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1406 	459 	20 	0 	0 	0 	0 	2 	9 	35 	912 	209 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069      2099      2826      1431      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      2353      2882      1384      3504      4207      3007      2196      2332      1004      3000      1653      2621      1797      1766      2541      3990 
dram[2]:      1003      4903      4026      3113      2369      2645      2572      5229      2346      4325      2682       925      1816      2109      2132      3872 
dram[3]:      2231      3299      2313      5122      1966      4724      2624      3254      4504      4328      2146       938      1800      2089      2382      2494 
dram[4]:      3407      3916      3297      1444       878      5522      2829      1387      4978      2854      1272      4446      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1454      3829      3516      1157       944      2072      1797      5594      2144 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  3.666667 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  5.000000  2.000000 15.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1533/263 = 5.828897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         5         3         4         0         0         0         0 
dram[1]:         2         3         5         1         8         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 327
min_bank_accesses = 0!
chip skew: 58/45 = 1.29
average mf latency per bank:
dram[0]:        410       148       168       182       123       143       157       182       155       178       445       484       638       638       361       320
dram[1]:        113       124       153       125       162       138       128       185       190       123       452       481       590       565       326       467
dram[2]:        146       156       149       172       177       178       125       171       136       189       448       573       626       636       321       340
dram[3]:        187       143       175       174       185       187       141       190       173       133       473       548       605       529       372       331
dram[4]:        144       189       124       155       157       167       152       136       191       153      2340       428       547       612       448       338
dram[5]:        155       198       168       184       178       141       166       143       135       176       487       534       544       632       428       314
maximum mf latency per bank:
dram[0]:        283       279       277       279       252       282       269       282       268       277       283       287       281       291       270       280
dram[1]:        287       252       268       251       260       251       276       299       300       252       287       292       305       316       268       281
dram[2]:        272       262       281       280       268       277       254       279       263       279       288       278       291       282       268       268
dram[3]:        277       264       277       280       271       284       252       277       282       268       277       301       284       308       270       268
dram[4]:        252       282       252       277       285       285       252       268       278       253       278       286       293       301       286       288
dram[5]:        273       280       278       280       280       268       255       277       258       278       277       284       296       302       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24246 n_act=41 n_pre=25 n_req=259 n_rd=404 n_write=57 bw_util=0.03722
n_activity=3722 dram_eff=0.2477
bk0: 18a 24579i bk1: 14a 24606i bk2: 16a 24566i bk3: 10a 24628i bk4: 12a 24663i bk5: 10a 24638i bk6: 10a 24674i bk7: 10a 24668i bk8: 14a 24621i bk9: 12a 24631i bk10: 46a 24579i bk11: 56a 24424i bk12: 54a 24631i bk13: 48a 24586i bk14: 34a 24669i bk15: 40a 24591i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0323336
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24249 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03698
n_activity=3661 dram_eff=0.2502
bk0: 10a 24668i bk1: 6a 24698i bk2: 10a 24648i bk3: 2a 24750i bk4: 14a 24621i bk5: 10a 24694i bk6: 10a 24648i bk7: 32a 24387i bk8: 20a 24585i bk9: 14a 24657i bk10: 50a 24480i bk11: 50a 24498i bk12: 64a 24535i bk13: 56a 24497i bk14: 26a 24701i bk15: 28a 24651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.032051
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24264 n_act=42 n_pre=26 n_req=248 n_rd=386 n_write=55 bw_util=0.0356
n_activity=3737 dram_eff=0.236
bk0: 8a 24695i bk1: 8a 24692i bk2: 14a 24599i bk3: 16a 24596i bk4: 4a 24721i bk5: 14a 24628i bk6: 6a 24709i bk7: 16a 24578i bk8: 12a 24632i bk9: 32a 24445i bk10: 44a 24606i bk11: 46a 24591i bk12: 56a 24547i bk13: 50a 24557i bk14: 28a 24699i bk15: 32a 24692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0178016
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24268 n_act=46 n_pre=30 n_req=237 n_rd=384 n_write=45 bw_util=0.03463
n_activity=3598 dram_eff=0.2385
bk0: 16a 24575i bk1: 8a 24694i bk2: 10a 24647i bk3: 10a 24650i bk4: 6a 24692i bk5: 6a 24685i bk6: 8a 24685i bk7: 12a 24645i bk8: 20a 24540i bk9: 20a 24554i bk10: 50a 24530i bk11: 50a 24454i bk12: 54a 24618i bk13: 60a 24422i bk14: 30a 24678i bk15: 24a 24710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0287006
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24209 n_act=50 n_pre=34 n_req=268 n_rd=424 n_write=56 bw_util=0.03875
n_activity=3951 dram_eff=0.243
bk0: 14a 24658i bk1: 12a 24590i bk2: 4a 24731i bk3: 16a 24605i bk4: 18a 24554i bk5: 20a 24496i bk6: 10a 24673i bk7: 14a 24633i bk8: 12a 24643i bk9: 10a 24676i bk10: 52a 24533i bk11: 52a 24481i bk12: 58a 24469i bk13: 54a 24473i bk14: 40a 24621i bk15: 38a 24620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0317685
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24773 n_nop=24233 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03794
n_activity=3616 dram_eff=0.26
bk0: 12a 24645i bk1: 20a 24545i bk2: 20a 24532i bk3: 14a 24605i bk4: 16a 24579i bk5: 10a 24656i bk6: 10a 24668i bk7: 18a 24591i bk8: 14a 24638i bk9: 10a 24628i bk10: 50a 24541i bk11: 44a 24569i bk12: 52a 24602i bk13: 50a 24554i bk14: 34a 24626i bk15: 38a 24625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0274896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 270, Miss = 102, Miss_rate = 0.378, Pending_hits = 7, Reservation_fails = 227
L2_cache_bank[1]: Access = 231, Miss = 100, Miss_rate = 0.433, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 257, Miss = 102, Miss_rate = 0.397, Pending_hits = 7, Reservation_fails = 115
L2_cache_bank[3]: Access = 218, Miss = 99, Miss_rate = 0.454, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 197, Miss = 86, Miss_rate = 0.437, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 247, Miss = 107, Miss_rate = 0.433, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 216, Miss = 97, Miss_rate = 0.449, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 210, Miss = 95, Miss_rate = 0.452, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 588, Miss = 104, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 227, Miss = 108, Miss_rate = 0.476, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 228, Miss = 104, Miss_rate = 0.456, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 221, Miss = 102, Miss_rate = 0.462, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3110
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3878
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 981
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 840
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=10852
icnt_total_pkts_simt_to_mem=4277
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.8004
	minimum = 6
	maximum = 41
Network latency average = 7.63919
	minimum = 6
	maximum = 30
Slowest packet = 2915
Flit latency average = 6.67552
	minimum = 6
	maximum = 26
Slowest flit = 7985
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0192834
	minimum = 0.00323387 (at node 8)
	maximum = 0.0626194 (at node 23)
Accepted packet rate average = 0.0192834
	minimum = 0.00323387 (at node 8)
	maximum = 0.0626194 (at node 23)
Injected flit rate average = 0.041828
	minimum = 0.00323387 (at node 8)
	maximum = 0.106718 (at node 23)
Accepted flit rate average= 0.041828
	minimum = 0.0161693 (at node 8)
	maximum = 0.114214 (at node 23)
Injected packet length average = 2.16911
Accepted packet length average = 2.16911
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.93509 (3 samples)
	minimum = 6 (3 samples)
	maximum = 36.6667 (3 samples)
Network latency average = 8.55693 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 7.41658 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0119504 (3 samples)
	minimum = 0.00470108 (3 samples)
	maximum = 0.0310596 (3 samples)
Accepted packet rate average = 0.0119504 (3 samples)
	minimum = 0.00470108 (3 samples)
	maximum = 0.0310596 (3 samples)
Injected flit rate average = 0.0293015 (3 samples)
	minimum = 0.00470108 (3 samples)
	maximum = 0.0717438 (3 samples)
Accepted flit rate average = 0.0293015 (3 samples)
	minimum = 0.0105684 (3 samples)
	maximum = 0.0673783 (3 samples)
Injected packet size average = 2.45193 (3 samples)
Accepted packet size average = 2.45193 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 212584 (inst/sec)
gpgpu_simulation_rate = 1443 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18769)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18769)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18769)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18769)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18769)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18769)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18769)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(10,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,0,0) tid=(132,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(72,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (368,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(369,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (379,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(380,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (396,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (396,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(397,18769)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(397,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (399,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(400,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (403,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(404,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (407,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(408,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (411,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(412,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (412,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(413,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (427,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(428,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (429,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(430,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (443,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(444,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (445,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(446,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (450,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (450,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (450,18769), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(451,18769)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(451,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (451,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(452,18769)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(452,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (453,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(454,18769)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(94,0,0) tid=(32,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (458,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(459,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (486,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(487,18769)
GPGPU-Sim uArch: cycles simulated: 19269  inst.: 3104004 (ipc=680.8) sim_rate=221714 (inst/sec) elapsed = 0:0:00:14 / Wed May  1 12:43:35 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (506,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(507,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (514,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(515,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (521,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(522,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (524,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(525,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (530,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (530,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,18769)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(531,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (533,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (533,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(534,18769)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(534,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (540,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(541,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (542,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(543,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (545,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(546,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (561,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(562,18769)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(118,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (663,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (663,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(664,18769)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(664,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (671,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(672,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (701,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(702,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (712,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(713,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (779,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(780,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (799,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(800,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (800,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(801,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (809,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(810,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (825,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(826,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (838,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (838,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(839,18769)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(839,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (870,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(871,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (881,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(882,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (960,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(961,18769)
GPGPU-Sim uArch: cycles simulated: 19769  inst.: 3242787 (ipc=479.2) sim_rate=216185 (inst/sec) elapsed = 0:0:00:15 / Wed May  1 12:43:36 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1028,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1029,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1095,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1096,18769)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(40,0,0) tid=(126,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2438,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2439,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2588,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2589,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2794,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2795,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2831,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2832,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2835,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2836,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2930,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(2931,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2954,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(2955,18769)
GPGPU-Sim uArch: cycles simulated: 21769  inst.: 3291236 (ipc=175.9) sim_rate=205702 (inst/sec) elapsed = 0:0:00:16 / Wed May  1 12:43:37 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (3060,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(3061,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3062,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3063,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3174,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3175,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3233,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3234,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3302,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3303,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3327,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3328,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (3328,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(3329,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3339,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3340,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3348,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3349,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3357,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3358,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3381,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3382,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3389,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3390,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (3437,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(3438,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3486,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(3487,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3536,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3537,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3835,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(3836,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (3857,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(3858,18769)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(109,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (3886,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(3887,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3939,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3940,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3964,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3965,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3974,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3975,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4014,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4015,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4082,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(4083,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4090,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4091,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4106,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4107,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (4122,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4123,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4318,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4319,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4320,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4321,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (4354,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4354,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(4355,18769)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4355,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4359,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4360,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (4398,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4399,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4400,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4401,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4467,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4468,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (4485,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(4486,18769)
GPGPU-Sim uArch: cycles simulated: 23269  inst.: 3422183 (ipc=146.4) sim_rate=201304 (inst/sec) elapsed = 0:0:00:17 / Wed May  1 12:43:38 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4564,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4565,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4595,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4596,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4618,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4618,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4619,18769)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4619,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4789,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4790,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4807,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4808,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4839,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4840,18769)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(184,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (4852,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(4853,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (4880,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(4881,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4888,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4889,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4919,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4920,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4967,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4968,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4998,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4999,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5089,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5090,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5097,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5098,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5125,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5126,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (5227,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(5228,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (5398,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5399,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5405,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5406,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5420,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5421,18769)
GPGPU-Sim uArch: cycles simulated: 24269  inst.: 3505582 (ipc=134.9) sim_rate=194754 (inst/sec) elapsed = 0:0:00:18 / Wed May  1 12:43:39 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5551,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5552,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5569,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5570,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5594,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5595,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5691,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5692,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5700,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5701,18769)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5779,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5780,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (5904,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5905,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5991,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5992,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6034,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6035,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (6074,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(6075,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6075,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6076,18769)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(210,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6142,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6143,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6154,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6155,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6156,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6157,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6204,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6205,18769)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6206,18769), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6207,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6212,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6213,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6341,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6342,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6347,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6348,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6524,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6525,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (6901,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(6902,18769)
GPGPU-Sim uArch: cycles simulated: 25769  inst.: 3592717 (ipc=118.4) sim_rate=189090 (inst/sec) elapsed = 0:0:00:19 / Wed May  1 12:43:40 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7047,18769), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(7048,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (7094,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(7095,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7166,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7167,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7174,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(7175,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7182,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7183,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7286,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7287,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7718,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7719,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8217,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8218,18769)
GPGPU-Sim uArch: cycles simulated: 27269  inst.: 3634193 (ipc=102.4) sim_rate=181709 (inst/sec) elapsed = 0:0:00:20 / Wed May  1 12:43:41 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (8626,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(8627,18769)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(166,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (9125,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(9126,18769)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9595,18769), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9596,18769)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9628,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9629,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (9885,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(9886,18769)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9993,18769), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9994,18769)
GPGPU-Sim uArch: cycles simulated: 28769  inst.: 3659323 (ipc=89.6) sim_rate=174253 (inst/sec) elapsed = 0:0:00:21 / Wed May  1 12:43:42 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10451,18769), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(10452,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (10579,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(10580,18769)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10687,18769), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(10688,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11062,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(11063,18769)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (11250,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(11251,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11499,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11500,18769)
GPGPU-Sim uArch: cycles simulated: 30269  inst.: 3693353 (ipc=80.8) sim_rate=167879 (inst/sec) elapsed = 0:0:00:22 / Wed May  1 12:43:43 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11602,18769), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11603,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (11666,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(11667,18769)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (12044,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(12045,18769)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12268,18769), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12269,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12542,18769), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(12543,18769)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12602,18769), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12603,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12642,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12643,18769)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12753,18769), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12754,18769)
GPGPU-Sim uArch: cycles simulated: 31769  inst.: 3731550 (ipc=74.5) sim_rate=162241 (inst/sec) elapsed = 0:0:00:23 / Wed May  1 12:43:44 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(189,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13320,18769), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13321,18769)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (13324,18769), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(13325,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (13336,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(13337,18769)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (14000,18769), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(14001,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (14311,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(14312,18769)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14355,18769), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14356,18769)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (14359,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14798,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14903,18769), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 33769  inst.: 3771958 (ipc=67.2) sim_rate=157164 (inst/sec) elapsed = 0:0:00:24 / Wed May  1 12:43:45 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15015,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (15021,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (15197,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (15347,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (15365,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15608,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15629,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15673,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15832,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15989,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16036,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16238,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16255,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (16302,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16338,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (16373,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16392,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16469,18769), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 35269  inst.: 3787517 (ipc=62.1) sim_rate=151500 (inst/sec) elapsed = 0:0:00:25 / Wed May  1 12:43:46 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (16501,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16733,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16881,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16887,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (16999,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17033,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (17035,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17156,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17176,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (17373,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17396,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17442,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (17735,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (17755,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17775,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (17904,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17956,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (17972,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (18157,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (18242,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18313,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18392,18769), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (18693,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18704,18769), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37769  inst.: 3807798 (ipc=55.0) sim_rate=146453 (inst/sec) elapsed = 0:0:00:26 / Wed May  1 12:43:47 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19017,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (19072,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19076,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (19187,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (19191,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19645,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (19904,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19969,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19992,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20218,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20281,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (20347,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (20618,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20726,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20807,18769), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20821,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20942,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 40269  inst.: 3826781 (ipc=49.5) sim_rate=141732 (inst/sec) elapsed = 0:0:00:27 / Wed May  1 12:43:48 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21592,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21803,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21886,18769), 3 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(254,0,0) tid=(178,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22223,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (22225,18769), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22252,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (22583,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (22648,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22739,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22838,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22872,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22923,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22947,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (23008,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (23041,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (23293,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (23543,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24140,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24160,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24235,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (24479,18769), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24690,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (24764,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24836,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (24891,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (25076,18769), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25087,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25838,18769), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 25839
gpu_sim_insn = 1079297
gpu_ipc =      41.7701
gpu_tot_sim_cycle = 44608
gpu_tot_sim_insn = 3842895
gpu_tot_ipc =      86.1481
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 6546
gpu_stall_icnt2sh    = 19749
gpu_total_sim_rate=142329

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 150368
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 3678, Miss = 1940, Miss_rate = 0.527, Pending_hits = 411, Reservation_fails = 10234
	L1D_cache_core[1]: Access = 4451, Miss = 2344, Miss_rate = 0.527, Pending_hits = 399, Reservation_fails = 9846
	L1D_cache_core[2]: Access = 4199, Miss = 2182, Miss_rate = 0.520, Pending_hits = 417, Reservation_fails = 11233
	L1D_cache_core[3]: Access = 4020, Miss = 2152, Miss_rate = 0.535, Pending_hits = 431, Reservation_fails = 11761
	L1D_cache_core[4]: Access = 2620, Miss = 1337, Miss_rate = 0.510, Pending_hits = 392, Reservation_fails = 7264
	L1D_cache_core[5]: Access = 3162, Miss = 1657, Miss_rate = 0.524, Pending_hits = 411, Reservation_fails = 6561
	L1D_cache_core[6]: Access = 3109, Miss = 1635, Miss_rate = 0.526, Pending_hits = 400, Reservation_fails = 9498
	L1D_cache_core[7]: Access = 3480, Miss = 1772, Miss_rate = 0.509, Pending_hits = 363, Reservation_fails = 8543
	L1D_cache_core[8]: Access = 3569, Miss = 1791, Miss_rate = 0.502, Pending_hits = 396, Reservation_fails = 9260
	L1D_cache_core[9]: Access = 3298, Miss = 1691, Miss_rate = 0.513, Pending_hits = 409, Reservation_fails = 8830
	L1D_cache_core[10]: Access = 4305, Miss = 2405, Miss_rate = 0.559, Pending_hits = 450, Reservation_fails = 12566
	L1D_cache_core[11]: Access = 3576, Miss = 1835, Miss_rate = 0.513, Pending_hits = 419, Reservation_fails = 8466
	L1D_cache_core[12]: Access = 3980, Miss = 2097, Miss_rate = 0.527, Pending_hits = 423, Reservation_fails = 11202
	L1D_cache_core[13]: Access = 3134, Miss = 1622, Miss_rate = 0.518, Pending_hits = 403, Reservation_fails = 7847
	L1D_cache_core[14]: Access = 2891, Miss = 1411, Miss_rate = 0.488, Pending_hits = 356, Reservation_fails = 8169
	L1D_total_cache_accesses = 53472
	L1D_total_cache_misses = 27871
	L1D_total_cache_miss_rate = 0.5212
	L1D_total_cache_pending_hits = 6080
	L1D_total_cache_reservation_fails = 141280
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 27287
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 19008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 11659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 89401
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26807
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 513
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 51879
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 149367
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
604, 380, 897, 380, 210, 380, 210, 410, 307, 634, 165, 651, 475, 787, 617, 673, 180, 180, 406, 744, 434, 180, 604, 350, 165, 165, 503, 165, 165, 363, 165, 645, 462, 135, 615, 135, 417, 587, 249, 305, 180, 434, 180, 180, 574, 378, 180, 266, 
gpgpu_n_tot_thrd_icount = 8531904
gpgpu_n_tot_w_icount = 266622
gpgpu_n_stall_shd_mem = 150501
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 11659
gpgpu_n_mem_write_global = 16740
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293251
gpgpu_n_store_insn = 18249
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537964
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 147090
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:229617	W0_Idle:103066	W0_Scoreboard:416897	W1:113902	W2:23551	W3:5181	W4:1011	W5:97	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 93272 {8:11659,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 669600 {40:16740,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1585624 {136:11659,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 133920 {8:16740,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 76 
maxdqlatency = 0 
maxmflatency = 859 
averagemflatency = 318 
max_icnt2mem_latency = 684 
max_icnt2sh_latency = 44607 
mrq_lat_table:5067 	165 	261 	621 	421 	90 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	9517 	16328 	2569 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7158 	1041 	1336 	4669 	8471 	5751 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	5236 	4635 	1724 	79 	0 	0 	0 	2 	9 	35 	912 	9245 	6537 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	41 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        16        14        26        16        20        25        20        25        20        22        27        24        17        17 
dram[1]:        16        15        25        14        22        20        22        14        16        22        20        22        25        23        16         9 
dram[2]:        16        18        20        18        20        20        24        14        22        18        20        22        22        22        14        16 
dram[3]:        24        16        19        20        29        22        25        17        30        18        20        22        27        20        15        12 
dram[4]:        14        18        16        18        16        16        19        17        25        26        22        22        22        23        11        15 
dram[5]:         8        10        12        24        22        22        16        18        16        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      3196      3651      5929      4069      4567      3352      5158      5200      4321      6012      7625      7996      5058      5118      2906      3372 
dram[1]:      4237      3116      4307      3504      4207      5987      3703      3506      5613      4188      7310      4950      4803      5098      5396      3990 
dram[2]:      2840      4903      4026      4041      4603      5176      4292      5229      3776      4925      6009      4706      5010      3283      2897      5804 
dram[3]:      3293      3888      6773      5122      5133      4724      3782      4661      4504      4328      5697      6770      3512      2089      5053      2663 
dram[4]:      3407      7043      3297      9077      4391      5522      4940      4600      5871      3662      3784      5490      2922      3028      3182      2519 
dram[5]:      2446      2422      3761      3889      4470      4325      6260      5279      3994      3525      4758      7451      2965      2378      5802      3203 
average row accesses per activate:
dram[0]:  7.444445  4.533333  4.470588  3.320000  4.647059  3.307692  3.863636  4.190476  3.608696  3.809524  5.222222  3.933333  6.285714  4.400000  4.100000  4.363636 
dram[1]:  5.071429  4.923077  6.333333  4.588235  3.791667  3.608696  4.150000  3.066667  3.333333  4.200000  4.692307  3.687500  6.166667  4.625000  4.777778  4.600000 
dram[2]:  5.846154  7.000000  4.000000  3.565217  3.800000  3.192308  3.280000  3.695652  3.956522  3.913043  6.444445  4.307693  3.461539  4.363636  4.888889  6.000000 
dram[3]:  4.611111  4.375000  4.190476  4.823529  5.307693  4.045455  5.785714  4.181818  4.181818  2.810811  4.615385  5.181818  5.285714  3.384615  3.615385  4.555555 
dram[4]:  5.214286  3.416667  8.000000  4.050000  3.500000  4.529412  3.444444  5.428571  4.086957  5.437500  3.941176  4.727273  3.214286  3.666667  4.100000  4.500000 
dram[5]:  4.333333  3.619048  3.952381  6.416667  4.000000  4.200000  5.166667  5.866667  3.600000  3.269231  4.923077  4.545455  4.333333  4.200000  5.500000  3.142857 
average row locality = 6627/1575 = 4.207619
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        39        46        53        50        56        55        58        55        51        38        51        44        44        41        48 
dram[1]:        41        37        45        48        59        52        52        61        58        57        49        49        37        37        43        46 
dram[2]:        43        34        50        52        47        53        50        56        58        59        46        48        45        47        44        42 
dram[3]:        49        40        54        52        39        57        51        59        62        73        49        48        37        44        47        41 
dram[4]:        43        52        41        51        55        47        61        46        62        57        56        42        45        44        41        36 
dram[5]:        47        49        52        47        47        52        64        57        59        57        53        42        39        42        44        44 
total reads: 4689
bank skew: 73/34 = 2.15
chip skew: 802/768 = 1.04
number of total write accesses:
dram[0]:        28        29        30        30        29        30        30        30        28        29         9         8         0         0         0         0 
dram[1]:        30        27        31        30        32        31        31        31        32        27        12        10         0         0         0         0 
dram[2]:        33        29        30        30        29        30        32        29        33        31        12         8         0         1         0         0 
dram[3]:        34        30        34        30        30        32        30        33        30        31        11         9         0         0         0         0 
dram[4]:        30        30        31        30        29        30        32        30        32        30        11        10         0         0         0         0 
dram[5]:        31        27        31        30        29        32        29        31        31        28        11         8         0         0         0         0 
total reads: 1938
min_bank_accesses = 0!
chip skew: 334/310 = 1.08
average mf latency per bank:
dram[0]:        529       460       465       503       565       536       518       642       723       757      1916      1953      2905      3199      3254      2700
dram[1]:        458       420       500       477       574       458       572       533       607       790      1591      1788      3849      3574      2762      2857
dram[2]:        585       567       586       495       496       481       661       591       720       639      1770      1694      3179      3268      2631      3155
dram[3]:        481       473       534       529       415       499       532       560       745       626      1566      1851      3584      2804      2748      2935
dram[4]:        677       580       605       603       731       460       835       679       840       652     27103      1819      3784      2993      4039      3344
dram[5]:        420       526       551       459       517       553       780       716       714       669      1640      1981      3307      3420      3123      2803
maximum mf latency per bank:
dram[0]:        703       625       686       765       600       696       639       725       685       663       713       620       727       656       649       669
dram[1]:        745       798       604       734       615       690       686       773       666       735       637       581       610       664       736       709
dram[2]:        737       657       744       786       682       703       674       677       711       692       755       730       626       653       805       742
dram[3]:        734       760       647       797       727       771       751       738       752       796       678       747       633       596       677       656
dram[4]:        763       730       859       782       766       699       798       643       790       653       836       620       765       769       821       613
dram[5]:        745       708       730       714       604       671       649       751       781       716       620       696       660       635       712       694

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58880 n_nop=56534 n_act=258 n_pre=242 n_req=1078 n_rd=1536 n_write=310 bw_util=0.0627
n_activity=15450 dram_eff=0.239
bk0: 78a 58101i bk1: 78a 57910i bk2: 92a 57848i bk3: 106a 57471i bk4: 100a 57727i bk5: 112a 57442i bk6: 110a 57528i bk7: 116a 57594i bk8: 110a 57518i bk9: 102a 57667i bk10: 76a 58284i bk11: 102a 58021i bk12: 88a 58476i bk13: 88a 58350i bk14: 82a 58408i bk15: 96a 58351i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0868886
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58880 n_nop=56506 n_act=262 n_pre=246 n_req=1095 n_rd=1542 n_write=324 bw_util=0.06338
n_activity=16253 dram_eff=0.2296
bk0: 82a 57919i bk1: 74a 57998i bk2: 90a 57953i bk3: 96a 57848i bk4: 118a 57526i bk5: 104a 57644i bk6: 104a 57606i bk7: 122a 57411i bk8: 116a 57449i bk9: 114a 57692i bk10: 98a 58094i bk11: 98a 57962i bk12: 74a 58515i bk13: 74a 58404i bk14: 86a 58385i bk15: 92a 58393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0767493
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0x80233a00, atomic=0 1 entries : 0x7fe860b74aa0 :  mf: uid=384438, sid02:w17, part=2, addr=0x80233a00, load , size=32, unknown  status = IN_PARTITION_DRAM (44604), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58880 n_nop=56487 n_act=267 n_pre=251 n_req=1101 n_rd=1548 n_write=327 bw_util=0.06369
n_activity=16218 dram_eff=0.2312
bk0: 86a 57921i bk1: 68a 58121i bk2: 100a 57613i bk3: 104a 57625i bk4: 94a 57780i bk5: 106a 57477i bk6: 100a 57499i bk7: 112a 57582i bk8: 116a 57498i bk9: 118a 57549i bk10: 92a 58184i bk11: 96a 58192i bk12: 90a 58317i bk13: 94a 58295i bk14: 88a 58386i bk15: 84a 58468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.078176
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58880 n_nop=56422 n_act=268 n_pre=252 n_req=1136 n_rd=1604 n_write=334 bw_util=0.06583
n_activity=16420 dram_eff=0.2361
bk0: 98a 57692i bk1: 80a 57799i bk2: 108a 57645i bk3: 104a 57707i bk4: 78a 57820i bk5: 114a 57574i bk6: 102a 57785i bk7: 118a 57651i bk8: 124a 57530i bk9: 146a 57124i bk10: 98a 58074i bk11: 96a 58110i bk12: 74a 58505i bk13: 88a 58268i bk14: 94a 58294i bk15: 82a 58469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0825577
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58880 n_nop=56493 n_act=260 n_pre=244 n_req=1104 n_rd=1558 n_write=325 bw_util=0.06396
n_activity=16497 dram_eff=0.2283
bk0: 86a 57969i bk1: 104a 57594i bk2: 82a 58007i bk3: 102a 57693i bk4: 110a 57588i bk5: 94a 57753i bk6: 122a 57469i bk7: 92a 57854i bk8: 124a 57487i bk9: 114a 57773i bk10: 112a 58059i bk11: 84a 58212i bk12: 90a 58275i bk13: 88a 58255i bk14: 82a 58407i bk15: 72a 58524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0726393
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=58880 n_nop=56468 n_act=260 n_pre=244 n_req=1113 n_rd=1590 n_write=318 bw_util=0.06481
n_activity=15812 dram_eff=0.2413
bk0: 94a 57732i bk1: 98a 57641i bk2: 104a 57660i bk3: 94a 57906i bk4: 94a 57766i bk5: 104a 57663i bk6: 128a 57594i bk7: 114a 57790i bk8: 118a 57515i bk9: 114a 57470i bk10: 106a 58128i bk11: 84a 58167i bk12: 78a 58381i bk13: 84a 58368i bk14: 88a 58468i bk15: 88a 58325i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0819463

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1974, Miss = 368, Miss_rate = 0.186, Pending_hits = 8, Reservation_fails = 227
L2_cache_bank[1]: Access = 2085, Miss = 400, Miss_rate = 0.192, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1977, Miss = 384, Miss_rate = 0.194, Pending_hits = 10, Reservation_fails = 115
L2_cache_bank[3]: Access = 1923, Miss = 387, Miss_rate = 0.201, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[4]: Access = 2006, Miss = 383, Miss_rate = 0.191, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 2028, Miss = 391, Miss_rate = 0.193, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1946, Miss = 388, Miss_rate = 0.199, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 1958, Miss = 414, Miss_rate = 0.211, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 6521, Miss = 404, Miss_rate = 0.062, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1993, Miss = 375, Miss_rate = 0.188, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 2070, Miss = 405, Miss_rate = 0.196, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 1993, Miss = 390, Miss_rate = 0.196, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 28474
L2_total_cache_misses = 4689
L2_total_cache_miss_rate = 0.1647
L2_total_cache_pending_hits = 64
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8858
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2781
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14802
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1903
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.094
L2_cache_fill_port_util = 0.035

icnt_total_pkts_mem_to_simt=75380
icnt_total_pkts_simt_to_mem=45214
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.2138
	minimum = 6
	maximum = 488
Network latency average = 35.2409
	minimum = 6
	maximum = 362
Slowest packet = 9319
Flit latency average = 28.3984
	minimum = 6
	maximum = 361
Slowest flit = 49264
Fragmentation average = 0.0555709
	minimum = 0
	maximum = 202
Injected packet rate average = 0.0727124
	minimum = 0.0448934 (at node 14)
	maximum = 0.229614 (at node 23)
Accepted packet rate average = 0.0727124
	minimum = 0.0448934 (at node 14)
	maximum = 0.229614 (at node 23)
Injected flit rate average = 0.151171
	minimum = 0.0731452 (at node 4)
	maximum = 0.357018 (at node 23)
Accepted flit rate average= 0.151171
	minimum = 0.100623 (at node 18)
	maximum = 0.427377 (at node 23)
Injected packet length average = 2.07903
Accepted packet length average = 2.07903
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.0048 (4 samples)
	minimum = 6 (4 samples)
	maximum = 149.5 (4 samples)
Network latency average = 15.2279 (4 samples)
	minimum = 6 (4 samples)
	maximum = 112.5 (4 samples)
Flit latency average = 12.662 (4 samples)
	minimum = 6 (4 samples)
	maximum = 109.5 (4 samples)
Fragmentation average = 0.0138927 (4 samples)
	minimum = 0 (4 samples)
	maximum = 50.5 (4 samples)
Injected packet rate average = 0.0271409 (4 samples)
	minimum = 0.0147492 (4 samples)
	maximum = 0.0806982 (4 samples)
Accepted packet rate average = 0.0271409 (4 samples)
	minimum = 0.0147492 (4 samples)
	maximum = 0.0806982 (4 samples)
Injected flit rate average = 0.0597689 (4 samples)
	minimum = 0.0218121 (4 samples)
	maximum = 0.143062 (4 samples)
Accepted flit rate average = 0.0597689 (4 samples)
	minimum = 0.033082 (4 samples)
	maximum = 0.157378 (4 samples)
Injected packet size average = 2.20217 (4 samples)
Accepted packet size average = 2.20217 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 142329 (inst/sec)
gpgpu_simulation_rate = 1652 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,44608)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,44608)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,44608)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,44608)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,44608)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,44608)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,44608)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(26,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(43,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(13,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 45108  inst.: 4146351 (ipc=606.9) sim_rate=148083 (inst/sec) elapsed = 0:0:00:28 / Wed May  1 12:43:49 2019
GPGPU-Sim uArch: cycles simulated: 45608  inst.: 4157254 (ipc=314.4) sim_rate=143353 (inst/sec) elapsed = 0:0:00:29 / Wed May  1 12:43:50 2019
GPGPU-Sim uArch: cycles simulated: 47108  inst.: 4171524 (ipc=131.5) sim_rate=139050 (inst/sec) elapsed = 0:0:00:30 / Wed May  1 12:43:51 2019
GPGPU-Sim uArch: cycles simulated: 48608  inst.: 4183550 (ipc=85.2) sim_rate=134953 (inst/sec) elapsed = 0:0:00:31 / Wed May  1 12:43:52 2019
GPGPU-Sim uArch: cycles simulated: 50108  inst.: 4192957 (ipc=63.6) sim_rate=131029 (inst/sec) elapsed = 0:0:00:32 / Wed May  1 12:43:53 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(25,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 51608  inst.: 4205073 (ipc=51.7) sim_rate=127426 (inst/sec) elapsed = 0:0:00:33 / Wed May  1 12:43:54 2019
GPGPU-Sim uArch: cycles simulated: 53108  inst.: 4216172 (ipc=43.9) sim_rate=124005 (inst/sec) elapsed = 0:0:00:34 / Wed May  1 12:43:55 2019
GPGPU-Sim uArch: cycles simulated: 54608  inst.: 4227938 (ipc=38.5) sim_rate=120798 (inst/sec) elapsed = 0:0:00:35 / Wed May  1 12:43:56 2019
GPGPU-Sim uArch: cycles simulated: 56108  inst.: 4240555 (ipc=34.6) sim_rate=117793 (inst/sec) elapsed = 0:0:00:36 / Wed May  1 12:43:57 2019
GPGPU-Sim uArch: cycles simulated: 57608  inst.: 4250602 (ipc=31.4) sim_rate=114881 (inst/sec) elapsed = 0:0:00:37 / Wed May  1 12:43:58 2019
GPGPU-Sim uArch: cycles simulated: 59108  inst.: 4260833 (ipc=28.8) sim_rate=112127 (inst/sec) elapsed = 0:0:00:38 / Wed May  1 12:43:59 2019
GPGPU-Sim uArch: cycles simulated: 61108  inst.: 4274884 (ipc=26.2) sim_rate=109612 (inst/sec) elapsed = 0:0:00:39 / Wed May  1 12:44:00 2019
GPGPU-Sim uArch: cycles simulated: 62608  inst.: 4285588 (ipc=24.6) sim_rate=107139 (inst/sec) elapsed = 0:0:00:40 / Wed May  1 12:44:01 2019
GPGPU-Sim uArch: cycles simulated: 64108  inst.: 4297270 (ipc=23.3) sim_rate=104811 (inst/sec) elapsed = 0:0:00:41 / Wed May  1 12:44:02 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(59,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 65608  inst.: 4308857 (ipc=22.2) sim_rate=102591 (inst/sec) elapsed = 0:0:00:42 / Wed May  1 12:44:03 2019
GPGPU-Sim uArch: cycles simulated: 67108  inst.: 4320394 (ipc=21.2) sim_rate=100474 (inst/sec) elapsed = 0:0:00:43 / Wed May  1 12:44:04 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22814,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22815,44608)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23234,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23235,44608)
GPGPU-Sim uArch: cycles simulated: 68608  inst.: 4335611 (ipc=20.5) sim_rate=98536 (inst/sec) elapsed = 0:0:00:44 / Wed May  1 12:44:05 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25336,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25337,44608)
GPGPU-Sim uArch: cycles simulated: 70108  inst.: 4350605 (ipc=19.9) sim_rate=96680 (inst/sec) elapsed = 0:0:00:45 / Wed May  1 12:44:06 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25947,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25948,44608)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (26601,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(26602,44608)
GPGPU-Sim uArch: cycles simulated: 71608  inst.: 4367385 (ipc=19.4) sim_rate=94943 (inst/sec) elapsed = 0:0:00:46 / Wed May  1 12:44:07 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27696,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(27697,44608)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28608,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28609,44608)
GPGPU-Sim uArch: cycles simulated: 73608  inst.: 4393004 (ipc=19.0) sim_rate=93468 (inst/sec) elapsed = 0:0:00:47 / Wed May  1 12:44:08 2019
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(57,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29452,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(29453,44608)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30149,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30150,44608)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30164,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30165,44608)
GPGPU-Sim uArch: cycles simulated: 75108  inst.: 4410803 (ipc=18.6) sim_rate=91891 (inst/sec) elapsed = 0:0:00:48 / Wed May  1 12:44:09 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (31401,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(31402,44608)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (31491,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(31492,44608)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (31786,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(31787,44608)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31963,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(31964,44608)
GPGPU-Sim uArch: cycles simulated: 76608  inst.: 4433991 (ipc=18.5) sim_rate=90489 (inst/sec) elapsed = 0:0:00:49 / Wed May  1 12:44:10 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32214,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(32215,44608)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (32263,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(32264,44608)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (33178,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(33179,44608)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (33556,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(33557,44608)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33884,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33885,44608)
GPGPU-Sim uArch: cycles simulated: 78608  inst.: 4465541 (ipc=18.3) sim_rate=89310 (inst/sec) elapsed = 0:0:00:50 / Wed May  1 12:44:11 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (34010,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(34011,44608)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34078,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34079,44608)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (34238,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(34239,44608)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (34524,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(34525,44608)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (34693,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(34694,44608)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (34731,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(34732,44608)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(104,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 80108  inst.: 4498187 (ipc=18.5) sim_rate=88199 (inst/sec) elapsed = 0:0:00:51 / Wed May  1 12:44:12 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (37077,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(37078,44608)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37097,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37098,44608)
GPGPU-Sim uArch: cycles simulated: 82108  inst.: 4518436 (ipc=18.0) sim_rate=86893 (inst/sec) elapsed = 0:0:00:52 / Wed May  1 12:44:13 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37718,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37719,44608)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37806,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37807,44608)
GPGPU-Sim uArch: cycles simulated: 83608  inst.: 4542665 (ipc=17.9) sim_rate=85710 (inst/sec) elapsed = 0:0:00:53 / Wed May  1 12:44:14 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39422,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(39423,44608)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39747,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(39748,44608)
GPGPU-Sim uArch: cycles simulated: 85108  inst.: 4562346 (ipc=17.8) sim_rate=84487 (inst/sec) elapsed = 0:0:00:54 / Wed May  1 12:44:15 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40606,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(40607,44608)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40989,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(40990,44608)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(96,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 86608  inst.: 4583365 (ipc=17.6) sim_rate=83333 (inst/sec) elapsed = 0:0:00:55 / Wed May  1 12:44:16 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (42687,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(42688,44608)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (42750,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(42751,44608)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (43494,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(43495,44608)
GPGPU-Sim uArch: cycles simulated: 88108  inst.: 4601971 (ipc=17.5) sim_rate=82178 (inst/sec) elapsed = 0:0:00:56 / Wed May  1 12:44:17 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (43651,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(43652,44608)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (44477,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(44478,44608)
GPGPU-Sim uArch: cycles simulated: 90108  inst.: 4627772 (ipc=17.3) sim_rate=81188 (inst/sec) elapsed = 0:0:00:57 / Wed May  1 12:44:18 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (46520,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(46521,44608)
GPGPU-Sim uArch: cycles simulated: 91608  inst.: 4643743 (ipc=17.0) sim_rate=80064 (inst/sec) elapsed = 0:0:00:58 / Wed May  1 12:44:19 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (47165,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(47166,44608)
GPGPU-Sim uArch: cycles simulated: 93108  inst.: 4660795 (ipc=16.9) sim_rate=78996 (inst/sec) elapsed = 0:0:00:59 / Wed May  1 12:44:20 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (48657,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(48658,44608)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (48968,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(48969,44608)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (48986,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(48987,44608)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(131,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (50442,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(50443,44608)
GPGPU-Sim uArch: cycles simulated: 95108  inst.: 4688090 (ipc=16.7) sim_rate=78134 (inst/sec) elapsed = 0:0:01:00 / Wed May  1 12:44:21 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (50583,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(50584,44608)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (51483,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(51484,44608)
GPGPU-Sim uArch: cycles simulated: 96608  inst.: 4708784 (ipc=16.7) sim_rate=77193 (inst/sec) elapsed = 0:0:01:01 / Wed May  1 12:44:22 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (52874,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(52875,44608)
GPGPU-Sim uArch: cycles simulated: 98108  inst.: 4729716 (ipc=16.6) sim_rate=76285 (inst/sec) elapsed = 0:0:01:02 / Wed May  1 12:44:23 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (53846,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(53847,44608)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (54182,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(54183,44608)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (54213,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(54214,44608)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (54369,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(54370,44608)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (54503,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(54504,44608)
GPGPU-Sim uArch: cycles simulated: 99608  inst.: 4755700 (ipc=16.6) sim_rate=75487 (inst/sec) elapsed = 0:0:01:03 / Wed May  1 12:44:24 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (55084,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(55085,44608)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (55630,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(55631,44608)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(133,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (55974,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(55975,44608)
GPGPU-Sim uArch: cycles simulated: 101108  inst.: 4784757 (ipc=16.7) sim_rate=74761 (inst/sec) elapsed = 0:0:01:04 / Wed May  1 12:44:25 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (57009,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(57010,44608)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (57384,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(57385,44608)
GPGPU-Sim uArch: cycles simulated: 102608  inst.: 4805300 (ipc=16.6) sim_rate=73927 (inst/sec) elapsed = 0:0:01:05 / Wed May  1 12:44:26 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (58821,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(58822,44608)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (59722,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(59723,44608)
GPGPU-Sim uArch: cycles simulated: 104608  inst.: 4830581 (ipc=16.5) sim_rate=73190 (inst/sec) elapsed = 0:0:01:06 / Wed May  1 12:44:27 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (60092,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(60093,44608)
GPGPU-Sim uArch: cycles simulated: 106108  inst.: 4849596 (ipc=16.4) sim_rate=72382 (inst/sec) elapsed = 0:0:01:07 / Wed May  1 12:44:28 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (62376,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(62377,44608)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(122,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 107608  inst.: 4868594 (ipc=16.3) sim_rate=71596 (inst/sec) elapsed = 0:0:01:08 / Wed May  1 12:44:29 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (63150,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(63151,44608)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (63536,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(63537,44608)
GPGPU-Sim uArch: cycles simulated: 109108  inst.: 4893019 (ipc=16.3) sim_rate=70913 (inst/sec) elapsed = 0:0:01:09 / Wed May  1 12:44:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (64890,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(64891,44608)
GPGPU-Sim uArch: cycles simulated: 111108  inst.: 4917133 (ipc=16.2) sim_rate=70244 (inst/sec) elapsed = 0:0:01:10 / Wed May  1 12:44:31 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (66760,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(66761,44608)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (67194,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(67195,44608)
GPGPU-Sim uArch: cycles simulated: 112608  inst.: 4936412 (ipc=16.1) sim_rate=69526 (inst/sec) elapsed = 0:0:01:11 / Wed May  1 12:44:32 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (68134,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(68135,44608)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (68254,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(68255,44608)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (69336,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(69337,44608)
GPGPU-Sim uArch: cycles simulated: 114108  inst.: 4960333 (ipc=16.1) sim_rate=68893 (inst/sec) elapsed = 0:0:01:12 / Wed May  1 12:44:33 2019
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(116,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (70534,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(70535,44608)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (70586,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(70587,44608)
GPGPU-Sim uArch: cycles simulated: 115608  inst.: 4982462 (ipc=16.1) sim_rate=68252 (inst/sec) elapsed = 0:0:01:13 / Wed May  1 12:44:34 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (71256,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(71257,44608)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (71454,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(71455,44608)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (72127,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(72128,44608)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (72135,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(72136,44608)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (72524,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(72525,44608)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (72854,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(72855,44608)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (72877,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(72878,44608)
GPGPU-Sim uArch: cycles simulated: 117608  inst.: 5019402 (ipc=16.1) sim_rate=67829 (inst/sec) elapsed = 0:0:01:14 / Wed May  1 12:44:35 2019
GPGPU-Sim uArch: cycles simulated: 119108  inst.: 5043739 (ipc=16.1) sim_rate=67249 (inst/sec) elapsed = 0:0:01:15 / Wed May  1 12:44:36 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (75052,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(75053,44608)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(150,0,0) tid=(18,0,0)
GPGPU-Sim uArch: cycles simulated: 120608  inst.: 5064624 (ipc=16.1) sim_rate=66639 (inst/sec) elapsed = 0:0:01:16 / Wed May  1 12:44:37 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (76443,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(76444,44608)
GPGPU-Sim uArch: cycles simulated: 122108  inst.: 5082863 (ipc=16.0) sim_rate=66011 (inst/sec) elapsed = 0:0:01:17 / Wed May  1 12:44:38 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (77582,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(77583,44608)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (78020,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(78021,44608)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (78626,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(78627,44608)
GPGPU-Sim uArch: cycles simulated: 123608  inst.: 5107201 (ipc=16.0) sim_rate=65476 (inst/sec) elapsed = 0:0:01:18 / Wed May  1 12:44:39 2019
GPGPU-Sim uArch: cycles simulated: 125608  inst.: 5131680 (ipc=15.9) sim_rate=64957 (inst/sec) elapsed = 0:0:01:19 / Wed May  1 12:44:40 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (81365,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(81366,44608)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (81427,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(81428,44608)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(150,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 127108  inst.: 5152409 (ipc=15.9) sim_rate=64405 (inst/sec) elapsed = 0:0:01:20 / Wed May  1 12:44:41 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (83945,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(83946,44608)
GPGPU-Sim uArch: cycles simulated: 128608  inst.: 5176875 (ipc=15.9) sim_rate=63912 (inst/sec) elapsed = 0:0:01:21 / Wed May  1 12:44:42 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (85440,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(85441,44608)
GPGPU-Sim uArch: cycles simulated: 130608  inst.: 5200593 (ipc=15.8) sim_rate=63421 (inst/sec) elapsed = 0:0:01:22 / Wed May  1 12:44:43 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (86501,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(86502,44608)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (87443,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(87444,44608)
GPGPU-Sim uArch: cycles simulated: 132108  inst.: 5221857 (ipc=15.8) sim_rate=62913 (inst/sec) elapsed = 0:0:01:23 / Wed May  1 12:44:44 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (87809,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(87810,44608)
GPGPU-Sim uArch: cycles simulated: 133608  inst.: 5242813 (ipc=15.7) sim_rate=62414 (inst/sec) elapsed = 0:0:01:24 / Wed May  1 12:44:45 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (89024,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(89025,44608)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(141,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (89197,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(89198,44608)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (90151,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(90152,44608)
GPGPU-Sim uArch: cycles simulated: 135108  inst.: 5262703 (ipc=15.7) sim_rate=61914 (inst/sec) elapsed = 0:0:01:25 / Wed May  1 12:44:46 2019
GPGPU-Sim uArch: cycles simulated: 136608  inst.: 5283613 (ipc=15.7) sim_rate=61437 (inst/sec) elapsed = 0:0:01:26 / Wed May  1 12:44:47 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (92720,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(92721,44608)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (93301,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(93302,44608)
GPGPU-Sim uArch: cycles simulated: 138608  inst.: 5308678 (ipc=15.6) sim_rate=61019 (inst/sec) elapsed = 0:0:01:27 / Wed May  1 12:44:48 2019
GPGPU-Sim uArch: cycles simulated: 140108  inst.: 5326392 (ipc=15.5) sim_rate=60527 (inst/sec) elapsed = 0:0:01:28 / Wed May  1 12:44:49 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(124,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 141608  inst.: 5342943 (ipc=15.5) sim_rate=60033 (inst/sec) elapsed = 0:0:01:29 / Wed May  1 12:44:50 2019
GPGPU-Sim uArch: cycles simulated: 143608  inst.: 5365559 (ipc=15.4) sim_rate=59617 (inst/sec) elapsed = 0:0:01:30 / Wed May  1 12:44:51 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (99269,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(99270,44608)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (100183,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(100184,44608)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (100558,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(100559,44608)
GPGPU-Sim uArch: cycles simulated: 145608  inst.: 5393569 (ipc=15.4) sim_rate=59269 (inst/sec) elapsed = 0:0:01:31 / Wed May  1 12:44:52 2019
GPGPU-Sim uArch: cycles simulated: 147108  inst.: 5413745 (ipc=15.3) sim_rate=58845 (inst/sec) elapsed = 0:0:01:32 / Wed May  1 12:44:53 2019
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(172,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 149108  inst.: 5436032 (ipc=15.2) sim_rate=58451 (inst/sec) elapsed = 0:0:01:33 / Wed May  1 12:44:54 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (106290,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(106291,44608)
GPGPU-Sim uArch: cycles simulated: 151108  inst.: 5460945 (ipc=15.2) sim_rate=58095 (inst/sec) elapsed = 0:0:01:34 / Wed May  1 12:44:55 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (107931,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(107932,44608)
GPGPU-Sim uArch: cycles simulated: 153108  inst.: 5485090 (ipc=15.1) sim_rate=57737 (inst/sec) elapsed = 0:0:01:35 / Wed May  1 12:44:56 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109848,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(109849,44608)
GPGPU-Sim uArch: cycles simulated: 154608  inst.: 5503129 (ipc=15.1) sim_rate=57324 (inst/sec) elapsed = 0:0:01:36 / Wed May  1 12:44:57 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (111627,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(111628,44608)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(171,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 156608  inst.: 5532330 (ipc=15.1) sim_rate=57034 (inst/sec) elapsed = 0:0:01:37 / Wed May  1 12:44:58 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (112639,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(112640,44608)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (112738,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(112739,44608)
GPGPU-Sim uArch: cycles simulated: 158608  inst.: 5562224 (ipc=15.1) sim_rate=56757 (inst/sec) elapsed = 0:0:01:38 / Wed May  1 12:44:59 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114968,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(114969,44608)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (115298,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(115299,44608)
GPGPU-Sim uArch: cycles simulated: 160108  inst.: 5582442 (ipc=15.1) sim_rate=56388 (inst/sec) elapsed = 0:0:01:39 / Wed May  1 12:45:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (116292,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(116293,44608)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (116344,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(116345,44608)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (117110,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(117111,44608)
GPGPU-Sim uArch: cycles simulated: 162108  inst.: 5613090 (ipc=15.1) sim_rate=56130 (inst/sec) elapsed = 0:0:01:40 / Wed May  1 12:45:01 2019
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(181,0,0) tid=(28,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (118191,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(118192,44608)
GPGPU-Sim uArch: cycles simulated: 163608  inst.: 5634975 (ipc=15.1) sim_rate=55791 (inst/sec) elapsed = 0:0:01:41 / Wed May  1 12:45:02 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (120046,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(120047,44608)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (120478,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(120479,44608)
GPGPU-Sim uArch: cycles simulated: 165108  inst.: 5656265 (ipc=15.0) sim_rate=55453 (inst/sec) elapsed = 0:0:01:42 / Wed May  1 12:45:03 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (121111,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(121112,44608)
GPGPU-Sim uArch: cycles simulated: 166608  inst.: 5676295 (ipc=15.0) sim_rate=55109 (inst/sec) elapsed = 0:0:01:43 / Wed May  1 12:45:04 2019
GPGPU-Sim uArch: cycles simulated: 168608  inst.: 5702445 (ipc=15.0) sim_rate=54831 (inst/sec) elapsed = 0:0:01:44 / Wed May  1 12:45:05 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (124058,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(124059,44608)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(160,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 170108  inst.: 5721425 (ipc=15.0) sim_rate=54489 (inst/sec) elapsed = 0:0:01:45 / Wed May  1 12:45:06 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (126659,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(126660,44608)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (127362,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(127363,44608)
GPGPU-Sim uArch: cycles simulated: 172108  inst.: 5749109 (ipc=15.0) sim_rate=54236 (inst/sec) elapsed = 0:0:01:46 / Wed May  1 12:45:07 2019
GPGPU-Sim uArch: cycles simulated: 173608  inst.: 5767367 (ipc=14.9) sim_rate=53900 (inst/sec) elapsed = 0:0:01:47 / Wed May  1 12:45:08 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (130632,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(130633,44608)
GPGPU-Sim uArch: cycles simulated: 175608  inst.: 5797361 (ipc=14.9) sim_rate=53679 (inst/sec) elapsed = 0:0:01:48 / Wed May  1 12:45:09 2019
GPGPU-Sim uArch: cycles simulated: 177108  inst.: 5814857 (ipc=14.9) sim_rate=53347 (inst/sec) elapsed = 0:0:01:49 / Wed May  1 12:45:10 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(205,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (132743,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(132744,44608)
GPGPU-Sim uArch: cycles simulated: 179108  inst.: 5840275 (ipc=14.9) sim_rate=53093 (inst/sec) elapsed = 0:0:01:50 / Wed May  1 12:45:11 2019
GPGPU-Sim uArch: cycles simulated: 180608  inst.: 5860773 (ipc=14.8) sim_rate=52799 (inst/sec) elapsed = 0:0:01:51 / Wed May  1 12:45:12 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (136429,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(136430,44608)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (137341,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(137342,44608)
GPGPU-Sim uArch: cycles simulated: 182608  inst.: 5889234 (ipc=14.8) sim_rate=52582 (inst/sec) elapsed = 0:0:01:52 / Wed May  1 12:45:13 2019
GPGPU-Sim uArch: cycles simulated: 184108  inst.: 5909000 (ipc=14.8) sim_rate=52292 (inst/sec) elapsed = 0:0:01:53 / Wed May  1 12:45:14 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(201,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (140986,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(140987,44608)
GPGPU-Sim uArch: cycles simulated: 186108  inst.: 5933048 (ipc=14.8) sim_rate=52044 (inst/sec) elapsed = 0:0:01:54 / Wed May  1 12:45:15 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (142677,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(142678,44608)
GPGPU-Sim uArch: cycles simulated: 187608  inst.: 5951870 (ipc=14.7) sim_rate=51755 (inst/sec) elapsed = 0:0:01:55 / Wed May  1 12:45:16 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (143047,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(143048,44608)
GPGPU-Sim uArch: cycles simulated: 189108  inst.: 5969585 (ipc=14.7) sim_rate=51461 (inst/sec) elapsed = 0:0:01:56 / Wed May  1 12:45:17 2019
GPGPU-Sim uArch: cycles simulated: 191108  inst.: 5995042 (ipc=14.7) sim_rate=51239 (inst/sec) elapsed = 0:0:01:57 / Wed May  1 12:45:18 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (147312,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(147313,44608)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(204,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 193108  inst.: 6019748 (ipc=14.7) sim_rate=51014 (inst/sec) elapsed = 0:0:01:58 / Wed May  1 12:45:19 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (149932,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(149933,44608)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (149934,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(149935,44608)
GPGPU-Sim uArch: cycles simulated: 194608  inst.: 6041466 (ipc=14.7) sim_rate=50768 (inst/sec) elapsed = 0:0:01:59 / Wed May  1 12:45:20 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (150231,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(150232,44608)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (151733,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(151734,44608)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (151985,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(151986,44608)
GPGPU-Sim uArch: cycles simulated: 196608  inst.: 6075050 (ipc=14.7) sim_rate=50625 (inst/sec) elapsed = 0:0:02:00 / Wed May  1 12:45:21 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (153406,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(153407,44608)
GPGPU-Sim uArch: cycles simulated: 198108  inst.: 6099358 (ipc=14.7) sim_rate=50407 (inst/sec) elapsed = 0:0:02:01 / Wed May  1 12:45:22 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(216,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (154899,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(154900,44608)
GPGPU-Sim uArch: cycles simulated: 200108  inst.: 6128214 (ipc=14.7) sim_rate=50231 (inst/sec) elapsed = 0:0:02:02 / Wed May  1 12:45:23 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (155743,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(155744,44608)
GPGPU-Sim uArch: cycles simulated: 201608  inst.: 6148183 (ipc=14.7) sim_rate=49985 (inst/sec) elapsed = 0:0:02:03 / Wed May  1 12:45:24 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (158222,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(158223,44608)
GPGPU-Sim uArch: cycles simulated: 203608  inst.: 6177144 (ipc=14.7) sim_rate=49815 (inst/sec) elapsed = 0:0:02:04 / Wed May  1 12:45:25 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(181,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 205608  inst.: 6204162 (ipc=14.7) sim_rate=49633 (inst/sec) elapsed = 0:0:02:05 / Wed May  1 12:45:26 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (161059,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(161060,44608)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (162462,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(162463,44608)
GPGPU-Sim uArch: cycles simulated: 207608  inst.: 6234811 (ipc=14.7) sim_rate=49482 (inst/sec) elapsed = 0:0:02:06 / Wed May  1 12:45:27 2019
GPGPU-Sim uArch: cycles simulated: 209108  inst.: 6256405 (ipc=14.7) sim_rate=49263 (inst/sec) elapsed = 0:0:02:07 / Wed May  1 12:45:28 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (165638,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(165639,44608)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (165909,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(165910,44608)
GPGPU-Sim uArch: cycles simulated: 211108  inst.: 6288603 (ipc=14.7) sim_rate=49129 (inst/sec) elapsed = 0:0:02:08 / Wed May  1 12:45:29 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(150,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (167105,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(167106,44608)
GPGPU-Sim uArch: cycles simulated: 213108  inst.: 6320807 (ipc=14.7) sim_rate=48998 (inst/sec) elapsed = 0:0:02:09 / Wed May  1 12:45:30 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (170156,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(170157,44608)
GPGPU-Sim uArch: cycles simulated: 215108  inst.: 6347224 (ipc=14.7) sim_rate=48824 (inst/sec) elapsed = 0:0:02:10 / Wed May  1 12:45:31 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (172288,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(172289,44608)
GPGPU-Sim uArch: cycles simulated: 217108  inst.: 6374390 (ipc=14.7) sim_rate=48659 (inst/sec) elapsed = 0:0:02:11 / Wed May  1 12:45:32 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (173067,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(173068,44608)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(225,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 219108  inst.: 6407237 (ipc=14.7) sim_rate=48539 (inst/sec) elapsed = 0:0:02:12 / Wed May  1 12:45:33 2019
GPGPU-Sim uArch: cycles simulated: 220608  inst.: 6431164 (ipc=14.7) sim_rate=48354 (inst/sec) elapsed = 0:0:02:13 / Wed May  1 12:45:34 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (176876,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(176877,44608)
GPGPU-Sim uArch: cycles simulated: 222608  inst.: 6458303 (ipc=14.7) sim_rate=48196 (inst/sec) elapsed = 0:0:02:14 / Wed May  1 12:45:35 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (179013,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(179014,44608)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(232,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (179851,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(179852,44608)
GPGPU-Sim uArch: cycles simulated: 224608  inst.: 6491609 (ipc=14.7) sim_rate=48085 (inst/sec) elapsed = 0:0:02:15 / Wed May  1 12:45:36 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (181124,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(181125,44608)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (181239,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(181240,44608)
GPGPU-Sim uArch: cycles simulated: 226108  inst.: 6515243 (ipc=14.7) sim_rate=47906 (inst/sec) elapsed = 0:0:02:16 / Wed May  1 12:45:37 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (181973,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(181974,44608)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (182538,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(182539,44608)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (182755,44608), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(182756,44608)
GPGPU-Sim uArch: cycles simulated: 227608  inst.: 6543520 (ipc=14.8) sim_rate=47762 (inst/sec) elapsed = 0:0:02:17 / Wed May  1 12:45:38 2019
GPGPU-Sim uArch: cycles simulated: 229108  inst.: 6566415 (ipc=14.8) sim_rate=47582 (inst/sec) elapsed = 0:0:02:18 / Wed May  1 12:45:39 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (184664,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(184665,44608)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(239,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 230608  inst.: 6589108 (ipc=14.8) sim_rate=47403 (inst/sec) elapsed = 0:0:02:19 / Wed May  1 12:45:40 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (186440,44608), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(186441,44608)
GPGPU-Sim uArch: cycles simulated: 232608  inst.: 6620022 (ipc=14.8) sim_rate=47285 (inst/sec) elapsed = 0:0:02:20 / Wed May  1 12:45:41 2019
GPGPU-Sim uArch: cycles simulated: 234108  inst.: 6638596 (ipc=14.8) sim_rate=47082 (inst/sec) elapsed = 0:0:02:21 / Wed May  1 12:45:42 2019
GPGPU-Sim uArch: cycles simulated: 235608  inst.: 6662077 (ipc=14.8) sim_rate=46916 (inst/sec) elapsed = 0:0:02:22 / Wed May  1 12:45:43 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(176,0,0) tid=(55,0,0)
GPGPU-Sim uArch: cycles simulated: 237608  inst.: 6688767 (ipc=14.7) sim_rate=46774 (inst/sec) elapsed = 0:0:02:23 / Wed May  1 12:45:44 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (193024,44608), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(193025,44608)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (193600,44608), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(193601,44608)
GPGPU-Sim uArch: cycles simulated: 239108  inst.: 6714535 (ipc=14.8) sim_rate=46628 (inst/sec) elapsed = 0:0:02:24 / Wed May  1 12:45:45 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (196032,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(196033,44608)
GPGPU-Sim uArch: cycles simulated: 241108  inst.: 6746361 (ipc=14.8) sim_rate=46526 (inst/sec) elapsed = 0:0:02:25 / Wed May  1 12:45:46 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(243,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 243108  inst.: 6776898 (ipc=14.8) sim_rate=46417 (inst/sec) elapsed = 0:0:02:26 / Wed May  1 12:45:47 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (198773,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(198774,44608)
GPGPU-Sim uArch: cycles simulated: 244608  inst.: 6799852 (ipc=14.8) sim_rate=46257 (inst/sec) elapsed = 0:0:02:27 / Wed May  1 12:45:48 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (200142,44608), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(200143,44608)
GPGPU-Sim uArch: cycles simulated: 246608  inst.: 6831728 (ipc=14.8) sim_rate=46160 (inst/sec) elapsed = 0:0:02:28 / Wed May  1 12:45:49 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (202353,44608), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(202354,44608)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (202713,44608), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(202714,44608)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (203311,44608), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(203312,44608)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(247,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 248608  inst.: 6870189 (ipc=14.8) sim_rate=46108 (inst/sec) elapsed = 0:0:02:29 / Wed May  1 12:45:50 2019
GPGPU-Sim uArch: cycles simulated: 250608  inst.: 6899294 (ipc=14.8) sim_rate=45995 (inst/sec) elapsed = 0:0:02:30 / Wed May  1 12:45:51 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (207429,44608), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(207430,44608)
GPGPU-Sim uArch: cycles simulated: 252608  inst.: 6928040 (ipc=14.8) sim_rate=45881 (inst/sec) elapsed = 0:0:02:31 / Wed May  1 12:45:52 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (208525,44608), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(208526,44608)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (208704,44608), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(208705,44608)
GPGPU-Sim uArch: cycles simulated: 254108  inst.: 6954101 (ipc=14.9) sim_rate=45750 (inst/sec) elapsed = 0:0:02:32 / Wed May  1 12:45:53 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(202,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (211457,44608), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(211458,44608)
GPGPU-Sim uArch: cycles simulated: 256108  inst.: 6985343 (ipc=14.9) sim_rate=45655 (inst/sec) elapsed = 0:0:02:33 / Wed May  1 12:45:54 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (213124,44608), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(213125,44608)
GPGPU-Sim uArch: cycles simulated: 258108  inst.: 7014147 (ipc=14.9) sim_rate=45546 (inst/sec) elapsed = 0:0:02:34 / Wed May  1 12:45:55 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (213972,44608), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(213973,44608)
GPGPU-Sim uArch: cycles simulated: 259608  inst.: 7039632 (ipc=14.9) sim_rate=45416 (inst/sec) elapsed = 0:0:02:35 / Wed May  1 12:45:56 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(220,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (215861,44608), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(215862,44608)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (216848,44608), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (216889,44608), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 261608  inst.: 7072188 (ipc=14.9) sim_rate=45334 (inst/sec) elapsed = 0:0:02:36 / Wed May  1 12:45:57 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (217548,44608), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 263608  inst.: 7099930 (ipc=14.9) sim_rate=45222 (inst/sec) elapsed = 0:0:02:37 / Wed May  1 12:45:58 2019
GPGPU-Sim uArch: cycles simulated: 265108  inst.: 7121687 (ipc=14.9) sim_rate=45073 (inst/sec) elapsed = 0:0:02:38 / Wed May  1 12:45:59 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (221789,44608), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(224,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 267108  inst.: 7148359 (ipc=14.9) sim_rate=44958 (inst/sec) elapsed = 0:0:02:39 / Wed May  1 12:46:00 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (224278,44608), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 269108  inst.: 7174536 (ipc=14.8) sim_rate=44840 (inst/sec) elapsed = 0:0:02:40 / Wed May  1 12:46:01 2019
GPGPU-Sim uArch: cycles simulated: 271108  inst.: 7201010 (ipc=14.8) sim_rate=44726 (inst/sec) elapsed = 0:0:02:41 / Wed May  1 12:46:02 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (227545,44608), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 273108  inst.: 7231386 (ipc=14.8) sim_rate=44638 (inst/sec) elapsed = 0:0:02:42 / Wed May  1 12:46:03 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(247,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (229818,44608), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (230146,44608), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (230202,44608), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 275108  inst.: 7258042 (ipc=14.8) sim_rate=44527 (inst/sec) elapsed = 0:0:02:43 / Wed May  1 12:46:04 2019
GPGPU-Sim uArch: cycles simulated: 277108  inst.: 7287055 (ipc=14.8) sim_rate=44433 (inst/sec) elapsed = 0:0:02:44 / Wed May  1 12:46:05 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (233635,44608), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 279108  inst.: 7313810 (ipc=14.8) sim_rate=44326 (inst/sec) elapsed = 0:0:02:45 / Wed May  1 12:46:06 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (234826,44608), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (234966,44608), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (235878,44608), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (236141,44608), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(218,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 281608  inst.: 7345107 (ipc=14.8) sim_rate=44247 (inst/sec) elapsed = 0:0:02:46 / Wed May  1 12:46:07 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (238236,44608), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 283608  inst.: 7375985 (ipc=14.8) sim_rate=44167 (inst/sec) elapsed = 0:0:02:47 / Wed May  1 12:46:08 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (239787,44608), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 285608  inst.: 7405448 (ipc=14.8) sim_rate=44080 (inst/sec) elapsed = 0:0:02:48 / Wed May  1 12:46:09 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(237,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 288108  inst.: 7446301 (ipc=14.8) sim_rate=44060 (inst/sec) elapsed = 0:0:02:49 / Wed May  1 12:46:10 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (244731,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (244966,44608), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 290108  inst.: 7473984 (ipc=14.8) sim_rate=43964 (inst/sec) elapsed = 0:0:02:50 / Wed May  1 12:46:11 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (245860,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (246481,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (246743,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (247199,44608), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 292608  inst.: 7509493 (ipc=14.8) sim_rate=43915 (inst/sec) elapsed = 0:0:02:51 / Wed May  1 12:46:12 2019
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(214,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (249262,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (249292,44608), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 294608  inst.: 7540207 (ipc=14.8) sim_rate=43838 (inst/sec) elapsed = 0:0:02:52 / Wed May  1 12:46:13 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (251021,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (251404,44608), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 296608  inst.: 7569600 (ipc=14.8) sim_rate=43754 (inst/sec) elapsed = 0:0:02:53 / Wed May  1 12:46:14 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (253485,44608), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 299108  inst.: 7602027 (ipc=14.8) sim_rate=43689 (inst/sec) elapsed = 0:0:02:54 / Wed May  1 12:46:15 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (256056,44608), 4 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(234,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 301108  inst.: 7626093 (ipc=14.7) sim_rate=43577 (inst/sec) elapsed = 0:0:02:55 / Wed May  1 12:46:16 2019
GPGPU-Sim uArch: cycles simulated: 303108  inst.: 7650676 (ipc=14.7) sim_rate=43469 (inst/sec) elapsed = 0:0:02:56 / Wed May  1 12:46:17 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (259409,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (259770,44608), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 305608  inst.: 7682606 (ipc=14.7) sim_rate=43404 (inst/sec) elapsed = 0:0:02:57 / Wed May  1 12:46:18 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (261055,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (262947,44608), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 307608  inst.: 7708682 (ipc=14.7) sim_rate=43307 (inst/sec) elapsed = 0:0:02:58 / Wed May  1 12:46:19 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (263827,44608), 5 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(255,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (264288,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (264649,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (264954,44608), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 310108  inst.: 7740671 (ipc=14.7) sim_rate=43243 (inst/sec) elapsed = 0:0:02:59 / Wed May  1 12:46:20 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (265972,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (266005,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (266731,44608), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 312108  inst.: 7766450 (ipc=14.7) sim_rate=43146 (inst/sec) elapsed = 0:0:03:00 / Wed May  1 12:46:21 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (268596,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (269561,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (269731,44608), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 314608  inst.: 7796255 (ipc=14.6) sim_rate=43073 (inst/sec) elapsed = 0:0:03:01 / Wed May  1 12:46:22 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (270406,44608), 2 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(240,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (271871,44608), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 316608  inst.: 7819910 (ipc=14.6) sim_rate=42966 (inst/sec) elapsed = 0:0:03:02 / Wed May  1 12:46:23 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (273376,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (274007,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (274295,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (274439,44608), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 319108  inst.: 7853531 (ipc=14.6) sim_rate=42915 (inst/sec) elapsed = 0:0:03:03 / Wed May  1 12:46:24 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (276505,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (276770,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 321608  inst.: 7883412 (ipc=14.6) sim_rate=42844 (inst/sec) elapsed = 0:0:03:04 / Wed May  1 12:46:25 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (277625,44608), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (279184,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (279321,44608), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 324108  inst.: 7911963 (ipc=14.6) sim_rate=42767 (inst/sec) elapsed = 0:0:03:05 / Wed May  1 12:46:26 2019
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(234,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (279700,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (280816,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (281418,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (281421,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (281651,44608), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 326608  inst.: 7944768 (ipc=14.5) sim_rate=42713 (inst/sec) elapsed = 0:0:03:06 / Wed May  1 12:46:27 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (283439,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (284028,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (284321,44608), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 329608  inst.: 7977694 (ipc=14.5) sim_rate=42661 (inst/sec) elapsed = 0:0:03:07 / Wed May  1 12:46:28 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (285590,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (286358,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (286404,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (286965,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (287117,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (287197,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 332608  inst.: 8009541 (ipc=14.5) sim_rate=42603 (inst/sec) elapsed = 0:0:03:08 / Wed May  1 12:46:29 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(248,0,0) tid=(168,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (288129,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (288377,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (288395,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (288631,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (288882,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (289300,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (290061,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (290306,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (290322,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (290348,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (290624,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (290760,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (290772,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (291164,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (291464,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (291854,44608), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (292510,44608), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 338108  inst.: 8041090 (ipc=14.3) sim_rate=42545 (inst/sec) elapsed = 0:0:03:09 / Wed May  1 12:46:30 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (294323,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (295079,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (296708,44608), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (298208,44608), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (298519,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (299110,44608), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 299111
gpu_sim_insn = 4209013
gpu_ipc =      14.0717
gpu_tot_sim_cycle = 343719
gpu_tot_sim_insn = 8051908
gpu_tot_ipc =      23.4258
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 624259
gpu_stall_icnt2sh    = 1706347
gpu_total_sim_rate=42602

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 480064
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 38656, Miss = 31413, Miss_rate = 0.813, Pending_hits = 2243, Reservation_fails = 258641
	L1D_cache_core[1]: Access = 37572, Miss = 30246, Miss_rate = 0.805, Pending_hits = 2193, Reservation_fails = 253855
	L1D_cache_core[2]: Access = 36970, Miss = 29559, Miss_rate = 0.800, Pending_hits = 2152, Reservation_fails = 245770
	L1D_cache_core[3]: Access = 38259, Miss = 31126, Miss_rate = 0.814, Pending_hits = 2355, Reservation_fails = 258420
	L1D_cache_core[4]: Access = 34184, Miss = 27729, Miss_rate = 0.811, Pending_hits = 2076, Reservation_fails = 234450
	L1D_cache_core[5]: Access = 37841, Miss = 30939, Miss_rate = 0.818, Pending_hits = 2345, Reservation_fails = 250005
	L1D_cache_core[6]: Access = 37297, Miss = 30459, Miss_rate = 0.817, Pending_hits = 2257, Reservation_fails = 256871
	L1D_cache_core[7]: Access = 35207, Miss = 28416, Miss_rate = 0.807, Pending_hits = 2036, Reservation_fails = 241265
	L1D_cache_core[8]: Access = 39019, Miss = 31757, Miss_rate = 0.814, Pending_hits = 2289, Reservation_fails = 261201
	L1D_cache_core[9]: Access = 39968, Miss = 32971, Miss_rate = 0.825, Pending_hits = 2326, Reservation_fails = 263715
	L1D_cache_core[10]: Access = 38673, Miss = 31478, Miss_rate = 0.814, Pending_hits = 2333, Reservation_fails = 259524
	L1D_cache_core[11]: Access = 36794, Miss = 29803, Miss_rate = 0.810, Pending_hits = 2167, Reservation_fails = 250706
	L1D_cache_core[12]: Access = 38096, Miss = 31024, Miss_rate = 0.814, Pending_hits = 2272, Reservation_fails = 257487
	L1D_cache_core[13]: Access = 36558, Miss = 29632, Miss_rate = 0.811, Pending_hits = 2149, Reservation_fails = 249628
	L1D_cache_core[14]: Access = 37114, Miss = 30347, Miss_rate = 0.818, Pending_hits = 2130, Reservation_fails = 255110
	L1D_total_cache_accesses = 562208
	L1D_total_cache_misses = 456899
	L1D_total_cache_miss_rate = 0.8127
	L1D_total_cache_pending_hits = 33323
	L1D_total_cache_reservation_fails = 3796648
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.047
L1C_cache:
	L1C_total_cache_accesses = 75955
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 227830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2386086
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75475
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 83
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1410562
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 479063
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1775, 1120, 1512, 1383, 1163, 1333, 1079, 1447, 1344, 1604, 1213, 1609, 1280, 1813, 1204, 1232, 1245, 1099, 1208, 1708, 1376, 1133, 1518, 1320, 1045, 1135, 1568, 1090, 1275, 1039, 1247, 1592, 1594, 1116, 1428, 953, 1555, 1635, 1415, 1370, 763, 1151, 679, 617, 1381, 804, 763, 634, 
gpgpu_n_tot_thrd_icount = 28409536
gpgpu_n_tot_w_icount = 887798
gpgpu_n_stall_shd_mem = 4147937
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 227830
gpgpu_n_mem_write_global = 230689
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 947870
gpgpu_n_store_insn = 344486
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 919629
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4144526
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6664692	W0_Idle:706026	W0_Scoreboard:1388986	W1:251832	W2:110371	W3:68820	W4:45201	W5:34618	W6:27681	W7:24989	W8:22157	W9:18911	W10:18034	W11:16437	W12:15562	W13:13053	W14:11446	W15:9709	W16:8340	W17:6867	W18:6216	W19:4820	W20:4639	W21:3300	W22:3254	W23:2447	W24:1884	W25:1579	W26:1054	W27:419	W28:364	W29:194	W30:0	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1822640 {8:227830,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9237064 {40:230566,72:36,136:87,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30984880 {136:227830,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1845512 {8:230689,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 288 
maxdqlatency = 0 
maxmflatency = 1061 
averagemflatency = 385 
max_icnt2mem_latency = 789 
max_icnt2sh_latency = 343618 
mrq_lat_table:13769 	1280 	453 	912 	1125 	219 	96 	43 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62637 	325623 	70271 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22359 	9620 	31688 	158760 	104888 	129655 	1624 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	19965 	99271 	100701 	7813 	95 	0 	0 	2 	9 	35 	912 	9245 	18736 	44204 	99696 	57850 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	617 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        28        25        24        17        26        24        22        25        26        25        28        24        27        28        31        28 
dram[1]:        20        24        25        20        22        26        22        23        27        31        25        30        25        24        16        16 
dram[2]:        22        26        20        18        24        25        25        22        25        23        25        24        25        24        28        23 
dram[3]:        24        16        23        25        29        22        25        19        30        25        23        22        27        24        15        12 
dram[4]:        29        26        22        18        25        17        20        21        29        26        22        22        24        23        25        20 
dram[5]:        34        16        24        24        25        23        22        28        29        26        25        22        25        21        16        14 
maximum service time to same row:
dram[0]:     84101     82515     46525     44961     56853     51140     41213     35399     68109     68616     93615     95651     67305     68147     74737     74835 
dram[1]:     63459     69607     39025     31127     50263     59269     56456     96158     54045    113947    104812     98884     63944     47242     62262     55928 
dram[2]:     80071     79624     72979     71375     41256     47154     48908     62853     47841     50100     66308     53172     66520     66200     91175     91066 
dram[3]:     42503     29925     44562     43800     61869     51822     71861     86021     48165    109087     65976     96749     56169     59715     57323     48153 
dram[4]:     52950     53463     88291     86872     44647     47490     39495     48365     71742     64859     75613     71943     64570     62845     73331     56426 
dram[5]:     48703     44105     60500     73607     62142     51746    100097     86730    111551    110055     65590     53225     63415     47980     50891     24107 
average row accesses per activate:
dram[0]:  8.272727  5.843750  5.823529  4.431818  6.303030  4.926829  4.431373  4.717391  4.888889  4.604167  5.533333  5.300000  5.214286  4.323529  8.588235  6.818182 
dram[1]:  6.200000  7.296296  6.758621  4.682927  4.651163  4.425532  5.789474  4.680851  4.787234  5.972973  5.766667  4.735294  5.518518  5.172414  5.518518  5.033333 
dram[2]:  7.750000  7.037037  4.878049  4.333333  5.885714  5.540541  6.558824  6.285714  5.232558  4.977778  5.117647  4.552631  4.625000  4.454545  8.000000  6.761905 
dram[3]:  4.615385  4.794872  6.300000  6.433333  6.225806  5.472222  7.433333  5.023809  4.869565  3.616667  3.955555  4.800000  6.950000  5.107143  5.285714  4.205883 
dram[4]:  7.880000  5.105263  7.576923  3.780000  5.153846  6.218750  4.760870  5.810811  7.161290  7.433333  5.264706  5.633333  5.000000  4.028572  6.608696  5.653846 
dram[5]:  4.500000  3.895833  4.581395  5.131579  5.307693  5.972222  7.678571  8.960000  5.404762  4.460000  5.028572  4.097561  4.800000  5.185185  5.370370  4.081081 
average row locality = 17898/3354 = 5.336315
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       151       154       166       162       176       169       194       184       187       188       154       149       146       147       146       150 
dram[1]:       154       163       163       159       167       175       188       187       191       189       161       151       149       150       149       151 
dram[2]:       153       157       168       162       174       173       191       188       192       192       162       163       148       146       152       142 
dram[3]:       145       155       155       161       160       165       190       178       192       185       166       158       139       143       148       143 
dram[4]:       165       162       164       155       169       167       185       182       189       191       168       159       140       141       152       147 
dram[5]:       156       155       165       161       175       183       182       192       194       191       165       158       144       140       145       151 
total reads: 15809
bank skew: 194/139 = 1.40
chip skew: 2663/2583 = 1.03
number of total write accesses:
dram[0]:        31        33        32        33        32        33        32        33        33        33        12        10         0         0         0         0 
dram[1]:        32        34        33        33        33        33        32        33        34        32        12        10         0         0         0         0 
dram[2]:        33        33        32        33        32        32        32        32        33        32        12        10         0         1         0         0 
dram[3]:        35        32        34        32        33        32        33        33        32        32        12        10         0         0         0         0 
dram[4]:        32        32        33        34        32        32        34        33        33        32        11        10         0         0         0         0 
dram[5]:        33        32        32        34        32        32        33        32        33        32        11        10         0         0         0         0 
total reads: 2089
min_bank_accesses = 0!
chip skew: 351/346 = 1.01
average mf latency per bank:
dram[0]:       5375      5439      5695      5464      5148      5249      4730      4784      4787      4921     12938     13920     17215     17514     20590     19884
dram[1]:       5468      5557      5614      6073      5516      5741      5019      5260      4977      5157     12663     14662     17523     18335     20603     21533
dram[2]:       5749      5485      5314      5410      5240      5108      4721      4760      5038      4938     12627     13340     18064     17862     19941     21097
dram[3]:       5871      5629      5929      5751      5378      5283      4910      4956      5142      4921     12723     13508     19024     18514     21115     21542
dram[4]:       6804      5368      7139      5871      7252      5377      6559      4788      6440      4738     80899     13677     24623     18899     26902     20938
dram[5]:       5647      5843      5815      5900      5357      5334      4951      4945      4841      4912     13304     13917     18674     19440     21647     20620
maximum mf latency per bank:
dram[0]:        859       971       909       791       826       964       821       828       812       748       806       833       830       852       847       889
dram[1]:        786       825       896       876       829       858       772       887       789       907       838       952       790       927       842       839
dram[2]:        792       770       803       786       886       803       864       788       799       802       892       820       803       942       852       819
dram[3]:        850       839       906       938       871       910      1034       844       811       803       846       867       973       860       828       821
dram[4]:        952       834       981       861      1034       822       927       917       949       899      1061       906       961       936      1014       837
dram[5]:        848       795       841       840       779       776       777       820       793       851       790      1000       951       861       838       783

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453706 n_nop=447015 n_act=557 n_pre=541 n_req=2970 n_rd=5246 n_write=347 bw_util=0.02465
n_activity=43821 dram_eff=0.2553
bk0: 302a 452012i bk1: 308a 451692i bk2: 332a 451655i bk3: 324a 451288i bk4: 352a 451501i bk5: 338a 451213i bk6: 388a 450798i bk7: 368a 450987i bk8: 374a 451118i bk9: 376a 451099i bk10: 308a 451802i bk11: 298a 451791i bk12: 292a 452045i bk13: 294a 451706i bk14: 292a 452323i bk15: 300a 452229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0344783
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453706 n_nop=446951 n_act=563 n_pre=547 n_req=2998 n_rd=5294 n_write=351 bw_util=0.02488
n_activity=46137 dram_eff=0.2447
bk0: 308a 451765i bk1: 326a 451774i bk2: 326a 451746i bk3: 318a 451485i bk4: 334a 451320i bk5: 350a 451201i bk6: 376a 451184i bk7: 374a 450984i bk8: 382a 451096i bk9: 378a 451428i bk10: 322a 451947i bk11: 302a 451867i bk12: 298a 452229i bk13: 300a 452075i bk14: 298a 452087i bk15: 302a 451961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0223581
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453706 n_nop=446963 n_act=543 n_pre=527 n_req=3010 n_rd=5326 n_write=347 bw_util=0.02501
n_activity=44150 dram_eff=0.257
bk0: 306a 451905i bk1: 314a 451827i bk2: 336a 451274i bk3: 324a 451314i bk4: 348a 451505i bk5: 346a 451345i bk6: 382a 451187i bk7: 376a 451172i bk8: 384a 451200i bk9: 384a 451130i bk10: 324a 451783i bk11: 326a 451699i bk12: 296a 451994i bk13: 292a 451827i bk14: 304a 452183i bk15: 284a 452077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0447514
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453706 n_nop=447060 n_act=573 n_pre=557 n_req=2933 n_rd=5166 n_write=350 bw_util=0.02432
n_activity=45450 dram_eff=0.2427
bk0: 290a 451502i bk1: 310a 451453i bk2: 310a 451779i bk3: 322a 451694i bk4: 320a 451586i bk5: 330a 451526i bk6: 380a 451513i bk7: 356a 451339i bk8: 384a 451127i bk9: 370a 450844i bk10: 332a 451540i bk11: 316a 451778i bk12: 278a 452463i bk13: 286a 452183i bk14: 296a 452237i bk15: 286a 452160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0198631
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453706 n_nop=447042 n_act=530 n_pre=514 n_req=2984 n_rd=5272 n_write=348 bw_util=0.02477
n_activity=45771 dram_eff=0.2456
bk0: 330a 451913i bk1: 324a 451464i bk2: 328a 451834i bk3: 310a 451274i bk4: 338a 451487i bk5: 334a 451484i bk6: 370a 451132i bk7: 364a 451187i bk8: 378a 451500i bk9: 382a 451481i bk10: 336a 451754i bk11: 318a 451785i bk12: 280a 451995i bk13: 282a 451691i bk14: 304a 452090i bk15: 294a 451955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0385382
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453706 n_nop=446886 n_act=588 n_pre=572 n_req=3003 n_rd=5314 n_write=346 bw_util=0.02495
n_activity=46432 dram_eff=0.2438
bk0: 312a 451434i bk1: 310a 451202i bk2: 330a 451386i bk3: 322a 451514i bk4: 350a 451362i bk5: 366a 451377i bk6: 364a 451490i bk7: 384a 451605i bk8: 388a 451316i bk9: 382a 451101i bk10: 330a 451878i bk11: 316a 451668i bk12: 288a 452146i bk13: 280a 452227i bk14: 290a 452302i bk15: 302a 451961i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0219768

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35756, Miss = 1320, Miss_rate = 0.037, Pending_hits = 8, Reservation_fails = 230
L2_cache_bank[1]: Access = 36123, Miss = 1303, Miss_rate = 0.036, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 36015, Miss = 1322, Miss_rate = 0.037, Pending_hits = 10, Reservation_fails = 115
L2_cache_bank[3]: Access = 36850, Miss = 1325, Miss_rate = 0.036, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 35754, Miss = 1340, Miss_rate = 0.037, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 36022, Miss = 1323, Miss_rate = 0.037, Pending_hits = 4, Reservation_fails = 207
L2_cache_bank[6]: Access = 36286, Miss = 1295, Miss_rate = 0.036, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 36124, Miss = 1288, Miss_rate = 0.036, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 59908, Miss = 1332, Miss_rate = 0.022, Pending_hits = 4, Reservation_fails = 72
L2_cache_bank[9]: Access = 36290, Miss = 1304, Miss_rate = 0.036, Pending_hits = 4, Reservation_fails = 42
L2_cache_bank[10]: Access = 36872, Miss = 1326, Miss_rate = 0.036, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 36594, Miss = 1331, Miss_rate = 0.036, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 458594
L2_total_cache_misses = 15809
L2_total_cache_miss_rate = 0.0345
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 666
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 214055
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13755
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 324
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 228600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2049
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.263
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1370184
icnt_total_pkts_simt_to_mem=689580
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.8754
	minimum = 6
	maximum = 767
Network latency average = 38.974
	minimum = 6
	maximum = 597
Slowest packet = 59585
Flit latency average = 29.4819
	minimum = 6
	maximum = 597
Slowest flit = 148485
Fragmentation average = 0.0991467
	minimum = 0
	maximum = 342
Injected packet rate average = 0.106518
	minimum = 0.0884521 (at node 4)
	maximum = 0.178486 (at node 23)
Accepted packet rate average = 0.106518
	minimum = 0.0884521 (at node 4)
	maximum = 0.178486 (at node 23)
Injected flit rate average = 0.240115
	minimum = 0.132867 (at node 4)
	maximum = 0.417434 (at node 23)
Accepted flit rate average= 0.240115
	minimum = 0.166671 (at node 19)
	maximum = 0.316662 (at node 9)
Injected packet length average = 2.25422
Accepted packet length average = 2.25422
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.3789 (5 samples)
	minimum = 6 (5 samples)
	maximum = 273 (5 samples)
Network latency average = 19.9771 (5 samples)
	minimum = 6 (5 samples)
	maximum = 209.4 (5 samples)
Flit latency average = 16.026 (5 samples)
	minimum = 6 (5 samples)
	maximum = 207 (5 samples)
Fragmentation average = 0.0309435 (5 samples)
	minimum = 0 (5 samples)
	maximum = 108.8 (5 samples)
Injected packet rate average = 0.0430163 (5 samples)
	minimum = 0.0294897 (5 samples)
	maximum = 0.100256 (5 samples)
Accepted packet rate average = 0.0430163 (5 samples)
	minimum = 0.0294897 (5 samples)
	maximum = 0.100256 (5 samples)
Injected flit rate average = 0.0958382 (5 samples)
	minimum = 0.0440231 (5 samples)
	maximum = 0.197937 (5 samples)
Accepted flit rate average = 0.0958382 (5 samples)
	minimum = 0.0597998 (5 samples)
	maximum = 0.189235 (5 samples)
Injected packet size average = 2.22795 (5 samples)
Accepted packet size average = 2.22795 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 9 sec (189 sec)
gpgpu_simulation_rate = 42602 (inst/sec)
gpgpu_simulation_rate = 1818 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,343719)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,343719)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,343719)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,343719)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,343719)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,343719)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,343719)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,343719)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,343719)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,343719)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,343719)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,343719)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,343719)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,343719)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,343719)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,343719)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,343719)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,343719)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,343719)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,343719)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(15,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(40,0,0) tid=(134,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(89,0,0) tid=(38,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(62,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 344219  inst.: 8387864 (ipc=671.9) sim_rate=43915 (inst/sec) elapsed = 0:0:03:11 / Wed May  1 12:46:32 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(12,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 345719  inst.: 8495722 (ipc=221.9) sim_rate=44248 (inst/sec) elapsed = 0:0:03:12 / Wed May  1 12:46:33 2019
GPGPU-Sim uArch: cycles simulated: 347219  inst.: 8509802 (ipc=130.8) sim_rate=44092 (inst/sec) elapsed = 0:0:03:13 / Wed May  1 12:46:34 2019
GPGPU-Sim uArch: cycles simulated: 348719  inst.: 8534969 (ipc=96.6) sim_rate=43994 (inst/sec) elapsed = 0:0:03:14 / Wed May  1 12:46:35 2019
GPGPU-Sim uArch: cycles simulated: 350219  inst.: 8553808 (ipc=77.2) sim_rate=43865 (inst/sec) elapsed = 0:0:03:15 / Wed May  1 12:46:36 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(28,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 351719  inst.: 8572917 (ipc=65.1) sim_rate=43739 (inst/sec) elapsed = 0:0:03:16 / Wed May  1 12:46:37 2019
GPGPU-Sim uArch: cycles simulated: 353219  inst.: 8591806 (ipc=56.8) sim_rate=43613 (inst/sec) elapsed = 0:0:03:17 / Wed May  1 12:46:38 2019
GPGPU-Sim uArch: cycles simulated: 355219  inst.: 8620486 (ipc=49.4) sim_rate=43537 (inst/sec) elapsed = 0:0:03:18 / Wed May  1 12:46:39 2019
GPGPU-Sim uArch: cycles simulated: 356719  inst.: 8637844 (ipc=45.1) sim_rate=43406 (inst/sec) elapsed = 0:0:03:19 / Wed May  1 12:46:40 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(0,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 358219  inst.: 8657535 (ipc=41.8) sim_rate=43287 (inst/sec) elapsed = 0:0:03:20 / Wed May  1 12:46:41 2019
GPGPU-Sim uArch: cycles simulated: 359719  inst.: 8677262 (ipc=39.1) sim_rate=43170 (inst/sec) elapsed = 0:0:03:21 / Wed May  1 12:46:42 2019
GPGPU-Sim uArch: cycles simulated: 361219  inst.: 8695994 (ipc=36.8) sim_rate=43049 (inst/sec) elapsed = 0:0:03:22 / Wed May  1 12:46:43 2019
GPGPU-Sim uArch: cycles simulated: 363219  inst.: 8720971 (ipc=34.3) sim_rate=42960 (inst/sec) elapsed = 0:0:03:23 / Wed May  1 12:46:44 2019
GPGPU-Sim uArch: cycles simulated: 364719  inst.: 8741378 (ipc=32.8) sim_rate=42849 (inst/sec) elapsed = 0:0:03:24 / Wed May  1 12:46:45 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(0,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 366219  inst.: 8759540 (ipc=31.5) sim_rate=42729 (inst/sec) elapsed = 0:0:03:25 / Wed May  1 12:46:46 2019
GPGPU-Sim uArch: cycles simulated: 367719  inst.: 8779960 (ipc=30.3) sim_rate=42621 (inst/sec) elapsed = 0:0:03:26 / Wed May  1 12:46:47 2019
GPGPU-Sim uArch: cycles simulated: 369719  inst.: 8804247 (ipc=28.9) sim_rate=42532 (inst/sec) elapsed = 0:0:03:27 / Wed May  1 12:46:48 2019
GPGPU-Sim uArch: cycles simulated: 371219  inst.: 8820046 (ipc=27.9) sim_rate=42404 (inst/sec) elapsed = 0:0:03:28 / Wed May  1 12:46:49 2019
GPGPU-Sim uArch: cycles simulated: 372719  inst.: 8838170 (ipc=27.1) sim_rate=42287 (inst/sec) elapsed = 0:0:03:29 / Wed May  1 12:46:50 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(2,0,0) tid=(246,0,0)
GPGPU-Sim uArch: cycles simulated: 374719  inst.: 8861458 (ipc=26.1) sim_rate=42197 (inst/sec) elapsed = 0:0:03:30 / Wed May  1 12:46:51 2019
GPGPU-Sim uArch: cycles simulated: 376219  inst.: 8877613 (ipc=25.4) sim_rate=42073 (inst/sec) elapsed = 0:0:03:31 / Wed May  1 12:46:52 2019
GPGPU-Sim uArch: cycles simulated: 378219  inst.: 8899565 (ipc=24.6) sim_rate=41979 (inst/sec) elapsed = 0:0:03:32 / Wed May  1 12:46:53 2019
GPGPU-Sim uArch: cycles simulated: 379719  inst.: 8915512 (ipc=24.0) sim_rate=41856 (inst/sec) elapsed = 0:0:03:33 / Wed May  1 12:46:54 2019
GPGPU-Sim uArch: cycles simulated: 381219  inst.: 8932973 (ipc=23.5) sim_rate=41742 (inst/sec) elapsed = 0:0:03:34 / Wed May  1 12:46:55 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(9,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 382719  inst.: 8950935 (ipc=23.1) sim_rate=41632 (inst/sec) elapsed = 0:0:03:35 / Wed May  1 12:46:56 2019
GPGPU-Sim uArch: cycles simulated: 384219  inst.: 8968385 (ipc=22.6) sim_rate=41520 (inst/sec) elapsed = 0:0:03:36 / Wed May  1 12:46:57 2019
GPGPU-Sim uArch: cycles simulated: 385719  inst.: 8987446 (ipc=22.3) sim_rate=41416 (inst/sec) elapsed = 0:0:03:37 / Wed May  1 12:46:58 2019
GPGPU-Sim uArch: cycles simulated: 387219  inst.: 9003464 (ipc=21.9) sim_rate=41300 (inst/sec) elapsed = 0:0:03:38 / Wed May  1 12:46:59 2019
GPGPU-Sim uArch: cycles simulated: 388719  inst.: 9021965 (ipc=21.6) sim_rate=41196 (inst/sec) elapsed = 0:0:03:39 / Wed May  1 12:47:00 2019
GPGPU-Sim uArch: cycles simulated: 390219  inst.: 9038670 (ipc=21.2) sim_rate=41084 (inst/sec) elapsed = 0:0:03:40 / Wed May  1 12:47:01 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(57,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 391719  inst.: 9056406 (ipc=20.9) sim_rate=40979 (inst/sec) elapsed = 0:0:03:41 / Wed May  1 12:47:02 2019
GPGPU-Sim uArch: cycles simulated: 393219  inst.: 9075187 (ipc=20.7) sim_rate=40879 (inst/sec) elapsed = 0:0:03:42 / Wed May  1 12:47:03 2019
GPGPU-Sim uArch: cycles simulated: 394719  inst.: 9095858 (ipc=20.5) sim_rate=40788 (inst/sec) elapsed = 0:0:03:43 / Wed May  1 12:47:04 2019
GPGPU-Sim uArch: cycles simulated: 396219  inst.: 9117539 (ipc=20.3) sim_rate=40703 (inst/sec) elapsed = 0:0:03:44 / Wed May  1 12:47:05 2019
GPGPU-Sim uArch: cycles simulated: 397719  inst.: 9136364 (ipc=20.1) sim_rate=40606 (inst/sec) elapsed = 0:0:03:45 / Wed May  1 12:47:06 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(33,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 399719  inst.: 9162551 (ipc=19.8) sim_rate=40542 (inst/sec) elapsed = 0:0:03:46 / Wed May  1 12:47:07 2019
GPGPU-Sim uArch: cycles simulated: 401219  inst.: 9180767 (ipc=19.6) sim_rate=40443 (inst/sec) elapsed = 0:0:03:47 / Wed May  1 12:47:08 2019
GPGPU-Sim uArch: cycles simulated: 402719  inst.: 9200840 (ipc=19.5) sim_rate=40354 (inst/sec) elapsed = 0:0:03:48 / Wed May  1 12:47:09 2019
GPGPU-Sim uArch: cycles simulated: 404219  inst.: 9219394 (ipc=19.3) sim_rate=40259 (inst/sec) elapsed = 0:0:03:49 / Wed May  1 12:47:10 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(76,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 405719  inst.: 9239318 (ipc=19.2) sim_rate=40170 (inst/sec) elapsed = 0:0:03:50 / Wed May  1 12:47:11 2019
GPGPU-Sim uArch: cycles simulated: 407719  inst.: 9262727 (ipc=18.9) sim_rate=40098 (inst/sec) elapsed = 0:0:03:51 / Wed May  1 12:47:12 2019
GPGPU-Sim uArch: cycles simulated: 409219  inst.: 9282982 (ipc=18.8) sim_rate=40012 (inst/sec) elapsed = 0:0:03:52 / Wed May  1 12:47:13 2019
GPGPU-Sim uArch: cycles simulated: 410719  inst.: 9304031 (ipc=18.7) sim_rate=39931 (inst/sec) elapsed = 0:0:03:53 / Wed May  1 12:47:14 2019
GPGPU-Sim uArch: cycles simulated: 412219  inst.: 9324817 (ipc=18.6) sim_rate=39849 (inst/sec) elapsed = 0:0:03:54 / Wed May  1 12:47:15 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(35,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 414219  inst.: 9351461 (ipc=18.4) sim_rate=39793 (inst/sec) elapsed = 0:0:03:55 / Wed May  1 12:47:16 2019
GPGPU-Sim uArch: cycles simulated: 415719  inst.: 9370816 (ipc=18.3) sim_rate=39706 (inst/sec) elapsed = 0:0:03:56 / Wed May  1 12:47:17 2019
GPGPU-Sim uArch: cycles simulated: 417219  inst.: 9390072 (ipc=18.2) sim_rate=39620 (inst/sec) elapsed = 0:0:03:57 / Wed May  1 12:47:18 2019
GPGPU-Sim uArch: cycles simulated: 418719  inst.: 9409205 (ipc=18.1) sim_rate=39534 (inst/sec) elapsed = 0:0:03:58 / Wed May  1 12:47:19 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(71,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 420719  inst.: 9431648 (ipc=17.9) sim_rate=39462 (inst/sec) elapsed = 0:0:03:59 / Wed May  1 12:47:20 2019
GPGPU-Sim uArch: cycles simulated: 422219  inst.: 9451628 (ipc=17.8) sim_rate=39381 (inst/sec) elapsed = 0:0:04:00 / Wed May  1 12:47:21 2019
GPGPU-Sim uArch: cycles simulated: 423719  inst.: 9473509 (ipc=17.8) sim_rate=39309 (inst/sec) elapsed = 0:0:04:01 / Wed May  1 12:47:22 2019
GPGPU-Sim uArch: cycles simulated: 425719  inst.: 9495881 (ipc=17.6) sim_rate=39239 (inst/sec) elapsed = 0:0:04:02 / Wed May  1 12:47:23 2019
GPGPU-Sim uArch: cycles simulated: 427219  inst.: 9513528 (ipc=17.5) sim_rate=39150 (inst/sec) elapsed = 0:0:04:03 / Wed May  1 12:47:24 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(61,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 428719  inst.: 9532044 (ipc=17.4) sim_rate=39065 (inst/sec) elapsed = 0:0:04:04 / Wed May  1 12:47:25 2019
GPGPU-Sim uArch: cycles simulated: 430219  inst.: 9551717 (ipc=17.3) sim_rate=38986 (inst/sec) elapsed = 0:0:04:05 / Wed May  1 12:47:26 2019
GPGPU-Sim uArch: cycles simulated: 432219  inst.: 9572193 (ipc=17.2) sim_rate=38911 (inst/sec) elapsed = 0:0:04:06 / Wed May  1 12:47:27 2019
GPGPU-Sim uArch: cycles simulated: 433719  inst.: 9591502 (ipc=17.1) sim_rate=38831 (inst/sec) elapsed = 0:0:04:07 / Wed May  1 12:47:28 2019
GPGPU-Sim uArch: cycles simulated: 435719  inst.: 9614676 (ipc=17.0) sim_rate=38768 (inst/sec) elapsed = 0:0:04:08 / Wed May  1 12:47:29 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(59,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 437219  inst.: 9632574 (ipc=16.9) sim_rate=38685 (inst/sec) elapsed = 0:0:04:09 / Wed May  1 12:47:30 2019
GPGPU-Sim uArch: cycles simulated: 439219  inst.: 9658250 (ipc=16.8) sim_rate=38633 (inst/sec) elapsed = 0:0:04:10 / Wed May  1 12:47:31 2019
GPGPU-Sim uArch: cycles simulated: 440719  inst.: 9677229 (ipc=16.8) sim_rate=38554 (inst/sec) elapsed = 0:0:04:11 / Wed May  1 12:47:32 2019
GPGPU-Sim uArch: cycles simulated: 442219  inst.: 9693825 (ipc=16.7) sim_rate=38467 (inst/sec) elapsed = 0:0:04:12 / Wed May  1 12:47:33 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(41,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 444219  inst.: 9721457 (ipc=16.6) sim_rate=38424 (inst/sec) elapsed = 0:0:04:13 / Wed May  1 12:47:34 2019
GPGPU-Sim uArch: cycles simulated: 445719  inst.: 9739059 (ipc=16.5) sim_rate=38342 (inst/sec) elapsed = 0:0:04:14 / Wed May  1 12:47:35 2019
GPGPU-Sim uArch: cycles simulated: 447719  inst.: 9766156 (ipc=16.5) sim_rate=38298 (inst/sec) elapsed = 0:0:04:15 / Wed May  1 12:47:36 2019
GPGPU-Sim uArch: cycles simulated: 449219  inst.: 9784095 (ipc=16.4) sim_rate=38219 (inst/sec) elapsed = 0:0:04:16 / Wed May  1 12:47:37 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(76,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 451219  inst.: 9815464 (ipc=16.4) sim_rate=38192 (inst/sec) elapsed = 0:0:04:17 / Wed May  1 12:47:38 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (107805,343719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(107806,343719)
GPGPU-Sim uArch: cycles simulated: 453219  inst.: 9845033 (ipc=16.4) sim_rate=38159 (inst/sec) elapsed = 0:0:04:18 / Wed May  1 12:47:39 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (110088,343719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(110089,343719)
GPGPU-Sim uArch: cycles simulated: 454719  inst.: 9873954 (ipc=16.4) sim_rate=38123 (inst/sec) elapsed = 0:0:04:19 / Wed May  1 12:47:40 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (111257,343719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(111258,343719)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (111418,343719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(111419,343719)
GPGPU-Sim uArch: cycles simulated: 456219  inst.: 9899299 (ipc=16.4) sim_rate=38074 (inst/sec) elapsed = 0:0:04:20 / Wed May  1 12:47:41 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(19,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 458219  inst.: 9928175 (ipc=16.4) sim_rate=38038 (inst/sec) elapsed = 0:0:04:21 / Wed May  1 12:47:42 2019
GPGPU-Sim uArch: cycles simulated: 459719  inst.: 9947183 (ipc=16.3) sim_rate=37966 (inst/sec) elapsed = 0:0:04:22 / Wed May  1 12:47:43 2019
GPGPU-Sim uArch: cycles simulated: 461719  inst.: 9970916 (ipc=16.3) sim_rate=37912 (inst/sec) elapsed = 0:0:04:23 / Wed May  1 12:47:44 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (118432,343719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(118433,343719)
GPGPU-Sim uArch: cycles simulated: 463219  inst.: 9995693 (ipc=16.3) sim_rate=37862 (inst/sec) elapsed = 0:0:04:24 / Wed May  1 12:47:45 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (119851,343719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(119852,343719)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(25,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 464719  inst.: 10017716 (ipc=16.2) sim_rate=37802 (inst/sec) elapsed = 0:0:04:25 / Wed May  1 12:47:46 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (121183,343719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(121184,343719)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (121589,343719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(121590,343719)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (122758,343719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(122759,343719)
GPGPU-Sim uArch: cycles simulated: 466719  inst.: 10051438 (ipc=16.3) sim_rate=37787 (inst/sec) elapsed = 0:0:04:26 / Wed May  1 12:47:47 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (123598,343719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(123599,343719)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (123859,343719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(123860,343719)
GPGPU-Sim uArch: cycles simulated: 468219  inst.: 10077857 (ipc=16.3) sim_rate=37744 (inst/sec) elapsed = 0:0:04:27 / Wed May  1 12:47:48 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(95,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 469719  inst.: 10101172 (ipc=16.3) sim_rate=37690 (inst/sec) elapsed = 0:0:04:28 / Wed May  1 12:47:49 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (126562,343719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(126563,343719)
GPGPU-Sim uArch: cycles simulated: 471219  inst.: 10125492 (ipc=16.3) sim_rate=37641 (inst/sec) elapsed = 0:0:04:29 / Wed May  1 12:47:50 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (127883,343719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(127884,343719)
GPGPU-Sim uArch: cycles simulated: 473219  inst.: 10154021 (ipc=16.2) sim_rate=37607 (inst/sec) elapsed = 0:0:04:30 / Wed May  1 12:47:51 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (129657,343719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(129658,343719)
GPGPU-Sim uArch: cycles simulated: 474719  inst.: 10177115 (ipc=16.2) sim_rate=37553 (inst/sec) elapsed = 0:0:04:31 / Wed May  1 12:47:52 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(40,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 476219  inst.: 10196350 (ipc=16.2) sim_rate=37486 (inst/sec) elapsed = 0:0:04:32 / Wed May  1 12:47:53 2019
GPGPU-Sim uArch: cycles simulated: 478219  inst.: 10224337 (ipc=16.2) sim_rate=37451 (inst/sec) elapsed = 0:0:04:33 / Wed May  1 12:47:54 2019
GPGPU-Sim uArch: cycles simulated: 479719  inst.: 10243098 (ipc=16.1) sim_rate=37383 (inst/sec) elapsed = 0:0:04:34 / Wed May  1 12:47:55 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (136404,343719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(136405,343719)
GPGPU-Sim uArch: cycles simulated: 481719  inst.: 10268706 (ipc=16.1) sim_rate=37340 (inst/sec) elapsed = 0:0:04:35 / Wed May  1 12:47:56 2019
GPGPU-Sim uArch: cycles simulated: 483219  inst.: 10288757 (ipc=16.0) sim_rate=37278 (inst/sec) elapsed = 0:0:04:36 / Wed May  1 12:47:57 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(48,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 485219  inst.: 10313906 (ipc=16.0) sim_rate=37234 (inst/sec) elapsed = 0:0:04:37 / Wed May  1 12:47:58 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (143399,343719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(143400,343719)
GPGPU-Sim uArch: cycles simulated: 487219  inst.: 10337853 (ipc=15.9) sim_rate=37186 (inst/sec) elapsed = 0:0:04:38 / Wed May  1 12:47:59 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (144126,343719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(144127,343719)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (144293,343719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(144294,343719)
GPGPU-Sim uArch: cycles simulated: 488719  inst.: 10362051 (ipc=15.9) sim_rate=37139 (inst/sec) elapsed = 0:0:04:39 / Wed May  1 12:48:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (146072,343719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(146073,343719)
GPGPU-Sim uArch: cycles simulated: 490219  inst.: 10385929 (ipc=15.9) sim_rate=37092 (inst/sec) elapsed = 0:0:04:40 / Wed May  1 12:48:01 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(97,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 492219  inst.: 10412015 (ipc=15.9) sim_rate=37053 (inst/sec) elapsed = 0:0:04:41 / Wed May  1 12:48:02 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (149562,343719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(149563,343719)
GPGPU-Sim uArch: cycles simulated: 493719  inst.: 10435452 (ipc=15.9) sim_rate=37005 (inst/sec) elapsed = 0:0:04:42 / Wed May  1 12:48:03 2019
GPGPU-Sim uArch: cycles simulated: 495219  inst.: 10454325 (ipc=15.9) sim_rate=36941 (inst/sec) elapsed = 0:0:04:43 / Wed May  1 12:48:04 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (153256,343719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(153257,343719)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (153492,343719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(153493,343719)
GPGPU-Sim uArch: cycles simulated: 497219  inst.: 10477253 (ipc=15.8) sim_rate=36891 (inst/sec) elapsed = 0:0:04:44 / Wed May  1 12:48:05 2019
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(111,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 498719  inst.: 10501622 (ipc=15.8) sim_rate=36847 (inst/sec) elapsed = 0:0:04:45 / Wed May  1 12:48:06 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (156508,343719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(156509,343719)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (156948,343719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(156949,343719)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (156985,343719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(156986,343719)
GPGPU-Sim uArch: cycles simulated: 500719  inst.: 10532936 (ipc=15.8) sim_rate=36828 (inst/sec) elapsed = 0:0:04:46 / Wed May  1 12:48:07 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (157383,343719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(157384,343719)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (158004,343719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(158005,343719)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (158454,343719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(158455,343719)
GPGPU-Sim uArch: cycles simulated: 502219  inst.: 10560569 (ipc=15.8) sim_rate=36796 (inst/sec) elapsed = 0:0:04:47 / Wed May  1 12:48:08 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (158876,343719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(158877,343719)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(114,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 503719  inst.: 10591066 (ipc=15.9) sim_rate=36774 (inst/sec) elapsed = 0:0:04:48 / Wed May  1 12:48:09 2019
GPGPU-Sim uArch: cycles simulated: 505219  inst.: 10610585 (ipc=15.8) sim_rate=36714 (inst/sec) elapsed = 0:0:04:49 / Wed May  1 12:48:10 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (162070,343719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(162071,343719)
GPGPU-Sim uArch: cycles simulated: 506719  inst.: 10628704 (ipc=15.8) sim_rate=36650 (inst/sec) elapsed = 0:0:04:50 / Wed May  1 12:48:11 2019
GPGPU-Sim uArch: cycles simulated: 508719  inst.: 10651731 (ipc=15.8) sim_rate=36603 (inst/sec) elapsed = 0:0:04:51 / Wed May  1 12:48:12 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (165655,343719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(165656,343719)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (165880,343719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(165881,343719)
GPGPU-Sim uArch: cycles simulated: 510219  inst.: 10673513 (ipc=15.7) sim_rate=36553 (inst/sec) elapsed = 0:0:04:52 / Wed May  1 12:48:13 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(105,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (167085,343719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(167086,343719)
GPGPU-Sim uArch: cycles simulated: 511719  inst.: 10695709 (ipc=15.7) sim_rate=36504 (inst/sec) elapsed = 0:0:04:53 / Wed May  1 12:48:14 2019
GPGPU-Sim uArch: cycles simulated: 513719  inst.: 10724475 (ipc=15.7) sim_rate=36477 (inst/sec) elapsed = 0:0:04:54 / Wed May  1 12:48:15 2019
GPGPU-Sim uArch: cycles simulated: 515219  inst.: 10742271 (ipc=15.7) sim_rate=36414 (inst/sec) elapsed = 0:0:04:55 / Wed May  1 12:48:16 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (171550,343719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(171551,343719)
GPGPU-Sim uArch: cycles simulated: 517219  inst.: 10767054 (ipc=15.6) sim_rate=36375 (inst/sec) elapsed = 0:0:04:56 / Wed May  1 12:48:17 2019
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(111,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (174203,343719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(174204,343719)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (174898,343719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(174899,343719)
GPGPU-Sim uArch: cycles simulated: 518719  inst.: 10792159 (ipc=15.7) sim_rate=36337 (inst/sec) elapsed = 0:0:04:57 / Wed May  1 12:48:18 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (175237,343719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(175238,343719)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (176044,343719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(176045,343719)
GPGPU-Sim uArch: cycles simulated: 520219  inst.: 10818127 (ipc=15.7) sim_rate=36302 (inst/sec) elapsed = 0:0:04:58 / Wed May  1 12:48:19 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (176688,343719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(176689,343719)
GPGPU-Sim uArch: cycles simulated: 521719  inst.: 10844967 (ipc=15.7) sim_rate=36270 (inst/sec) elapsed = 0:0:04:59 / Wed May  1 12:48:20 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (178321,343719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(178322,343719)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (178439,343719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(178440,343719)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(119,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 523219  inst.: 10869233 (ipc=15.7) sim_rate=36230 (inst/sec) elapsed = 0:0:05:00 / Wed May  1 12:48:21 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (180812,343719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(180813,343719)
GPGPU-Sim uArch: cycles simulated: 524719  inst.: 10888370 (ipc=15.7) sim_rate=36173 (inst/sec) elapsed = 0:0:05:01 / Wed May  1 12:48:22 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (182033,343719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(182034,343719)
GPGPU-Sim uArch: cycles simulated: 526219  inst.: 10912285 (ipc=15.7) sim_rate=36133 (inst/sec) elapsed = 0:0:05:02 / Wed May  1 12:48:23 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (182657,343719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(182658,343719)
GPGPU-Sim uArch: cycles simulated: 527719  inst.: 10935070 (ipc=15.7) sim_rate=36089 (inst/sec) elapsed = 0:0:05:03 / Wed May  1 12:48:24 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(65,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (185977,343719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(185978,343719)
GPGPU-Sim uArch: cycles simulated: 529719  inst.: 10964276 (ipc=15.7) sim_rate=36066 (inst/sec) elapsed = 0:0:05:04 / Wed May  1 12:48:25 2019
GPGPU-Sim uArch: cycles simulated: 531219  inst.: 10986370 (ipc=15.7) sim_rate=36020 (inst/sec) elapsed = 0:0:05:05 / Wed May  1 12:48:26 2019
GPGPU-Sim uArch: cycles simulated: 532719  inst.: 11003145 (ipc=15.6) sim_rate=35957 (inst/sec) elapsed = 0:0:05:06 / Wed May  1 12:48:27 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (189454,343719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(189455,343719)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (190912,343719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(190913,343719)
GPGPU-Sim uArch: cycles simulated: 534719  inst.: 11037673 (ipc=15.6) sim_rate=35953 (inst/sec) elapsed = 0:0:05:07 / Wed May  1 12:48:28 2019
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(95,0,0) tid=(238,0,0)
GPGPU-Sim uArch: cycles simulated: 536219  inst.: 11059307 (ipc=15.6) sim_rate=35906 (inst/sec) elapsed = 0:0:05:08 / Wed May  1 12:48:29 2019
GPGPU-Sim uArch: cycles simulated: 537719  inst.: 11082823 (ipc=15.6) sim_rate=35866 (inst/sec) elapsed = 0:0:05:09 / Wed May  1 12:48:30 2019
GPGPU-Sim uArch: cycles simulated: 539219  inst.: 11102424 (ipc=15.6) sim_rate=35814 (inst/sec) elapsed = 0:0:05:10 / Wed May  1 12:48:31 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (196521,343719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(196522,343719)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (197471,343719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(197472,343719)
GPGPU-Sim uArch: cycles simulated: 541219  inst.: 11135556 (ipc=15.6) sim_rate=35805 (inst/sec) elapsed = 0:0:05:11 / Wed May  1 12:48:32 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(99,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (198800,343719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(198801,343719)
GPGPU-Sim uArch: cycles simulated: 542719  inst.: 11159977 (ipc=15.6) sim_rate=35769 (inst/sec) elapsed = 0:0:05:12 / Wed May  1 12:48:33 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (199039,343719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(199040,343719)
GPGPU-Sim uArch: cycles simulated: 544219  inst.: 11187503 (ipc=15.6) sim_rate=35742 (inst/sec) elapsed = 0:0:05:13 / Wed May  1 12:48:34 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (201410,343719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(201411,343719)
GPGPU-Sim uArch: cycles simulated: 545719  inst.: 11209219 (ipc=15.6) sim_rate=35698 (inst/sec) elapsed = 0:0:05:14 / Wed May  1 12:48:35 2019
GPGPU-Sim uArch: cycles simulated: 547219  inst.: 11230799 (ipc=15.6) sim_rate=35653 (inst/sec) elapsed = 0:0:05:15 / Wed May  1 12:48:36 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (203670,343719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(203671,343719)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(141,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (205074,343719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(205075,343719)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (205341,343719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(205342,343719)
GPGPU-Sim uArch: cycles simulated: 549219  inst.: 11266405 (ipc=15.6) sim_rate=35653 (inst/sec) elapsed = 0:0:05:16 / Wed May  1 12:48:37 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (205920,343719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(205921,343719)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (206823,343719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(206824,343719)
GPGPU-Sim uArch: cycles simulated: 550719  inst.: 11291838 (ipc=15.7) sim_rate=35620 (inst/sec) elapsed = 0:0:05:17 / Wed May  1 12:48:38 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (207825,343719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(207826,343719)
GPGPU-Sim uArch: cycles simulated: 552219  inst.: 11317353 (ipc=15.7) sim_rate=35589 (inst/sec) elapsed = 0:0:05:18 / Wed May  1 12:48:39 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (209840,343719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(209841,343719)
GPGPU-Sim uArch: cycles simulated: 553719  inst.: 11339026 (ipc=15.7) sim_rate=35545 (inst/sec) elapsed = 0:0:05:19 / Wed May  1 12:48:40 2019
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(118,0,0) tid=(44,0,0)
GPGPU-Sim uArch: cycles simulated: 555219  inst.: 11359426 (ipc=15.6) sim_rate=35498 (inst/sec) elapsed = 0:0:05:20 / Wed May  1 12:48:41 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (211810,343719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(211811,343719)
GPGPU-Sim uArch: cycles simulated: 557219  inst.: 11389177 (ipc=15.6) sim_rate=35480 (inst/sec) elapsed = 0:0:05:21 / Wed May  1 12:48:42 2019
GPGPU-Sim uArch: cycles simulated: 558719  inst.: 11410431 (ipc=15.6) sim_rate=35436 (inst/sec) elapsed = 0:0:05:22 / Wed May  1 12:48:43 2019
GPGPU-Sim uArch: cycles simulated: 560719  inst.: 11437188 (ipc=15.6) sim_rate=35409 (inst/sec) elapsed = 0:0:05:23 / Wed May  1 12:48:44 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(97,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (217469,343719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(217470,343719)
GPGPU-Sim uArch: cycles simulated: 562219  inst.: 11458556 (ipc=15.6) sim_rate=35365 (inst/sec) elapsed = 0:0:05:24 / Wed May  1 12:48:45 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (219497,343719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(219498,343719)
GPGPU-Sim uArch: cycles simulated: 564219  inst.: 11493429 (ipc=15.6) sim_rate=35364 (inst/sec) elapsed = 0:0:05:25 / Wed May  1 12:48:46 2019
GPGPU-Sim uArch: cycles simulated: 566219  inst.: 11518407 (ipc=15.6) sim_rate=35332 (inst/sec) elapsed = 0:0:05:26 / Wed May  1 12:48:47 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(145,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 567719  inst.: 11542790 (ipc=15.6) sim_rate=35299 (inst/sec) elapsed = 0:0:05:27 / Wed May  1 12:48:48 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (224634,343719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(224635,343719)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (225393,343719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(225394,343719)
GPGPU-Sim uArch: cycles simulated: 569719  inst.: 11573932 (ipc=15.6) sim_rate=35286 (inst/sec) elapsed = 0:0:05:28 / Wed May  1 12:48:49 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (226961,343719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(226962,343719)
GPGPU-Sim uArch: cycles simulated: 571219  inst.: 11598631 (ipc=15.6) sim_rate=35254 (inst/sec) elapsed = 0:0:05:29 / Wed May  1 12:48:50 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (228872,343719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(228873,343719)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (229134,343719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(229135,343719)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(155,0,0) tid=(200,0,0)
GPGPU-Sim uArch: cycles simulated: 573219  inst.: 11636424 (ipc=15.6) sim_rate=35261 (inst/sec) elapsed = 0:0:05:30 / Wed May  1 12:48:51 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (230063,343719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(230064,343719)
GPGPU-Sim uArch: cycles simulated: 574719  inst.: 11659315 (ipc=15.6) sim_rate=35224 (inst/sec) elapsed = 0:0:05:31 / Wed May  1 12:48:52 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (231274,343719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(231275,343719)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (231788,343719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(231789,343719)
GPGPU-Sim uArch: cycles simulated: 576219  inst.: 11685890 (ipc=15.6) sim_rate=35198 (inst/sec) elapsed = 0:0:05:32 / Wed May  1 12:48:53 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (232530,343719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(232531,343719)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (232903,343719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(232904,343719)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (233941,343719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(233942,343719)
GPGPU-Sim uArch: cycles simulated: 577719  inst.: 11715637 (ipc=15.7) sim_rate=35182 (inst/sec) elapsed = 0:0:05:33 / Wed May  1 12:48:54 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(161,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 579219  inst.: 11738655 (ipc=15.7) sim_rate=35145 (inst/sec) elapsed = 0:0:05:34 / Wed May  1 12:48:55 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (236435,343719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(236436,343719)
GPGPU-Sim uArch: cycles simulated: 580719  inst.: 11757721 (ipc=15.6) sim_rate=35097 (inst/sec) elapsed = 0:0:05:35 / Wed May  1 12:48:56 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (237445,343719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(237446,343719)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (238853,343719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(238854,343719)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (238869,343719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(238870,343719)
GPGPU-Sim uArch: cycles simulated: 582719  inst.: 11786191 (ipc=15.6) sim_rate=35077 (inst/sec) elapsed = 0:0:05:36 / Wed May  1 12:48:57 2019
GPGPU-Sim uArch: cycles simulated: 584219  inst.: 11808484 (ipc=15.6) sim_rate=35040 (inst/sec) elapsed = 0:0:05:37 / Wed May  1 12:48:58 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(90,0,0) tid=(121,0,0)
GPGPU-Sim uArch: cycles simulated: 585719  inst.: 11829292 (ipc=15.6) sim_rate=34997 (inst/sec) elapsed = 0:0:05:38 / Wed May  1 12:48:59 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (242477,343719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(242478,343719)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (243934,343719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(243935,343719)
GPGPU-Sim uArch: cycles simulated: 587719  inst.: 11859915 (ipc=15.6) sim_rate=34985 (inst/sec) elapsed = 0:0:05:39 / Wed May  1 12:49:00 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (245362,343719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(245363,343719)
GPGPU-Sim uArch: cycles simulated: 589219  inst.: 11880032 (ipc=15.6) sim_rate=34941 (inst/sec) elapsed = 0:0:05:40 / Wed May  1 12:49:01 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (245799,343719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(245800,343719)
GPGPU-Sim uArch: cycles simulated: 590719  inst.: 11903464 (ipc=15.6) sim_rate=34907 (inst/sec) elapsed = 0:0:05:41 / Wed May  1 12:49:02 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (247490,343719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(247491,343719)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(170,0,0) tid=(29,0,0)
GPGPU-Sim uArch: cycles simulated: 592219  inst.: 11925595 (ipc=15.6) sim_rate=34870 (inst/sec) elapsed = 0:0:05:42 / Wed May  1 12:49:03 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (248785,343719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(248786,343719)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (249797,343719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(249798,343719)
GPGPU-Sim uArch: cycles simulated: 594219  inst.: 11954413 (ipc=15.6) sim_rate=34852 (inst/sec) elapsed = 0:0:05:43 / Wed May  1 12:49:04 2019
GPGPU-Sim uArch: cycles simulated: 595719  inst.: 11974026 (ipc=15.6) sim_rate=34808 (inst/sec) elapsed = 0:0:05:44 / Wed May  1 12:49:05 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (252446,343719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(252447,343719)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (253396,343719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(253397,343719)
GPGPU-Sim uArch: cycles simulated: 597219  inst.: 11996816 (ipc=15.6) sim_rate=34773 (inst/sec) elapsed = 0:0:05:45 / Wed May  1 12:49:06 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(85,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 599219  inst.: 12024042 (ipc=15.5) sim_rate=34751 (inst/sec) elapsed = 0:0:05:46 / Wed May  1 12:49:07 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (256287,343719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(256288,343719)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (256812,343719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(256813,343719)
GPGPU-Sim uArch: cycles simulated: 600719  inst.: 12049734 (ipc=15.6) sim_rate=34725 (inst/sec) elapsed = 0:0:05:47 / Wed May  1 12:49:08 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (257100,343719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(257101,343719)
GPGPU-Sim uArch: cycles simulated: 602219  inst.: 12071006 (ipc=15.5) sim_rate=34686 (inst/sec) elapsed = 0:0:05:48 / Wed May  1 12:49:09 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (258837,343719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(258838,343719)
GPGPU-Sim uArch: cycles simulated: 603719  inst.: 12094889 (ipc=15.5) sim_rate=34655 (inst/sec) elapsed = 0:0:05:49 / Wed May  1 12:49:10 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(165,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (261447,343719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(261448,343719)
GPGPU-Sim uArch: cycles simulated: 605219  inst.: 12118513 (ipc=15.6) sim_rate=34624 (inst/sec) elapsed = 0:0:05:50 / Wed May  1 12:49:11 2019
GPGPU-Sim uArch: cycles simulated: 606719  inst.: 12137461 (ipc=15.5) sim_rate=34579 (inst/sec) elapsed = 0:0:05:51 / Wed May  1 12:49:12 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (264681,343719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(264682,343719)
GPGPU-Sim uArch: cycles simulated: 608719  inst.: 12159577 (ipc=15.5) sim_rate=34544 (inst/sec) elapsed = 0:0:05:52 / Wed May  1 12:49:13 2019
GPGPU-Sim uArch: cycles simulated: 610219  inst.: 12178701 (ipc=15.5) sim_rate=34500 (inst/sec) elapsed = 0:0:05:53 / Wed May  1 12:49:14 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (267197,343719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(267198,343719)
GPGPU-Sim uArch: cycles simulated: 611719  inst.: 12200683 (ipc=15.5) sim_rate=34465 (inst/sec) elapsed = 0:0:05:54 / Wed May  1 12:49:15 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(133,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 613719  inst.: 12223555 (ipc=15.5) sim_rate=34432 (inst/sec) elapsed = 0:0:05:55 / Wed May  1 12:49:16 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (270105,343719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(270106,343719)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (270573,343719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(270574,343719)
GPGPU-Sim uArch: cycles simulated: 615219  inst.: 12244920 (ipc=15.4) sim_rate=34395 (inst/sec) elapsed = 0:0:05:56 / Wed May  1 12:49:17 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (271521,343719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(271522,343719)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (272021,343719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(272022,343719)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (272625,343719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(272626,343719)
GPGPU-Sim uArch: cycles simulated: 616719  inst.: 12273297 (ipc=15.5) sim_rate=34378 (inst/sec) elapsed = 0:0:05:57 / Wed May  1 12:49:18 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (273049,343719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(273050,343719)
GPGPU-Sim uArch: cycles simulated: 618219  inst.: 12296628 (ipc=15.5) sim_rate=34348 (inst/sec) elapsed = 0:0:05:58 / Wed May  1 12:49:19 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(116,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (275337,343719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(275338,343719)
GPGPU-Sim uArch: cycles simulated: 619719  inst.: 12319393 (ipc=15.5) sim_rate=34315 (inst/sec) elapsed = 0:0:05:59 / Wed May  1 12:49:20 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (276552,343719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(276553,343719)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (276969,343719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(276970,343719)
GPGPU-Sim uArch: cycles simulated: 620719  inst.: 12333606 (ipc=15.5) sim_rate=34260 (inst/sec) elapsed = 0:0:06:00 / Wed May  1 12:49:21 2019
GPGPU-Sim uArch: cycles simulated: 622219  inst.: 12356905 (ipc=15.5) sim_rate=34229 (inst/sec) elapsed = 0:0:06:01 / Wed May  1 12:49:22 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (278637,343719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(278638,343719)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (279762,343719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(279763,343719)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (279869,343719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(279870,343719)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (279929,343719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(279930,343719)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (279968,343719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(279969,343719)
GPGPU-Sim uArch: cycles simulated: 623719  inst.: 12378885 (ipc=15.5) sim_rate=34195 (inst/sec) elapsed = 0:0:06:02 / Wed May  1 12:49:23 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(148,0,0) tid=(116,0,0)
GPGPU-Sim uArch: cycles simulated: 625219  inst.: 12398390 (ipc=15.4) sim_rate=34155 (inst/sec) elapsed = 0:0:06:03 / Wed May  1 12:49:24 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (282598,343719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(282599,343719)
GPGPU-Sim uArch: cycles simulated: 626719  inst.: 12418149 (ipc=15.4) sim_rate=34115 (inst/sec) elapsed = 0:0:06:04 / Wed May  1 12:49:25 2019
GPGPU-Sim uArch: cycles simulated: 628219  inst.: 12441505 (ipc=15.4) sim_rate=34086 (inst/sec) elapsed = 0:0:06:05 / Wed May  1 12:49:26 2019
GPGPU-Sim uArch: cycles simulated: 629219  inst.: 12450922 (ipc=15.4) sim_rate=34018 (inst/sec) elapsed = 0:0:06:06 / Wed May  1 12:49:27 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (285751,343719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(285752,343719)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (286955,343719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(286956,343719)
GPGPU-Sim uArch: cycles simulated: 630719  inst.: 12471928 (ipc=15.4) sim_rate=33983 (inst/sec) elapsed = 0:0:06:07 / Wed May  1 12:49:28 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(151,0,0) tid=(225,0,0)
GPGPU-Sim uArch: cycles simulated: 632219  inst.: 12490366 (ipc=15.4) sim_rate=33941 (inst/sec) elapsed = 0:0:06:08 / Wed May  1 12:49:29 2019
GPGPU-Sim uArch: cycles simulated: 633719  inst.: 12510387 (ipc=15.4) sim_rate=33903 (inst/sec) elapsed = 0:0:06:09 / Wed May  1 12:49:30 2019
GPGPU-Sim uArch: cycles simulated: 635719  inst.: 12532407 (ipc=15.3) sim_rate=33871 (inst/sec) elapsed = 0:0:06:10 / Wed May  1 12:49:31 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (292971,343719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(292972,343719)
GPGPU-Sim uArch: cycles simulated: 637219  inst.: 12547722 (ipc=15.3) sim_rate=33821 (inst/sec) elapsed = 0:0:06:11 / Wed May  1 12:49:32 2019
GPGPU-Sim uArch: cycles simulated: 639219  inst.: 12570209 (ipc=15.3) sim_rate=33790 (inst/sec) elapsed = 0:0:06:12 / Wed May  1 12:49:33 2019
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(167,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 640719  inst.: 12586761 (ipc=15.3) sim_rate=33744 (inst/sec) elapsed = 0:0:06:13 / Wed May  1 12:49:34 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (297525,343719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(297526,343719)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (297889,343719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(297890,343719)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (298155,343719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(298156,343719)
GPGPU-Sim uArch: cycles simulated: 642719  inst.: 12614781 (ipc=15.3) sim_rate=33729 (inst/sec) elapsed = 0:0:06:14 / Wed May  1 12:49:35 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (299088,343719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(299089,343719)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (300498,343719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(300499,343719)
GPGPU-Sim uArch: cycles simulated: 644219  inst.: 12634632 (ipc=15.3) sim_rate=33692 (inst/sec) elapsed = 0:0:06:15 / Wed May  1 12:49:36 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (300661,343719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(300662,343719)
GPGPU-Sim uArch: cycles simulated: 645719  inst.: 12658566 (ipc=15.3) sim_rate=33666 (inst/sec) elapsed = 0:0:06:16 / Wed May  1 12:49:37 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (302056,343719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(302057,343719)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (302948,343719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(302949,343719)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (303118,343719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(303119,343719)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (303262,343719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(303263,343719)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(210,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 647219  inst.: 12683532 (ipc=15.3) sim_rate=33643 (inst/sec) elapsed = 0:0:06:17 / Wed May  1 12:49:38 2019
GPGPU-Sim uArch: cycles simulated: 648719  inst.: 12703850 (ipc=15.3) sim_rate=33608 (inst/sec) elapsed = 0:0:06:18 / Wed May  1 12:49:39 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (305134,343719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(305135,343719)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (305975,343719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(305976,343719)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (306103,343719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(306104,343719)
GPGPU-Sim uArch: cycles simulated: 650219  inst.: 12725475 (ipc=15.2) sim_rate=33576 (inst/sec) elapsed = 0:0:06:19 / Wed May  1 12:49:40 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (307428,343719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(307429,343719)
GPGPU-Sim uArch: cycles simulated: 652219  inst.: 12748561 (ipc=15.2) sim_rate=33548 (inst/sec) elapsed = 0:0:06:20 / Wed May  1 12:49:41 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (308507,343719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(308508,343719)
GPGPU-Sim uArch: cycles simulated: 653219  inst.: 12766643 (ipc=15.2) sim_rate=33508 (inst/sec) elapsed = 0:0:06:21 / Wed May  1 12:49:42 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (309579,343719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(309580,343719)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (309853,343719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(309854,343719)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(217,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 655219  inst.: 12793065 (ipc=15.2) sim_rate=33489 (inst/sec) elapsed = 0:0:06:22 / Wed May  1 12:49:43 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (312268,343719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(312269,343719)
GPGPU-Sim uArch: cycles simulated: 656219  inst.: 12806263 (ipc=15.2) sim_rate=33436 (inst/sec) elapsed = 0:0:06:23 / Wed May  1 12:49:44 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (313131,343719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(313132,343719)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (313765,343719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(313766,343719)
GPGPU-Sim uArch: cycles simulated: 657719  inst.: 12830112 (ipc=15.2) sim_rate=33411 (inst/sec) elapsed = 0:0:06:24 / Wed May  1 12:49:45 2019
GPGPU-Sim uArch: cycles simulated: 659219  inst.: 12847516 (ipc=15.2) sim_rate=33370 (inst/sec) elapsed = 0:0:06:25 / Wed May  1 12:49:46 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (316219,343719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(316220,343719)
GPGPU-Sim uArch: cycles simulated: 660719  inst.: 12868764 (ipc=15.2) sim_rate=33338 (inst/sec) elapsed = 0:0:06:26 / Wed May  1 12:49:47 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(206,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (318033,343719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(318034,343719)
GPGPU-Sim uArch: cycles simulated: 662219  inst.: 12889051 (ipc=15.2) sim_rate=33305 (inst/sec) elapsed = 0:0:06:27 / Wed May  1 12:49:48 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (318826,343719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(318827,343719)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (318916,343719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(318917,343719)
GPGPU-Sim uArch: cycles simulated: 663219  inst.: 12908992 (ipc=15.2) sim_rate=33270 (inst/sec) elapsed = 0:0:06:28 / Wed May  1 12:49:49 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (319927,343719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(319928,343719)
GPGPU-Sim uArch: cycles simulated: 664719  inst.: 12933188 (ipc=15.2) sim_rate=33247 (inst/sec) elapsed = 0:0:06:29 / Wed May  1 12:49:50 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (321445,343719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(321446,343719)
GPGPU-Sim uArch: cycles simulated: 666219  inst.: 12953970 (ipc=15.2) sim_rate=33215 (inst/sec) elapsed = 0:0:06:30 / Wed May  1 12:49:51 2019
GPGPU-Sim uArch: cycles simulated: 667219  inst.: 12965183 (ipc=15.2) sim_rate=33159 (inst/sec) elapsed = 0:0:06:31 / Wed May  1 12:49:52 2019
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(166,0,0) tid=(237,0,0)
GPGPU-Sim uArch: cycles simulated: 668719  inst.: 12982248 (ipc=15.2) sim_rate=33117 (inst/sec) elapsed = 0:0:06:32 / Wed May  1 12:49:53 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (326820,343719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(326821,343719)
GPGPU-Sim uArch: cycles simulated: 670719  inst.: 13007685 (ipc=15.2) sim_rate=33098 (inst/sec) elapsed = 0:0:06:33 / Wed May  1 12:49:54 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (327477,343719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(327478,343719)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (327825,343719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(327826,343719)
GPGPU-Sim uArch: cycles simulated: 672219  inst.: 13030046 (ipc=15.2) sim_rate=33071 (inst/sec) elapsed = 0:0:06:34 / Wed May  1 12:49:55 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (328801,343719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(328802,343719)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (328959,343719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(328960,343719)
GPGPU-Sim uArch: cycles simulated: 673719  inst.: 13059783 (ipc=15.2) sim_rate=33062 (inst/sec) elapsed = 0:0:06:35 / Wed May  1 12:49:56 2019
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(222,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (330284,343719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(330285,343719)
GPGPU-Sim uArch: cycles simulated: 674719  inst.: 13075604 (ipc=15.2) sim_rate=33019 (inst/sec) elapsed = 0:0:06:36 / Wed May  1 12:49:57 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (332337,343719), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(332338,343719)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (332461,343719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(332462,343719)
GPGPU-Sim uArch: cycles simulated: 676219  inst.: 13098187 (ipc=15.2) sim_rate=32992 (inst/sec) elapsed = 0:0:06:37 / Wed May  1 12:49:58 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (332977,343719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(332978,343719)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (333095,343719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(333096,343719)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (333372,343719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(333373,343719)
GPGPU-Sim uArch: cycles simulated: 677219  inst.: 13120601 (ipc=15.2) sim_rate=32966 (inst/sec) elapsed = 0:0:06:38 / Wed May  1 12:49:59 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (334388,343719), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(334389,343719)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (334601,343719), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(334602,343719)
GPGPU-Sim uArch: cycles simulated: 678719  inst.: 13145453 (ipc=15.2) sim_rate=32945 (inst/sec) elapsed = 0:0:06:39 / Wed May  1 12:50:00 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (335235,343719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(335236,343719)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(204,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (335718,343719), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(335719,343719)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (336112,343719), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(336113,343719)
GPGPU-Sim uArch: cycles simulated: 680219  inst.: 13171659 (ipc=15.2) sim_rate=32929 (inst/sec) elapsed = 0:0:06:40 / Wed May  1 12:50:01 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (337067,343719), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(337068,343719)
GPGPU-Sim uArch: cycles simulated: 681719  inst.: 13193565 (ipc=15.2) sim_rate=32901 (inst/sec) elapsed = 0:0:06:41 / Wed May  1 12:50:02 2019
GPGPU-Sim uArch: cycles simulated: 683219  inst.: 13209429 (ipc=15.2) sim_rate=32859 (inst/sec) elapsed = 0:0:06:42 / Wed May  1 12:50:03 2019
GPGPU-Sim uArch: cycles simulated: 684219  inst.: 13224741 (ipc=15.2) sim_rate=32815 (inst/sec) elapsed = 0:0:06:43 / Wed May  1 12:50:04 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (340712,343719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(340713,343719)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (340919,343719), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(340920,343719)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (341531,343719), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(341532,343719)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(208,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (341878,343719), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(341879,343719)
GPGPU-Sim uArch: cycles simulated: 685719  inst.: 13256123 (ipc=15.2) sim_rate=32812 (inst/sec) elapsed = 0:0:06:44 / Wed May  1 12:50:05 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (343021,343719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(343022,343719)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (343362,343719), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(343363,343719)
GPGPU-Sim uArch: cycles simulated: 687219  inst.: 13279855 (ipc=15.2) sim_rate=32789 (inst/sec) elapsed = 0:0:06:45 / Wed May  1 12:50:06 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (343612,343719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(343613,343719)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (343905,343719), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(343906,343719)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (344727,343719), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(344728,343719)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (344775,343719), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(344776,343719)
GPGPU-Sim uArch: cycles simulated: 688719  inst.: 13306981 (ipc=15.2) sim_rate=32775 (inst/sec) elapsed = 0:0:06:46 / Wed May  1 12:50:07 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (345619,343719), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(345620,343719)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (345687,343719), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(345688,343719)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (346121,343719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 690219  inst.: 13334234 (ipc=15.2) sim_rate=32762 (inst/sec) elapsed = 0:0:06:47 / Wed May  1 12:50:08 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (346890,343719), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (346915,343719), 4 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(246,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (347495,343719), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (347827,343719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 691719  inst.: 13354234 (ipc=15.2) sim_rate=32730 (inst/sec) elapsed = 0:0:06:48 / Wed May  1 12:50:09 2019
GPGPU-Sim uArch: cycles simulated: 692719  inst.: 13367594 (ipc=15.2) sim_rate=32683 (inst/sec) elapsed = 0:0:06:49 / Wed May  1 12:50:10 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (349124,343719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 694219  inst.: 13386143 (ipc=15.2) sim_rate=32649 (inst/sec) elapsed = 0:0:06:50 / Wed May  1 12:50:11 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (350737,343719), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (350907,343719), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (351057,343719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 696219  inst.: 13410982 (ipc=15.2) sim_rate=32630 (inst/sec) elapsed = 0:0:06:51 / Wed May  1 12:50:12 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (352545,343719), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (353274,343719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 697719  inst.: 13431023 (ipc=15.2) sim_rate=32599 (inst/sec) elapsed = 0:0:06:52 / Wed May  1 12:50:13 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (354307,343719), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (354529,343719), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(235,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (355696,343719), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (355781,343719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 699719  inst.: 13455915 (ipc=15.2) sim_rate=32580 (inst/sec) elapsed = 0:0:06:53 / Wed May  1 12:50:14 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (356288,343719), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (356476,343719), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (356609,343719), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (356894,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (357267,343719), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (357331,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 701219  inst.: 13473536 (ipc=15.2) sim_rate=32544 (inst/sec) elapsed = 0:0:06:54 / Wed May  1 12:50:15 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (357583,343719), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (358073,343719), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358205,343719), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (359110,343719), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (359249,343719), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 703219  inst.: 13496965 (ipc=15.1) sim_rate=32522 (inst/sec) elapsed = 0:0:06:55 / Wed May  1 12:50:16 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (360143,343719), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (360330,343719), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (360424,343719), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (360556,343719), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (360573,343719), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (361072,343719), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (361247,343719), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 705219  inst.: 13517056 (ipc=15.1) sim_rate=32492 (inst/sec) elapsed = 0:0:06:56 / Wed May  1 12:50:17 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (361541,343719), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (361571,343719), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (362810,343719), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (362874,343719), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (363096,343719), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (363253,343719), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (363466,343719), 2 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(232,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (363933,343719), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 707719  inst.: 13542971 (ipc=15.1) sim_rate=32477 (inst/sec) elapsed = 0:0:06:57 / Wed May  1 12:50:18 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (364188,343719), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (364306,343719), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (364408,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (364496,343719), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (364656,343719), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (364683,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (364983,343719), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (365199,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (365336,343719), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (365474,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (365493,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (365566,343719), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (365684,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (365991,343719), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (366088,343719), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (366147,343719), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (366292,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (366294,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (366316,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (366322,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 710219  inst.: 13565374 (ipc=15.0) sim_rate=32453 (inst/sec) elapsed = 0:0:06:58 / Wed May  1 12:50:19 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (366664,343719), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (366667,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (366674,343719), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (366721,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (366899,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (366981,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (367028,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (367055,343719), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (367131,343719), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (367401,343719), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (367642,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (367807,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (367880,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (368021,343719), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (368067,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (368106,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (368143,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (368420,343719), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (368745,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (369216,343719), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (369259,343719), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (369343,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (369374,343719), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (369429,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (369765,343719), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (369857,343719), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (369961,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (370611,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (372186,343719), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 372187
gpu_sim_insn = 5527760
gpu_ipc =      14.8521
gpu_tot_sim_cycle = 715906
gpu_tot_sim_insn = 13579668
gpu_tot_ipc =      18.9685
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1846714
gpu_stall_icnt2sh    = 4451757
gpu_total_sim_rate=32487

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 792822
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 79545, Miss = 66918, Miss_rate = 0.841, Pending_hits = 4431, Reservation_fails = 581510
	L1D_cache_core[1]: Access = 78290, Miss = 65631, Miss_rate = 0.838, Pending_hits = 4413, Reservation_fails = 570932
	L1D_cache_core[2]: Access = 76363, Miss = 63941, Miss_rate = 0.837, Pending_hits = 4299, Reservation_fails = 565505
	L1D_cache_core[3]: Access = 77661, Miss = 65273, Miss_rate = 0.840, Pending_hits = 4513, Reservation_fails = 576219
	L1D_cache_core[4]: Access = 73031, Miss = 61511, Miss_rate = 0.842, Pending_hits = 4186, Reservation_fails = 543663
	L1D_cache_core[5]: Access = 77383, Miss = 65285, Miss_rate = 0.844, Pending_hits = 4504, Reservation_fails = 568657
	L1D_cache_core[6]: Access = 77034, Miss = 65050, Miss_rate = 0.844, Pending_hits = 4432, Reservation_fails = 577859
	L1D_cache_core[7]: Access = 74993, Miss = 63042, Miss_rate = 0.841, Pending_hits = 4196, Reservation_fails = 558852
	L1D_cache_core[8]: Access = 78763, Miss = 66434, Miss_rate = 0.843, Pending_hits = 4466, Reservation_fails = 580493
	L1D_cache_core[9]: Access = 81019, Miss = 68595, Miss_rate = 0.847, Pending_hits = 4588, Reservation_fails = 585991
	L1D_cache_core[10]: Access = 79589, Miss = 66962, Miss_rate = 0.841, Pending_hits = 4598, Reservation_fails = 580399
	L1D_cache_core[11]: Access = 76054, Miss = 63970, Miss_rate = 0.841, Pending_hits = 4299, Reservation_fails = 570330
	L1D_cache_core[12]: Access = 78230, Miss = 65975, Miss_rate = 0.843, Pending_hits = 4462, Reservation_fails = 578231
	L1D_cache_core[13]: Access = 77071, Miss = 64890, Miss_rate = 0.842, Pending_hits = 4391, Reservation_fails = 570151
	L1D_cache_core[14]: Access = 77454, Miss = 65324, Miss_rate = 0.843, Pending_hits = 4326, Reservation_fails = 578431
	L1D_total_cache_accesses = 1162480
	L1D_total_cache_misses = 978801
	L1D_total_cache_miss_rate = 0.8420
	L1D_total_cache_pending_hits = 66104
	L1D_total_cache_reservation_fails = 8587223
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.055
L1C_cache:
	L1C_total_cache_accesses = 117793
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 115218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 65952
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 572552
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6145064
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117313
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 406249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2442159
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 791821
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2688, 2060, 2447, 2256, 2053, 2167, 2081, 2365, 2257, 2460, 2137, 2516, 2199, 2647, 2184, 2004, 2130, 2083, 2064, 2614, 2194, 1944, 2352, 2141, 1958, 1879, 2369, 1801, 2048, 1721, 2098, 2269, 2400, 1882, 2245, 1663, 2427, 2440, 2288, 2046, 1457, 1866, 1552, 1337, 2170, 1508, 1479, 1509, 
gpgpu_n_tot_thrd_icount = 46947904
gpgpu_n_tot_w_icount = 1467122
gpgpu_n_stall_shd_mem = 9389912
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 572552
gpgpu_n_mem_write_global = 408758
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1821204
gpgpu_n_store_insn = 665116
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1333456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9386501
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:15641619	W0_Idle:805431	W0_Scoreboard:2751326	W1:352945	W2:167162	W3:108808	W4:78124	W5:62812	W6:52612	W7:47744	W8:43638	W9:39166	W10:36561	W11:34742	W12:31244	W13:26427	W14:22674	W15:19885	W16:17386	W17:15275	W18:13159	W19:12179	W20:12398	W21:12777	W22:12900	W23:13382	W24:13640	W25:11558	W26:10322	W27:6383	W28:4268	W29:1767	W30:812	W31:52	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4580416 {8:572552,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16369712 {40:408500,72:84,136:174,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 77867072 {136:572552,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3270064 {8:408758,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 288 
maxdqlatency = 0 
maxmflatency = 1146 
averagemflatency = 396 
max_icnt2mem_latency = 840 
max_icnt2sh_latency = 714084 
mrq_lat_table:16820 	1596 	515 	976 	1255 	245 	100 	43 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117261 	690363 	173685 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	62772 	26167 	72615 	315726 	238418 	261909 	3778 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32931 	268325 	254554 	16630 	127 	0 	0 	2 	9 	35 	912 	9245 	18736 	44204 	99696 	169545 	66374 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	1348 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        30        24        17        26        24        25        25        26        25        28        24        29        28        31        28 
dram[1]:        31        28        29        21        22        26        22        23        27        31        25        30        30        31        24        23 
dram[2]:        28        29        27        25        26        25        26        24        25        26        25        24        26        24        28        24 
dram[3]:        24        28        23        25        29        25        25        19        30        25        23        22        27        24        23        26 
dram[4]:        29        26        27        25        25        29        20        23        29        29        22        22        27        27        25        20 
dram[5]:        34        21        24        24        26        26        24        28        29        26        25        22        25        21        23        22 
maximum service time to same row:
dram[0]:    110998    114970    158931    171442    127978    128678    218468    154290    118937    113391    109144    112076     67305     68147     79174    107611 
dram[1]:    106279    115894    121485    122378    130689    128862    208417    101415     82185    113947    151266     98884    113752     89072     68283     78838 
dram[2]:     80071     86857    121647    126044    128497    125863    148906    152325    120662    167573     68522    112878     66520     66200    146017    134249 
dram[3]:    124705    142281    112763    119894    125539    128341    152174    105284     95284    109087    139578     96749    111619     90808     74703     73444 
dram[4]:    230747    114402    121413    113568    144257    144992    148878    151390    144860    107497    189666    125304    157115    126970    193662    120624 
dram[5]:    152838    142139    175655    169573    144976    143913    152105     97866    111551    112187     65590     60764    113047     98041    199066    140450 
average row accesses per activate:
dram[0]:  6.848485  6.081081  6.054054  4.787234  6.500000  5.340909  4.740741  5.244898  5.354167  4.759259  4.800000  4.711111  4.923077  4.465117  7.384615  7.111111 
dram[1]:  5.947369  7.062500  7.258065  5.113636  5.000000  4.607843  6.095238  4.849057  4.690909  5.953488  6.000000  5.435897  5.647059  4.571429  5.189189  5.333333 
dram[2]:  7.258065  6.617647  5.090909  4.687500  6.000000  5.756098  6.736842  6.564103  5.140000  5.333333  5.142857  4.240000  4.571429  4.288889  7.680000  6.857143 
dram[3]:  4.729167  5.090909  6.277778  6.787879  6.714286  5.900000  7.558824  5.354167  5.120000  3.878788  4.075472  4.608696  6.857143  5.647059  5.052631  4.682927 
dram[4]:  8.000000  5.333333  7.758621  4.109091  5.441861  6.555555  5.160000  6.425000  7.558824  7.111111  5.219512  5.729730  4.923077  4.363636  7.111111  6.400000 
dram[5]:  5.000000  4.392157  4.869565  5.255814  5.441861  6.051282  8.031250  8.533334  5.140000  4.196721  4.953488  4.076923  5.052631  5.485714  6.193548  4.800000 
average row locality = 21551/3932 = 5.480926
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       195       192       192       192       202       202       224       224       224       224       204       202       192       192       192       192 
dram[1]:       194       192       192       192       202       202       224       224       224       224       204       202       192       192       192       192 
dram[2]:       192       192       192       192       202       204       224       224       224       224       204       202       192       192       192       192 
dram[3]:       192       192       192       192       202       204       224       224       224       224       204       202       192       192       192       192 
dram[4]:       192       192       192       192       202       204       224       224       224       224       203       202       192       192       192       192 
dram[5]:       192       192       192       192       202       204       224       224       224       224       202       202       192       192       192       192 
total reads: 19462
bank skew: 224/192 = 1.17
chip skew: 3245/3242 = 1.00
number of total write accesses:
dram[0]:        31        33        32        33        32        33        32        33        33        33        12        10         0         0         0         0 
dram[1]:        32        34        33        33        33        33        32        33        34        32        12        10         0         0         0         0 
dram[2]:        33        33        32        33        32        32        32        32        33        32        12        10         0         1         0         0 
dram[3]:        35        32        34        32        33        32        33        33        32        32        12        10         0         0         0         0 
dram[4]:        32        32        33        34        32        32        34        33        33        32        11        10         0         0         0         0 
dram[5]:        33        32        32        34        32        32        33        32        33        32        11        10         0         0         0         0 
total reads: 2089
min_bank_accesses = 0!
chip skew: 351/346 = 1.01
average mf latency per bank:
dram[0]:       8557      8622      9748      9786      9527      9528      9186      8926      8121      8505     18474     19591     32094     32588     44328     44519
dram[1]:       8579      8951      9767     10318      9741     10113      9261      9733      8688      8749     18456     20387     32303     34056     44914     47057
dram[2]:       8768      8668      9644      9628      9904      9724      9141      9126      8623      8744     18632     20536     32403     33807     43678     45532
dram[3]:       8747      8642      9458      9789      9348      9449      9124      9170      8512      8288     18795     19526     31844     33229     44354     45259
dram[4]:      11334      8709     12334      9646     12942      9623     12084      8820     11276      8092    118223     19960     43295     33349     58754     44100
dram[5]:       8560      9014      9597     10020      9322      9788      8571      9158      8046      8440     19570     20242     32031     33826     43520     45104
maximum mf latency per bank:
dram[0]:        859       971       909       874       852       964       956       924       963       955       908       926       926       860       998       889
dram[1]:        875      1036       896       887       918      1063       904       887       890       907       941       985       875      1003       927       991
dram[2]:        846       980       813       866       886       856       864       912       835       950       892       933       840       969       881       917
dram[3]:        850       869       906       938       891       910      1034       865       811      1022       876       867       973       916       846       931
dram[4]:       1029       922      1032       861      1034       845       994       917      1092       899      1067       906      1146       936      1014       916
dram[5]:        881       893       922       878       802       840       844       844       848       851       817      1000       951      1001       890       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944992 n_nop=936843 n_act=664 n_pre=648 n_req=3592 n_rd=6490 n_write=347 bw_util=0.01447
n_activity=54505 dram_eff=0.2509
bk0: 390a 942817i bk1: 384a 942646i bk2: 384a 942742i bk3: 384a 942368i bk4: 404a 942581i bk5: 404a 942259i bk6: 448a 941878i bk7: 448a 942011i bk8: 448a 942178i bk9: 448a 942086i bk10: 408a 942492i bk11: 404a 942444i bk12: 384a 942817i bk13: 384a 942497i bk14: 384a 943116i bk15: 384a 943114i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0178382
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944992 n_nop=936849 n_act=660 n_pre=644 n_req=3595 n_rd=6488 n_write=351 bw_util=0.01447
n_activity=56937 dram_eff=0.2402
bk0: 388a 942663i bk1: 384a 942789i bk2: 384a 942842i bk3: 384a 942533i bk4: 404a 942350i bk5: 404a 942282i bk6: 448a 942212i bk7: 448a 941964i bk8: 448a 942053i bk9: 448a 942430i bk10: 408a 942904i bk11: 404a 942814i bk12: 384a 943147i bk13: 384a 942804i bk14: 384a 942930i bk15: 384a 942899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.011417
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944992 n_nop=936885 n_act=644 n_pre=628 n_req=3591 n_rd=6488 n_write=347 bw_util=0.01447
n_activity=54477 dram_eff=0.2509
bk0: 384a 942843i bk1: 384a 942780i bk2: 384a 942378i bk3: 384a 942387i bk4: 404a 942575i bk5: 408a 942409i bk6: 448a 942223i bk7: 448a 942201i bk8: 448a 942174i bk9: 448a 942185i bk10: 408a 942686i bk11: 404a 942527i bk12: 384a 942809i bk13: 384a 942545i bk14: 384a 943120i bk15: 384a 942960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0223928
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944992 n_nop=936822 n_act=674 n_pre=658 n_req=3594 n_rd=6488 n_write=350 bw_util=0.01447
n_activity=56543 dram_eff=0.2419
bk0: 384a 942326i bk1: 384a 942396i bk2: 384a 942705i bk3: 384a 942765i bk4: 404a 942590i bk5: 408a 942544i bk6: 448a 942553i bk7: 448a 942291i bk8: 448a 942182i bk9: 448a 941827i bk10: 408a 942458i bk11: 404a 942577i bk12: 384a 943262i bk13: 384a 943007i bk14: 384a 943058i bk15: 384a 943000i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0108329
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944992 n_nop=936952 n_act=611 n_pre=595 n_req=3591 n_rd=6486 n_write=348 bw_util=0.01446
n_activity=55383 dram_eff=0.2468
bk0: 384a 942993i bk1: 384a 942497i bk2: 384a 942933i bk3: 384a 942274i bk4: 404a 942533i bk5: 408a 942496i bk6: 448a 942129i bk7: 448a 942182i bk8: 448a 942568i bk9: 448a 942470i bk10: 406a 942682i bk11: 404a 942673i bk12: 384a 942677i bk13: 384a 942307i bk14: 384a 942976i bk15: 384a 942814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204108
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944992 n_nop=936820 n_act=679 n_pre=663 n_req=3588 n_rd=6484 n_write=346 bw_util=0.01446
n_activity=56133 dram_eff=0.2434
bk0: 384a 942457i bk1: 384a 942171i bk2: 384a 942481i bk3: 384a 942542i bk4: 404a 942437i bk5: 408a 942493i bk6: 448a 942505i bk7: 448a 942621i bk8: 448a 942284i bk9: 448a 941983i bk10: 404a 942793i bk11: 404a 942440i bk12: 384a 942930i bk13: 384a 942934i bk14: 384a 943097i bk15: 384a 942787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0123123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77833, Miss = 1625, Miss_rate = 0.021, Pending_hits = 8, Reservation_fails = 230
L2_cache_bank[1]: Access = 78646, Miss = 1620, Miss_rate = 0.021, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 77919, Miss = 1624, Miss_rate = 0.021, Pending_hits = 10, Reservation_fails = 115
L2_cache_bank[3]: Access = 79236, Miss = 1620, Miss_rate = 0.020, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 77685, Miss = 1622, Miss_rate = 0.021, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 78819, Miss = 1622, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 207
L2_cache_bank[6]: Access = 78188, Miss = 1622, Miss_rate = 0.021, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 78691, Miss = 1622, Miss_rate = 0.021, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 117833, Miss = 1621, Miss_rate = 0.014, Pending_hits = 4, Reservation_fails = 72
L2_cache_bank[9]: Access = 78798, Miss = 1622, Miss_rate = 0.021, Pending_hits = 4, Reservation_fails = 42
L2_cache_bank[10]: Access = 78437, Miss = 1620, Miss_rate = 0.021, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 79300, Miss = 1622, Miss_rate = 0.020, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 981385
L2_total_cache_misses = 19462
L2_total_cache_miss_rate = 0.0198
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 666
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 555124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 324
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 406669
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2049
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.306
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3271863
icnt_total_pkts_simt_to_mem=1390749
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 68.818
	minimum = 6
	maximum = 760
Network latency average = 40.604
	minimum = 6
	maximum = 563
Slowest packet = 956467
Flit latency average = 27.7907
	minimum = 6
	maximum = 563
Slowest flit = 4292181
Fragmentation average = 0.104136
	minimum = 0
	maximum = 389
Injected packet rate average = 0.104048
	minimum = 0.0909032 (at node 4)
	maximum = 0.155634 (at node 23)
Accepted packet rate average = 0.104048
	minimum = 0.0909032 (at node 4)
	maximum = 0.155634 (at node 23)
Injected flit rate average = 0.259014
	minimum = 0.122635 (at node 4)
	maximum = 0.457579 (at node 23)
Accepted flit rate average= 0.259014
	minimum = 0.147893 (at node 25)
	maximum = 0.349674 (at node 10)
Injected packet length average = 2.48938
Accepted packet length average = 2.48938
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.6187 (6 samples)
	minimum = 6 (6 samples)
	maximum = 354.167 (6 samples)
Network latency average = 23.4149 (6 samples)
	minimum = 6 (6 samples)
	maximum = 268.333 (6 samples)
Flit latency average = 17.9868 (6 samples)
	minimum = 6 (6 samples)
	maximum = 266.333 (6 samples)
Fragmentation average = 0.0431423 (6 samples)
	minimum = 0 (6 samples)
	maximum = 155.5 (6 samples)
Injected packet rate average = 0.0531883 (6 samples)
	minimum = 0.0397253 (6 samples)
	maximum = 0.109485 (6 samples)
Accepted packet rate average = 0.0531883 (6 samples)
	minimum = 0.0397253 (6 samples)
	maximum = 0.109485 (6 samples)
Injected flit rate average = 0.123034 (6 samples)
	minimum = 0.057125 (6 samples)
	maximum = 0.24121 (6 samples)
Accepted flit rate average = 0.123034 (6 samples)
	minimum = 0.074482 (6 samples)
	maximum = 0.215975 (6 samples)
Injected packet size average = 2.31318 (6 samples)
Accepted packet size average = 2.31318 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 58 sec (418 sec)
gpgpu_simulation_rate = 32487 (inst/sec)
gpgpu_simulation_rate = 1712 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,715906)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,715906)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,715906)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,715906)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,715906)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,715906)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,715906)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,715906)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,715906)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,715906)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,715906)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,715906)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,715906)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,715906)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,715906)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,715906)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,715906)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,715906)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,715906)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,715906)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(48,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(36,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(88,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 716406  inst.: 13885475 (ipc=611.6) sim_rate=33139 (inst/sec) elapsed = 0:0:06:59 / Wed May  1 12:50:20 2019
GPGPU-Sim uArch: cycles simulated: 716906  inst.: 13902303 (ipc=322.6) sim_rate=33100 (inst/sec) elapsed = 0:0:07:00 / Wed May  1 12:50:21 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(44,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 717906  inst.: 13917039 (ipc=168.7) sim_rate=33057 (inst/sec) elapsed = 0:0:07:01 / Wed May  1 12:50:22 2019
GPGPU-Sim uArch: cycles simulated: 719406  inst.: 13933102 (ipc=101.0) sim_rate=33016 (inst/sec) elapsed = 0:0:07:02 / Wed May  1 12:50:23 2019
GPGPU-Sim uArch: cycles simulated: 720906  inst.: 13949662 (ipc=74.0) sim_rate=32977 (inst/sec) elapsed = 0:0:07:03 / Wed May  1 12:50:24 2019
GPGPU-Sim uArch: cycles simulated: 722406  inst.: 13968128 (ipc=59.8) sim_rate=32943 (inst/sec) elapsed = 0:0:07:04 / Wed May  1 12:50:25 2019
GPGPU-Sim uArch: cycles simulated: 723906  inst.: 13985342 (ipc=50.7) sim_rate=32906 (inst/sec) elapsed = 0:0:07:05 / Wed May  1 12:50:26 2019
GPGPU-Sim uArch: cycles simulated: 725406  inst.: 14003298 (ipc=44.6) sim_rate=32871 (inst/sec) elapsed = 0:0:07:06 / Wed May  1 12:50:27 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(4,0,0) tid=(46,0,0)
GPGPU-Sim uArch: cycles simulated: 726906  inst.: 14022585 (ipc=40.3) sim_rate=32839 (inst/sec) elapsed = 0:0:07:07 / Wed May  1 12:50:28 2019
GPGPU-Sim uArch: cycles simulated: 728406  inst.: 14041081 (ipc=36.9) sim_rate=32806 (inst/sec) elapsed = 0:0:07:08 / Wed May  1 12:50:29 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12729,715906), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12730,715906)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13334,715906), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13335,715906)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13449,715906), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13450,715906)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13913,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13914,715906)
GPGPU-Sim uArch: cycles simulated: 729906  inst.: 14067261 (ipc=34.8) sim_rate=32790 (inst/sec) elapsed = 0:0:07:09 / Wed May  1 12:50:30 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14265,715906), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14266,715906)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14323,715906), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14324,715906)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14969,715906), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14970,715906)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15172,715906), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15173,715906)
GPGPU-Sim uArch: cycles simulated: 731406  inst.: 14097721 (ipc=33.4) sim_rate=32785 (inst/sec) elapsed = 0:0:07:10 / Wed May  1 12:50:31 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15872,715906), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15873,715906)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(98,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16048,715906), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16049,715906)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16675,715906), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16676,715906)
GPGPU-Sim uArch: cycles simulated: 732906  inst.: 14122008 (ipc=31.9) sim_rate=32765 (inst/sec) elapsed = 0:0:07:11 / Wed May  1 12:50:32 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17500,715906), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17501,715906)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17741,715906), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17742,715906)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17928,715906), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17929,715906)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18206,715906), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18207,715906)
GPGPU-Sim uArch: cycles simulated: 734406  inst.: 14146578 (ipc=30.6) sim_rate=32746 (inst/sec) elapsed = 0:0:07:12 / Wed May  1 12:50:33 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18869,715906), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18870,715906)
GPGPU-Sim uArch: cycles simulated: 735406  inst.: 14161670 (ipc=29.8) sim_rate=32705 (inst/sec) elapsed = 0:0:07:13 / Wed May  1 12:50:34 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (19582,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(19583,715906)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19840,715906), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19841,715906)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19850,715906), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19851,715906)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20851,715906), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20852,715906)
GPGPU-Sim uArch: cycles simulated: 736906  inst.: 14192107 (ipc=29.2) sim_rate=32700 (inst/sec) elapsed = 0:0:07:14 / Wed May  1 12:50:35 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21144,715906), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21145,715906)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(84,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21426,715906), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(21427,715906)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21462,715906), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21463,715906)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21977,715906), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21978,715906)
GPGPU-Sim uArch: cycles simulated: 738406  inst.: 14223053 (ipc=28.6) sim_rate=32696 (inst/sec) elapsed = 0:0:07:15 / Wed May  1 12:50:36 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22940,715906), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(22941,715906)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22952,715906), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22953,715906)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23588,715906), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23589,715906)
GPGPU-Sim uArch: cycles simulated: 739906  inst.: 14252333 (ipc=28.0) sim_rate=32688 (inst/sec) elapsed = 0:0:07:16 / Wed May  1 12:50:37 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24272,715906), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24273,715906)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24613,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(24614,715906)
GPGPU-Sim uArch: cycles simulated: 741406  inst.: 14285232 (ipc=27.7) sim_rate=32689 (inst/sec) elapsed = 0:0:07:17 / Wed May  1 12:50:38 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25883,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(25884,715906)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(119,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (26153,715906), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(26154,715906)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26261,715906), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(26262,715906)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26540,715906), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(26541,715906)
GPGPU-Sim uArch: cycles simulated: 742906  inst.: 14319281 (ipc=27.4) sim_rate=32692 (inst/sec) elapsed = 0:0:07:18 / Wed May  1 12:50:39 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27023,715906), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(27024,715906)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (27200,715906), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(27201,715906)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27463,715906), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27464,715906)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27737,715906), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(27738,715906)
GPGPU-Sim uArch: cycles simulated: 744406  inst.: 14358431 (ipc=27.3) sim_rate=32707 (inst/sec) elapsed = 0:0:07:19 / Wed May  1 12:50:40 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (28580,715906), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(28581,715906)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (29051,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(29052,715906)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (29066,715906), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(29067,715906)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29365,715906), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(29366,715906)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (29396,715906), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(29397,715906)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(127,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (29751,715906), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(29752,715906)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29808,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(29809,715906)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29988,715906), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29989,715906)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (30017,715906), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(30018,715906)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30053,715906), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30054,715906)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30264,715906), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30265,715906)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (30308,715906), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(30309,715906)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (30368,715906), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(30369,715906)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (30370,715906), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(30371,715906)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (30389,715906), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(30390,715906)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30448,715906), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(30449,715906)
GPGPU-Sim uArch: cycles simulated: 746406  inst.: 14435202 (ipc=28.1) sim_rate=32807 (inst/sec) elapsed = 0:0:07:20 / Wed May  1 12:50:41 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (30644,715906), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(30645,715906)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30742,715906), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(30743,715906)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (31054,715906), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(31055,715906)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (31219,715906), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(31220,715906)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (31315,715906), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(31316,715906)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (31347,715906), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(31348,715906)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31357,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31358,715906)
GPGPU-Sim uArch: cycles simulated: 747406  inst.: 14475161 (ipc=28.4) sim_rate=32823 (inst/sec) elapsed = 0:0:07:21 / Wed May  1 12:50:42 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (31636,715906), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(31637,715906)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(150,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31722,715906), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(31723,715906)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (31747,715906), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(31748,715906)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (31785,715906), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(31786,715906)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (31895,715906), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(31896,715906)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (31977,715906), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(31978,715906)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32455,715906), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(32456,715906)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (32839,715906), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(32840,715906)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32884,715906), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(32885,715906)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (32940,715906), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(32941,715906)
GPGPU-Sim uArch: cycles simulated: 748906  inst.: 14532372 (ipc=28.9) sim_rate=32878 (inst/sec) elapsed = 0:0:07:22 / Wed May  1 12:50:43 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (33086,715906), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(33087,715906)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (33369,715906), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(33370,715906)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (33589,715906), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(33590,715906)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (33630,715906), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(33631,715906)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (33652,715906), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(33653,715906)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33706,715906), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(33707,715906)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (33724,715906), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(33725,715906)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (33809,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(33810,715906)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (33881,715906), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(33882,715906)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (34020,715906), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(34021,715906)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(169,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (34443,715906), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(34444,715906)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (34465,715906), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(34466,715906)
GPGPU-Sim uArch: cycles simulated: 750406  inst.: 14590564 (ipc=29.3) sim_rate=32935 (inst/sec) elapsed = 0:0:07:23 / Wed May  1 12:50:44 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (34750,715906), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(34751,715906)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (34932,715906), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(34933,715906)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (35039,715906), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(35040,715906)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (35140,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(35141,715906)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (35178,715906), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(35179,715906)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (35227,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(35228,715906)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (35282,715906), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(35283,715906)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (35294,715906), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(35295,715906)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (35471,715906), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(35472,715906)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (35546,715906), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(35547,715906)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (35551,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(35552,715906)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35686,715906), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35687,715906)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (35874,715906), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(35875,715906)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (35944,715906), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(35945,715906)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (35962,715906), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(35963,715906)
GPGPU-Sim uArch: cycles simulated: 751906  inst.: 14665867 (ipc=30.2) sim_rate=33031 (inst/sec) elapsed = 0:0:07:24 / Wed May  1 12:50:45 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (36042,715906), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(36043,715906)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(187,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (36150,715906), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(36151,715906)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (36272,715906), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(36273,715906)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (36292,715906), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(36293,715906)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (36302,715906), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(36303,715906)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (36314,715906), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(36315,715906)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (36391,715906), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(36392,715906)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (36477,715906), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(36478,715906)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (36490,715906), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(36491,715906)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (36499,715906), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(36500,715906)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36595,715906), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(36596,715906)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (36601,715906), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(36602,715906)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (36672,715906), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(36673,715906)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (36764,715906), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(36765,715906)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (36770,715906), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(36771,715906)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (36806,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(36807,715906)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (36814,715906), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(36815,715906)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36823,715906), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36824,715906)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (36837,715906), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(36838,715906)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (36853,715906), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(36854,715906)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36880,715906), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36881,715906)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (36892,715906), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(36893,715906)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (36911,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (36911,715906), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(36912,715906)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(36912,715906)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (37022,715906), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(37023,715906)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(211,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (37180,715906), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(37181,715906)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (37195,715906), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(37196,715906)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (37236,715906), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(37237,715906)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (37239,715906), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(37240,715906)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (37284,715906), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(37285,715906)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (37319,715906), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(37320,715906)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (37407,715906), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(37408,715906)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (37408,715906), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(37409,715906)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (37424,715906), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(37425,715906)
GPGPU-Sim uArch: cycles simulated: 753406  inst.: 14804226 (ipc=32.7) sim_rate=33267 (inst/sec) elapsed = 0:0:07:25 / Wed May  1 12:50:46 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (37533,715906), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(37534,715906)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37604,715906), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(37605,715906)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37613,715906), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37614,715906)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (37646,715906), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(37647,715906)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (37655,715906), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(37656,715906)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (37730,715906), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(37731,715906)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (37748,715906), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(37749,715906)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (37785,715906), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(37786,715906)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (37793,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(37794,715906)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (37811,715906), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(37812,715906)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (37855,715906), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(37856,715906)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37895,715906), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(37896,715906)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (37940,715906), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(37941,715906)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (38007,715906), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(38008,715906)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(234,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38098,715906), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38099,715906)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38102,715906), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38103,715906)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (38150,715906), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(38151,715906)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38212,715906), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38213,715906)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (38274,715906), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(38275,715906)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38437,715906), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38438,715906)
GPGPU-Sim uArch: cycles simulated: 754406  inst.: 14892678 (ipc=34.1) sim_rate=33391 (inst/sec) elapsed = 0:0:07:26 / Wed May  1 12:50:47 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (38539,715906), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(38540,715906)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (38551,715906), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(38552,715906)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (38600,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(38601,715906)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (38626,715906), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(38627,715906)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (38636,715906), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(38637,715906)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (38654,715906), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(38655,715906)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (38693,715906), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(38694,715906)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (38767,715906), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(38768,715906)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (38791,715906), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(38792,715906)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (38825,715906), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(38826,715906)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (38975,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(38976,715906)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (39007,715906), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(39008,715906)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (39009,715906), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(39010,715906)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (39011,715906), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(39012,715906)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (39027,715906), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(39028,715906)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (39058,715906), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(255,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (39170,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (39176,715906), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (39202,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (39220,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39288,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (39310,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (39378,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (39416,715906), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (39422,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (39441,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (39529,715906), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (39558,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39599,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (39627,715906), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (39643,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (39695,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (39699,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39710,715906), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (39711,715906), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (39723,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (39732,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (39789,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (39794,715906), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (39808,715906), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (39839,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (39845,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (39849,715906), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (39850,715906), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (39866,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (39876,715906), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (39896,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (39922,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (39925,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39926,715906), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (39926,715906), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (39949,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (39949,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (39951,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (39962,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (39986,715906), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 755906  inst.: 14970462 (ipc=34.8) sim_rate=33490 (inst/sec) elapsed = 0:0:07:27 / Wed May  1 12:50:48 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40004,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (40019,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (40050,715906), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (40052,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (40063,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (40066,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (40069,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (40134,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40224,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (40235,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (40247,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40258,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (40270,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (40287,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (40300,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (40304,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (40328,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (40344,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (40360,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (40361,715906), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (40420,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (40422,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (40536,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (40547,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (40556,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (40567,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40586,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (40604,715906), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (40606,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (40647,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (40675,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40703,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (40715,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (40743,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (40749,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (40777,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (40786,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (40816,715906), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (40873,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (40894,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (40908,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (40957,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (41011,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (41018,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41062,715906), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41142,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (41165,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (41438,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41451,715906), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 41452
gpu_sim_insn = 1395875
gpu_ipc =      33.6745
gpu_tot_sim_cycle = 757358
gpu_tot_sim_insn = 14975543
gpu_tot_ipc =      19.7734
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1990414
gpu_stall_icnt2sh    = 4785214
gpu_total_sim_rate=33502

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 902188
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 84416, Miss = 70244, Miss_rate = 0.832, Pending_hits = 4666, Reservation_fails = 608121
	L1D_cache_core[1]: Access = 83020, Miss = 69024, Miss_rate = 0.831, Pending_hits = 4623, Reservation_fails = 600549
	L1D_cache_core[2]: Access = 80855, Miss = 67144, Miss_rate = 0.830, Pending_hits = 4492, Reservation_fails = 591811
	L1D_cache_core[3]: Access = 82558, Miss = 68772, Miss_rate = 0.833, Pending_hits = 4719, Reservation_fails = 604321
	L1D_cache_core[4]: Access = 77711, Miss = 64844, Miss_rate = 0.834, Pending_hits = 4393, Reservation_fails = 573653
	L1D_cache_core[5]: Access = 82266, Miss = 68686, Miss_rate = 0.835, Pending_hits = 4735, Reservation_fails = 596210
	L1D_cache_core[6]: Access = 81826, Miss = 68493, Miss_rate = 0.837, Pending_hits = 4612, Reservation_fails = 607298
	L1D_cache_core[7]: Access = 79944, Miss = 66417, Miss_rate = 0.831, Pending_hits = 4450, Reservation_fails = 584202
	L1D_cache_core[8]: Access = 83471, Miss = 69827, Miss_rate = 0.837, Pending_hits = 4679, Reservation_fails = 609203
	L1D_cache_core[9]: Access = 85815, Miss = 71995, Miss_rate = 0.839, Pending_hits = 4812, Reservation_fails = 613695
	L1D_cache_core[10]: Access = 84040, Miss = 70178, Miss_rate = 0.835, Pending_hits = 4805, Reservation_fails = 608814
	L1D_cache_core[11]: Access = 80689, Miss = 67280, Miss_rate = 0.834, Pending_hits = 4532, Reservation_fails = 599105
	L1D_cache_core[12]: Access = 82785, Miss = 69281, Miss_rate = 0.837, Pending_hits = 4660, Reservation_fails = 608620
	L1D_cache_core[13]: Access = 81761, Miss = 68385, Miss_rate = 0.836, Pending_hits = 4571, Reservation_fails = 601420
	L1D_cache_core[14]: Access = 82257, Miss = 68743, Miss_rate = 0.836, Pending_hits = 4545, Reservation_fails = 605997
	L1D_total_cache_accesses = 1233414
	L1D_total_cache_misses = 1029313
	L1D_total_cache_miss_rate = 0.8345
	L1D_total_cache_pending_hits = 69294
	L1D_total_cache_reservation_fails = 9013019
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.057
L1C_cache:
	L1C_total_cache_accesses = 127429
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131866
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 69107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 619120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6565315
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126949
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410193
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2447704
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 901187
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2958, 2425, 2642, 2659, 2267, 2458, 2485, 2673, 2557, 2694, 2403, 2877, 2686, 2980, 2584, 2448, 2436, 2348, 2302, 2925, 2450, 2288, 2691, 2455, 2264, 2212, 2639, 2071, 2442, 2024, 2217, 2484, 2593, 2130, 2537, 1878, 2711, 2721, 2525, 2360, 1818, 2070, 1734, 1467, 2463, 1767, 1672, 1790, 
gpgpu_n_tot_thrd_icount = 52891872
gpgpu_n_tot_w_icount = 1652871
gpgpu_n_stall_shd_mem = 9854160
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 619120
gpgpu_n_mem_write_global = 413321
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1967918
gpgpu_n_store_insn = 679524
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484850
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9850749
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16362406	W0_Idle:814787	W0_Scoreboard:3062368	W1:417846	W2:192334	W3:126036	W4:89711	W5:72867	W6:60606	W7:52883	W8:46763	W9:41628	W10:38335	W11:35747	W12:31776	W13:26989	W14:23200	W15:20313	W16:17929	W17:15746	W18:13802	W19:12316	W20:12587	W21:12917	W22:13067	W23:13456	W24:13763	W25:11569	W26:10363	W27:6383	W28:4268	W29:1767	W30:812	W31:52	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4952960 {8:619120,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16552232 {40:413063,72:84,136:174,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84200320 {136:619120,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3306568 {8:413321,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 288 
maxdqlatency = 0 
maxmflatency = 1212 
averagemflatency = 394 
max_icnt2mem_latency = 935 
max_icnt2sh_latency = 755417 
mrq_lat_table:16820 	1596 	515 	976 	1255 	245 	100 	43 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128427 	723179 	180825 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	78400 	29307 	77205 	325770 	249972 	267899 	3963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	34677 	295362 	271840 	17127 	129 	0 	0 	2 	9 	35 	912 	9245 	18736 	44204 	99696 	169545 	70937 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	1420 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        30        24        17        26        24        25        25        26        25        28        24        29        28        31        28 
dram[1]:        31        28        29        21        22        26        22        23        27        31        25        30        30        31        24        23 
dram[2]:        28        29        27        25        26        25        26        24        25        26        25        24        26        24        28        24 
dram[3]:        24        28        23        25        29        25        25        19        30        25        23        22        27        24        23        26 
dram[4]:        29        26        27        25        25        29        20        23        29        29        22        22        27        27        25        20 
dram[5]:        34        21        24        24        26        26        24        28        29        26        25        22        25        21        23        22 
maximum service time to same row:
dram[0]:    110998    114970    158931    171442    127978    128678    218468    154290    118937    113391    109144    112076     67305     68147     79174    107611 
dram[1]:    106279    115894    121485    122378    130689    128862    208417    101415     82185    113947    151266     98884    113752     89072     68283     78838 
dram[2]:     80071     86857    121647    126044    128497    125863    148906    152325    120662    167573     68522    112878     66520     66200    146017    134249 
dram[3]:    124705    142281    112763    119894    125539    128341    152174    105284     95284    109087    139578     96749    111619     90808     74703     73444 
dram[4]:    230747    114402    121413    113568    144257    144992    148878    151390    144860    107497    189666    125304    157115    126970    193662    120624 
dram[5]:    152838    142139    175655    169573    144976    143913    152105     97866    111551    112187     65590     60764    113047     98041    199066    140450 
average row accesses per activate:
dram[0]:  6.848485  6.081081  6.054054  4.787234  6.500000  5.340909  4.740741  5.244898  5.354167  4.759259  4.800000  4.711111  4.923077  4.465117  7.384615  7.111111 
dram[1]:  5.947369  7.062500  7.258065  5.113636  5.000000  4.607843  6.095238  4.849057  4.690909  5.953488  6.000000  5.435897  5.647059  4.571429  5.189189  5.333333 
dram[2]:  7.258065  6.617647  5.090909  4.687500  6.000000  5.756098  6.736842  6.564103  5.140000  5.333333  5.142857  4.240000  4.571429  4.288889  7.680000  6.857143 
dram[3]:  4.729167  5.090909  6.277778  6.787879  6.714286  5.900000  7.558824  5.354167  5.120000  3.878788  4.075472  4.608696  6.857143  5.647059  5.052631  4.682927 
dram[4]:  8.000000  5.333333  7.758621  4.109091  5.441861  6.555555  5.160000  6.425000  7.558824  7.111111  5.219512  5.729730  4.923077  4.363636  7.111111  6.400000 
dram[5]:  5.000000  4.392157  4.869565  5.255814  5.441861  6.051282  8.031250  8.533334  5.140000  4.196721  4.953488  4.076923  5.052631  5.485714  6.193548  4.800000 
average row locality = 21551/3932 = 5.480926
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       195       192       192       192       202       202       224       224       224       224       204       202       192       192       192       192 
dram[1]:       194       192       192       192       202       202       224       224       224       224       204       202       192       192       192       192 
dram[2]:       192       192       192       192       202       204       224       224       224       224       204       202       192       192       192       192 
dram[3]:       192       192       192       192       202       204       224       224       224       224       204       202       192       192       192       192 
dram[4]:       192       192       192       192       202       204       224       224       224       224       203       202       192       192       192       192 
dram[5]:       192       192       192       192       202       204       224       224       224       224       202       202       192       192       192       192 
total reads: 19462
bank skew: 224/192 = 1.17
chip skew: 3245/3242 = 1.00
number of total write accesses:
dram[0]:        31        33        32        33        32        33        32        33        33        33        12        10         0         0         0         0 
dram[1]:        32        34        33        33        33        33        32        33        34        32        12        10         0         0         0         0 
dram[2]:        33        33        32        33        32        32        32        32        33        32        12        10         0         1         0         0 
dram[3]:        35        32        34        32        33        32        33        33        32        32        12        10         0         0         0         0 
dram[4]:        32        32        33        34        32        32        34        33        33        32        11        10         0         0         0         0 
dram[5]:        33        32        32        34        32        32        33        32        33        32        11        10         0         0         0         0 
total reads: 2089
min_bank_accesses = 0!
chip skew: 351/346 = 1.01
average mf latency per bank:
dram[0]:       8833      8921     10011     10018      9749      9737      9412      9140      8357      8722     19112     20165     33785     34114     47753     47460
dram[1]:       9026      9257     10047     10552      9983     10320      9498      9918      8929      8988     19080     20934     34079     35550     48895     50269
dram[2]:       9048      8909      9925      9909     10056     10000      9335      9335      8889      8973     19122     21197     34027     35695     46975     48874
dram[3]:       9113      9016      9783     10150      9627      9765      9357      9486      8725      8573     19422     20267     33681     35692     48128     49694
dram[4]:      11785      9025     12802     10034     13261      9896     12435      9067     11580      8344    120361     20644     45869     35424     63488     47827
dram[5]:       8895      9366      9938     10359      9586      9963      8831      9363      8333      8694     20247     20871     33782     35747     47202     48398
maximum mf latency per bank:
dram[0]:        859       971       909       874       852       964       956       924       963       955      1054       926       926       860      1039       889
dram[1]:        907      1036       896       887       918      1063       904       887       890       907       941       985       875      1003       960      1013
dram[2]:        846       980       813       866       886       856       864       912       835       950       892       933       840      1046      1043      1038
dram[3]:        850       869       906       938       891       910      1034       865       811      1022      1061       868       973       916       846       931
dram[4]:       1029       922      1032       972      1034       845       994       917      1092       899      1067       906      1212       936      1014       916
dram[5]:        881       893       922       878       802       840       844       844      1023       851       817      1000       951      1001       890       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999708 n_nop=991559 n_act=664 n_pre=648 n_req=3592 n_rd=6490 n_write=347 bw_util=0.01368
n_activity=54505 dram_eff=0.2509
bk0: 390a 997533i bk1: 384a 997362i bk2: 384a 997458i bk3: 384a 997084i bk4: 404a 997297i bk5: 404a 996975i bk6: 448a 996594i bk7: 448a 996727i bk8: 448a 996894i bk9: 448a 996802i bk10: 408a 997208i bk11: 404a 997160i bk12: 384a 997533i bk13: 384a 997213i bk14: 384a 997832i bk15: 384a 997830i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0168619
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999708 n_nop=991565 n_act=660 n_pre=644 n_req=3595 n_rd=6488 n_write=351 bw_util=0.01368
n_activity=56937 dram_eff=0.2402
bk0: 388a 997379i bk1: 384a 997505i bk2: 384a 997558i bk3: 384a 997249i bk4: 404a 997066i bk5: 404a 996998i bk6: 448a 996928i bk7: 448a 996680i bk8: 448a 996769i bk9: 448a 997146i bk10: 408a 997620i bk11: 404a 997530i bk12: 384a 997863i bk13: 384a 997520i bk14: 384a 997646i bk15: 384a 997615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0107922
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999708 n_nop=991601 n_act=644 n_pre=628 n_req=3591 n_rd=6488 n_write=347 bw_util=0.01367
n_activity=54477 dram_eff=0.2509
bk0: 384a 997559i bk1: 384a 997496i bk2: 384a 997094i bk3: 384a 997103i bk4: 404a 997291i bk5: 408a 997125i bk6: 448a 996939i bk7: 448a 996917i bk8: 448a 996890i bk9: 448a 996901i bk10: 408a 997402i bk11: 404a 997243i bk12: 384a 997525i bk13: 384a 997261i bk14: 384a 997836i bk15: 384a 997676i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0211672
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999708 n_nop=991538 n_act=674 n_pre=658 n_req=3594 n_rd=6488 n_write=350 bw_util=0.01368
n_activity=56543 dram_eff=0.2419
bk0: 384a 997042i bk1: 384a 997112i bk2: 384a 997421i bk3: 384a 997481i bk4: 404a 997306i bk5: 408a 997260i bk6: 448a 997269i bk7: 448a 997007i bk8: 448a 996898i bk9: 448a 996543i bk10: 408a 997174i bk11: 404a 997293i bk12: 384a 997978i bk13: 384a 997723i bk14: 384a 997774i bk15: 384a 997716i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.01024
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999708 n_nop=991668 n_act=611 n_pre=595 n_req=3591 n_rd=6486 n_write=348 bw_util=0.01367
n_activity=55383 dram_eff=0.2468
bk0: 384a 997709i bk1: 384a 997213i bk2: 384a 997649i bk3: 384a 996990i bk4: 404a 997249i bk5: 408a 997212i bk6: 448a 996845i bk7: 448a 996898i bk8: 448a 997284i bk9: 448a 997186i bk10: 406a 997398i bk11: 404a 997389i bk12: 384a 997393i bk13: 384a 997023i bk14: 384a 997692i bk15: 384a 997530i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0192936
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=999708 n_nop=991536 n_act=679 n_pre=663 n_req=3588 n_rd=6484 n_write=346 bw_util=0.01366
n_activity=56133 dram_eff=0.2434
bk0: 384a 997173i bk1: 384a 996887i bk2: 384a 997197i bk3: 384a 997258i bk4: 404a 997153i bk5: 408a 997209i bk6: 448a 997221i bk7: 448a 997337i bk8: 448a 997000i bk9: 448a 996699i bk10: 404a 997509i bk11: 404a 997156i bk12: 384a 997646i bk13: 384a 997650i bk14: 384a 997813i bk15: 384a 997503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0116384

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82042, Miss = 1625, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 230
L2_cache_bank[1]: Access = 82711, Miss = 1620, Miss_rate = 0.020, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 82088, Miss = 1624, Miss_rate = 0.020, Pending_hits = 10, Reservation_fails = 115
L2_cache_bank[3]: Access = 83324, Miss = 1620, Miss_rate = 0.019, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 81780, Miss = 1622, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 83001, Miss = 1622, Miss_rate = 0.020, Pending_hits = 4, Reservation_fails = 207
L2_cache_bank[6]: Access = 82446, Miss = 1622, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 83135, Miss = 1622, Miss_rate = 0.020, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 122633, Miss = 1621, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 72
L2_cache_bank[9]: Access = 83156, Miss = 1622, Miss_rate = 0.020, Pending_hits = 4, Reservation_fails = 42
L2_cache_bank[10]: Access = 82683, Miss = 1620, Miss_rate = 0.020, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 83517, Miss = 1622, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 1032516
L2_total_cache_misses = 19462
L2_total_cache_miss_rate = 0.0188
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 666
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 601692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 324
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411232
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2049
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.310
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3509266
icnt_total_pkts_simt_to_mem=1446443
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.9087
	minimum = 6
	maximum = 854
Network latency average = 33.5621
	minimum = 6
	maximum = 548
Slowest packet = 1989139
Flit latency average = 21.2175
	minimum = 6
	maximum = 547
Slowest flit = 4780431
Fragmentation average = 0.0612935
	minimum = 0
	maximum = 365
Injected packet rate average = 0.0913703
	minimum = 0.0783316 (at node 2)
	maximum = 0.115797 (at node 23)
Accepted packet rate average = 0.0913703
	minimum = 0.0783316 (at node 2)
	maximum = 0.115797 (at node 23)
Injected flit rate average = 0.26188
	minimum = 0.0854 (at node 10)
	maximum = 0.502075 (at node 22)
Accepted flit rate average= 0.26188
	minimum = 0.106412 (at node 19)
	maximum = 0.398533 (at node 13)
Injected packet length average = 2.86614
Accepted packet length average = 2.86614
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 39.3744 (7 samples)
	minimum = 6 (7 samples)
	maximum = 425.571 (7 samples)
Network latency average = 24.8645 (7 samples)
	minimum = 6 (7 samples)
	maximum = 308.286 (7 samples)
Flit latency average = 18.4483 (7 samples)
	minimum = 6 (7 samples)
	maximum = 306.429 (7 samples)
Fragmentation average = 0.0457353 (7 samples)
	minimum = 0 (7 samples)
	maximum = 185.429 (7 samples)
Injected packet rate average = 0.0586428 (7 samples)
	minimum = 0.0452405 (7 samples)
	maximum = 0.110387 (7 samples)
Accepted packet rate average = 0.0586428 (7 samples)
	minimum = 0.0452405 (7 samples)
	maximum = 0.110387 (7 samples)
Injected flit rate average = 0.142869 (7 samples)
	minimum = 0.0611643 (7 samples)
	maximum = 0.278477 (7 samples)
Accepted flit rate average = 0.142869 (7 samples)
	minimum = 0.0790435 (7 samples)
	maximum = 0.242054 (7 samples)
Injected packet size average = 2.43626 (7 samples)
Accepted packet size average = 2.43626 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 27 sec (447 sec)
gpgpu_simulation_rate = 33502 (inst/sec)
gpgpu_simulation_rate = 1694 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,757358)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,757358)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,757358)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,757358)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,757358)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,757358)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,757358)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,757358)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,757358)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,757358)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,757358)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,757358)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,757358)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,757358)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,757358)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,757358)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,757358)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,757358)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,757358)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,757358)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(5,0,0) tid=(126,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(20,0,0) tid=(62,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(4,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (372,757358), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(373,757358)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (376,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (376,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (376,757358), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(377,757358)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(377,757358)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(377,757358)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (377,757358), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(378,757358)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (378,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (378,757358), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(379,757358)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(379,757358)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (379,757358), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(380,757358)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (380,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(381,757358)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (384,757358), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(385,757358)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (387,757358), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(388,757358)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (389,757358), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(390,757358)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (390,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (390,757358), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(391,757358)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(391,757358)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (399,757358), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(400,757358)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (400,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (400,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(401,757358)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(401,757358)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (403,757358), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(404,757358)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (405,757358), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(406,757358)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (406,757358), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(407,757358)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (408,757358), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(409,757358)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (409,757358), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(410,757358)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (416,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(417,757358)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (425,757358), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(426,757358)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (427,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (427,757358), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(428,757358)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(428,757358)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (430,757358), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(431,757358)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (433,757358), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(434,757358)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (441,757358), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(442,757358)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (442,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (442,757358), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(443,757358)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(444,757358)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (457,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,757358), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,757358)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(458,757358)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (465,757358), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(466,757358)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (472,757358), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(473,757358)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (474,757358), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(475,757358)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(98,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (498,757358), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(499,757358)
GPGPU-Sim uArch: cycles simulated: 757858  inst.: 15329926 (ipc=708.8) sim_rate=34218 (inst/sec) elapsed = 0:0:07:28 / Wed May  1 12:50:49 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (580,757358), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(581,757358)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (658,757358), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(659,757358)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (689,757358), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(690,757358)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (705,757358), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(706,757358)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (712,757358), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(713,757358)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (716,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (716,757358), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(717,757358)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(717,757358)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (717,757358), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(718,757358)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (728,757358), 5 CTAs running
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(128,0,0) tid=(112,0,0)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(729,757358)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (729,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(730,757358)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (731,757358), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(732,757358)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (736,757358), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(737,757358)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (762,757358), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(763,757358)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (770,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(771,757358)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (776,757358), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(777,757358)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (783,757358), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(784,757358)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (787,757358), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(788,757358)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (789,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (789,757358), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(790,757358)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(790,757358)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (795,757358), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(796,757358)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (806,757358), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(807,757358)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,757358), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(815,757358)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (816,757358), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(817,757358)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (819,757358), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(820,757358)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (823,757358), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(824,757358)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (831,757358), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(832,757358)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (838,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(839,757358)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (849,757358), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(850,757358)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (851,757358), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(852,757358)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (866,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (866,757358), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(867,757358)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(867,757358)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (891,757358), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(892,757358)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (896,757358), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(897,757358)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (915,757358), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(916,757358)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(153,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (940,757358), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(941,757358)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (968,757358), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(969,757358)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (970,757358), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(971,757358)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (973,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(974,757358)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (976,757358), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(977,757358)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (986,757358), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(987,757358)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (992,757358), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(993,757358)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (994,757358), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(995,757358)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (998,757358), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(999,757358)
GPGPU-Sim uArch: cycles simulated: 758358  inst.: 15533646 (ipc=558.1) sim_rate=34596 (inst/sec) elapsed = 0:0:07:29 / Wed May  1 12:50:50 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1000,757358), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1001,757358)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1013,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1013,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1014,757358)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1014,757358)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1017,757358), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1018,757358)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1030,757358), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1031,757358)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1049,757358), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1050,757358)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1050,757358), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1051,757358)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1051,757358), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1052,757358)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1054,757358), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1055,757358)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1063,757358), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1064,757358)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1083,757358), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1084,757358)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1088,757358), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1089,757358)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1096,757358), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1097,757358)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1098,757358), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1099,757358)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1108,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1109,757358)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1119,757358), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1120,757358)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1120,757358), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1121,757358)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1123,757358), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1124,757358)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1128,757358), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1129,757358)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1134,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1134,757358), 4 CTAs running
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(171,0,0) tid=(158,0,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1135,757358)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1136,757358)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1149,757358), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1150,757358)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1153,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1153,757358), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1154,757358)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1154,757358), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1155,757358)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1155,757358)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1167,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1168,757358)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1184,757358), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1185,757358)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1185,757358), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1186,757358)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1195,757358), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1196,757358)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1214,757358), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1215,757358)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1227,757358), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1228,757358)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1246,757358), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1247,757358)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1248,757358), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1249,757358)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1249,757358), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1250,757358)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1266,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1266,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1267,757358)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1267,757358)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1276,757358), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1277,757358)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1279,757358), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1280,757358)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1281,757358), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1282,757358)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1285,757358), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1286,757358)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1293,757358), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1294,757358)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1295,757358), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1296,757358)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1299,757358), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1300,757358)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1301,757358), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1302,757358)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1305,757358), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1306,757358)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1324,757358), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1325,757358)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(178,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1342,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1343,757358)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1347,757358), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1348,757358)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1359,757358), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1360,757358)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1362,757358), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1363,757358)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1374,757358), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1375,757358)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1375,757358), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1376,757358)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1381,757358), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1382,757358)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1383,757358), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1384,757358)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1393,757358), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1394,757358)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1399,757358), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1400,757358)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1410,757358), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1411,757358)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1423,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1424,757358)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1439,757358), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1440,757358)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1442,757358), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1443,757358)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1446,757358), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1447,757358)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1462,757358), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1463,757358)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1463,757358), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1464,757358)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1467,757358), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1468,757358)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1469,757358), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1470,757358)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1486,757358), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1487,757358)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1491,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1492,757358)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1492,757358), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1493,757358)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1493,757358), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1494,757358)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1494,757358), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1495,757358)
GPGPU-Sim uArch: cycles simulated: 758858  inst.: 15775881 (ipc=533.6) sim_rate=35057 (inst/sec) elapsed = 0:0:07:30 / Wed May  1 12:50:51 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1502,757358), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1503,757358)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1509,757358), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1510,757358)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1510,757358), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1511,757358)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1513,757358), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1514,757358)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(214,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1532,757358), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1533,757358)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1540,757358), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1541,757358)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1543,757358), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1544,757358)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1545,757358), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1546,757358)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1546,757358), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1547,757358)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1549,757358), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1550,757358)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1558,757358), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1559,757358)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1561,757358), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1562,757358)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1566,757358), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1567,757358)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1572,757358), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1573,757358)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1576,757358), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1577,757358)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1580,757358), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1581,757358)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1597,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1612,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1617,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1622,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1623,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1631,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1634,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1646,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1648,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1654,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1656,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1659,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1665,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1669,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1683,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1713,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1715,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1716,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1722,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1725,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1727,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1734,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1743,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1744,757358), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1746,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1746,757358), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1759,757358), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1762,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1764,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1773,757358), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1782,757358), 3 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(247,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1783,757358), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1785,757358), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1790,757358), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1795,757358), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1796,757358), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1802,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1803,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1807,757358), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1807,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1811,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1813,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1818,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1818,757358), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1828,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1828,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1830,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1842,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1855,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1864,757358), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1866,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1872,757358), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1874,757358), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1875,757358), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1881,757358), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1888,757358), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1922,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1962,757358), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1980,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1982,757358), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 759358  inst.: 15897891 (ipc=461.2) sim_rate=35250 (inst/sec) elapsed = 0:0:07:31 / Wed May  1 12:50:52 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2008,757358), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2016,757358), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2048,757358), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2052,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2059,757358), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2066,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2066,757358), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2067,757358), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2075,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2100,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2103,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2106,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2130,757358), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2136,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2146,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2167,757358), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2186,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2187,757358), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2193,757358), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2328,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2343,757358), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2391,757358), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2430,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2463,757358), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2501,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2595,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2694,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2696,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3243,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (3376,757358), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3377
gpu_sim_insn = 924182
gpu_ipc =     273.6695
gpu_tot_sim_cycle = 760735
gpu_tot_sim_insn = 15899725
gpu_tot_ipc =      20.9005
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1990414
gpu_stall_icnt2sh    = 4785775
gpu_total_sim_rate=35254

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 924144
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 84614, Miss = 70307, Miss_rate = 0.831, Pending_hits = 4768, Reservation_fails = 608121
	L1D_cache_core[1]: Access = 83234, Miss = 69090, Miss_rate = 0.830, Pending_hits = 4749, Reservation_fails = 600549
	L1D_cache_core[2]: Access = 81081, Miss = 67228, Miss_rate = 0.829, Pending_hits = 4596, Reservation_fails = 591811
	L1D_cache_core[3]: Access = 82786, Miss = 68861, Miss_rate = 0.832, Pending_hits = 4803, Reservation_fails = 604321
	L1D_cache_core[4]: Access = 77979, Miss = 64952, Miss_rate = 0.833, Pending_hits = 4501, Reservation_fails = 573653
	L1D_cache_core[5]: Access = 82474, Miss = 68771, Miss_rate = 0.834, Pending_hits = 4813, Reservation_fails = 596210
	L1D_cache_core[6]: Access = 82036, Miss = 68560, Miss_rate = 0.836, Pending_hits = 4732, Reservation_fails = 607298
	L1D_cache_core[7]: Access = 80182, Miss = 66515, Miss_rate = 0.830, Pending_hits = 4535, Reservation_fails = 584202
	L1D_cache_core[8]: Access = 83704, Miss = 69924, Miss_rate = 0.835, Pending_hits = 4769, Reservation_fails = 609203
	L1D_cache_core[9]: Access = 86057, Miss = 72079, Miss_rate = 0.838, Pending_hits = 4938, Reservation_fails = 613695
	L1D_cache_core[10]: Access = 84278, Miss = 70273, Miss_rate = 0.834, Pending_hits = 4901, Reservation_fails = 608814
	L1D_cache_core[11]: Access = 80905, Miss = 67354, Miss_rate = 0.833, Pending_hits = 4634, Reservation_fails = 599105
	L1D_cache_core[12]: Access = 82985, Miss = 69361, Miss_rate = 0.836, Pending_hits = 4732, Reservation_fails = 608620
	L1D_cache_core[13]: Access = 81959, Miss = 68445, Miss_rate = 0.835, Pending_hits = 4691, Reservation_fails = 601420
	L1D_cache_core[14]: Access = 82477, Miss = 68813, Miss_rate = 0.834, Pending_hits = 4672, Reservation_fails = 605997
	L1D_total_cache_accesses = 1236751
	L1D_total_cache_misses = 1030533
	L1D_total_cache_miss_rate = 0.8333
	L1D_total_cache_pending_hits = 70834
	L1D_total_cache_reservation_fails = 9013019
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 131809
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 132357
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70647
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6565315
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131329
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2447704
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 923143
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3048, 2515, 2732, 2749, 2357, 2548, 2575, 2763, 2647, 2784, 2493, 2967, 2776, 3070, 2674, 2538, 2466, 2378, 2332, 2955, 2480, 2318, 2773, 2485, 2279, 2227, 2654, 2086, 2457, 2113, 2232, 2499, 2608, 2145, 2552, 1893, 2726, 2736, 2540, 2460, 1833, 2148, 1749, 1482, 2478, 1782, 1739, 1805, 
gpgpu_n_tot_thrd_icount = 54071648
gpgpu_n_tot_w_icount = 1689739
gpgpu_n_stall_shd_mem = 9854277
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620235
gpgpu_n_mem_write_global = 413512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2034571
gpgpu_n_store_insn = 679741
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1616245
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9850866
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16363236	W0_Idle:820744	W0_Scoreboard:3091983	W1:423205	W2:193060	W3:126099	W4:89711	W5:72867	W6:60606	W7:52883	W8:46763	W9:41628	W10:38335	W11:35747	W12:31776	W13:26989	W14:23200	W15:20313	W16:17929	W17:15746	W18:13802	W19:12316	W20:12587	W21:12917	W22:13067	W23:13456	W24:13763	W25:11569	W26:10363	W27:6383	W28:4268	W29:1767	W30:812	W31:52	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4961880 {8:620235,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16559872 {40:413254,72:84,136:174,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84351960 {136:620235,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3308096 {8:413512,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 288 
maxdqlatency = 0 
maxmflatency = 1212 
averagemflatency = 394 
max_icnt2mem_latency = 935 
max_icnt2sh_latency = 759247 
mrq_lat_table:16820 	1596 	515 	976 	1255 	245 	100 	43 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	129733 	723179 	180825 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	79678 	29335 	77205 	325770 	249972 	267899 	3963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35336 	295783 	271875 	17127 	129 	0 	0 	2 	9 	35 	912 	9245 	18736 	44204 	99696 	169545 	71128 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	102 	1420 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        30        24        17        26        24        25        25        26        25        28        24        29        28        31        28 
dram[1]:        31        28        29        21        22        26        22        23        27        31        25        30        30        31        24        23 
dram[2]:        28        29        27        25        26        25        26        24        25        26        25        24        26        24        28        24 
dram[3]:        24        28        23        25        29        25        25        19        30        25        23        22        27        24        23        26 
dram[4]:        29        26        27        25        25        29        20        23        29        29        22        22        27        27        25        20 
dram[5]:        34        21        24        24        26        26        24        28        29        26        25        22        25        21        23        22 
maximum service time to same row:
dram[0]:    110998    114970    158931    171442    127978    128678    218468    154290    118937    113391    109144    112076     67305     68147     79174    107611 
dram[1]:    106279    115894    121485    122378    130689    128862    208417    101415     82185    113947    151266     98884    113752     89072     68283     78838 
dram[2]:     80071     86857    121647    126044    128497    125863    148906    152325    120662    167573     68522    112878     66520     66200    146017    134249 
dram[3]:    124705    142281    112763    119894    125539    128341    152174    105284     95284    109087    139578     96749    111619     90808     74703     73444 
dram[4]:    230747    114402    121413    113568    144257    144992    148878    151390    144860    107497    189666    125304    157115    126970    193662    120624 
dram[5]:    152838    142139    175655    169573    144976    143913    152105     97866    111551    112187     65590     60764    113047     98041    199066    140450 
average row accesses per activate:
dram[0]:  6.848485  6.081081  6.054054  4.787234  6.500000  5.340909  4.740741  5.244898  5.354167  4.759259  4.800000  4.711111  4.923077  4.465117  7.384615  7.111111 
dram[1]:  5.947369  7.062500  7.258065  5.113636  5.000000  4.607843  6.095238  4.849057  4.690909  5.953488  6.000000  5.435897  5.647059  4.571429  5.189189  5.333333 
dram[2]:  7.258065  6.617647  5.090909  4.687500  6.000000  5.756098  6.736842  6.564103  5.140000  5.333333  5.142857  4.240000  4.571429  4.288889  7.680000  6.857143 
dram[3]:  4.729167  5.090909  6.277778  6.787879  6.714286  5.900000  7.558824  5.354167  5.120000  3.878788  4.075472  4.608696  6.857143  5.647059  5.052631  4.682927 
dram[4]:  8.000000  5.333333  7.758621  4.109091  5.441861  6.555555  5.160000  6.425000  7.558824  7.111111  5.219512  5.729730  4.923077  4.363636  7.111111  6.400000 
dram[5]:  5.000000  4.392157  4.869565  5.255814  5.441861  6.051282  8.031250  8.533334  5.140000  4.196721  4.953488  4.076923  5.052631  5.485714  6.193548  4.800000 
average row locality = 21551/3932 = 5.480926
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       195       192       192       192       202       202       224       224       224       224       204       202       192       192       192       192 
dram[1]:       194       192       192       192       202       202       224       224       224       224       204       202       192       192       192       192 
dram[2]:       192       192       192       192       202       204       224       224       224       224       204       202       192       192       192       192 
dram[3]:       192       192       192       192       202       204       224       224       224       224       204       202       192       192       192       192 
dram[4]:       192       192       192       192       202       204       224       224       224       224       203       202       192       192       192       192 
dram[5]:       192       192       192       192       202       204       224       224       224       224       202       202       192       192       192       192 
total reads: 19462
bank skew: 224/192 = 1.17
chip skew: 3245/3242 = 1.00
number of total write accesses:
dram[0]:        31        33        32        33        32        33        32        33        33        33        12        10         0         0         0         0 
dram[1]:        32        34        33        33        33        33        32        33        34        32        12        10         0         0         0         0 
dram[2]:        33        33        32        33        32        32        32        32        33        32        12        10         0         1         0         0 
dram[3]:        35        32        34        32        33        32        33        33        32        32        12        10         0         0         0         0 
dram[4]:        32        32        33        34        32        32        34        33        33        32        11        10         0         0         0         0 
dram[5]:        33        32        32        34        32        32        33        32        33        32        11        10         0         0         0         0 
total reads: 2089
min_bank_accesses = 0!
chip skew: 351/346 = 1.01
average mf latency per bank:
dram[0]:       8834      8921     10012     10018      9749      9739      9412      9142      8358      8723     19135     20190     33815     34146     47777     47478
dram[1]:       9026      9259     10047     10554      9984     10321      9499      9918      8931      8994     19100     20958     34108     35582     48916     50287
dram[2]:       9048      8911      9925      9910     10056     10001      9335      9335      8891      8974     19140     21224     34062     35727     46995     48889
dram[3]:       9114      9017      9783     10152      9628      9765      9357      9488      8727      8574     19449     20293     33710     35723     48154     49712
dram[4]:      11786      9027     12802     10034     13261      9898     12436      9067     11581      8345    120386     20669     45903     35453     63507     47851
dram[5]:       8895      9367      9941     10359      9586      9963      8833      9364      8336      8695     20279     20892     33819     35773     47224     48413
maximum mf latency per bank:
dram[0]:        859       971       909       874       852       964       956       924       963       955      1054       926       926       860      1039       889
dram[1]:        907      1036       896       887       918      1063       904       887       890       907       941       985       875      1003       960      1013
dram[2]:        846       980       813       866       886       856       864       912       835       950       892       933       840      1046      1043      1038
dram[3]:        850       869       906       938       891       910      1034       865       811      1022      1061       868       973       916       846       931
dram[4]:       1029       922      1032       972      1034       845       994       917      1092       899      1067       906      1212       936      1014       916
dram[5]:        881       893       922       878       802       840       844       844      1023       851       817      1000       951      1001       890       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004165 n_nop=996016 n_act=664 n_pre=648 n_req=3592 n_rd=6490 n_write=347 bw_util=0.01362
n_activity=54505 dram_eff=0.2509
bk0: 390a 1001990i bk1: 384a 1001819i bk2: 384a 1001915i bk3: 384a 1001541i bk4: 404a 1001754i bk5: 404a 1001432i bk6: 448a 1001051i bk7: 448a 1001184i bk8: 448a 1001351i bk9: 448a 1001259i bk10: 408a 1001665i bk11: 404a 1001617i bk12: 384a 1001990i bk13: 384a 1001670i bk14: 384a 1002289i bk15: 384a 1002287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0167871
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004165 n_nop=996022 n_act=660 n_pre=644 n_req=3595 n_rd=6488 n_write=351 bw_util=0.01362
n_activity=56937 dram_eff=0.2402
bk0: 388a 1001836i bk1: 384a 1001962i bk2: 384a 1002015i bk3: 384a 1001706i bk4: 404a 1001523i bk5: 404a 1001455i bk6: 448a 1001385i bk7: 448a 1001137i bk8: 448a 1001226i bk9: 448a 1001603i bk10: 408a 1002077i bk11: 404a 1001987i bk12: 384a 1002320i bk13: 384a 1001977i bk14: 384a 1002103i bk15: 384a 1002072i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0107443
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004165 n_nop=996058 n_act=644 n_pre=628 n_req=3591 n_rd=6488 n_write=347 bw_util=0.01361
n_activity=54477 dram_eff=0.2509
bk0: 384a 1002016i bk1: 384a 1001953i bk2: 384a 1001551i bk3: 384a 1001560i bk4: 404a 1001748i bk5: 408a 1001582i bk6: 448a 1001396i bk7: 448a 1001374i bk8: 448a 1001347i bk9: 448a 1001358i bk10: 408a 1001859i bk11: 404a 1001700i bk12: 384a 1001982i bk13: 384a 1001718i bk14: 384a 1002293i bk15: 384a 1002133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0210732
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004165 n_nop=995995 n_act=674 n_pre=658 n_req=3594 n_rd=6488 n_write=350 bw_util=0.01362
n_activity=56543 dram_eff=0.2419
bk0: 384a 1001499i bk1: 384a 1001569i bk2: 384a 1001878i bk3: 384a 1001938i bk4: 404a 1001763i bk5: 408a 1001717i bk6: 448a 1001726i bk7: 448a 1001464i bk8: 448a 1001355i bk9: 448a 1001000i bk10: 408a 1001631i bk11: 404a 1001750i bk12: 384a 1002435i bk13: 384a 1002180i bk14: 384a 1002231i bk15: 384a 1002173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0101945
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004165 n_nop=996125 n_act=611 n_pre=595 n_req=3591 n_rd=6486 n_write=348 bw_util=0.01361
n_activity=55383 dram_eff=0.2468
bk0: 384a 1002166i bk1: 384a 1001670i bk2: 384a 1002106i bk3: 384a 1001447i bk4: 404a 1001706i bk5: 408a 1001669i bk6: 448a 1001302i bk7: 448a 1001355i bk8: 448a 1001741i bk9: 448a 1001643i bk10: 406a 1001855i bk11: 404a 1001846i bk12: 384a 1001850i bk13: 384a 1001480i bk14: 384a 1002149i bk15: 384a 1001987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.019208
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1004165 n_nop=995993 n_act=679 n_pre=663 n_req=3588 n_rd=6484 n_write=346 bw_util=0.0136
n_activity=56133 dram_eff=0.2434
bk0: 384a 1001630i bk1: 384a 1001344i bk2: 384a 1001654i bk3: 384a 1001715i bk4: 404a 1001610i bk5: 408a 1001666i bk6: 448a 1001678i bk7: 448a 1001794i bk8: 448a 1001457i bk9: 448a 1001156i bk10: 404a 1001966i bk11: 404a 1001613i bk12: 384a 1002103i bk13: 384a 1002107i bk14: 384a 1002270i bk15: 384a 1001960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0115867

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82147, Miss = 1625, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 230
L2_cache_bank[1]: Access = 82821, Miss = 1620, Miss_rate = 0.020, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 82187, Miss = 1624, Miss_rate = 0.020, Pending_hits = 10, Reservation_fails = 115
L2_cache_bank[3]: Access = 83437, Miss = 1620, Miss_rate = 0.019, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 81882, Miss = 1622, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 83108, Miss = 1622, Miss_rate = 0.020, Pending_hits = 4, Reservation_fails = 207
L2_cache_bank[6]: Access = 82564, Miss = 1622, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 83243, Miss = 1622, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 122744, Miss = 1621, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 72
L2_cache_bank[9]: Access = 83268, Miss = 1622, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 42
L2_cache_bank[10]: Access = 82812, Miss = 1620, Miss_rate = 0.020, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 83609, Miss = 1622, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 1033822
L2_total_cache_misses = 19462
L2_total_cache_miss_rate = 0.0188
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 666
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 602807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 324
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411423
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2049
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.309
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3515032
icnt_total_pkts_simt_to_mem=1447940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.4655
	minimum = 6
	maximum = 58
Network latency average = 9.76034
	minimum = 6
	maximum = 46
Slowest packet = 2065240
Flit latency average = 8.55996
	minimum = 6
	maximum = 42
Slowest flit = 4958111
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0286469
	minimum = 0.0186556 (at node 13)
	maximum = 0.0381996 (at node 25)
Accepted packet rate average = 0.0286469
	minimum = 0.0186556 (at node 13)
	maximum = 0.0381996 (at node 25)
Injected flit rate average = 0.0796565
	minimum = 0.0204323 (at node 13)
	maximum = 0.173231 (at node 25)
Accepted flit rate average= 0.0796565
	minimum = 0.0310927 (at node 26)
	maximum = 0.147468 (at node 4)
Injected packet length average = 2.78063
Accepted packet length average = 2.78063
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.7608 (8 samples)
	minimum = 6 (8 samples)
	maximum = 379.625 (8 samples)
Network latency average = 22.9765 (8 samples)
	minimum = 6 (8 samples)
	maximum = 275.5 (8 samples)
Flit latency average = 17.2123 (8 samples)
	minimum = 6 (8 samples)
	maximum = 273.375 (8 samples)
Fragmentation average = 0.0400184 (8 samples)
	minimum = 0 (8 samples)
	maximum = 162.25 (8 samples)
Injected packet rate average = 0.0548933 (8 samples)
	minimum = 0.0419174 (8 samples)
	maximum = 0.101364 (8 samples)
Accepted packet rate average = 0.0548933 (8 samples)
	minimum = 0.0419174 (8 samples)
	maximum = 0.101364 (8 samples)
Injected flit rate average = 0.134968 (8 samples)
	minimum = 0.0560728 (8 samples)
	maximum = 0.265321 (8 samples)
Accepted flit rate average = 0.134968 (8 samples)
	minimum = 0.0730496 (8 samples)
	maximum = 0.230231 (8 samples)
Injected packet size average = 2.45873 (8 samples)
Accepted packet size average = 2.45873 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 31 sec (451 sec)
gpgpu_simulation_rate = 35254 (inst/sec)
gpgpu_simulation_rate = 1686 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,760735)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,760735)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,760735)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,760735)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,760735)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,760735)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,760735)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,760735)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,760735)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,760735)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,760735)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,760735)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,760735)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,760735)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,760735)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,760735)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,760735)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,760735)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,760735)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,760735)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(17,0,0) tid=(198,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(34,0,0) tid=(198,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(14,0,0) tid=(166,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (373,760735), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(374,760735)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (374,760735), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(375,760735)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (375,760735), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(376,760735)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (376,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (376,760735), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(377,760735)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,760735)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(377,760735)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,760735)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (385,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (385,760735), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(386,760735)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(386,760735)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (390,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (390,760735), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(391,760735)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(391,760735)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (391,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (391,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (391,760735), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(392,760735)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(392,760735)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(393,760735)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (393,760735), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(394,760735)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (394,760735), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(395,760735)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (395,760735), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(396,760735)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (396,760735), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(397,760735)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (399,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (399,760735), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(400,760735)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(401,760735)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (401,760735), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(402,760735)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (402,760735), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(403,760735)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (403,760735), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(404,760735)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (407,760735), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(408,760735)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (410,760735), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(411,760735)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (415,760735), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(416,760735)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (422,760735), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(423,760735)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (438,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (438,760735), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(439,760735)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(440,760735)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,760735), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,760735)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (443,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (443,760735), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(444,760735)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(444,760735)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (447,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (447,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (447,760735), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(448,760735)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(448,760735)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(449,760735)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (449,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (449,760735), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(450,760735)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(450,760735)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (452,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (452,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (452,760735), 3 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(453,760735)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (453,760735), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(454,760735)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(454,760735)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(455,760735)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (459,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (459,760735), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(460,760735)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(461,760735)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (463,760735), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(464,760735)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (469,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (469,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (469,760735), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(470,760735)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(470,760735)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (470,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (470,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (470,760735), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(471,760735)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(471,760735)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(471,760735)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (471,760735), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(472,760735)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(472,760735)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (472,760735), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(473,760735)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (473,760735), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(474,760735)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (474,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (474,760735), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(475,760735)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (475,760735), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(476,760735)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(476,760735)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (477,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (477,760735), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(478,760735)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(479,760735)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,760735), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,760735)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (489,760735), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(490,760735)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(97,0,0) tid=(198,0,0)
GPGPU-Sim uArch: cycles simulated: 761235  inst.: 16261709 (ipc=724.0) sim_rate=35977 (inst/sec) elapsed = 0:0:07:32 / Wed May  1 12:50:53 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (533,760735), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(534,760735)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (550,760735), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(551,760735)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (552,760735), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(553,760735)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (553,760735), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(554,760735)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (555,760735), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(556,760735)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (558,760735), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(559,760735)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (559,760735), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(560,760735)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (568,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (568,760735), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(569,760735)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (569,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (569,760735), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(570,760735)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(570,760735)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(571,760735)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (578,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (578,760735), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(579,760735)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (579,760735), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(580,760735)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(580,760735)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (582,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (582,760735), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(583,760735)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(584,760735)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (587,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (587,760735), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(588,760735)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(589,760735)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (590,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (590,760735), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(591,760735)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(592,760735)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (594,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (594,760735), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(595,760735)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(596,760735)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (596,760735), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(597,760735)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (598,760735), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(599,760735)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (599,760735), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(600,760735)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (601,760735), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(602,760735)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (602,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (602,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (602,760735), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(603,760735)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(603,760735)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (603,760735), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(604,760735)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(604,760735)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(119,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (699,760735), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(700,760735)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(170,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (757,760735), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(758,760735)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (763,760735), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(764,760735)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (764,760735), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(765,760735)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (767,760735), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(768,760735)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (768,760735), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(769,760735)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (773,760735), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(774,760735)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (777,760735), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(778,760735)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (781,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (781,760735), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(782,760735)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(782,760735)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (790,760735), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(791,760735)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (797,760735), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(798,760735)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (800,760735), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(801,760735)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (806,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (806,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (806,760735), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(807,760735)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(807,760735)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(808,760735)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (820,760735), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(821,760735)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (821,760735), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(822,760735)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (824,760735), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(825,760735)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (826,760735), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(827,760735)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (828,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (828,760735), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(829,760735)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(829,760735)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (829,760735), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(830,760735)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (830,760735), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(831,760735)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (835,760735), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(836,760735)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (842,760735), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(843,760735)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (847,760735), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(848,760735)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (849,760735), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(850,760735)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(185,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (871,760735), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(872,760735)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (881,760735), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(882,760735)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (883,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (883,760735), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(884,760735)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(885,760735)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (892,760735), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(893,760735)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (897,760735), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(898,760735)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (903,760735), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(904,760735)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (905,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (905,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (905,760735), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(906,760735)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(906,760735)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(907,760735)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (911,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (911,760735), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(912,760735)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(913,760735)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,760735), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,760735)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (914,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (914,760735), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(915,760735)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(916,760735)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (916,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (916,760735), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(917,760735)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(918,760735)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (918,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (918,760735), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(919,760735)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(920,760735)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (921,760735), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(922,760735)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (924,760735), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(925,760735)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (925,760735), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(926,760735)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (927,760735), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(928,760735)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (929,760735), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(930,760735)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (930,760735), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(931,760735)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (932,760735), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(933,760735)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (934,760735), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(935,760735)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (935,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (935,760735), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(936,760735)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (936,760735), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(937,760735)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(937,760735)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (938,760735), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(939,760735)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (950,760735), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(951,760735)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (954,760735), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(955,760735)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (955,760735), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(956,760735)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(221,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 761735  inst.: 16632429 (ipc=732.7) sim_rate=36635 (inst/sec) elapsed = 0:0:07:34 / Wed May  1 12:50:55 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1002,760735), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1003,760735)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1005,760735), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1006,760735)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1007,760735), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1008,760735)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1013,760735), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1014,760735)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1020,760735), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1021,760735)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1024,760735), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1025,760735)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1026,760735), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1027,760735)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1030,760735), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1031,760735)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1036,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1036,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1036,760735), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1037,760735)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1037,760735)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1037,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1037,760735), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1038,760735)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1038,760735)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1039,760735)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1045,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1045,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1045,760735), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1046,760735)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1047,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1047,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1049,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1049,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1049,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1053,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1054,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1062,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1064,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1068,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1069,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1078,760735), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(236,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1119,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1123,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1126,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1130,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1138,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1144,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1150,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1150,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1152,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1156,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1162,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1165,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1168,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1170,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1171,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1174,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1176,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1182,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1184,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1186,760735), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1194,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1196,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1197,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1202,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1202,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1220,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1224,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1234,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1234,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1247,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1248,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1249,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1251,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1254,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1264,760735), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1274,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1277,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1278,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1282,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1283,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1288,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1291,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1294,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1296,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1298,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1298,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1302,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1303,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1305,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1307,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1307,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1307,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1311,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1315,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1316,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1321,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1321,760735), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1324,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1328,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1340,760735), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1343,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1349,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1351,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1357,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1358,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1362,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1369,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1375,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1377,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1386,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1398,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1402,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1403,760735), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1411,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1416,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1421,760735), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1422
gpu_sim_insn = 917504
gpu_ipc =     645.2208
gpu_tot_sim_cycle = 762157
gpu_tot_sim_insn = 16817229
gpu_tot_ipc =      22.0653
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1990414
gpu_stall_icnt2sh    = 4786051
gpu_total_sim_rate=37042

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 942576
	L1I_total_cache_misses = 1001
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 84750, Miss = 70341, Miss_rate = 0.830, Pending_hits = 4870, Reservation_fails = 608121
	L1D_cache_core[1]: Access = 83370, Miss = 69122, Miss_rate = 0.829, Pending_hits = 4845, Reservation_fails = 600549
	L1D_cache_core[2]: Access = 81225, Miss = 67264, Miss_rate = 0.828, Pending_hits = 4704, Reservation_fails = 591811
	L1D_cache_core[3]: Access = 82922, Miss = 68895, Miss_rate = 0.831, Pending_hits = 4905, Reservation_fails = 604321
	L1D_cache_core[4]: Access = 78115, Miss = 64985, Miss_rate = 0.832, Pending_hits = 4600, Reservation_fails = 573653
	L1D_cache_core[5]: Access = 82610, Miss = 68804, Miss_rate = 0.833, Pending_hits = 4912, Reservation_fails = 596210
	L1D_cache_core[6]: Access = 82172, Miss = 68592, Miss_rate = 0.835, Pending_hits = 4828, Reservation_fails = 607298
	L1D_cache_core[7]: Access = 80326, Miss = 66551, Miss_rate = 0.829, Pending_hits = 4643, Reservation_fails = 584202
	L1D_cache_core[8]: Access = 83832, Miss = 69956, Miss_rate = 0.834, Pending_hits = 4865, Reservation_fails = 609203
	L1D_cache_core[9]: Access = 86193, Miss = 72113, Miss_rate = 0.837, Pending_hits = 5040, Reservation_fails = 613695
	L1D_cache_core[10]: Access = 84406, Miss = 70305, Miss_rate = 0.833, Pending_hits = 4997, Reservation_fails = 608814
	L1D_cache_core[11]: Access = 81049, Miss = 67386, Miss_rate = 0.831, Pending_hits = 4730, Reservation_fails = 599105
	L1D_cache_core[12]: Access = 83121, Miss = 69389, Miss_rate = 0.835, Pending_hits = 4816, Reservation_fails = 608620
	L1D_cache_core[13]: Access = 82087, Miss = 68476, Miss_rate = 0.834, Pending_hits = 4784, Reservation_fails = 601420
	L1D_cache_core[14]: Access = 82621, Miss = 68849, Miss_rate = 0.833, Pending_hits = 4780, Reservation_fails = 605997
	L1D_total_cache_accesses = 1238799
	L1D_total_cache_misses = 1031028
	L1D_total_cache_miss_rate = 0.8323
	L1D_total_cache_pending_hits = 72319
	L1D_total_cache_reservation_fails = 9013019
	L1D_cache_data_port_util = 0.012
	L1D_cache_fill_port_util = 0.056
L1C_cache:
	L1C_total_cache_accesses = 135905
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 132425
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 72132
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 620730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6565315
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135425
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3027
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 187
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 410298
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2447704
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 941575
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1001
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
3093, 2560, 2777, 2794, 2402, 2593, 2620, 2808, 2692, 2829, 2538, 3012, 2821, 3115, 2719, 2583, 2511, 2423, 2377, 3000, 2525, 2363, 2818, 2530, 2324, 2272, 2699, 2131, 2502, 2158, 2277, 2544, 2653, 2190, 2597, 1938, 2771, 2781, 2585, 2505, 1863, 2178, 1779, 1512, 2508, 1812, 1769, 1835, 
gpgpu_n_tot_thrd_icount = 55054688
gpgpu_n_tot_w_icount = 1720459
gpgpu_n_stall_shd_mem = 9854277
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 620730
gpgpu_n_mem_write_global = 413512
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2100107
gpgpu_n_store_insn = 679741
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1747317
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 9850866
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16364105	W0_Idle:821211	W0_Scoreboard:3100685	W1:423205	W2:193060	W3:126099	W4:89711	W5:72867	W6:60606	W7:52883	W8:46763	W9:41628	W10:38335	W11:35747	W12:31776	W13:26989	W14:23200	W15:20313	W16:17929	W17:15746	W18:13802	W19:12316	W20:12587	W21:12917	W22:13067	W23:13456	W24:13763	W25:11569	W26:10363	W27:6383	W28:4268	W29:1767	W30:812	W31:52	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4965840 {8:620730,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16559872 {40:413254,72:84,136:174,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 84419280 {136:620730,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3308096 {8:413512,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 288 
maxdqlatency = 0 
maxmflatency = 1212 
averagemflatency = 394 
max_icnt2mem_latency = 935 
max_icnt2sh_latency = 759247 
mrq_lat_table:16820 	1596 	515 	976 	1255 	245 	100 	43 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	130228 	723179 	180825 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	80173 	29335 	77205 	325770 	249972 	267899 	3963 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35657 	295954 	271878 	17127 	129 	0 	0 	2 	9 	35 	912 	9245 	18736 	44204 	99696 	169545 	71128 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	105 	1420 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        31        30        24        17        26        24        25        25        26        25        28        24        29        28        31        28 
dram[1]:        31        28        29        21        22        26        22        23        27        31        25        30        30        31        24        23 
dram[2]:        28        29        27        25        26        25        26        24        25        26        25        24        26        24        28        24 
dram[3]:        24        28        23        25        29        25        25        19        30        25        23        22        27        24        23        26 
dram[4]:        29        26        27        25        25        29        20        23        29        29        22        22        27        27        25        20 
dram[5]:        34        21        24        24        26        26        24        28        29        26        25        22        25        21        23        22 
maximum service time to same row:
dram[0]:    110998    114970    158931    171442    127978    128678    218468    154290    118937    113391    109144    112076     67305     68147     79174    107611 
dram[1]:    106279    115894    121485    122378    130689    128862    208417    101415     82185    113947    151266     98884    113752     89072     68283     78838 
dram[2]:     80071     86857    121647    126044    128497    125863    148906    152325    120662    167573     68522    112878     66520     66200    146017    134249 
dram[3]:    124705    142281    112763    119894    125539    128341    152174    105284     95284    109087    139578     96749    111619     90808     74703     73444 
dram[4]:    230747    114402    121413    113568    144257    144992    148878    151390    144860    107497    189666    125304    157115    126970    193662    120624 
dram[5]:    152838    142139    175655    169573    144976    143913    152105     97866    111551    112187     65590     60764    113047     98041    199066    140450 
average row accesses per activate:
dram[0]:  6.848485  6.081081  6.054054  4.787234  6.500000  5.340909  4.740741  5.244898  5.354167  4.759259  4.800000  4.711111  4.923077  4.465117  7.384615  7.111111 
dram[1]:  5.947369  7.062500  7.258065  5.113636  5.000000  4.607843  6.095238  4.849057  4.690909  5.953488  6.000000  5.435897  5.647059  4.571429  5.189189  5.333333 
dram[2]:  7.258065  6.617647  5.090909  4.687500  6.000000  5.756098  6.736842  6.564103  5.140000  5.333333  5.142857  4.240000  4.571429  4.288889  7.680000  6.857143 
dram[3]:  4.729167  5.090909  6.277778  6.787879  6.714286  5.900000  7.558824  5.354167  5.120000  3.878788  4.075472  4.608696  6.857143  5.647059  5.052631  4.682927 
dram[4]:  8.000000  5.333333  7.758621  4.109091  5.441861  6.555555  5.160000  6.425000  7.558824  7.111111  5.219512  5.729730  4.923077  4.363636  7.111111  6.400000 
dram[5]:  5.000000  4.392157  4.869565  5.255814  5.441861  6.051282  8.031250  8.533334  5.140000  4.196721  4.953488  4.076923  5.052631  5.485714  6.193548  4.800000 
average row locality = 21551/3932 = 5.480926
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       195       192       192       192       202       202       224       224       224       224       204       202       192       192       192       192 
dram[1]:       194       192       192       192       202       202       224       224       224       224       204       202       192       192       192       192 
dram[2]:       192       192       192       192       202       204       224       224       224       224       204       202       192       192       192       192 
dram[3]:       192       192       192       192       202       204       224       224       224       224       204       202       192       192       192       192 
dram[4]:       192       192       192       192       202       204       224       224       224       224       203       202       192       192       192       192 
dram[5]:       192       192       192       192       202       204       224       224       224       224       202       202       192       192       192       192 
total reads: 19462
bank skew: 224/192 = 1.17
chip skew: 3245/3242 = 1.00
number of total write accesses:
dram[0]:        31        33        32        33        32        33        32        33        33        33        12        10         0         0         0         0 
dram[1]:        32        34        33        33        33        33        32        33        34        32        12        10         0         0         0         0 
dram[2]:        33        33        32        33        32        32        32        32        33        32        12        10         0         1         0         0 
dram[3]:        35        32        34        32        33        32        33        33        32        32        12        10         0         0         0         0 
dram[4]:        32        32        33        34        32        32        34        33        33        32        11        10         0         0         0         0 
dram[5]:        33        32        32        34        32        32        33        32        33        32        11        10         0         0         0         0 
total reads: 2089
min_bank_accesses = 0!
chip skew: 351/346 = 1.01
average mf latency per bank:
dram[0]:       8834      8921     10012     10018      9749      9739      9412      9142      8358      8723     19149     20206     33831     34162     47777     47478
dram[1]:       9026      9259     10047     10554      9984     10321      9499      9918      8931      8994     19114     20974     34124     35599     48916     50287
dram[2]:       9048      8911      9925      9910     10056     10001      9335      9335      8891      8974     19154     21240     34077     35740     46995     48889
dram[3]:       9114      9017      9783     10152      9628      9765      9357      9488      8727      8574     19463     20309     33727     35736     48154     49712
dram[4]:      11786      9027     12802     10034     13261      9898     12436      9067     11581      8345    120401     20685     45920     35468     63507     47851
dram[5]:       8895      9367      9941     10359      9586      9963      8833      9364      8336      8695     20294     20906     33836     35786     47224     48413
maximum mf latency per bank:
dram[0]:        859       971       909       874       852       964       956       924       963       955      1054       926       926       860      1039       889
dram[1]:        907      1036       896       887       918      1063       904       887       890       907       941       985       875      1003       960      1013
dram[2]:        846       980       813       866       886       856       864       912       835       950       892       933       840      1046      1043      1038
dram[3]:        850       869       906       938       891       910      1034       865       811      1022      1061       868       973       916       846       931
dram[4]:       1029       922      1032       972      1034       845       994       917      1092       899      1067       906      1212       936      1014       916
dram[5]:        881       893       922       878       802       840       844       844      1023       851       817      1000       951      1001       890       928

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006041 n_nop=997892 n_act=664 n_pre=648 n_req=3592 n_rd=6490 n_write=347 bw_util=0.01359
n_activity=54505 dram_eff=0.2509
bk0: 390a 1003866i bk1: 384a 1003695i bk2: 384a 1003791i bk3: 384a 1003417i bk4: 404a 1003630i bk5: 404a 1003308i bk6: 448a 1002927i bk7: 448a 1003060i bk8: 448a 1003227i bk9: 448a 1003135i bk10: 408a 1003541i bk11: 404a 1003493i bk12: 384a 1003866i bk13: 384a 1003546i bk14: 384a 1004165i bk15: 384a 1004163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0167558
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006041 n_nop=997898 n_act=660 n_pre=644 n_req=3595 n_rd=6488 n_write=351 bw_util=0.0136
n_activity=56937 dram_eff=0.2402
bk0: 388a 1003712i bk1: 384a 1003838i bk2: 384a 1003891i bk3: 384a 1003582i bk4: 404a 1003399i bk5: 404a 1003331i bk6: 448a 1003261i bk7: 448a 1003013i bk8: 448a 1003102i bk9: 448a 1003479i bk10: 408a 1003953i bk11: 404a 1003863i bk12: 384a 1004196i bk13: 384a 1003853i bk14: 384a 1003979i bk15: 384a 1003948i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0107242
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006041 n_nop=997934 n_act=644 n_pre=628 n_req=3591 n_rd=6488 n_write=347 bw_util=0.01359
n_activity=54477 dram_eff=0.2509
bk0: 384a 1003892i bk1: 384a 1003829i bk2: 384a 1003427i bk3: 384a 1003436i bk4: 404a 1003624i bk5: 408a 1003458i bk6: 448a 1003272i bk7: 448a 1003250i bk8: 448a 1003223i bk9: 448a 1003234i bk10: 408a 1003735i bk11: 404a 1003576i bk12: 384a 1003858i bk13: 384a 1003594i bk14: 384a 1004169i bk15: 384a 1004009i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0210339
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006041 n_nop=997871 n_act=674 n_pre=658 n_req=3594 n_rd=6488 n_write=350 bw_util=0.01359
n_activity=56543 dram_eff=0.2419
bk0: 384a 1003375i bk1: 384a 1003445i bk2: 384a 1003754i bk3: 384a 1003814i bk4: 404a 1003639i bk5: 408a 1003593i bk6: 448a 1003602i bk7: 448a 1003340i bk8: 448a 1003231i bk9: 448a 1002876i bk10: 408a 1003507i bk11: 404a 1003626i bk12: 384a 1004311i bk13: 384a 1004056i bk14: 384a 1004107i bk15: 384a 1004049i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0101755
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006041 n_nop=998001 n_act=611 n_pre=595 n_req=3591 n_rd=6486 n_write=348 bw_util=0.01359
n_activity=55383 dram_eff=0.2468
bk0: 384a 1004042i bk1: 384a 1003546i bk2: 384a 1003982i bk3: 384a 1003323i bk4: 404a 1003582i bk5: 408a 1003545i bk6: 448a 1003178i bk7: 448a 1003231i bk8: 448a 1003617i bk9: 448a 1003519i bk10: 406a 1003731i bk11: 404a 1003722i bk12: 384a 1003726i bk13: 384a 1003356i bk14: 384a 1004025i bk15: 384a 1003863i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0191722
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1006041 n_nop=997869 n_act=679 n_pre=663 n_req=3588 n_rd=6484 n_write=346 bw_util=0.01358
n_activity=56133 dram_eff=0.2434
bk0: 384a 1003506i bk1: 384a 1003220i bk2: 384a 1003530i bk3: 384a 1003591i bk4: 404a 1003486i bk5: 408a 1003542i bk6: 448a 1003554i bk7: 448a 1003670i bk8: 448a 1003333i bk9: 448a 1003032i bk10: 404a 1003842i bk11: 404a 1003489i bk12: 384a 1003979i bk13: 384a 1003983i bk14: 384a 1004146i bk15: 384a 1003836i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0115651

========= L2 cache stats =========
L2_cache_bank[0]: Access = 82187, Miss = 1625, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 230
L2_cache_bank[1]: Access = 82865, Miss = 1620, Miss_rate = 0.020, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 82229, Miss = 1624, Miss_rate = 0.020, Pending_hits = 10, Reservation_fails = 115
L2_cache_bank[3]: Access = 83481, Miss = 1620, Miss_rate = 0.019, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 81922, Miss = 1622, Miss_rate = 0.020, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 83148, Miss = 1622, Miss_rate = 0.020, Pending_hits = 4, Reservation_fails = 207
L2_cache_bank[6]: Access = 82606, Miss = 1622, Miss_rate = 0.020, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 83283, Miss = 1622, Miss_rate = 0.019, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 122788, Miss = 1621, Miss_rate = 0.013, Pending_hits = 4, Reservation_fails = 72
L2_cache_bank[9]: Access = 83309, Miss = 1622, Miss_rate = 0.019, Pending_hits = 4, Reservation_fails = 42
L2_cache_bank[10]: Access = 82853, Miss = 1620, Miss_rate = 0.020, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[11]: Access = 83646, Miss = 1622, Miss_rate = 0.019, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 1034317
L2_total_cache_misses = 19462
L2_total_cache_miss_rate = 0.0188
L2_total_cache_pending_hits = 69
L2_total_cache_reservation_fails = 666
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 603302
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 324
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411423
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2049
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.309
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=3517507
icnt_total_pkts_simt_to_mem=1448435
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.88283
	minimum = 6
	maximum = 32
Network latency average = 9.2202
	minimum = 6
	maximum = 21
Slowest packet = 2067844
Flit latency average = 7.79192
	minimum = 6
	maximum = 17
Slowest flit = 4963467
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0257853
	minimum = 0.0196906 (at node 12)
	maximum = 0.0309423 (at node 16)
Accepted packet rate average = 0.0257853
	minimum = 0.0196906 (at node 12)
	maximum = 0.0309423 (at node 16)
Injected flit rate average = 0.0773558
	minimum = 0.0196906 (at node 12)
	maximum = 0.154712 (at node 16)
Accepted flit rate average= 0.0773558
	minimum = 0.0260197 (at node 26)
	maximum = 0.126582 (at node 2)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.8855 (9 samples)
	minimum = 6 (9 samples)
	maximum = 341 (9 samples)
Network latency average = 21.448 (9 samples)
	minimum = 6 (9 samples)
	maximum = 247.222 (9 samples)
Flit latency average = 16.1656 (9 samples)
	minimum = 6 (9 samples)
	maximum = 244.889 (9 samples)
Fragmentation average = 0.0355719 (9 samples)
	minimum = 0 (9 samples)
	maximum = 144.222 (9 samples)
Injected packet rate average = 0.0516591 (9 samples)
	minimum = 0.0394477 (9 samples)
	maximum = 0.093539 (9 samples)
Accepted packet rate average = 0.0516591 (9 samples)
	minimum = 0.0394477 (9 samples)
	maximum = 0.093539 (9 samples)
Injected flit rate average = 0.128566 (9 samples)
	minimum = 0.0520303 (9 samples)
	maximum = 0.253031 (9 samples)
Accepted flit rate average = 0.128566 (9 samples)
	minimum = 0.0678241 (9 samples)
	maximum = 0.218715 (9 samples)
Injected packet size average = 2.48875 (9 samples)
Accepted packet size average = 2.48875 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 34 sec (454 sec)
gpgpu_simulation_rate = 37042 (inst/sec)
gpgpu_simulation_rate = 1678 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 454265.437500 (ms)
Result stored in result.txt
