/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [9:0] _04_;
  wire [12:0] _05_;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [12:0] celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [27:0] celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire [5:0] celloutsig_0_46z;
  reg [10:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire [8:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [15:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [25:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [18:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_44z = ~(celloutsig_0_18z[1] & celloutsig_0_27z);
  assign celloutsig_0_3z = ~(_00_ & celloutsig_0_1z);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[4] & celloutsig_1_1z);
  assign celloutsig_1_12z = ~celloutsig_1_1z;
  assign celloutsig_0_54z = ~((celloutsig_0_13z[2] | celloutsig_0_42z) & celloutsig_0_13z[0]);
  assign celloutsig_0_25z = ~((celloutsig_0_7z[5] | celloutsig_0_4z) & (celloutsig_0_13z[5] | _01_));
  assign celloutsig_0_14z = celloutsig_0_6z | ~(_02_);
  assign celloutsig_0_33z = ~(celloutsig_0_7z[5] ^ celloutsig_0_3z);
  assign celloutsig_1_4z = ~(in_data[128] ^ celloutsig_1_0z[1]);
  assign celloutsig_1_10z = ~(in_data[179] ^ celloutsig_1_8z);
  assign celloutsig_0_11z = ~(_03_ ^ celloutsig_0_6z);
  assign celloutsig_1_13z = { celloutsig_1_5z[8:6], celloutsig_1_5z[6] } + celloutsig_1_11z[12:9];
  assign celloutsig_0_21z = { celloutsig_0_9z[7:4], celloutsig_0_4z, _04_[4:3], _02_, celloutsig_0_6z, celloutsig_0_11z } + { celloutsig_0_8z, celloutsig_0_7z };
  reg [2:0] _19_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _19_ <= 3'h0;
    else _19_ <= in_data[53:51];
  assign { _04_[4:3], _02_ } = _19_;
  reg [12:0] _20_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _20_ <= 13'h0000;
    else _20_ <= in_data[72:60];
  assign { _05_[12:9], _01_, _05_[7:6], _03_, _05_[4], _00_, _05_[2:0] } = _20_;
  assign celloutsig_0_5z = in_data[28:20] & { _03_, _05_[4], _00_, _05_[2:0], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_22z = { celloutsig_0_12z[4:3], celloutsig_0_3z, celloutsig_0_8z } & { celloutsig_0_16z[2:0], celloutsig_0_11z };
  assign celloutsig_1_1z = in_data[108:105] == in_data[185:182];
  assign celloutsig_0_29z = { celloutsig_0_5z[8:6], celloutsig_0_15z } == celloutsig_0_18z[6:3];
  assign celloutsig_0_42z = celloutsig_0_10z === celloutsig_0_22z;
  assign celloutsig_0_55z = { celloutsig_0_46z, celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_52z } === { celloutsig_0_12z[8:0], _05_[12:9], _01_, _05_[7:6], _03_, _05_[4], _00_, _05_[2:0] };
  assign celloutsig_0_1z = { in_data[17:10], _04_[4:3], _02_ } <= in_data[10:0];
  assign celloutsig_0_4z = ! { celloutsig_0_3z, _04_[4:3], _02_, _04_[4:3], _02_, celloutsig_0_1z };
  assign celloutsig_1_7z = ! celloutsig_1_3z[13:2];
  assign celloutsig_1_8z = in_data[161:147] || { celloutsig_1_5z[16:6], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_15z = { in_data[85:81], celloutsig_0_6z } || { celloutsig_0_13z[2:1], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_18z = { celloutsig_1_5z[10], celloutsig_1_0z, celloutsig_1_11z } < celloutsig_1_14z[23:2];
  assign celloutsig_0_36z = celloutsig_0_32z[2] & ~(celloutsig_0_14z);
  assign celloutsig_0_6z = _04_[4] & ~(celloutsig_0_5z[2]);
  assign celloutsig_0_8z = _05_[10] & ~(celloutsig_0_5z[1]);
  assign celloutsig_0_46z = { celloutsig_0_20z[8:5], celloutsig_0_36z, celloutsig_0_44z } % { 1'h1, celloutsig_0_20z[8:4] };
  assign celloutsig_0_10z = { celloutsig_0_7z[3:2], celloutsig_0_1z, celloutsig_0_1z } % { 1'h1, celloutsig_0_9z[4:3], celloutsig_0_6z };
  assign celloutsig_0_13z = in_data[75:70] % { 1'h1, celloutsig_0_5z[6:5], _04_[4:3], _02_ };
  assign celloutsig_0_19z = celloutsig_0_18z * in_data[59:47];
  assign celloutsig_1_3z = - { celloutsig_1_0z[2:1], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_18z = - { _05_[12:9], _01_, _05_[7:6], _03_, _05_[4], _00_, _05_[2], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_52z = { celloutsig_0_11z, celloutsig_0_33z, celloutsig_0_14z, celloutsig_0_28z, celloutsig_0_32z } !== { celloutsig_0_48z[9:4], celloutsig_0_36z };
  assign celloutsig_1_6z = in_data[133:125] !== { celloutsig_1_3z[10:4], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_26z = celloutsig_0_19z[9:0] !== { celloutsig_0_12z[8:1], celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_28z = { _03_, _05_[4], _00_, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_21z } !== { celloutsig_0_5z[2:0], celloutsig_0_14z, celloutsig_0_16z, celloutsig_0_26z, celloutsig_0_12z };
  assign celloutsig_0_32z = ~ celloutsig_0_7z[6:4];
  assign celloutsig_1_9z = { celloutsig_1_5z[14:10], celloutsig_1_8z } << { celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_5z[18:6], celloutsig_1_5z[6], celloutsig_1_5z[12:9], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_6z } << { celloutsig_1_5z[17:8], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_7z = in_data[50:42] << { in_data[54:50], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_9z = { celloutsig_0_5z[7:1], celloutsig_0_6z } << celloutsig_0_7z[7:0];
  assign celloutsig_0_34z = { celloutsig_0_19z[4], celloutsig_0_25z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_22z } >> { _05_[12:9], _01_, _05_[7:6], _03_, _05_[4], _00_, _05_[2], celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_18z };
  assign celloutsig_1_11z = { celloutsig_1_0z[3:2], celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_9z } <<< { celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_12z = { _05_[12:9], _01_, _05_[7:6], _03_, _05_[4], _00_, _05_[2:1] } <<< { celloutsig_0_9z[7:4], _04_[4:3], _02_, celloutsig_0_3z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[163:159] - in_data[171:167];
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_11z } - { celloutsig_0_7z[6:5], celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_0_20z = { celloutsig_0_19z[8:3], celloutsig_0_10z } - celloutsig_0_18z[12:3];
  assign celloutsig_0_27z = ~((celloutsig_0_26z & _04_[4]) | _04_[3]);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_48z = 11'h000;
    else if (!clkin_data[32]) celloutsig_0_48z = celloutsig_0_34z[12:2];
  assign { celloutsig_1_5z[6], celloutsig_1_5z[7], celloutsig_1_5z[12:8], celloutsig_1_5z[18:13] } = ~ { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_0z, in_data[156:151] };
  assign { _04_[9:5], _04_[2:0] } = { celloutsig_0_9z[7:4], celloutsig_0_4z, _02_, celloutsig_0_6z, celloutsig_0_11z };
  assign { _05_[8], _05_[5], _05_[3] } = { _01_, _03_, _00_ };
  assign celloutsig_1_5z[5:0] = { celloutsig_1_5z[6], celloutsig_1_5z[12:8] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_12z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
