Classic Timing Analyzer report for Booth
Fri Jul 01 11:25:07 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                            ;
+------------------------------+-------+---------------+-------------+-----------+------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+------------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 7.892 ns    ; input2[6] ; output2[5] ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;            ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------+
; tpd                                                                    ;
+-------+-------------------+-----------------+------------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To          ;
+-------+-------------------+-----------------+------------+-------------+
; N/A   ; None              ; 7.892 ns        ; input2[6]  ; output2[5]  ;
; N/A   ; None              ; 7.567 ns        ; input2[9]  ; output2[8]  ;
; N/A   ; None              ; 7.484 ns        ; input2[30] ; output2[29] ;
; N/A   ; None              ; 7.461 ns        ; input1[23] ; output1[22] ;
; N/A   ; None              ; 7.352 ns        ; input2[3]  ; output2[2]  ;
; N/A   ; None              ; 7.350 ns        ; input2[12] ; output2[11] ;
; N/A   ; None              ; 7.306 ns        ; input2[25] ; output2[24] ;
; N/A   ; None              ; 7.284 ns        ; input2[7]  ; output2[6]  ;
; N/A   ; None              ; 7.254 ns        ; input1[12] ; output1[11] ;
; N/A   ; None              ; 7.198 ns        ; input1[4]  ; output1[3]  ;
; N/A   ; None              ; 7.143 ns        ; input2[29] ; output2[28] ;
; N/A   ; None              ; 7.093 ns        ; input1[26] ; output1[25] ;
; N/A   ; None              ; 7.085 ns        ; input2[23] ; output2[22] ;
; N/A   ; None              ; 7.071 ns        ; input2[17] ; output2[16] ;
; N/A   ; None              ; 7.065 ns        ; input2[22] ; output2[21] ;
; N/A   ; None              ; 7.052 ns        ; input1[29] ; output1[28] ;
; N/A   ; None              ; 7.051 ns        ; input1[6]  ; output1[5]  ;
; N/A   ; None              ; 7.051 ns        ; input1[16] ; output1[15] ;
; N/A   ; None              ; 7.041 ns        ; input2[19] ; output2[18] ;
; N/A   ; None              ; 7.032 ns        ; input2[28] ; output2[27] ;
; N/A   ; None              ; 7.018 ns        ; input1[27] ; output1[26] ;
; N/A   ; None              ; 7.012 ns        ; input2[13] ; output2[12] ;
; N/A   ; None              ; 7.008 ns        ; input1[15] ; output1[14] ;
; N/A   ; None              ; 6.978 ns        ; input1[3]  ; output1[2]  ;
; N/A   ; None              ; 6.970 ns        ; input1[25] ; output1[24] ;
; N/A   ; None              ; 6.964 ns        ; input2[26] ; output2[25] ;
; N/A   ; None              ; 6.952 ns        ; input1[13] ; output1[12] ;
; N/A   ; None              ; 6.935 ns        ; input2[24] ; output2[23] ;
; N/A   ; None              ; 6.929 ns        ; input1[18] ; output1[17] ;
; N/A   ; None              ; 6.899 ns        ; input2[18] ; output2[17] ;
; N/A   ; None              ; 6.898 ns        ; input2[0]  ; output1[31] ;
; N/A   ; None              ; 6.894 ns        ; input2[11] ; output2[10] ;
; N/A   ; None              ; 6.884 ns        ; input1[17] ; output1[16] ;
; N/A   ; None              ; 6.880 ns        ; input2[15] ; output2[14] ;
; N/A   ; None              ; 6.877 ns        ; input1[20] ; output1[19] ;
; N/A   ; None              ; 6.868 ns        ; input2[8]  ; output2[7]  ;
; N/A   ; None              ; 6.868 ns        ; input1[9]  ; output1[8]  ;
; N/A   ; None              ; 6.867 ns        ; input1[22] ; output1[21] ;
; N/A   ; None              ; 6.864 ns        ; input1[8]  ; output1[7]  ;
; N/A   ; None              ; 6.826 ns        ; input2[20] ; output2[19] ;
; N/A   ; None              ; 6.781 ns        ; input2[10] ; output2[9]  ;
; N/A   ; None              ; 6.717 ns        ; input2[31] ; output2[31] ;
; N/A   ; None              ; 6.696 ns        ; input1[1]  ; out1        ;
; N/A   ; None              ; 6.643 ns        ; input1[21] ; output1[20] ;
; N/A   ; None              ; 6.639 ns        ; input2[16] ; output2[15] ;
; N/A   ; None              ; 6.625 ns        ; input1[30] ; output1[29] ;
; N/A   ; None              ; 6.622 ns        ; input2[5]  ; output2[4]  ;
; N/A   ; None              ; 6.618 ns        ; input2[1]  ; output2[0]  ;
; N/A   ; None              ; 6.618 ns        ; input2[21] ; output2[20] ;
; N/A   ; None              ; 6.618 ns        ; input1[2]  ; output1[1]  ;
; N/A   ; None              ; 6.611 ns        ; input1[24] ; output1[23] ;
; N/A   ; None              ; 6.599 ns        ; input1[7]  ; output1[6]  ;
; N/A   ; None              ; 6.598 ns        ; input2[2]  ; output2[1]  ;
; N/A   ; None              ; 6.598 ns        ; input2[4]  ; output2[3]  ;
; N/A   ; None              ; 6.582 ns        ; input2[31] ; output2[30] ;
; N/A   ; None              ; 6.578 ns        ; input1[10] ; output1[9]  ;
; N/A   ; None              ; 6.568 ns        ; input1[1]  ; output1[0]  ;
; N/A   ; None              ; 6.568 ns        ; input1[5]  ; output1[4]  ;
; N/A   ; None              ; 6.567 ns        ; input1[19] ; output1[18] ;
; N/A   ; None              ; 6.559 ns        ; input1[31] ; output1[30] ;
; N/A   ; None              ; 6.548 ns        ; input2[27] ; output2[26] ;
; N/A   ; None              ; 6.538 ns        ; input1[11] ; output1[10] ;
; N/A   ; None              ; 6.508 ns        ; input1[0]  ; out0        ;
; N/A   ; None              ; 6.432 ns        ; input1[28] ; output1[27] ;
+-------+-------------------+-----------------+------------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Fri Jul 01 11:25:06 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Booth -c Booth --timing_analysis_only
Info: Longest tpd from source pin "input2[6]" to destination pin "output2[5]" is 7.892 ns
    Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'input2[6]'
    Info: 2: + IC(5.131 ns) + CELL(1.962 ns) = 7.892 ns; Loc. = PIN_W17; Fanout = 0; PIN Node = 'output2[5]'
    Info: Total cell delay = 2.761 ns ( 34.98 % )
    Info: Total interconnect delay = 5.131 ns ( 65.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Fri Jul 01 11:25:08 2011
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


