{
    "name": "dv-cpu-rv",
    "folder": "dv-cpu-rv",
    "sim_files": [
        "core/bench/tb_div.v",
        "core/bench/tb_mul.v",
        "core/bench/tb_rv_core.v",
        "core/rtl/rv_branch_test.v"
    ],
    "files": [
        "core/rtl/rv_alu.v",
        "core/rtl/rv_alu_ctrl.v",
        "core/rtl/rv_branch_predict.v",
        "core/rtl/rv_core.v",
        "core/rtl/rv_ctrl.v",
        "core/rtl/rv_div.v",
        "core/rtl/rv_forward.v",
        "core/rtl/rv_hzd_detect.v",
        "core/rtl/rv_imm_gen.v",
        "core/rtl/rv_mem_map.v",
        "core/rtl/rv_mul.v",
        "core/rtl/rv_rf.v"
    ],
    "include_dirs": [],
    "repository": "https://github.com/devindang/dv-cpu-rv",
    "top_module": "rv_core",
    "extra_flags": [],
    "language_version": "2005",
    "modules": [
        {
            "module": "tb_div",
            "file": "core/bench/tb_div.v"
        },
        {
            "module": "tb_mul",
            "file": "core/bench/tb_mul.v"
        },
        {
            "module": "tb_rv_core",
            "file": "core/bench/tb_rv_core.v"
        },
        {
            "module": "rv_alu",
            "file": "core/rtl/rv_alu.v"
        },
        {
            "module": "rv_alu_ctrl",
            "file": "core/rtl/rv_alu_ctrl.v"
        },
        {
            "module": "rv_branch_predict",
            "file": "core/rtl/rv_branch_predict.v"
        },
        {
            "module": "rv_branch_test",
            "file": "core/rtl/rv_branch_test.v"
        },
        {
            "module": "rv_core",
            "file": "core/rtl/rv_core.v"
        },
        {
            "module": "rv_ctrl",
            "file": "core/rtl/rv_ctrl.v"
        },
        {
            "module": "rv_data_mem",
            "file": "core/rtl/rv_data_mem.v"
        },
        {
            "module": "rv_div",
            "file": "core/rtl/rv_div.v"
        },
        {
            "module": "find_ld",
            "file": "core/rtl/rv_div.v"
        },
        {
            "module": "qds",
            "file": "core/rtl/rv_div.v"
        },
        {
            "module": "rv_dpram",
            "file": "core/rtl/rv_dpram.v"
        },
        {
            "module": "rv_forward",
            "file": "core/rtl/rv_forward.v"
        },
        {
            "module": "rv_hzd_detect",
            "file": "core/rtl/rv_hzd_detect.v"
        },
        {
            "module": "rv_imm_gen",
            "file": "core/rtl/rv_imm_gen.v"
        },
        {
            "module": "rv_instr_mem",
            "file": "core/rtl/rv_instr_mem.v"
        },
        {
            "module": "rv_mem_map",
            "file": "core/rtl/rv_mem_map.v"
        },
        {
            "module": "rv_mul",
            "file": "core/rtl/rv_mul.v"
        },
        {
            "module": "booth_encoder",
            "file": "core/rtl/rv_mul.v"
        },
        {
            "module": "booth_selector",
            "file": "core/rtl/rv_mul.v"
        },
        {
            "module": "CSA",
            "file": "core/rtl/rv_mul.v"
        },
        {
            "module": "RCA",
            "file": "core/rtl/rv_mul.v"
        },
        {
            "module": "FA",
            "file": "core/rtl/rv_mul.v"
        },
        {
            "module": "rv_rf",
            "file": "core/rtl/rv_rf.v"
        }
    ],
    "module_graph": {
        "tb_div": [],
        "tb_mul": [],
        "tb_rv_core": [],
        "rv_alu": [
            "rv_core"
        ],
        "rv_alu_ctrl": [
            "rv_core"
        ],
        "rv_branch_predict": [
            "rv_core"
        ],
        "rv_branch_test": [
            "rv_core"
        ],
        "rv_core": [
            "tb_rv_core"
        ],
        "rv_ctrl": [
            "rv_core"
        ],
        "rv_data_mem": [
            "rv_core"
        ],
        "rv_div": [
            "tb_div"
        ],
        "find_ld": [
            "rv_div"
        ],
        "qds": [],
        "rv_dpram": [
            "rv_data_mem",
            "rv_dpram",
            "rv_instr_mem"
        ],
        "rv_forward": [
            "rv_core"
        ],
        "rv_hzd_detect": [
            "rv_core"
        ],
        "rv_imm_gen": [
            "rv_core"
        ],
        "rv_instr_mem": [],
        "rv_mem_map": [
            "rv_core"
        ],
        "rv_mul": [
            "tb_mul"
        ],
        "booth_encoder": [
            "rv_mul"
        ],
        "booth_selector": [
            "rv_mul",
            "rv_mul"
        ],
        "CSA": [
            "rv_mul",
            "rv_mul",
            "rv_mul",
            "rv_mul"
        ],
        "RCA": [
            "rv_mul"
        ],
        "FA": [
            "rv_mul",
            "rv_mul"
        ],
        "rv_rf": [
            "rv_core"
        ]
    },
    "module_graph_inverse": {
        "tb_div": [
            "rv_div"
        ],
        "tb_mul": [
            "rv_mul"
        ],
        "tb_rv_core": [
            "rv_core"
        ],
        "rv_alu": [],
        "rv_alu_ctrl": [],
        "rv_branch_predict": [],
        "rv_branch_test": [],
        "rv_core": [
            "rv_ctrl",
            "rv_rf",
            "rv_imm_gen",
            "rv_alu",
            "rv_branch_test",
            "rv_alu_ctrl",
            "rv_data_mem",
            "rv_forward",
            "rv_hzd_detect",
            "rv_branch_predict",
            "rv_mem_map"
        ],
        "rv_ctrl": [],
        "rv_data_mem": [
            "rv_dpram"
        ],
        "rv_div": [
            "find_ld"
        ],
        "find_ld": [],
        "qds": [],
        "rv_dpram": [
            "rv_dpram"
        ],
        "rv_forward": [],
        "rv_hzd_detect": [],
        "rv_imm_gen": [],
        "rv_instr_mem": [
            "rv_dpram"
        ],
        "rv_mem_map": [],
        "rv_mul": [
            "booth_encoder",
            "booth_selector",
            "booth_selector",
            "RCA",
            "CSA",
            "CSA",
            "CSA",
            "CSA",
            "FA",
            "FA"
        ],
        "booth_encoder": [],
        "booth_selector": [],
        "CSA": [],
        "RCA": [],
        "FA": [],
        "rv_rf": []
    },
    "non_tb_files": [
        "core/rtl/rv_alu.v",
        "core/rtl/rv_alu_ctrl.v",
        "core/rtl/rv_branch_predict.v",
        "core/rtl/rv_core.v",
        "core/rtl/rv_ctrl.v",
        "core/rtl/rv_data_mem.v",
        "core/rtl/rv_div.v",
        "core/rtl/rv_dpram.v",
        "core/rtl/rv_forward.v",
        "core/rtl/rv_hzd_detect.v",
        "core/rtl/rv_imm_gen.v",
        "core/rtl/rv_instr_mem.v",
        "core/rtl/rv_mem_map.v",
        "core/rtl/rv_mul.v",
        "core/rtl/rv_rf.v"
    ]
}