{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 17, "design__inferred_latch__count": 0, "design__instance__count": 9647, "design__instance__area": 17767, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 1, "power__internal__total": 0.00023361870262306184, "power__switching__total": 6.889229553053156e-05, "power__leakage__total": 5.291128601925266e-08, "power__total": 0.00030256391619332135, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.012315, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.012315, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.822748, "timing__setup__ws__corner:nom_tt_025C_1v80": 16.127314, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.822748, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 21.465982, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 27, "design__max_fanout_violation__count": 4, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.009447, "clock__skew__worst_setup": -0.022086, "timing__hold__ws": 0.429882, "timing__setup__ws": 12.756431, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.429882, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 17.477325, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 200.0 3500.0", "design__core__bbox": "5.52 10.88 194.12 3487.04", "design__io": 37, "design__die__area": 700000, "design__core__area": 655604, "design__instance__count__stdcell": 9647, "design__instance__area__stdcell": 17767, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.0271003, "design__instance__utilization__stdcell": 0.0271003, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 20426.8, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 164, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "route__net": 653, "route__net__special": 2, "route__drc_errors__iter:1": 187, "route__wirelength__iter:1": 21109, "route__drc_errors__iter:2": 18, "route__wirelength__iter:2": 21009, "route__drc_errors__iter:3": 35, "route__wirelength__iter:3": 20957, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 20973, "route__drc_errors": 0, "route__wirelength": 20973, "route__vias": 3762, "route__vias__singlecut": 3762, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "route__wirelength__max": 1722.82, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 22, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.019977, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.019977, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.872799, "timing__setup__ws__corner:nom_ss_100C_1v60": 12.981118, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.872799, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 17.506132, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 22, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.010214, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.010214, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.436454, "timing__setup__ws__corner:nom_ff_n40C_1v95": 17.332409, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.436454, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 22.596495, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 22, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.011499, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.011499, "timing__hold__ws__corner:min_tt_025C_1v80": 0.818318, "timing__setup__ws__corner:min_tt_025C_1v80": 16.262129, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.818318, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 21.487581, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 22, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.018684, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.018684, "timing__hold__ws__corner:min_ss_100C_1v60": 1.865697, "timing__setup__ws__corner:min_ss_100C_1v60": 13.142325, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.865697, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 17.536304, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 22, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.009447, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.009447, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.429882, "timing__setup__ws__corner:min_ff_n40C_1v95": 17.436258, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.429882, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 22.614651, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 22, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 4, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 1, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.013964, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.013964, "timing__hold__ws__corner:max_tt_025C_1v80": 0.827772, "timing__setup__ws__corner:max_tt_025C_1v80": 15.954566, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.827772, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 21.434181, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 22, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 27, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 4, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 1, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.022086, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.022086, "timing__hold__ws__corner:max_ss_100C_1v60": 1.881677, "timing__setup__ws__corner:max_ss_100C_1v60": 12.756431, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.881677, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 17.477325, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 22, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 4, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 1, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.011981, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.011981, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.442939, "timing__setup__ws__corner:max_ff_n40C_1v95": 17.202477, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.442939, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 22.575621, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 22, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 22, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79986, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 6.87009e-07, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000138429, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000521106, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 2.55005e-06, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000521106, "ir__voltage__worst": 1.8, "ir__drop__avg": 6.87e-07, "ir__drop__worst": 0.000138, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}