$date
	Mon Nov 18 04:38:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module i2c_top_tb $end
$var wire 1 ! mem_ready $end
$var wire 32 " mem_rdata [31:0] $end
$var wire 1 # i2c_sda $end
$var wire 1 $ i2c_scl $end
$var reg 1 % clk $end
$var reg 32 & mem_addr [31:0] $end
$var reg 1 ' mem_valid $end
$var reg 32 ( mem_wdata [31:0] $end
$var reg 4 ) mem_wstrb [3:0] $end
$var reg 1 * rst $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 32 + mem_addr [31:0] $end
$var wire 1 ' mem_valid $end
$var wire 32 , mem_wdata [31:0] $end
$var wire 4 - mem_wstrb [3:0] $end
$var wire 1 * rst $end
$var wire 1 . rw $end
$var wire 1 ! mem_ready $end
$var wire 32 / mem_rdata [31:0] $end
$var wire 1 # i2c_sda $end
$var wire 1 $ i2c_scl $end
$var wire 8 0 i2c_data_out [7:0] $end
$var wire 8 1 i2c_data_in [7:0] $end
$var wire 8 2 i2c_ctrl_wire [7:0] $end
$var wire 32 3 i2c_bitrate [31:0] $end
$var wire 1 4 enable $end
$var wire 7 5 addr [6:0] $end
$var reg 8 6 i2c_ctrl_reg [7:0] $end
$scope module u_i2c_controller $end
$var wire 7 7 addr [6:0] $end
$var wire 1 % clk $end
$var wire 1 4 enable $end
$var wire 1 * rst $end
$var wire 1 . rw $end
$var wire 1 # i2c_sda $end
$var wire 1 $ i2c_scl $end
$var wire 8 8 data_in [7:0] $end
$var parameter 32 9 ACK $end
$var parameter 32 : ADDRESS $end
$var parameter 32 ; DATA $end
$var parameter 32 < IDLE $end
$var parameter 32 = START $end
$var parameter 32 > STOP $end
$var parameter 32 ? WAIT_ACK_DATA $end
$var reg 4 @ bit_counter [3:0] $end
$var reg 8 A data_out [7:0] $end
$var reg 1 B scl_enable $end
$var reg 1 C scl_out $end
$var reg 1 D sda_oe $end
$var reg 1 E sda_out $end
$var reg 8 F shift_reg [7:0] $end
$var reg 3 G state [2:0] $end
$upscope $end
$scope module u_i2c_registers $end
$var wire 1 % clk $end
$var wire 8 H i2c_data_in [7:0] $end
$var wire 32 I mem_addr [31:0] $end
$var wire 1 ' mem_valid $end
$var wire 32 J mem_wdata [31:0] $end
$var wire 4 K mem_wstrb [3:0] $end
$var wire 1 * rst $end
$var parameter 32 L ADDR_I2C_BITRATE $end
$var parameter 32 M ADDR_I2C_CTRL $end
$var parameter 32 N ADDR_I2C_DATA_IN $end
$var parameter 32 O ADDR_I2C_DATA_OUT $end
$var reg 32 P i2c_bitrate [31:0] $end
$var reg 8 Q i2c_ctrl [7:0] $end
$var reg 8 R i2c_data_out [7:0] $end
$var reg 32 S mem_rdata [31:0] $end
$var reg 1 ! mem_ready $end
$upscope $end
$upscope $end
$scope task write_register $end
$var reg 32 T addr [31:0] $end
$var reg 32 U data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11101 O
b11110 N
b11111 M
b11100 L
b101 ?
b110 >
b1 =
b0 <
b100 ;
b10 :
b11 9
$end
#0
$dumpvars
bx U
bx T
b0 S
b0 R
b0 Q
b0 P
b0 K
b0 J
b0 I
bx H
b0 G
bx F
1E
1D
1C
0B
bx A
b0 @
b0 8
b0 7
b0 6
b0 5
04
b0 3
b0 2
bx 1
b0 0
b0 /
0.
b0 -
b0 ,
b0 +
1*
b0 )
b0 (
0'
b0 &
0%
1$
1#
b0 "
0!
$end
#10000
1%
#20000
0%
#30000
1%
#40000
0%
b1111 )
b1111 -
b1111 K
b1111010000100100000 (
b1111010000100100000 ,
b1111010000100100000 J
b11100 &
b11100 +
b11100 I
1'
b1111010000100100000 U
b11100 T
0*
#50000
1C
b1111010000100100000 3
b1111010000100100000 P
1!
1%
#60000
0%
0'
#70000
0!
0C
1%
#80000
0%
b10101010 (
b10101010 ,
b10101010 J
b11101 &
b11101 +
b11101 I
1'
b10101010 U
b11101 T
#90000
b1010101 5
b1010101 7
1C
b10101010 0
b10101010 8
b10101010 R
1!
1%
#100000
0%
0'
#110000
0!
0C
1%
#120000
0%
b1010000 (
b1010000 ,
b1010000 J
b11111 &
b11111 +
b11111 I
1'
b1010000 U
b11111 T
#130000
14
1C
b1010000 2
b1010000 Q
1!
1%
#140000
0%
0'
#150000
0!
0C
b1 G
b1010000 6
1%
#160000
0%
#170000
0#
0E
1C
1B
1%
#180000
0%
#190000
0$
0C
b111 @
b10101010 F
b10 G
1%
#200000
0%
#210000
1#
1$
b110 @
1E
1C
1%
#220000
0%
#230000
0$
0C
1%
#240000
0%
#250000
0#
1$
b101 @
0E
1C
1%
#260000
0%
#270000
0$
0C
1%
#280000
0%
#290000
1#
1$
b100 @
1E
1C
1%
#300000
0%
#310000
0$
0C
1%
#320000
0%
#330000
0#
1$
b11 @
0E
1C
1%
#340000
0%
b1010101 (
b1010101 ,
b1010101 J
b11101 &
b11101 +
b11101 I
1'
b1010101 U
b11101 T
#350000
1.
b101010 5
b101010 7
0$
b1010101 0
b1010101 8
b1010101 R
1!
0C
1%
#360000
0%
0'
#370000
1#
1$
b10 @
1E
1C
0!
1%
#380000
0%
b1001000 (
b1001000 ,
b1001000 J
b11111 &
b11111 +
b11111 I
1'
b1001000 U
b11111 T
#390000
0$
b1001000 2
b1001000 Q
1!
0C
1%
#400000
0%
0'
#410000
0#
1$
b1001000 6
b1 @
0E
1C
0!
1%
#420000
0%
#430000
0$
0C
1%
#440000
0%
#450000
1#
1$
b0 @
1E
1C
1%
#460000
0%
#470000
0$
0C
1%
#480000
0%
#490000
0#
1$
b11 G
0E
1C
1%
#500000
0%
#510000
0$
1#
0C
b100 G
b111 @
b1010101 F
0D
1%
#520000
0%
#530000
0#
1$
b110 @
1D
1C
1%
#540000
0%
#550000
0$
0C
1%
#560000
0%
#570000
1#
1$
b101 @
1E
1C
1%
#580000
0%
#590000
0$
0C
1%
#600000
0%
b100000 (
b100000 ,
b100000 J
1'
b100000 U
#610000
0#
1$
04
b100 @
0E
1C
b100000 2
b100000 Q
1!
1%
#620000
0%
0'
#630000
0$
0!
0C
b100000 6
1%
#640000
0%
#650000
1#
1$
b11 @
1E
1C
1%
#660000
0%
#670000
0$
0C
1%
#680000
0%
#690000
0#
1$
b10 @
0E
1C
1%
#700000
0%
#710000
0$
0C
1%
#720000
0%
#730000
1#
1$
b1 @
1E
1C
1%
#740000
0%
#750000
0$
0C
1%
#760000
0%
#770000
0#
1$
b0 @
0E
1C
1%
#780000
0%
#790000
0$
0C
1%
#800000
0%
#810000
1#
1$
b101 G
1E
1C
1%
#820000
0%
