

================================================================
== Vivado HLS Report for 'forward'
================================================================
* Date:           Fri May 24 00:15:44 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        zynqconn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.080|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  2352|  2352|         2|          -|          -|  1176|    no    |
        |- Loop 2         |  2772|  2772|       198|          -|          -|    14|    no    |
        | + Loop 2.1      |   196|   196|        14|          -|          -|    14|    no    |
        |  ++ Loop 2.1.1  |    12|    12|         2|          -|          -|     6|    no    |
        |- Loop 3         |  2352|  2352|         2|          -|          -|  1176|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp)
	5  / (tmp)
4 --> 
	3  / true
5 --> 
	6  / (!exitcond5_i)
	9  / (exitcond5_i)
6 --> 
	7  / (!exitcond6_i)
	5  / (exitcond6_i)
7 --> 
	8  / (!exitcond_i)
	6  / (exitcond_i)
8 --> 
	7  / true
9 --> 
	10  / (!tmp_s)
10 --> 
	9  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @forward_pool([4704 x i16]* %pool_layer_2_2_1_28_28_6_input_data_V, [1176 x i16]* %pool_layer_2_2_1_28_28_6_output_data_V)" [zynqconn/POOLING_layer.h:23]   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 12 [1/2] (0.00ns)   --->   "call fastcc void @forward_pool([4704 x i16]* %pool_layer_2_2_1_28_28_6_input_data_V, [1176 x i16]* %pool_layer_2_2_1_28_28_6_output_data_V)" [zynqconn/POOLING_layer.h:23]   --->   Operation 12 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%p_i0_0_i = phi i11 [ 0, %0 ], [ %p_i0, %2 ]"   --->   Operation 14 'phi' 'p_i0_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%p_i0_0_i_cast6 = zext i11 %p_i0_0_i to i64" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 15 'zext' 'p_i0_0_i_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (1.88ns)   --->   "%tmp = icmp eq i11 %p_i0_0_i, -872" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 16 'icmp' 'tmp' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.63ns)   --->   "%p_i0 = add i11 %p_i0_0_i, 1" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 18 'add' 'p_i0' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp, label %"operator=.exit.preheader", label %2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%pool_layer_output_d = getelementptr [1176 x i16]* %pool_layer_2_2_1_28_28_6_output_data_V, i64 0, i64 %p_i0_0_i_cast6" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 20 'getelementptr' 'pool_layer_output_d' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 21 [2/2] (3.25ns)   --->   "%pool_layer_output_d_3 = load i16* %pool_layer_output_d, align 2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 21 'load' 'pool_layer_output_d_3' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_3 : Operation 22 [1/1] (1.76ns)   --->   "br label %"operator=.exit"" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25]   --->   Operation 22 'br' <Predicate = (tmp)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 23 [1/2] (3.25ns)   --->   "%pool_layer_output_d_3 = load i16* %pool_layer_output_d, align 2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 23 'load' 'pool_layer_output_d_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%pool_layer_relu1_inp = getelementptr [1176 x i16]* %pool_layer_2_2_1_28_28_6_relu1_input_data_V, i64 0, i64 %p_i0_0_i_cast6" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 24 'getelementptr' 'pool_layer_relu1_inp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (3.25ns)   --->   "store i16 %pool_layer_output_d_3, i16* %pool_layer_relu1_inp, align 2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 25 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.76>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%p_x_assign = phi i4 [ %ix, %"operator=.exit.loopexit" ], [ 0, %"operator=.exit.preheader" ]"   --->   Operation 27 'phi' 'p_x_assign' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%p_x_assign_cast5 = zext i4 %p_x_assign to i12" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25]   --->   Operation 28 'zext' 'p_x_assign_cast5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (1.30ns)   --->   "%exitcond5_i = icmp eq i4 %p_x_assign, -2" [zynqconn/RELU_layer.h:20->zynqconn/POOLING_layer.h:25]   --->   Operation 29 'icmp' 'exitcond5_i' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 30 'speclooptripcount' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (1.73ns)   --->   "%ix = add i4 %p_x_assign, 1" [zynqconn/RELU_layer.h:20->zynqconn/POOLING_layer.h:25]   --->   Operation 31 'add' 'ix' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond5_i, label %forward.exit.preheader, label %.preheader62.i.preheader" [zynqconn/RELU_layer.h:20->zynqconn/POOLING_layer.h:25]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader62.i" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25]   --->   Operation 33 'br' <Predicate = (!exitcond5_i)> <Delay = 1.76>
ST_5 : Operation 34 [1/1] (1.76ns)   --->   "br label %forward.exit" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 34 'br' <Predicate = (exitcond5_i)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 1.91>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%p_y_assign = phi i4 [ %iy, %.preheader62.i.loopexit ], [ 0, %.preheader62.i.preheader ]"   --->   Operation 35 'phi' 'p_y_assign' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (1.30ns)   --->   "%exitcond6_i = icmp eq i4 %p_y_assign, -2" [zynqconn/RELU_layer.h:21->zynqconn/POOLING_layer.h:25]   --->   Operation 36 'icmp' 'exitcond6_i' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 14, i64 14, i64 14)"   --->   Operation 37 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (1.73ns)   --->   "%iy = add i4 %p_y_assign, 1" [zynqconn/RELU_layer.h:21->zynqconn/POOLING_layer.h:25]   --->   Operation 38 'add' 'iy' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %exitcond6_i, label %"operator=.exit.loopexit", label %.preheader.i.preheader" [zynqconn/RELU_layer.h:21->zynqconn/POOLING_layer.h:25]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl_i = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %p_y_assign, i4 0)" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 40 'bitconcatenate' 'p_shl_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl_i_cast = zext i8 %p_shl_i to i9" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 41 'zext' 'p_shl_i_cast' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl1_i = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %p_y_assign, i1 false)" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 42 'bitconcatenate' 'p_shl1_i' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl1_i_cast = zext i5 %p_shl1_i to i9" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 43 'zext' 'p_shl1_i_cast' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (1.91ns)   --->   "%tmp_i = sub i9 %p_shl_i_cast, %p_shl1_i_cast" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 44 'sub' 'tmp_i' <Predicate = (!exitcond6_i)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_i_cast = sext i9 %tmp_i to i12" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 45 'sext' 'tmp_i_cast' <Predicate = (!exitcond6_i)> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.76ns)   --->   "br label %.preheader.i" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25]   --->   Operation 46 'br' <Predicate = (!exitcond6_i)> <Delay = 1.76>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "br label %"operator=.exit""   --->   Operation 47 'br' <Predicate = (exitcond6_i)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 7.04>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%p_z_assign = phi i3 [ %iz, %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 48 'phi' 'p_z_assign' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%phi_mul = phi i11 [ %next_mul, %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i ], [ 0, %.preheader.i.preheader ]"   --->   Operation 49 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%phi_mul_cast = zext i11 %phi_mul to i12" [zynqconn/Tensor.h:34->zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25]   --->   Operation 50 'zext' 'phi_mul_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.13ns)   --->   "%exitcond_i = icmp eq i3 %p_z_assign, -2" [zynqconn/RELU_layer.h:22->zynqconn/POOLING_layer.h:25]   --->   Operation 51 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 52 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.65ns)   --->   "%iz = add i3 %p_z_assign, 1" [zynqconn/RELU_layer.h:22->zynqconn/POOLING_layer.h:25]   --->   Operation 53 'add' 'iz' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.preheader62.i.loopexit, label %_ZltILi16ELi4ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.i" [zynqconn/RELU_layer.h:22->zynqconn/POOLING_layer.h:25]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.63ns)   --->   "%next_mul = add i11 196, %phi_mul"   --->   Operation 55 'add' 'next_mul' <Predicate = (!exitcond_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i12 %tmp_i_cast, %phi_mul_cast" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 56 'add' 'tmp1' <Predicate = (!exitcond_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 57 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%tmp_3_i = add i12 %tmp1, %p_x_assign_cast5" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 57 'add' 'tmp_3_i' <Predicate = (!exitcond_i)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_3_i_cast = sext i12 %tmp_3_i to i32" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 58 'sext' 'tmp_3_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_4_i = zext i32 %tmp_3_i_cast to i64" [zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 59 'zext' 'tmp_4_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%pool_layer_relu1_inp_2 = getelementptr [1176 x i16]* %pool_layer_2_2_1_28_28_6_relu1_input_data_V, i64 0, i64 %tmp_4_i" [zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 60 'getelementptr' 'pool_layer_relu1_inp_2' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 61 [2/2] (3.25ns)   --->   "%temp_V = load i16* %pool_layer_relu1_inp_2, align 2" [zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 61 'load' 'temp_V' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader62.i"   --->   Operation 62 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 7.26>
ST_8 : Operation 63 [1/2] (3.25ns)   --->   "%temp_V = load i16* %pool_layer_relu1_inp_2, align 2" [zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 63 'load' 'temp_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_8 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_79 = trunc i16 %temp_V to i15" [zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25]   --->   Operation 64 'trunc' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %temp_V, i32 15)" [zynqconn/RELU_layer.h:26->zynqconn/POOLING_layer.h:25]   --->   Operation 65 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%pool_layer_relu1_out = getelementptr [1176 x i15]* %pool_layer_2_2_1_28_28_6_relu1_output_data_V, i64 0, i64 %tmp_4_i" [zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25]   --->   Operation 66 'getelementptr' 'pool_layer_relu1_out' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.75ns)   --->   "%temp_V_1 = select i1 %tmp_80, i15 0, i15 %tmp_79" [zynqconn/RELU_layer.h:26->zynqconn/POOLING_layer.h:25]   --->   Operation 67 'select' 'temp_V_1' <Predicate = true> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (3.25ns)   --->   "store i15 %temp_V_1, i15* %pool_layer_relu1_out, align 2" [zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25]   --->   Operation 68 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "br label %.preheader.i" [zynqconn/RELU_layer.h:22->zynqconn/POOLING_layer.h:25]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 3.25>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%p_i0_0_i1 = phi i11 [ %p_i0_1, %3 ], [ 0, %forward.exit.preheader ]"   --->   Operation 70 'phi' 'p_i0_0_i1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%p_i0_0_i1_cast2 = zext i11 %p_i0_0_i1 to i64" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 71 'zext' 'p_i0_0_i1_cast2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (1.88ns)   --->   "%tmp_s = icmp eq i11 %p_i0_0_i1, -872" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 72 'icmp' 'tmp_s' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1176, i64 1176, i64 1176)"   --->   Operation 73 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (1.63ns)   --->   "%p_i0_1 = add i11 %p_i0_0_i1, 1" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 74 'add' 'p_i0_1' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %"operator=.exit2", label %3" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%pool_layer_relu1_out_3 = getelementptr [1176 x i15]* %pool_layer_2_2_1_28_28_6_relu1_output_data_V, i64 0, i64 %p_i0_0_i1_cast2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 76 'getelementptr' 'pool_layer_relu1_out_3' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_9 : Operation 77 [2/2] (3.25ns)   --->   "%pool_layer_relu1_out_4 = load i15* %pool_layer_relu1_out_3, align 2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 77 'load' 'pool_layer_relu1_out_4' <Predicate = (!tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 78 'ret' <Predicate = (tmp_s)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 6.50>
ST_10 : Operation 79 [1/2] (3.25ns)   --->   "%pool_layer_relu1_out_4 = load i15* %pool_layer_relu1_out_3, align 2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 79 'load' 'pool_layer_relu1_out_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%extLd = zext i15 %pool_layer_relu1_out_4 to i16" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 80 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%pool_layer_output_d_4 = getelementptr [1176 x i16]* %pool_layer_2_2_1_28_28_6_output_data_V, i64 0, i64 %p_i0_0_i1_cast2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 81 'getelementptr' 'pool_layer_output_d_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (3.25ns)   --->   "store i16 %extLd, i16* %pool_layer_output_d_4, align 2" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 82 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1176> <RAM>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "br label %forward.exit" [zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24) [8]  (1.77 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24) [8]  (0 ns)
	'getelementptr' operation ('pool_layer_output_d', zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24) [15]  (0 ns)
	'load' operation ('pool_layer_output_d_3', zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24) on array 'pool_layer_2_2_1_28_28_6_output_data_V' [16]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('pool_layer_output_d_3', zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24) on array 'pool_layer_2_2_1_28_28_6_output_data_V' [16]  (3.25 ns)
	'store' operation (zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24) of variable 'pool_layer_output_d_3', zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:24 on array 'pool_layer_2_2_1_28_28_6_relu1_input_data_V' [18]  (3.25 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('iy') with incoming values : ('iy', zynqconn/RELU_layer.h:21->zynqconn/POOLING_layer.h:25) [32]  (1.77 ns)

 <State 6>: 1.92ns
The critical path consists of the following:
	'phi' operation ('iy') with incoming values : ('iy', zynqconn/RELU_layer.h:21->zynqconn/POOLING_layer.h:25) [32]  (0 ns)
	'sub' operation ('tmp_i', zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25) [42]  (1.92 ns)

 <State 7>: 7.04ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [47]  (0 ns)
	'add' operation ('tmp1', zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25) [55]  (0 ns)
	'add' operation ('tmp_3_i', zynqconn/Tensor.h:36->zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25) [56]  (3.79 ns)
	'getelementptr' operation ('pool_layer_relu1_inp_2', zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25) [59]  (0 ns)
	'load' operation ('temp.V', zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25) on array 'pool_layer_2_2_1_28_28_6_relu1_input_data_V' [60]  (3.25 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'load' operation ('temp.V', zynqconn/RELU_layer.h:24->zynqconn/POOLING_layer.h:25) on array 'pool_layer_2_2_1_28_28_6_relu1_input_data_V' [60]  (3.25 ns)
	'select' operation ('temp.V', zynqconn/RELU_layer.h:26->zynqconn/POOLING_layer.h:25) [64]  (0.754 ns)
	'store' operation (zynqconn/RELU_layer.h:27->zynqconn/POOLING_layer.h:25) of variable 'temp.V', zynqconn/RELU_layer.h:26->zynqconn/POOLING_layer.h:25 on array 'pool_layer_2_2_1_28_28_6_relu1_output_data_V' [65]  (3.25 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'phi' operation ('__i0') with incoming values : ('__i0', zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26) [74]  (0 ns)
	'getelementptr' operation ('pool_layer_relu1_out_3', zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26) [81]  (0 ns)
	'load' operation ('pool_layer_relu1_out_4', zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26) on array 'pool_layer_2_2_1_28_28_6_relu1_output_data_V' [82]  (3.25 ns)

 <State 10>: 6.51ns
The critical path consists of the following:
	'load' operation ('pool_layer_relu1_out_4', zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26) on array 'pool_layer_2_2_1_28_28_6_relu1_output_data_V' [82]  (3.25 ns)
	'store' operation (zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26) of variable 'extLd', zynqconn/Tensor.h:15->zynqconn/POOLING_layer.h:26 on array 'pool_layer_2_2_1_28_28_6_output_data_V' [85]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
