`timescale 1 ns / 100 ps
module fsm_beh_vhdl_tst ();

    reg clk,w,reset;
    wire s;

    fsm_beh_vhdl i1(
        .clk(clk),
        .w(w),
        .reset(reset),
        .s(s)
    );

    initial begin
        $display("Corriendo Test Bench");
        clk=1'b0;
        reset=1'b1;
        w=1'b0;
        #7
        reset=1'b0;
        #45
        w=1'b1;
        #35
        reset=1'b1;
        #2
        reset=1'b0;
        
    end
    always #5 clk=~clk;
endmodule