<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AMDGPUISelLowering.h source code [llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AMDGPUISD::NodeType,llvm::AMDGPUTargetLowering "/>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='AMDGPUISelLowering.h.html'>AMDGPUISelLowering.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AMDGPUISelLowering.h - AMDGPU Lowering Interface --------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Interface definition of the TargetLowering class that is common</i></td></tr>
<tr><th id="11">11</th><td><i>/// to all AMD GPUs.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><u>#<span data-ppcond="15">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUISELLOWERING_H">LLVM_LIB_TARGET_AMDGPU_AMDGPUISELLOWERING_H</span></u></td></tr>
<tr><th id="16">16</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUISELLOWERING_H" data-ref="_M/LLVM_LIB_TARGET_AMDGPU_AMDGPUISELLOWERING_H">LLVM_LIB_TARGET_AMDGPU_AMDGPUISELLOWERING_H</dfn></u></td></tr>
<tr><th id="17">17</th><td></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/CodeGen/CallingConvLower.h.html">"llvm/CodeGen/CallingConvLower.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetLowering.h.html">"llvm/CodeGen/TargetLowering.h"</a></u></td></tr>
<tr><th id="20">20</th><td></td></tr>
<tr><th id="21">21</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>class</b> <dfn class="type" id="llvm::AMDGPUMachineFunction" title='llvm::AMDGPUMachineFunction' data-ref="llvm::AMDGPUMachineFunction" data-ref-filename="llvm..AMDGPUMachineFunction">AMDGPUMachineFunction</dfn>;</td></tr>
<tr><th id="24">24</th><td><b>class</b> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget" id="llvm::AMDGPUSubtarget">AMDGPUSubtarget</a>;</td></tr>
<tr><th id="25">25</th><td><b>struct</b> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor" id="llvm::ArgDescriptor">ArgDescriptor</a>;</td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><b>class</b> <dfn class="type def" id="llvm::AMDGPUTargetLowering" title='llvm::AMDGPUTargetLowering' data-ref="llvm::AMDGPUTargetLowering" data-ref-filename="llvm..AMDGPUTargetLowering">AMDGPUTargetLowering</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering" data-ref-filename="llvm..TargetLowering">TargetLowering</a> {</td></tr>
<tr><th id="28">28</th><td><b>private</b>:</td></tr>
<tr><th id="29">29</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a> *<dfn class="decl field" id="llvm::AMDGPUTargetLowering::Subtarget" title='llvm::AMDGPUTargetLowering::Subtarget' data-ref="llvm::AMDGPUTargetLowering::Subtarget" data-ref-filename="llvm..AMDGPUTargetLowering..Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td>  <i class="doc">/// <span class="command">\returns</span> AMDGPUISD::FFBH_U32 node if the incoming<span class="command"> \p</span> <span class="arg">Op</span> may have been</i></td></tr>
<tr><th id="32">32</th><td><i class="doc">  /// legalized from a smaller type VT. Need to match pre-legalized type because</i></td></tr>
<tr><th id="33">33</th><td><i class="doc">  /// the generic legalization inserts the add/sub between the select and</i></td></tr>
<tr><th id="34">34</th><td><i class="doc">  /// compare.</i></td></tr>
<tr><th id="35">35</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering11getFFBX_U32ERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocEj" title='llvm::AMDGPUTargetLowering::getFFBX_U32' data-ref="_ZNK4llvm20AMDGPUTargetLowering11getFFBX_U32ERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocEj" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering11getFFBX_U32ERNS_12SelectionDAGENS_7SDValueERKNS_5SDLocEj">getFFBX_U32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="124DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="124DAG" data-ref-filename="124DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="125Op" title='Op' data-type='llvm::SDValue' data-ref="125Op" data-ref-filename="125Op">Op</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col6 decl" id="126DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="126DL" data-ref-filename="126DL">DL</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="127Opc" title='Opc' data-type='unsigned int' data-ref="127Opc" data-ref-filename="127Opc">Opc</dfn>) <em>const</em>;</td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>public</b>:</td></tr>
<tr><th id="38">38</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm20AMDGPUTargetLowering15numBitsUnsignedENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::numBitsUnsigned' data-ref="_ZN4llvm20AMDGPUTargetLowering15numBitsUnsignedENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering15numBitsUnsignedENS_7SDValueERNS_12SelectionDAGE">numBitsUnsigned</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col8 decl" id="128Op" title='Op' data-type='llvm::SDValue' data-ref="128Op" data-ref-filename="128Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="129DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="129DAG" data-ref-filename="129DAG">DAG</dfn>);</td></tr>
<tr><th id="39">39</th><td>  <em>static</em> <em>unsigned</em> <dfn class="decl fn" id="_ZN4llvm20AMDGPUTargetLowering13numBitsSignedENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::numBitsSigned' data-ref="_ZN4llvm20AMDGPUTargetLowering13numBitsSignedENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering13numBitsSignedENS_7SDValueERNS_12SelectionDAGE">numBitsSigned</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col0 decl" id="130Op" title='Op' data-type='llvm::SDValue' data-ref="130Op" data-ref-filename="130Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="131DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="131DAG" data-ref-filename="131DAG">DAG</dfn>);</td></tr>
<tr><th id="40">40</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm20AMDGPUTargetLowering21hasDefinedInitializerEPKNS_11GlobalValueE" title='llvm::AMDGPUTargetLowering::hasDefinedInitializer' data-ref="_ZN4llvm20AMDGPUTargetLowering21hasDefinedInitializerEPKNS_11GlobalValueE" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering21hasDefinedInitializerEPKNS_11GlobalValueE">hasDefinedInitializer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col2 decl" id="132GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="132GV" data-ref-filename="132GV">GV</dfn>);</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><b>protected</b>:</td></tr>
<tr><th id="43">43</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering22LowerEXTRACT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerEXTRACT_SUBVECTOR' data-ref="_ZNK4llvm20AMDGPUTargetLowering22LowerEXTRACT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering22LowerEXTRACT_SUBVECTORENS_7SDValueERNS_12SelectionDAGE">LowerEXTRACT_SUBVECTOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="133Op" title='Op' data-type='llvm::SDValue' data-ref="133Op" data-ref-filename="133Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="134DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="134DAG" data-ref-filename="134DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="44">44</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering19LowerCONCAT_VECTORSENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerCONCAT_VECTORS' data-ref="_ZNK4llvm20AMDGPUTargetLowering19LowerCONCAT_VECTORSENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering19LowerCONCAT_VECTORSENS_7SDValueERNS_12SelectionDAGE">LowerCONCAT_VECTORS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="135Op" title='Op' data-type='llvm::SDValue' data-ref="135Op" data-ref-filename="135Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="136DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="136DAG" data-ref-filename="136DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="45">45</th><td>  <i class="doc">/// Split a vector store into multiple scalar stores.</i></td></tr>
<tr><th id="46">46</th><td><i class="doc">  /// <span class="command">\returns</span> The resulting chain.</i></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering9LowerFREMENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFREM' data-ref="_ZNK4llvm20AMDGPUTargetLowering9LowerFREMENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering9LowerFREMENS_7SDValueERNS_12SelectionDAGE">LowerFREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="137Op" title='Op' data-type='llvm::SDValue' data-ref="137Op" data-ref-filename="137Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="138DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="138DAG" data-ref-filename="138DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="49">49</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering10LowerFCEILENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFCEIL' data-ref="_ZNK4llvm20AMDGPUTargetLowering10LowerFCEILENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering10LowerFCEILENS_7SDValueERNS_12SelectionDAGE">LowerFCEIL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="139Op" title='Op' data-type='llvm::SDValue' data-ref="139Op" data-ref-filename="139Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="140DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="140DAG" data-ref-filename="140DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="50">50</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering11LowerFTRUNCENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFTRUNC' data-ref="_ZNK4llvm20AMDGPUTargetLowering11LowerFTRUNCENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering11LowerFTRUNCENS_7SDValueERNS_12SelectionDAGE">LowerFTRUNC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="141Op" title='Op' data-type='llvm::SDValue' data-ref="141Op" data-ref-filename="141Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="142DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="142DAG" data-ref-filename="142DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="51">51</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering10LowerFRINTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFRINT' data-ref="_ZNK4llvm20AMDGPUTargetLowering10LowerFRINTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering10LowerFRINTENS_7SDValueERNS_12SelectionDAGE">LowerFRINT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="143Op" title='Op' data-type='llvm::SDValue' data-ref="143Op" data-ref-filename="143Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="144DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="144DAG" data-ref-filename="144DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="52">52</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering15LowerFNEARBYINTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFNEARBYINT' data-ref="_ZNK4llvm20AMDGPUTargetLowering15LowerFNEARBYINTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering15LowerFNEARBYINTENS_7SDValueERNS_12SelectionDAGE">LowerFNEARBYINT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="145Op" title='Op' data-type='llvm::SDValue' data-ref="145Op" data-ref-filename="145Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="146DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="146DAG" data-ref-filename="146DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering11LowerFROUNDENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFROUND' data-ref="_ZNK4llvm20AMDGPUTargetLowering11LowerFROUNDENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering11LowerFROUNDENS_7SDValueERNS_12SelectionDAGE">LowerFROUND</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="147Op" title='Op' data-type='llvm::SDValue' data-ref="147Op" data-ref-filename="147Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="148DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="148DAG" data-ref-filename="148DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="55">55</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering11LowerFFLOORENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFFLOOR' data-ref="_ZNK4llvm20AMDGPUTargetLowering11LowerFFLOORENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering11LowerFFLOORENS_7SDValueERNS_12SelectionDAGE">LowerFFLOOR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="149Op" title='Op' data-type='llvm::SDValue' data-ref="149Op" data-ref-filename="149Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="150DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="150DAG" data-ref-filename="150DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="56">56</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering9LowerFLOGENS_7SDValueERNS_12SelectionDAGEd" title='llvm::AMDGPUTargetLowering::LowerFLOG' data-ref="_ZNK4llvm20AMDGPUTargetLowering9LowerFLOGENS_7SDValueERNS_12SelectionDAGEd" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering9LowerFLOGENS_7SDValueERNS_12SelectionDAGEd">LowerFLOG</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="151Op" title='Op' data-type='llvm::SDValue' data-ref="151Op" data-ref-filename="151Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="152DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="152DAG" data-ref-filename="152DAG">DAG</dfn>,</td></tr>
<tr><th id="57">57</th><td>                    <em>double</em> <dfn class="local col3 decl" id="153Log2BaseInverted" title='Log2BaseInverted' data-type='double' data-ref="153Log2BaseInverted" data-ref-filename="153Log2BaseInverted">Log2BaseInverted</dfn>) <em>const</em>;</td></tr>
<tr><th id="58">58</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering9lowerFEXPENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::lowerFEXP' data-ref="_ZNK4llvm20AMDGPUTargetLowering9lowerFEXPENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering9lowerFEXPENS_7SDValueERNS_12SelectionDAGE">lowerFEXP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col4 decl" id="154Op" title='Op' data-type='llvm::SDValue' data-ref="154Op" data-ref-filename="154Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="155DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="155DAG" data-ref-filename="155DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering14LowerCTLZ_CTTZENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerCTLZ_CTTZ' data-ref="_ZNK4llvm20AMDGPUTargetLowering14LowerCTLZ_CTTZENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering14LowerCTLZ_CTTZENS_7SDValueERNS_12SelectionDAGE">LowerCTLZ_CTTZ</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col6 decl" id="156Op" title='Op' data-type='llvm::SDValue' data-ref="156Op" data-ref-filename="156Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="157DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="157DAG" data-ref-filename="157DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering16LowerINT_TO_FP32ENS_7SDValueERNS_12SelectionDAGEb" title='llvm::AMDGPUTargetLowering::LowerINT_TO_FP32' data-ref="_ZNK4llvm20AMDGPUTargetLowering16LowerINT_TO_FP32ENS_7SDValueERNS_12SelectionDAGEb" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering16LowerINT_TO_FP32ENS_7SDValueERNS_12SelectionDAGEb">LowerINT_TO_FP32</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col8 decl" id="158Op" title='Op' data-type='llvm::SDValue' data-ref="158Op" data-ref-filename="158Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="159DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="159DAG" data-ref-filename="159DAG">DAG</dfn>, <em>bool</em> <dfn class="local col0 decl" id="160Signed" title='Signed' data-type='bool' data-ref="160Signed" data-ref-filename="160Signed">Signed</dfn>) <em>const</em>;</td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering16LowerINT_TO_FP64ENS_7SDValueERNS_12SelectionDAGEb" title='llvm::AMDGPUTargetLowering::LowerINT_TO_FP64' data-ref="_ZNK4llvm20AMDGPUTargetLowering16LowerINT_TO_FP64ENS_7SDValueERNS_12SelectionDAGEb" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering16LowerINT_TO_FP64ENS_7SDValueERNS_12SelectionDAGEb">LowerINT_TO_FP64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="161Op" title='Op' data-type='llvm::SDValue' data-ref="161Op" data-ref-filename="161Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="162DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="162DAG" data-ref-filename="162DAG">DAG</dfn>, <em>bool</em> <dfn class="local col3 decl" id="163Signed" title='Signed' data-type='bool' data-ref="163Signed" data-ref-filename="163Signed">Signed</dfn>) <em>const</em>;</td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering15LowerUINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerUINT_TO_FP' data-ref="_ZNK4llvm20AMDGPUTargetLowering15LowerUINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering15LowerUINT_TO_FPENS_7SDValueERNS_12SelectionDAGE">LowerUINT_TO_FP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col4 decl" id="164Op" title='Op' data-type='llvm::SDValue' data-ref="164Op" data-ref-filename="164Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="165DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="165DAG" data-ref-filename="165DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="65">65</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering15LowerSINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerSINT_TO_FP' data-ref="_ZNK4llvm20AMDGPUTargetLowering15LowerSINT_TO_FPENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering15LowerSINT_TO_FPENS_7SDValueERNS_12SelectionDAGE">LowerSINT_TO_FP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col6 decl" id="166Op" title='Op' data-type='llvm::SDValue' data-ref="166Op" data-ref-filename="166Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="167DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="167DAG" data-ref-filename="167DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering16LowerFP64_TO_INTENS_7SDValueERNS_12SelectionDAGEb" title='llvm::AMDGPUTargetLowering::LowerFP64_TO_INT' data-ref="_ZNK4llvm20AMDGPUTargetLowering16LowerFP64_TO_INTENS_7SDValueERNS_12SelectionDAGEb" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering16LowerFP64_TO_INTENS_7SDValueERNS_12SelectionDAGEb">LowerFP64_TO_INT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col8 decl" id="168Op" title='Op' data-type='llvm::SDValue' data-ref="168Op" data-ref-filename="168Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="169DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="169DAG" data-ref-filename="169DAG">DAG</dfn>, <em>bool</em> <dfn class="local col0 decl" id="170Signed" title='Signed' data-type='bool' data-ref="170Signed" data-ref-filename="170Signed">Signed</dfn>) <em>const</em>;</td></tr>
<tr><th id="68">68</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_FP16ENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFP_TO_FP16' data-ref="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_FP16ENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_FP16ENS_7SDValueERNS_12SelectionDAGE">LowerFP_TO_FP16</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="171Op" title='Op' data-type='llvm::SDValue' data-ref="171Op" data-ref-filename="171Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="172DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="172DAG" data-ref-filename="172DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="69">69</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_UINTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFP_TO_UINT' data-ref="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_UINTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_UINTENS_7SDValueERNS_12SelectionDAGE">LowerFP_TO_UINT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="173Op" title='Op' data-type='llvm::SDValue' data-ref="173Op" data-ref-filename="173Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="174DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="174DAG" data-ref-filename="174DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="70">70</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_SINTENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerFP_TO_SINT' data-ref="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_SINTENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering15LowerFP_TO_SINTENS_7SDValueERNS_12SelectionDAGE">LowerFP_TO_SINT</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="175Op" title='Op' data-type='llvm::SDValue' data-ref="175Op" data-ref-filename="175Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="176DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="176DAG" data-ref-filename="176DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering22LowerSIGN_EXTEND_INREGENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerSIGN_EXTEND_INREG' data-ref="_ZNK4llvm20AMDGPUTargetLowering22LowerSIGN_EXTEND_INREGENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering22LowerSIGN_EXTEND_INREGENS_7SDValueERNS_12SelectionDAGE">LowerSIGN_EXTEND_INREG</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="177Op" title='Op' data-type='llvm::SDValue' data-ref="177Op" data-ref-filename="177Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="178DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="178DAG" data-ref-filename="178DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><b>protected</b>:</td></tr>
<tr><th id="75">75</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering23shouldCombineMemoryTypeENS_3EVTE" title='llvm::AMDGPUTargetLowering::shouldCombineMemoryType' data-ref="_ZNK4llvm20AMDGPUTargetLowering23shouldCombineMemoryTypeENS_3EVTE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering23shouldCombineMemoryTypeENS_3EVTE">shouldCombineMemoryType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col9 decl" id="179VT" title='VT' data-type='llvm::EVT' data-ref="179VT" data-ref-filename="179VT">VT</dfn>) <em>const</em>;</td></tr>
<tr><th id="76">76</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering18performLoadCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performLoadCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering18performLoadCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering18performLoadCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performLoadCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col0 decl" id="180N" title='N' data-type='llvm::SDNode *' data-ref="180N" data-ref-filename="180N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="181DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="181DCI" data-ref-filename="181DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="77">77</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering19performStoreCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performStoreCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering19performStoreCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering19performStoreCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performStoreCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col2 decl" id="182N" title='N' data-type='llvm::SDNode *' data-ref="182N" data-ref-filename="182N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col3 decl" id="183DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="183DCI" data-ref-filename="183DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="78">78</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering25performAssertSZExtCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performAssertSZExtCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering25performAssertSZExtCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering25performAssertSZExtCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performAssertSZExtCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col4 decl" id="184N" title='N' data-type='llvm::SDNode *' data-ref="184N" data-ref-filename="184N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col5 decl" id="185DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="185DCI" data-ref-filename="185DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="79">79</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering30performIntrinsicWOChainCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performIntrinsicWOChainCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering30performIntrinsicWOChainCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering30performIntrinsicWOChainCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performIntrinsicWOChainCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col6 decl" id="186N" title='N' data-type='llvm::SDNode *' data-ref="186N" data-ref-filename="186N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col7 decl" id="187DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="187DCI" data-ref-filename="187DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering28splitBinaryBitConstantOpImplERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEjj" title='llvm::AMDGPUTargetLowering::splitBinaryBitConstantOpImpl' data-ref="_ZNK4llvm20AMDGPUTargetLowering28splitBinaryBitConstantOpImplERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEjj" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering28splitBinaryBitConstantOpImplERNS_14TargetLowering15DAGCombinerInfoERKNS_5SDLocEjNS_7SDValueEjj">splitBinaryBitConstantOpImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col8 decl" id="188DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="188DCI" data-ref-filename="188DCI">DCI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="189SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="189SL" data-ref-filename="189SL">SL</dfn>,</td></tr>
<tr><th id="82">82</th><td>                                       <em>unsigned</em> <dfn class="local col0 decl" id="190Opc" title='Opc' data-type='unsigned int' data-ref="190Opc" data-ref-filename="190Opc">Opc</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="191LHS" title='LHS' data-type='llvm::SDValue' data-ref="191LHS" data-ref-filename="191LHS">LHS</dfn>,</td></tr>
<tr><th id="83">83</th><td>                                       <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="192ValLo" title='ValLo' data-type='uint32_t' data-ref="192ValLo" data-ref-filename="192ValLo">ValLo</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="193ValHi" title='ValHi' data-type='uint32_t' data-ref="193ValHi" data-ref-filename="193ValHi">ValHi</dfn>) <em>const</em>;</td></tr>
<tr><th id="84">84</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering17performShlCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performShlCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17performShlCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering17performShlCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performShlCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col4 decl" id="194N" title='N' data-type='llvm::SDNode *' data-ref="194N" data-ref-filename="194N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col5 decl" id="195DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="195DCI" data-ref-filename="195DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="85">85</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering17performSraCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performSraCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17performSraCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering17performSraCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performSraCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col6 decl" id="196N" title='N' data-type='llvm::SDNode *' data-ref="196N" data-ref-filename="196N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col7 decl" id="197DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="197DCI" data-ref-filename="197DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="86">86</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering17performSrlCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performSrlCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17performSrlCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering17performSrlCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performSrlCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col8 decl" id="198N" title='N' data-type='llvm::SDNode *' data-ref="198N" data-ref-filename="198N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="199DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="199DCI" data-ref-filename="199DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="87">87</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering22performTruncateCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performTruncateCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering22performTruncateCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering22performTruncateCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performTruncateCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col0 decl" id="200N" title='N' data-type='llvm::SDNode *' data-ref="200N" data-ref-filename="200N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="201DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="201DCI" data-ref-filename="201DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="88">88</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering17performMulCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performMulCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17performMulCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering17performMulCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performMulCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col2 decl" id="202N" title='N' data-type='llvm::SDNode *' data-ref="202N" data-ref-filename="202N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col3 decl" id="203DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="203DCI" data-ref-filename="203DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="89">89</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering19performMulhsCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performMulhsCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering19performMulhsCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering19performMulhsCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performMulhsCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col4 decl" id="204N" title='N' data-type='llvm::SDNode *' data-ref="204N" data-ref-filename="204N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col5 decl" id="205DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="205DCI" data-ref-filename="205DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="90">90</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering19performMulhuCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performMulhuCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering19performMulhuCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering19performMulhuCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performMulhuCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col6 decl" id="206N" title='N' data-type='llvm::SDNode *' data-ref="206N" data-ref-filename="206N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col7 decl" id="207DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="207DCI" data-ref-filename="207DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="91">91</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering23performCtlz_CttzCombineERKNS_5SDLocENS_7SDValueES4_S4_RNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performCtlz_CttzCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering23performCtlz_CttzCombineERKNS_5SDLocENS_7SDValueES4_S4_RNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering23performCtlz_CttzCombineERKNS_5SDLocENS_7SDValueES4_S4_RNS_14TargetLowering15DAGCombinerInfoE">performCtlz_CttzCombine</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col8 decl" id="208SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="208SL" data-ref-filename="208SL">SL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="209Cond" title='Cond' data-type='llvm::SDValue' data-ref="209Cond" data-ref-filename="209Cond">Cond</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col0 decl" id="210LHS" title='LHS' data-type='llvm::SDValue' data-ref="210LHS" data-ref-filename="210LHS">LHS</dfn>,</td></tr>
<tr><th id="92">92</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="211RHS" title='RHS' data-type='llvm::SDValue' data-ref="211RHS" data-ref-filename="211RHS">RHS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col2 decl" id="212DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="212DCI" data-ref-filename="212DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="93">93</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering20performSelectCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performSelectCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering20performSelectCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering20performSelectCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performSelectCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="213N" title='N' data-type='llvm::SDNode *' data-ref="213N" data-ref-filename="213N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col4 decl" id="214DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="214DCI" data-ref-filename="214DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering26isConstantCostlierToNegateENS_7SDValueE" title='llvm::AMDGPUTargetLowering::isConstantCostlierToNegate' data-ref="_ZNK4llvm20AMDGPUTargetLowering26isConstantCostlierToNegateENS_7SDValueE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering26isConstantCostlierToNegateENS_7SDValueE">isConstantCostlierToNegate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="215N" title='N' data-type='llvm::SDValue' data-ref="215N" data-ref-filename="215N">N</dfn>) <em>const</em>;</td></tr>
<tr><th id="96">96</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering18performFNegCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performFNegCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering18performFNegCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering18performFNegCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performFNegCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col6 decl" id="216N" title='N' data-type='llvm::SDNode *' data-ref="216N" data-ref-filename="216N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col7 decl" id="217DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="217DCI" data-ref-filename="217DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="97">97</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering18performFAbsCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performFAbsCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering18performFAbsCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering18performFAbsCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performFAbsCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col8 decl" id="218N" title='N' data-type='llvm::SDNode *' data-ref="218N" data-ref-filename="218N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="219DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="219DCI" data-ref-filename="219DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="98">98</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering17performRcpCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::performRcpCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17performRcpCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering17performRcpCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">performRcpCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col0 decl" id="220N" title='N' data-type='llvm::SDNode *' data-ref="220N" data-ref-filename="220N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col1 decl" id="221DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="221DCI" data-ref-filename="221DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td>  <em>static</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="decl fn" id="_ZN4llvm20AMDGPUTargetLowering20getEquivalentMemTypeERNS_11LLVMContextENS_3EVTE" title='llvm::AMDGPUTargetLowering::getEquivalentMemType' data-ref="_ZN4llvm20AMDGPUTargetLowering20getEquivalentMemTypeERNS_11LLVMContextENS_3EVTE" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering20getEquivalentMemTypeERNS_11LLVMContextENS_3EVTE">getEquivalentMemType</dfn>(<a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a> &amp;<dfn class="local col2 decl" id="222Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="222Context" data-ref-filename="222Context">Context</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col3 decl" id="223VT" title='VT' data-type='llvm::EVT' data-ref="223VT" data-ref-filename="223VT">VT</dfn>);</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <b>virtual</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering18LowerGlobalAddressEPNS_21AMDGPUMachineFunctionENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerGlobalAddress' data-ref="_ZNK4llvm20AMDGPUTargetLowering18LowerGlobalAddressEPNS_21AMDGPUMachineFunctionENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering18LowerGlobalAddressEPNS_21AMDGPUMachineFunctionENS_7SDValueERNS_12SelectionDAGE">LowerGlobalAddress</dfn>(<a class="type" href="#llvm::AMDGPUMachineFunction" title='llvm::AMDGPUMachineFunction' data-ref="llvm::AMDGPUMachineFunction" data-ref-filename="llvm..AMDGPUMachineFunction">AMDGPUMachineFunction</a> *<dfn class="local col4 decl" id="224MFI" title='MFI' data-type='llvm::AMDGPUMachineFunction *' data-ref="224MFI" data-ref-filename="224MFI">MFI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="225Op" title='Op' data-type='llvm::SDValue' data-ref="225Op" data-ref-filename="225Op">Op</dfn>,</td></tr>
<tr><th id="103">103</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="226DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="226DAG" data-ref-filename="226DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i class="doc">/// Return 64-bit value Op as two 32-bit integers.</i></td></tr>
<tr><th id="106">106</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering15split64BitValueENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::split64BitValue' data-ref="_ZNK4llvm20AMDGPUTargetLowering15split64BitValueENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering15split64BitValueENS_7SDValueERNS_12SelectionDAGE">split64BitValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="227Op" title='Op' data-type='llvm::SDValue' data-ref="227Op" data-ref-filename="227Op">Op</dfn>,</td></tr>
<tr><th id="107">107</th><td>                                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="228DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="228DAG" data-ref-filename="228DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="108">108</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering11getLoHalf64ENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::getLoHalf64' data-ref="_ZNK4llvm20AMDGPUTargetLowering11getLoHalf64ENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering11getLoHalf64ENS_7SDValueERNS_12SelectionDAGE">getLoHalf64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="229Op" title='Op' data-type='llvm::SDValue' data-ref="229Op" data-ref-filename="229Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="230DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="230DAG" data-ref-filename="230DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="109">109</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering11getHiHalf64ENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::getHiHalf64' data-ref="_ZNK4llvm20AMDGPUTargetLowering11getHiHalf64ENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering11getHiHalf64ENS_7SDValueERNS_12SelectionDAGE">getHiHalf64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="231Op" title='Op' data-type='llvm::SDValue' data-ref="231Op" data-ref-filename="231Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="232DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="232DAG" data-ref-filename="232DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>  <i class="doc">/// Split a vector type into two parts. The first part is a power of two</i></td></tr>
<tr><th id="112">112</th><td><i class="doc">  /// vector. The second part is whatever is left over, and is a scalar if it</i></td></tr>
<tr><th id="113">113</th><td><i class="doc">  /// would otherwise be a 1-vector.</i></td></tr>
<tr><th id="114">114</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a>&gt; <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering15getSplitDestVTsERKNS_3EVTERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::getSplitDestVTs' data-ref="_ZNK4llvm20AMDGPUTargetLowering15getSplitDestVTsERKNS_3EVTERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering15getSplitDestVTsERKNS_3EVTERNS_12SelectionDAGE">getSplitDestVTs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> &amp;<dfn class="local col3 decl" id="233VT" title='VT' data-type='const llvm::EVT &amp;' data-ref="233VT" data-ref-filename="233VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="234DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="234DAG" data-ref-filename="234DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <i class="doc">/// Split a vector value into two parts of types LoVT and HiVT. HiVT could be</i></td></tr>
<tr><th id="117">117</th><td><i class="doc">  /// scalar.</i></td></tr>
<tr><th id="118">118</th><td>  <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering11splitVectorERKNS_7SDValueERKNS_5SDLocERKNS_3EVTES9_RNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::splitVector' data-ref="_ZNK4llvm20AMDGPUTargetLowering11splitVectorERKNS_7SDValueERKNS_5SDLocERKNS_3EVTES9_RNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering11splitVectorERKNS_7SDValueERKNS_5SDLocERKNS_3EVTES9_RNS_12SelectionDAGE">splitVector</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> &amp;<dfn class="local col5 decl" id="235N" title='N' data-type='const llvm::SDValue &amp;' data-ref="235N" data-ref-filename="235N">N</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col6 decl" id="236DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="236DL" data-ref-filename="236DL">DL</dfn>,</td></tr>
<tr><th id="119">119</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> &amp;<dfn class="local col7 decl" id="237LoVT" title='LoVT' data-type='const llvm::EVT &amp;' data-ref="237LoVT" data-ref-filename="237LoVT">LoVT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> &amp;<dfn class="local col8 decl" id="238HighVT" title='HighVT' data-type='const llvm::EVT &amp;' data-ref="238HighVT" data-ref-filename="238HighVT">HighVT</dfn>,</td></tr>
<tr><th id="120">120</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="239DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="239DAG" data-ref-filename="239DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <i class="doc">/// Split a vector load into 2 loads of half the vector.</i></td></tr>
<tr><th id="123">123</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE">SplitVectorLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col0 decl" id="240Op" title='Op' data-type='llvm::SDValue' data-ref="240Op" data-ref-filename="240Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="241DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="241DAG" data-ref-filename="241DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <i class="doc">/// Widen a suitably aligned v3 load. For all other cases, split the input</i></td></tr>
<tr><th id="126">126</th><td><i class="doc">  /// vector load.</i></td></tr>
<tr><th id="127">127</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering22WidenOrSplitVectorLoadENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::WidenOrSplitVectorLoad' data-ref="_ZNK4llvm20AMDGPUTargetLowering22WidenOrSplitVectorLoadENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering22WidenOrSplitVectorLoadENS_7SDValueERNS_12SelectionDAGE">WidenOrSplitVectorLoad</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col2 decl" id="242Op" title='Op' data-type='llvm::SDValue' data-ref="242Op" data-ref-filename="242Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="243DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="243DAG" data-ref-filename="243DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <i class="doc">/// Split a vector store into 2 stores of half the vector.</i></td></tr>
<tr><th id="130">130</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::SplitVectorStore' data-ref="_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering16SplitVectorStoreENS_7SDValueERNS_12SelectionDAGE">SplitVectorStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col4 decl" id="244Op" title='Op' data-type='llvm::SDValue' data-ref="244Op" data-ref-filename="244Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="245DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="245DAG" data-ref-filename="245DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerSTORE' data-ref="_ZNK4llvm20AMDGPUTargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering10LowerSTOREENS_7SDValueERNS_12SelectionDAGE">LowerSTORE</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col6 decl" id="246Op" title='Op' data-type='llvm::SDValue' data-ref="246Op" data-ref-filename="246Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="247DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="247DAG" data-ref-filename="247DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="133">133</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering12LowerSDIVREMENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerSDIVREM' data-ref="_ZNK4llvm20AMDGPUTargetLowering12LowerSDIVREMENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering12LowerSDIVREMENS_7SDValueERNS_12SelectionDAGE">LowerSDIVREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col8 decl" id="248Op" title='Op' data-type='llvm::SDValue' data-ref="248Op" data-ref-filename="248Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="249DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="249DAG" data-ref-filename="249DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="134">134</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering12LowerUDIVREMENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerUDIVREM' data-ref="_ZNK4llvm20AMDGPUTargetLowering12LowerUDIVREMENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering12LowerUDIVREMENS_7SDValueERNS_12SelectionDAGE">LowerUDIVREM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col0 decl" id="250Op" title='Op' data-type='llvm::SDValue' data-ref="250Op" data-ref-filename="250Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="251DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="251DAG" data-ref-filename="251DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="135">135</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering13LowerDIVREM24ENS_7SDValueERNS_12SelectionDAGEb" title='llvm::AMDGPUTargetLowering::LowerDIVREM24' data-ref="_ZNK4llvm20AMDGPUTargetLowering13LowerDIVREM24ENS_7SDValueERNS_12SelectionDAGEb" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering13LowerDIVREM24ENS_7SDValueERNS_12SelectionDAGEb">LowerDIVREM24</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col2 decl" id="252Op" title='Op' data-type='llvm::SDValue' data-ref="252Op" data-ref-filename="252Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="253DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="253DAG" data-ref-filename="253DAG">DAG</dfn>, <em>bool</em> <dfn class="local col4 decl" id="254sign" title='sign' data-type='bool' data-ref="254sign" data-ref-filename="254sign">sign</dfn>) <em>const</em>;</td></tr>
<tr><th id="136">136</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE" title='llvm::AMDGPUTargetLowering::LowerUDIVREM64' data-ref="_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering14LowerUDIVREM64ENS_7SDValueERNS_12SelectionDAGERNS_15SmallVectorImplIS1_EE">LowerUDIVREM64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="255Op" title='Op' data-type='llvm::SDValue' data-ref="255Op" data-ref-filename="255Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="256DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="256DAG" data-ref-filename="256DAG">DAG</dfn>,</td></tr>
<tr><th id="137">137</th><td>                                    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; &amp;<dfn class="local col7 decl" id="257Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="257Results" data-ref-filename="257Results">Results</dfn>) <em>const</em>;</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td>  <em>void</em> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering29analyzeFormalArgumentsComputeERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE" title='llvm::AMDGPUTargetLowering::analyzeFormalArgumentsCompute' data-ref="_ZNK4llvm20AMDGPUTargetLowering29analyzeFormalArgumentsComputeERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering29analyzeFormalArgumentsComputeERNS_7CCStateERKNS_15SmallVectorImplINS_3ISD8InputArgEEE">analyzeFormalArgumentsCompute</dfn>(</td></tr>
<tr><th id="140">140</th><td>    <a class="type" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCState" title='llvm::CCState' data-ref="llvm::CCState" data-ref-filename="llvm..CCState">CCState</a> &amp;<dfn class="local col8 decl" id="258State" title='State' data-type='llvm::CCState &amp;' data-ref="258State" data-ref-filename="258State">State</dfn>,</td></tr>
<tr><th id="141">141</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::InputArg" title='llvm::ISD::InputArg' data-ref="llvm::ISD::InputArg" data-ref-filename="llvm..ISD..InputArg">InputArg</a>&gt; &amp;<dfn class="local col9 decl" id="259Ins" title='Ins' data-type='const SmallVectorImpl&lt;ISD::InputArg&gt; &amp;' data-ref="259Ins" data-ref-filename="259Ins">Ins</dfn>) <em>const</em>;</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><b>public</b>:</td></tr>
<tr><th id="144">144</th><td>  <dfn class="decl fn" id="_ZN4llvm20AMDGPUTargetLoweringC1ERKNS_13TargetMachineERKNS_15AMDGPUSubtargetE" title='llvm::AMDGPUTargetLowering::AMDGPUTargetLowering' data-ref="_ZN4llvm20AMDGPUTargetLoweringC1ERKNS_13TargetMachineERKNS_15AMDGPUSubtargetE" data-ref-filename="_ZN4llvm20AMDGPUTargetLoweringC1ERKNS_13TargetMachineERKNS_15AMDGPUSubtargetE">AMDGPUTargetLowering</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/Target/TargetMachine.h.html#llvm::TargetMachine" title='llvm::TargetMachine' data-ref="llvm::TargetMachine" data-ref-filename="llvm..TargetMachine">TargetMachine</a> &amp;<dfn class="local col0 decl" id="260TM" title='TM' data-type='const llvm::TargetMachine &amp;' data-ref="260TM" data-ref-filename="260TM">TM</dfn>, <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::AMDGPUSubtarget" title='llvm::AMDGPUSubtarget' data-ref="llvm::AMDGPUSubtarget" data-ref-filename="llvm..AMDGPUSubtarget">AMDGPUSubtarget</a> &amp;<dfn class="local col1 decl" id="261STI" title='STI' data-type='const llvm::AMDGPUSubtarget &amp;' data-ref="261STI" data-ref-filename="261STI">STI</dfn>);</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>bool</em> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering19mayIgnoreSignedZeroENS_7SDValueE" title='llvm::AMDGPUTargetLowering::mayIgnoreSignedZero' data-ref="_ZNK4llvm20AMDGPUTargetLowering19mayIgnoreSignedZeroENS_7SDValueE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering19mayIgnoreSignedZeroENS_7SDValueE">mayIgnoreSignedZero</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col2 decl" id="262Op" title='Op' data-type='llvm::SDValue' data-ref="262Op" data-ref-filename="262Op">Op</dfn>) <em>const</em>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <em>static</em> <b>inline</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl def fn" id="_ZN4llvm20AMDGPUTargetLowering12stripBitcastENS_7SDValueE" title='llvm::AMDGPUTargetLowering::stripBitcast' data-ref="_ZN4llvm20AMDGPUTargetLowering12stripBitcastENS_7SDValueE" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering12stripBitcastENS_7SDValueE">stripBitcast</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="263Val" title='Val' data-type='llvm::SDValue' data-ref="263Val" data-ref-filename="263Val">Val</dfn>) {</td></tr>
<tr><th id="149">149</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#138" title='llvm::SDValue::SDValue' data-ref="_ZN4llvm7SDValueC1ERKS0_" data-ref-filename="_ZN4llvm7SDValueC1ERKS0_"></a><a class="local col3 ref" href="#263Val" title='Val' data-ref="263Val" data-ref-filename="263Val">Val</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue9getOpcodeEv" title='llvm::SDValue::getOpcode' data-ref="_ZNK4llvm7SDValue9getOpcodeEv" data-ref-filename="_ZNK4llvm7SDValue9getOpcodeEv">getOpcode</a>() == <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BITCAST" title='llvm::ISD::BITCAST' data-ref="llvm::ISD::BITCAST" data-ref-filename="llvm..ISD..BITCAST">BITCAST</a> ? <a class="local col3 ref" href="#263Val" title='Val' data-ref="263Val" data-ref-filename="263Val">Val</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZNK4llvm7SDValue10getOperandEj" title='llvm::SDValue::getOperand' data-ref="_ZNK4llvm7SDValue10getOperandEj" data-ref-filename="_ZNK4llvm7SDValue10getOperandEj">getOperand</a>(<var>0</var>) : <a class="local col3 ref" href="#263Val" title='Val' data-ref="263Val" data-ref-filename="263Val">Val</a>;</td></tr>
<tr><th id="150">150</th><td>  }</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <em>static</em> <em>bool</em> <dfn class="decl fn" id="_ZN4llvm20AMDGPUTargetLowering21allUsesHaveSourceModsEPKNS_6SDNodeEj" title='llvm::AMDGPUTargetLowering::allUsesHaveSourceMods' data-ref="_ZN4llvm20AMDGPUTargetLowering21allUsesHaveSourceModsEPKNS_6SDNodeEj" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering21allUsesHaveSourceModsEPKNS_6SDNodeEj">allUsesHaveSourceMods</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col4 decl" id="264N" title='N' data-type='const llvm::SDNode *' data-ref="264N" data-ref-filename="264N">N</dfn>,</td></tr>
<tr><th id="153">153</th><td>                                    <em>unsigned</em> <dfn class="local col5 decl" id="265CostThreshold" title='CostThreshold' data-type='unsigned int' data-ref="265CostThreshold" data-ref-filename="265CostThreshold">CostThreshold</dfn> = <var>4</var>);</td></tr>
<tr><th id="154">154</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering10isFAbsFreeENS_3EVTE" title='llvm::AMDGPUTargetLowering::isFAbsFree' data-ref="_ZNK4llvm20AMDGPUTargetLowering10isFAbsFreeENS_3EVTE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering10isFAbsFreeENS_3EVTE">isFAbsFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col6 decl" id="266VT" title='VT' data-type='llvm::EVT' data-ref="266VT" data-ref-filename="266VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="155">155</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering10isFNegFreeENS_3EVTE" title='llvm::AMDGPUTargetLowering::isFNegFree' data-ref="_ZNK4llvm20AMDGPUTargetLowering10isFNegFreeENS_3EVTE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering10isFNegFreeENS_3EVTE">isFNegFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col7 decl" id="267VT" title='VT' data-type='llvm::EVT' data-ref="267VT" data-ref-filename="267VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="156">156</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering14isTruncateFreeENS_3EVTES1_" title='llvm::AMDGPUTargetLowering::isTruncateFree' data-ref="_ZNK4llvm20AMDGPUTargetLowering14isTruncateFreeENS_3EVTES1_" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering14isTruncateFreeENS_3EVTES1_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col8 decl" id="268Src" title='Src' data-type='llvm::EVT' data-ref="268Src" data-ref-filename="268Src">Src</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col9 decl" id="269Dest" title='Dest' data-type='llvm::EVT' data-ref="269Dest" data-ref-filename="269Dest">Dest</dfn>) <em>const</em> override;</td></tr>
<tr><th id="157">157</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering14isTruncateFreeEPNS_4TypeES2_" title='llvm::AMDGPUTargetLowering::isTruncateFree' data-ref="_ZNK4llvm20AMDGPUTargetLowering14isTruncateFreeEPNS_4TypeES2_" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering14isTruncateFreeEPNS_4TypeES2_">isTruncateFree</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col0 decl" id="270Src" title='Src' data-type='llvm::Type *' data-ref="270Src" data-ref-filename="270Src">Src</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col1 decl" id="271Dest" title='Dest' data-type='llvm::Type *' data-ref="271Dest" data-ref-filename="271Dest">Dest</dfn>) <em>const</em> override;</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeEPNS_4TypeES2_" title='llvm::AMDGPUTargetLowering::isZExtFree' data-ref="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeEPNS_4TypeES2_" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeEPNS_4TypeES2_">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col2 decl" id="272Src" title='Src' data-type='llvm::Type *' data-ref="272Src" data-ref-filename="272Src">Src</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col3 decl" id="273Dest" title='Dest' data-type='llvm::Type *' data-ref="273Dest" data-ref-filename="273Dest">Dest</dfn>) <em>const</em> override;</td></tr>
<tr><th id="160">160</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeENS_3EVTES1_" title='llvm::AMDGPUTargetLowering::isZExtFree' data-ref="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeENS_3EVTES1_" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeENS_3EVTES1_">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col4 decl" id="274Src" title='Src' data-type='llvm::EVT' data-ref="274Src" data-ref-filename="274Src">Src</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col5 decl" id="275Dest" title='Dest' data-type='llvm::EVT' data-ref="275Dest" data-ref-filename="275Dest">Dest</dfn>) <em>const</em> override;</td></tr>
<tr><th id="161">161</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE" title='llvm::AMDGPUTargetLowering::isZExtFree' data-ref="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering10isZExtFreeENS_7SDValueENS_3EVTE">isZExtFree</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col6 decl" id="276Val" title='Val' data-type='llvm::SDValue' data-ref="276Val" data-ref-filename="276Val">Val</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col7 decl" id="277VT2" title='VT2' data-type='llvm::EVT' data-ref="277VT2" data-ref-filename="277VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering20getNegatedExpressionENS_7SDValueERNS_12SelectionDAGEbbRNS_18TargetLoweringBase13NegatibleCostEj" title='llvm::AMDGPUTargetLowering::getNegatedExpression' data-ref="_ZNK4llvm20AMDGPUTargetLowering20getNegatedExpressionENS_7SDValueERNS_12SelectionDAGEbbRNS_18TargetLoweringBase13NegatibleCostEj" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering20getNegatedExpressionENS_7SDValueERNS_12SelectionDAGEbbRNS_18TargetLoweringBase13NegatibleCostEj">getNegatedExpression</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col8 decl" id="278Op" title='Op' data-type='llvm::SDValue' data-ref="278Op" data-ref-filename="278Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="279DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="279DAG" data-ref-filename="279DAG">DAG</dfn>,</td></tr>
<tr><th id="164">164</th><td>                               <em>bool</em> <dfn class="local col0 decl" id="280LegalOperations" title='LegalOperations' data-type='bool' data-ref="280LegalOperations" data-ref-filename="280LegalOperations">LegalOperations</dfn>, <em>bool</em> <dfn class="local col1 decl" id="281ForCodeSize" title='ForCodeSize' data-type='bool' data-ref="281ForCodeSize" data-ref-filename="281ForCodeSize">ForCodeSize</dfn>,</td></tr>
<tr><th id="165">165</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::NegatibleCost" title='llvm::TargetLoweringBase::NegatibleCost' data-ref="llvm::TargetLoweringBase::NegatibleCost" data-ref-filename="llvm..TargetLoweringBase..NegatibleCost">NegatibleCost</a> &amp;<dfn class="local col2 decl" id="282Cost" title='Cost' data-type='llvm::TargetLoweringBase::NegatibleCost &amp;' data-ref="282Cost" data-ref-filename="282Cost">Cost</dfn>,</td></tr>
<tr><th id="166">166</th><td>                               <em>unsigned</em> <dfn class="local col3 decl" id="283Depth" title='Depth' data-type='unsigned int' data-ref="283Depth" data-ref-filename="283Depth">Depth</dfn>) <em>const</em> override;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering21isNarrowingProfitableENS_3EVTES1_" title='llvm::AMDGPUTargetLowering::isNarrowingProfitable' data-ref="_ZNK4llvm20AMDGPUTargetLowering21isNarrowingProfitableENS_3EVTES1_" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering21isNarrowingProfitableENS_3EVTES1_">isNarrowingProfitable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col4 decl" id="284VT1" title='VT1' data-type='llvm::EVT' data-ref="284VT1" data-ref-filename="284VT1">VT1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col5 decl" id="285VT2" title='VT2' data-type='llvm::EVT' data-ref="285VT2" data-ref-filename="285VT2">VT2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>  <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering19getTypeForExtReturnERNS_11LLVMContextENS_3EVTENS_3ISD8NodeTypeE" title='llvm::AMDGPUTargetLowering::getTypeForExtReturn' data-ref="_ZNK4llvm20AMDGPUTargetLowering19getTypeForExtReturnERNS_11LLVMContextENS_3EVTENS_3ISD8NodeTypeE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering19getTypeForExtReturnERNS_11LLVMContextENS_3EVTENS_3ISD8NodeTypeE">getTypeForExtReturn</dfn>(<a class="type" href="../../../include/llvm/IR/LLVMContext.h.html#llvm::LLVMContext" title='llvm::LLVMContext' data-ref="llvm::LLVMContext" data-ref-filename="llvm..LLVMContext">LLVMContext</a> &amp;<dfn class="local col6 decl" id="286Context" title='Context' data-type='llvm::LLVMContext &amp;' data-ref="286Context" data-ref-filename="286Context">Context</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col7 decl" id="287VT" title='VT' data-type='llvm::EVT' data-ref="287VT" data-ref-filename="287VT">VT</dfn>,</td></tr>
<tr><th id="171">171</th><td>                          <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::NodeType" title='llvm::ISD::NodeType' data-ref="llvm::ISD::NodeType" data-ref-filename="llvm..ISD..NodeType">NodeType</a> <dfn class="local col8 decl" id="288ExtendKind" title='ExtendKind' data-type='ISD::NodeType' data-ref="288ExtendKind" data-ref-filename="288ExtendKind">ExtendKind</dfn>) <em>const</em> override;</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering14getVectorIdxTyERKNS_10DataLayoutE" title='llvm::AMDGPUTargetLowering::getVectorIdxTy' data-ref="_ZNK4llvm20AMDGPUTargetLowering14getVectorIdxTyERKNS_10DataLayoutE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering14getVectorIdxTyERKNS_10DataLayoutE">getVectorIdxTy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;) <em>const</em> override;</td></tr>
<tr><th id="174">174</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering17isSelectSupportedENS_18TargetLoweringBase17SelectSupportKindE" title='llvm::AMDGPUTargetLowering::isSelectSupported' data-ref="_ZNK4llvm20AMDGPUTargetLowering17isSelectSupportedENS_18TargetLoweringBase17SelectSupportKindE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering17isSelectSupportedENS_18TargetLoweringBase17SelectSupportKindE">isSelectSupported</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::SelectSupportKind" title='llvm::TargetLoweringBase::SelectSupportKind' data-ref="llvm::TargetLoweringBase::SelectSupportKind" data-ref-filename="llvm..TargetLoweringBase..SelectSupportKind">SelectSupportKind</a>) <em>const</em> override;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb" title='llvm::AMDGPUTargetLowering::isFPImmLegal' data-ref="_ZNK4llvm20AMDGPUTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering12isFPImmLegalERKNS_7APFloatENS_3EVTEb">isFPImmLegal</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a> &amp;<dfn class="local col9 decl" id="289Imm" title='Imm' data-type='const llvm::APFloat &amp;' data-ref="289Imm" data-ref-filename="289Imm">Imm</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col0 decl" id="290VT" title='VT' data-type='llvm::EVT' data-ref="290VT" data-ref-filename="290VT">VT</dfn>,</td></tr>
<tr><th id="177">177</th><td>                    <em>bool</em> <dfn class="local col1 decl" id="291ForCodeSize" title='ForCodeSize' data-type='bool' data-ref="291ForCodeSize" data-ref-filename="291ForCodeSize">ForCodeSize</dfn>) <em>const</em> override;</td></tr>
<tr><th id="178">178</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering22ShouldShrinkFPConstantENS_3EVTE" title='llvm::AMDGPUTargetLowering::ShouldShrinkFPConstant' data-ref="_ZNK4llvm20AMDGPUTargetLowering22ShouldShrinkFPConstantENS_3EVTE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering22ShouldShrinkFPConstantENS_3EVTE">ShouldShrinkFPConstant</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col2 decl" id="292VT" title='VT' data-type='llvm::EVT' data-ref="292VT" data-ref-filename="292VT">VT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE" title='llvm::AMDGPUTargetLowering::shouldReduceLoadWidth' data-ref="_ZNK4llvm20AMDGPUTargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering21shouldReduceLoadWidthEPNS_6SDNodeENS_3ISD11LoadExtTypeENS_3EVTE">shouldReduceLoadWidth</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col3 decl" id="293Load" title='Load' data-type='llvm::SDNode *' data-ref="293Load" data-ref-filename="293Load">Load</dfn>,</td></tr>
<tr><th id="180">180</th><td>                             <span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::LoadExtType" title='llvm::ISD::LoadExtType' data-ref="llvm::ISD::LoadExtType" data-ref-filename="llvm..ISD..LoadExtType">LoadExtType</a> <dfn class="local col4 decl" id="294ExtType" title='ExtType' data-type='ISD::LoadExtType' data-ref="294ExtType" data-ref-filename="294ExtType">ExtType</dfn>,</td></tr>
<tr><th id="181">181</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col5 decl" id="295ExtVT" title='ExtVT' data-type='llvm::EVT' data-ref="295ExtVT" data-ref-filename="295ExtVT">ExtVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering23isLoadBitCastBeneficialENS_3EVTES1_RKNS_12SelectionDAGERKNS_17MachineMemOperandE" title='llvm::AMDGPUTargetLowering::isLoadBitCastBeneficial' data-ref="_ZNK4llvm20AMDGPUTargetLowering23isLoadBitCastBeneficialENS_3EVTES1_RKNS_12SelectionDAGERKNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering23isLoadBitCastBeneficialENS_3EVTES1_RKNS_12SelectionDAGERKNS_17MachineMemOperandE">isLoadBitCastBeneficial</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="296DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="296DAG" data-ref-filename="296DAG">DAG</dfn>,</td></tr>
<tr><th id="184">184</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> &amp;<dfn class="local col7 decl" id="297MMO" title='MMO' data-type='const llvm::MachineMemOperand &amp;' data-ref="297MMO" data-ref-filename="297MMO">MMO</dfn>) <em>const</em> final;</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering28storeOfVectorConstantIsCheapENS_3EVTEjj" title='llvm::AMDGPUTargetLowering::storeOfVectorConstantIsCheap' data-ref="_ZNK4llvm20AMDGPUTargetLowering28storeOfVectorConstantIsCheapENS_3EVTEjj" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering28storeOfVectorConstantIsCheapENS_3EVTEjj">storeOfVectorConstantIsCheap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col8 decl" id="298MemVT" title='MemVT' data-type='llvm::EVT' data-ref="298MemVT" data-ref-filename="298MemVT">MemVT</dfn>,</td></tr>
<tr><th id="187">187</th><td>                                    <em>unsigned</em> <dfn class="local col9 decl" id="299NumElem" title='NumElem' data-type='unsigned int' data-ref="299NumElem" data-ref-filename="299NumElem">NumElem</dfn>,</td></tr>
<tr><th id="188">188</th><td>                                    <em>unsigned</em> <dfn class="local col0 decl" id="300AS" title='AS' data-type='unsigned int' data-ref="300AS" data-ref-filename="300AS">AS</dfn>) <em>const</em> override;</td></tr>
<tr><th id="189">189</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering36aggressivelyPreferBuildVectorSourcesENS_3EVTE" title='llvm::AMDGPUTargetLowering::aggressivelyPreferBuildVectorSources' data-ref="_ZNK4llvm20AMDGPUTargetLowering36aggressivelyPreferBuildVectorSourcesENS_3EVTE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering36aggressivelyPreferBuildVectorSourcesENS_3EVTE">aggressivelyPreferBuildVectorSources</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col1 decl" id="301VecVT" title='VecVT' data-type='llvm::EVT' data-ref="301VecVT" data-ref-filename="301VecVT">VecVT</dfn>) <em>const</em> override;</td></tr>
<tr><th id="190">190</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering22isCheapToSpeculateCttzEv" title='llvm::AMDGPUTargetLowering::isCheapToSpeculateCttz' data-ref="_ZNK4llvm20AMDGPUTargetLowering22isCheapToSpeculateCttzEv" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering22isCheapToSpeculateCttzEv">isCheapToSpeculateCttz</dfn>() <em>const</em> override;</td></tr>
<tr><th id="191">191</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering22isCheapToSpeculateCtlzEv" title='llvm::AMDGPUTargetLowering::isCheapToSpeculateCtlz' data-ref="_ZNK4llvm20AMDGPUTargetLowering22isCheapToSpeculateCtlzEv" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering22isCheapToSpeculateCtlzEv">isCheapToSpeculateCtlz</dfn>() <em>const</em> override;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering21isSDNodeAlwaysUniformEPKNS_6SDNodeE" title='llvm::AMDGPUTargetLowering::isSDNodeAlwaysUniform' data-ref="_ZNK4llvm20AMDGPUTargetLowering21isSDNodeAlwaysUniformEPKNS_6SDNodeE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering21isSDNodeAlwaysUniformEPKNS_6SDNodeE">isSDNodeAlwaysUniform</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col2 decl" id="302N" title='N' data-type='const llvm::SDNode *' data-ref="302N" data-ref-filename="302N">N</dfn>) <em>const</em> override;</td></tr>
<tr><th id="194">194</th><td>  <em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="decl fn" id="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForCall' data-ref="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering17CCAssignFnForCallEjb">CCAssignFnForCall</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col3 decl" id="303CC" title='CC' data-type='CallingConv::ID' data-ref="303CC" data-ref-filename="303CC">CC</dfn>, <em>bool</em> <dfn class="local col4 decl" id="304IsVarArg" title='IsVarArg' data-type='bool' data-ref="304IsVarArg" data-ref-filename="304IsVarArg">IsVarArg</dfn>);</td></tr>
<tr><th id="195">195</th><td>  <em>static</em> <a class="typedef" href="../../../include/llvm/CodeGen/CallingConvLower.h.html#llvm::CCAssignFn" title='llvm::CCAssignFn' data-type='bool (unsigned int, llvm::MVT, llvm::MVT, CCValAssign::LocInfo, ISD::ArgFlagsTy, llvm::CCState &amp;)' data-ref="llvm::CCAssignFn" data-ref-filename="llvm..CCAssignFn">CCAssignFn</a> *<dfn class="decl fn" id="_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb" title='llvm::AMDGPUTargetLowering::CCAssignFnForReturn' data-ref="_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb" data-ref-filename="_ZN4llvm20AMDGPUTargetLowering19CCAssignFnForReturnEjb">CCAssignFnForReturn</dfn>(<span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col5 decl" id="305CC" title='CC' data-type='CallingConv::ID' data-ref="305CC" data-ref-filename="305CC">CC</dfn>, <em>bool</em> <dfn class="local col6 decl" id="306IsVarArg" title='IsVarArg' data-type='bool' data-ref="306IsVarArg" data-ref-filename="306IsVarArg">IsVarArg</dfn>);</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerReturn' data-ref="_ZNK4llvm20AMDGPUTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering11LowerReturnENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS_5SDLocERNS_12SelectionDAGE">LowerReturn</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="307Chain" title='Chain' data-type='llvm::SDValue' data-ref="307Chain" data-ref-filename="307Chain">Chain</dfn>, <span class="namespace">CallingConv::</span><a class="typedef" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::ID" title='llvm::CallingConv::ID' data-type='unsigned int' data-ref="llvm::CallingConv::ID" data-ref-filename="llvm..CallingConv..ID">ID</a> <dfn class="local col8 decl" id="308CallConv" title='CallConv' data-type='CallingConv::ID' data-ref="308CallConv" data-ref-filename="308CallConv">CallConv</dfn>, <em>bool</em> <dfn class="local col9 decl" id="309isVarArg" title='isVarArg' data-type='bool' data-ref="309isVarArg" data-ref-filename="309isVarArg">isVarArg</dfn>,</td></tr>
<tr><th id="198">198</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/TargetCallingConv.h.html#llvm::ISD::OutputArg" title='llvm::ISD::OutputArg' data-ref="llvm::ISD::OutputArg" data-ref-filename="llvm..ISD..OutputArg">OutputArg</a>&gt; &amp;<dfn class="local col0 decl" id="310Outs" title='Outs' data-type='const SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;' data-ref="310Outs" data-ref-filename="310Outs">Outs</dfn>,</td></tr>
<tr><th id="199">199</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; &amp;<dfn class="local col1 decl" id="311OutVals" title='OutVals' data-type='const SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="311OutVals" data-ref-filename="311OutVals">OutVals</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col2 decl" id="312DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="312DL" data-ref-filename="312DL">DL</dfn>,</td></tr>
<tr><th id="200">200</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="313DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="313DAG" data-ref-filename="313DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering19addTokenForArgumentENS_7SDValueERNS_12SelectionDAGERNS_16MachineFrameInfoEi" title='llvm::AMDGPUTargetLowering::addTokenForArgument' data-ref="_ZNK4llvm20AMDGPUTargetLowering19addTokenForArgumentENS_7SDValueERNS_12SelectionDAGERNS_16MachineFrameInfoEi" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering19addTokenForArgumentENS_7SDValueERNS_12SelectionDAGERNS_16MachineFrameInfoEi">addTokenForArgument</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col4 decl" id="314Chain" title='Chain' data-type='llvm::SDValue' data-ref="314Chain" data-ref-filename="314Chain">Chain</dfn>,</td></tr>
<tr><th id="203">203</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col5 decl" id="315DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="315DAG" data-ref-filename="315DAG">DAG</dfn>,</td></tr>
<tr><th id="204">204</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col6 decl" id="316MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="316MFI" data-ref-filename="316MFI">MFI</dfn>,</td></tr>
<tr><th id="205">205</th><td>                              <em>int</em> <dfn class="local col7 decl" id="317ClobberedFI" title='ClobberedFI' data-type='int' data-ref="317ClobberedFI" data-ref-filename="317ClobberedFI">ClobberedFI</dfn>) <em>const</em>;</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering18lowerUnhandledCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEENS_9StringRefE" title='llvm::AMDGPUTargetLowering::lowerUnhandledCall' data-ref="_ZNK4llvm20AMDGPUTargetLowering18lowerUnhandledCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEENS_9StringRefE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering18lowerUnhandledCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEENS_9StringRefE">lowerUnhandledCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo" title='llvm::TargetLowering::CallLoweringInfo' data-ref="llvm::TargetLowering::CallLoweringInfo" data-ref-filename="llvm..TargetLowering..CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col8 decl" id="318CLI" title='CLI' data-type='llvm::TargetLowering::CallLoweringInfo &amp;' data-ref="318CLI" data-ref-filename="318CLI">CLI</dfn>,</td></tr>
<tr><th id="208">208</th><td>                             <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; &amp;<dfn class="local col9 decl" id="319InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="319InVals" data-ref-filename="319InVals">InVals</dfn>,</td></tr>
<tr><th id="209">209</th><td>                             <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="local col0 decl" id="320Reason" title='Reason' data-type='llvm::StringRef' data-ref="320Reason" data-ref-filename="320Reason">Reason</dfn>) <em>const</em>;</td></tr>
<tr><th id="210">210</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE" title='llvm::AMDGPUTargetLowering::LowerCall' data-ref="_ZNK4llvm20AMDGPUTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE">LowerCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::CallLoweringInfo" title='llvm::TargetLowering::CallLoweringInfo' data-ref="llvm::TargetLowering::CallLoweringInfo" data-ref-filename="llvm..TargetLowering..CallLoweringInfo">CallLoweringInfo</a> &amp;<dfn class="local col1 decl" id="321CLI" title='CLI' data-type='llvm::TargetLowering::CallLoweringInfo &amp;' data-ref="321CLI" data-ref-filename="321CLI">CLI</dfn>,</td></tr>
<tr><th id="211">211</th><td>                    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; &amp;<dfn class="local col2 decl" id="322InVals" title='InVals' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="322InVals" data-ref-filename="322InVals">InVals</dfn>) <em>const</em> override;</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerDYNAMIC_STACKALLOC' data-ref="_ZNK4llvm20AMDGPUTargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering23LowerDYNAMIC_STACKALLOCENS_7SDValueERNS_12SelectionDAGE">LowerDYNAMIC_STACKALLOC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="323Op" title='Op' data-type='llvm::SDValue' data-ref="323Op" data-ref-filename="323Op">Op</dfn>,</td></tr>
<tr><th id="214">214</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="324DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="324DAG" data-ref-filename="324DAG">DAG</dfn>) <em>const</em>;</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::LowerOperation' data-ref="_ZNK4llvm20AMDGPUTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE">LowerOperation</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="325Op" title='Op' data-type='llvm::SDValue' data-ref="325Op" data-ref-filename="325Op">Op</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="326DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="326DAG" data-ref-filename="326DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="217">217</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::PerformDAGCombine' data-ref="_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE">PerformDAGCombine</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="local col7 decl" id="327N" title='N' data-type='llvm::SDNode *' data-ref="327N" data-ref-filename="327N">N</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col8 decl" id="328DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="328DCI" data-ref-filename="328DCI">DCI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="218">218</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::ReplaceNodeResults' data-ref="_ZNK4llvm20AMDGPUTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering18ReplaceNodeResultsEPNS_6SDNodeERNS_15SmallVectorImplINS_7SDValueEEERNS_12SelectionDAGE">ReplaceNodeResults</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> * <dfn class="local col9 decl" id="329N" title='N' data-type='llvm::SDNode *' data-ref="329N" data-ref-filename="329N">N</dfn>,</td></tr>
<tr><th id="219">219</th><td>                          <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a>&gt; &amp;<dfn class="local col0 decl" id="330Results" title='Results' data-type='SmallVectorImpl&lt;llvm::SDValue&gt; &amp;' data-ref="330Results" data-ref-filename="330Results">Results</dfn>,</td></tr>
<tr><th id="220">220</th><td>                          <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="331DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="331DAG" data-ref-filename="331DAG">DAG</dfn>) <em>const</em> override;</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering20combineFMinMaxLegacyERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_S5_RNS_14TargetLowering15DAGCombinerInfoE" title='llvm::AMDGPUTargetLowering::combineFMinMaxLegacy' data-ref="_ZNK4llvm20AMDGPUTargetLowering20combineFMinMaxLegacyERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_S5_RNS_14TargetLowering15DAGCombinerInfoE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering20combineFMinMaxLegacyERKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_S5_S5_RNS_14TargetLowering15DAGCombinerInfoE">combineFMinMaxLegacy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col2 decl" id="332DL" title='DL' data-type='const llvm::SDLoc &amp;' data-ref="332DL" data-ref-filename="332DL">DL</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col3 decl" id="333VT" title='VT' data-type='llvm::EVT' data-ref="333VT" data-ref-filename="333VT">VT</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col4 decl" id="334LHS" title='LHS' data-type='llvm::SDValue' data-ref="334LHS" data-ref-filename="334LHS">LHS</dfn>,</td></tr>
<tr><th id="223">223</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="335RHS" title='RHS' data-type='llvm::SDValue' data-ref="335RHS" data-ref-filename="335RHS">RHS</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col6 decl" id="336True" title='True' data-type='llvm::SDValue' data-ref="336True" data-ref-filename="336True">True</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col7 decl" id="337False" title='False' data-type='llvm::SDValue' data-ref="337False" data-ref-filename="337False">False</dfn>,</td></tr>
<tr><th id="224">224</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col8 decl" id="338CC" title='CC' data-type='llvm::SDValue' data-ref="338CC" data-ref-filename="338CC">CC</dfn>, <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLowering::DAGCombinerInfo" title='llvm::TargetLowering::DAGCombinerInfo' data-ref="llvm::TargetLowering::DAGCombinerInfo" data-ref-filename="llvm..TargetLowering..DAGCombinerInfo">DAGCombinerInfo</a> &amp;<dfn class="local col9 decl" id="339DCI" title='DCI' data-type='llvm::TargetLowering::DAGCombinerInfo &amp;' data-ref="339DCI" data-ref-filename="339DCI">DCI</dfn>) <em>const</em>;</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>  <em>const</em> <em>char</em>* <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering17getTargetNodeNameEj" title='llvm::AMDGPUTargetLowering::getTargetNodeName' data-ref="_ZNK4llvm20AMDGPUTargetLowering17getTargetNodeNameEj" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering17getTargetNodeNameEj">getTargetNodeName</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="340Opcode" title='Opcode' data-type='unsigned int' data-ref="340Opcode" data-ref-filename="340Opcode">Opcode</dfn>) <em>const</em> override;</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  <i>// FIXME: Turn off MergeConsecutiveStores() before Instruction Selection for</i></td></tr>
<tr><th id="229">229</th><td><i>  // AMDGPU.  Commit r319036,</i></td></tr>
<tr><th id="230">230</th><td><i>  // (<a href="https://github.com/llvm/llvm-project/commit/db77e57ea86d941a4262ef60261692f4cb6893e6">https://github.com/llvm/llvm-project/commit/db77e57ea86d941a4262ef60261692f4cb6893e6</a>)</i></td></tr>
<tr><th id="231">231</th><td><i>  // turned on MergeConsecutiveStores() before Instruction Selection for all</i></td></tr>
<tr><th id="232">232</th><td><i>  // targets.  Enough AMDGPU compiles go into an infinite loop (</i></td></tr>
<tr><th id="233">233</th><td><i>  // MergeConsecutiveStores() merges two stores; LegalizeStoreOps() un-merges;</i></td></tr>
<tr><th id="234">234</th><td><i>  // MergeConsecutiveStores() re-merges, etc. ) to warrant turning it off for</i></td></tr>
<tr><th id="235">235</th><td><i>  // now.</i></td></tr>
<tr><th id="236">236</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm20AMDGPUTargetLowering28mergeStoresAfterLegalizationENS_3EVTE" title='llvm::AMDGPUTargetLowering::mergeStoresAfterLegalization' data-ref="_ZNK4llvm20AMDGPUTargetLowering28mergeStoresAfterLegalizationENS_3EVTE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering28mergeStoresAfterLegalizationENS_3EVTE">mergeStoresAfterLegalization</dfn>(<a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a>) <em>const</em> override { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td>  <em>bool</em> <dfn class="virtual decl def fn" id="_ZNK4llvm20AMDGPUTargetLowering12isFsqrtCheapENS_7SDValueERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::isFsqrtCheap' data-ref="_ZNK4llvm20AMDGPUTargetLowering12isFsqrtCheapENS_7SDValueERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering12isFsqrtCheapENS_7SDValueERNS_12SelectionDAGE">isFsqrtCheap</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col1 decl" id="341Operand" title='Operand' data-type='llvm::SDValue' data-ref="341Operand" data-ref-filename="341Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="342DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="342DAG" data-ref-filename="342DAG">DAG</dfn>) <em>const</em> override {</td></tr>
<tr><th id="239">239</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="240">240</th><td>  }</td></tr>
<tr><th id="241">241</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb" title='llvm::AMDGPUTargetLowering::getSqrtEstimate' data-ref="_ZNK4llvm20AMDGPUTargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering15getSqrtEstimateENS_7SDValueERNS_12SelectionDAGEiRiRbb">getSqrtEstimate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="343Operand" title='Operand' data-type='llvm::SDValue' data-ref="343Operand" data-ref-filename="343Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="344DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="344DAG" data-ref-filename="344DAG">DAG</dfn>, <em>int</em> <dfn class="local col5 decl" id="345Enabled" title='Enabled' data-type='int' data-ref="345Enabled" data-ref-filename="345Enabled">Enabled</dfn>,</td></tr>
<tr><th id="242">242</th><td>                           <em>int</em> &amp;<dfn class="local col6 decl" id="346RefinementSteps" title='RefinementSteps' data-type='int &amp;' data-ref="346RefinementSteps" data-ref-filename="346RefinementSteps">RefinementSteps</dfn>, <em>bool</em> &amp;<dfn class="local col7 decl" id="347UseOneConstNR" title='UseOneConstNR' data-type='bool &amp;' data-ref="347UseOneConstNR" data-ref-filename="347UseOneConstNR">UseOneConstNR</dfn>,</td></tr>
<tr><th id="243">243</th><td>                           <em>bool</em> <dfn class="local col8 decl" id="348Reciprocal" title='Reciprocal' data-type='bool' data-ref="348Reciprocal" data-ref-filename="348Reciprocal">Reciprocal</dfn>) <em>const</em> override;</td></tr>
<tr><th id="244">244</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi" title='llvm::AMDGPUTargetLowering::getRecipEstimate' data-ref="_ZNK4llvm20AMDGPUTargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering16getRecipEstimateENS_7SDValueERNS_12SelectionDAGEiRi">getRecipEstimate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="349Operand" title='Operand' data-type='llvm::SDValue' data-ref="349Operand" data-ref-filename="349Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="350DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="350DAG" data-ref-filename="350DAG">DAG</dfn>, <em>int</em> <dfn class="local col1 decl" id="351Enabled" title='Enabled' data-type='int' data-ref="351Enabled" data-ref-filename="351Enabled">Enabled</dfn>,</td></tr>
<tr><th id="245">245</th><td>                           <em>int</em> &amp;<dfn class="local col2 decl" id="352RefinementSteps" title='RefinementSteps' data-type='int &amp;' data-ref="352RefinementSteps" data-ref-filename="352RefinementSteps">RefinementSteps</dfn>) <em>const</em> override;</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>  <b>virtual</b> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode" data-ref-filename="llvm..SDNode">SDNode</a> *<dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE" title='llvm::AMDGPUTargetLowering::PostISelFolding' data-ref="_ZNK4llvm20AMDGPUTargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering15PostISelFoldingEPNS_13MachineSDNodeERNS_12SelectionDAGE">PostISelFolding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::MachineSDNode" title='llvm::MachineSDNode' data-ref="llvm::MachineSDNode" data-ref-filename="llvm..MachineSDNode">MachineSDNode</a> *<dfn class="local col3 decl" id="353N" title='N' data-type='llvm::MachineSDNode *' data-ref="353N" data-ref-filename="353N">N</dfn>,</td></tr>
<tr><th id="248">248</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col4 decl" id="354DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="354DAG" data-ref-filename="354DAG">DAG</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="249">249</th><td></td></tr>
<tr><th id="250">250</th><td>  <i class="doc">/// Determine which of the bits specified in<span class="command"> \p</span> <span class="arg">Mask</span> are known to be</i></td></tr>
<tr><th id="251">251</th><td><i class="doc">  /// either zero or one and return them in the<span class="command"> \p</span> <span class="arg">KnownZero</span> and<span class="command"> \p</span> <span class="arg">KnownOne</span></i></td></tr>
<tr><th id="252">252</th><td><i class="doc">  /// bitsets.</i></td></tr>
<tr><th id="253">253</th><td>  <em>void</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj" title='llvm::AMDGPUTargetLowering::computeKnownBitsForTargetNode' data-ref="_ZNK4llvm20AMDGPUTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering29computeKnownBitsForTargetNodeENS_7SDValueERNS_9KnownBitsERKNS_5APIntERKNS_12SelectionDAGEj">computeKnownBitsForTargetNode</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col5 decl" id="355Op" title='Op' data-type='const llvm::SDValue' data-ref="355Op" data-ref-filename="355Op">Op</dfn>,</td></tr>
<tr><th id="254">254</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::KnownBits" title='llvm::KnownBits' data-ref="llvm::KnownBits" data-ref-filename="llvm..KnownBits">KnownBits</a> &amp;<dfn class="local col6 decl" id="356Known" title='Known' data-type='llvm::KnownBits &amp;' data-ref="356Known" data-ref-filename="356Known">Known</dfn>,</td></tr>
<tr><th id="255">255</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col7 decl" id="357DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="357DemandedElts" data-ref-filename="357DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="256">256</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col8 decl" id="358DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="358DAG" data-ref-filename="358DAG">DAG</dfn>,</td></tr>
<tr><th id="257">257</th><td>                                     <em>unsigned</em> <dfn class="local col9 decl" id="359Depth" title='Depth' data-type='unsigned int' data-ref="359Depth" data-ref-filename="359Depth">Depth</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj" title='llvm::AMDGPUTargetLowering::ComputeNumSignBitsForTargetNode' data-ref="_ZNK4llvm20AMDGPUTargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering31ComputeNumSignBitsForTargetNodeENS_7SDValueERKNS_5APIntERKNS_12SelectionDAGEj">ComputeNumSignBitsForTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col0 decl" id="360Op" title='Op' data-type='llvm::SDValue' data-ref="360Op" data-ref-filename="360Op">Op</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col1 decl" id="361DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="361DemandedElts" data-ref-filename="361DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="260">260</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col2 decl" id="362DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="362DAG" data-ref-filename="362DAG">DAG</dfn>,</td></tr>
<tr><th id="261">261</th><td>                                           <em>unsigned</em> <dfn class="local col3 decl" id="363Depth" title='Depth' data-type='unsigned int' data-ref="363Depth" data-ref-filename="363Depth">Depth</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td>  <em>unsigned</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering32computeNumSignBitsForTargetInstrERNS_14GISelKnownBitsENS_8RegisterERKNS_5APIntERKNS_19MachineRegisterInfoEj" title='llvm::AMDGPUTargetLowering::computeNumSignBitsForTargetInstr' data-ref="_ZNK4llvm20AMDGPUTargetLowering32computeNumSignBitsForTargetInstrERNS_14GISelKnownBitsENS_8RegisterERKNS_5APIntERKNS_19MachineRegisterInfoEj" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering32computeNumSignBitsForTargetInstrERNS_14GISelKnownBitsENS_8RegisterERKNS_5APIntERKNS_19MachineRegisterInfoEj">computeNumSignBitsForTargetInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::GISelKnownBits" title='llvm::GISelKnownBits' data-ref="llvm::GISelKnownBits" data-ref-filename="llvm..GISelKnownBits">GISelKnownBits</a> &amp;<dfn class="local col4 decl" id="364Analysis" title='Analysis' data-type='llvm::GISelKnownBits &amp;' data-ref="364Analysis" data-ref-filename="364Analysis">Analysis</dfn>,</td></tr>
<tr><th id="264">264</th><td>                                            <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="365R" title='R' data-type='llvm::Register' data-ref="365R" data-ref-filename="365R">R</dfn>,</td></tr>
<tr><th id="265">265</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> &amp;<dfn class="local col6 decl" id="366DemandedElts" title='DemandedElts' data-type='const llvm::APInt &amp;' data-ref="366DemandedElts" data-ref-filename="366DemandedElts">DemandedElts</dfn>,</td></tr>
<tr><th id="266">266</th><td>                                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col7 decl" id="367MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="367MRI" data-ref-filename="367MRI">MRI</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                            <em>unsigned</em> <dfn class="local col8 decl" id="368Depth" title='Depth' data-type='unsigned int' data-ref="368Depth" data-ref-filename="368Depth">Depth</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td>  <em>bool</em> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering28isKnownNeverNaNForTargetNodeENS_7SDValueERKNS_12SelectionDAGEbj" title='llvm::AMDGPUTargetLowering::isKnownNeverNaNForTargetNode' data-ref="_ZNK4llvm20AMDGPUTargetLowering28isKnownNeverNaNForTargetNodeENS_7SDValueERKNS_12SelectionDAGEbj" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering28isKnownNeverNaNForTargetNodeENS_7SDValueERKNS_12SelectionDAGEbj">isKnownNeverNaNForTargetNode</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col9 decl" id="369Op" title='Op' data-type='llvm::SDValue' data-ref="369Op" data-ref-filename="369Op">Op</dfn>,</td></tr>
<tr><th id="270">270</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col0 decl" id="370DAG" title='DAG' data-type='const llvm::SelectionDAG &amp;' data-ref="370DAG" data-ref-filename="370DAG">DAG</dfn>,</td></tr>
<tr><th id="271">271</th><td>                                    <em>bool</em> <dfn class="local col1 decl" id="371SNaN" title='SNaN' data-type='bool' data-ref="371SNaN" data-ref-filename="371SNaN">SNaN</dfn> = <b>false</b>,</td></tr>
<tr><th id="272">272</th><td>                                    <em>unsigned</em> <dfn class="local col2 decl" id="372Depth" title='Depth' data-type='unsigned int' data-ref="372Depth" data-ref-filename="372Depth">Depth</dfn> = <var>0</var>) <em>const</em> override;</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>  <i class="doc">/// Helper function that adds Reg to the LiveIn list of the DAG's</i></td></tr>
<tr><th id="275">275</th><td><i class="doc">  /// MachineFunction.</i></td></tr>
<tr><th id="276">276</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="277">277</th><td><i class="doc">  /// <span class="command">\returns</span> a RegisterSDNode representing Reg if<span class="command"> \p</span> <span class="arg">RawReg</span> is true, otherwise</i></td></tr>
<tr><th id="278">278</th><td><i class="doc">  /// a copy from the register.</i></td></tr>
<tr><th id="279">279</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTERKNS_5SDLocEb" title='llvm::AMDGPUTargetLowering::CreateLiveInRegister' data-ref="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTERKNS_5SDLocEb" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTERKNS_5SDLocEb">CreateLiveInRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="373DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="373DAG" data-ref-filename="373DAG">DAG</dfn>,</td></tr>
<tr><th id="280">280</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="374RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="374RC" data-ref-filename="374RC">RC</dfn>,</td></tr>
<tr><th id="281">281</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="375Reg" title='Reg' data-type='llvm::Register' data-ref="375Reg" data-ref-filename="375Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col6 decl" id="376VT" title='VT' data-type='llvm::EVT' data-ref="376VT" data-ref-filename="376VT">VT</dfn>,</td></tr>
<tr><th id="282">282</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col7 decl" id="377SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="377SL" data-ref-filename="377SL">SL</dfn>,</td></tr>
<tr><th id="283">283</th><td>                               <em>bool</em> <dfn class="local col8 decl" id="378RawReg" title='RawReg' data-type='bool' data-ref="378RawReg" data-ref-filename="378RawReg">RawReg</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="284">284</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl def fn" id="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTE" title='llvm::AMDGPUTargetLowering::CreateLiveInRegister' data-ref="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTE">CreateLiveInRegister</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col9 decl" id="379DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="379DAG" data-ref-filename="379DAG">DAG</dfn>,</td></tr>
<tr><th id="285">285</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="380RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="380RC" data-ref-filename="380RC">RC</dfn>,</td></tr>
<tr><th id="286">286</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="381Reg" title='Reg' data-type='llvm::Register' data-ref="381Reg" data-ref-filename="381Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col2 decl" id="382VT" title='VT' data-type='llvm::EVT' data-ref="382VT" data-ref-filename="382VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="287">287</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTERKNS_5SDLocEb" title='llvm::AMDGPUTargetLowering::CreateLiveInRegister' data-ref="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTERKNS_5SDLocEb" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTERKNS_5SDLocEb">CreateLiveInRegister</a>(<span class='refarg'><a class="local col9 ref" href="#379DAG" title='DAG' data-ref="379DAG" data-ref-filename="379DAG">DAG</a></span>, <a class="local col0 ref" href="#380RC" title='RC' data-ref="380RC" data-ref-filename="380RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#381Reg" title='Reg' data-ref="381Reg" data-ref-filename="381Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#35" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_" data-ref-filename="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col2 ref" href="#382VT" title='VT' data-ref="382VT" data-ref-filename="382VT">VT</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE" data-ref-filename="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="local col9 ref" href="#379DAG" title='DAG' data-ref="379DAG" data-ref-filename="379DAG">DAG</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv" data-ref-filename="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>()));</td></tr>
<tr><th id="288">288</th><td>  }</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <i>// Returns the raw live in register rather than a copy from it.</i></td></tr>
<tr><th id="291">291</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl def fn" id="_ZNK4llvm20AMDGPUTargetLowering23CreateLiveInRegisterRawERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTE" title='llvm::AMDGPUTargetLowering::CreateLiveInRegisterRaw' data-ref="_ZNK4llvm20AMDGPUTargetLowering23CreateLiveInRegisterRawERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering23CreateLiveInRegisterRawERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTE">CreateLiveInRegisterRaw</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col3 decl" id="383DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="383DAG" data-ref-filename="383DAG">DAG</dfn>,</td></tr>
<tr><th id="292">292</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col4 decl" id="384RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="384RC" data-ref-filename="384RC">RC</dfn>,</td></tr>
<tr><th id="293">293</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="385Reg" title='Reg' data-type='llvm::Register' data-ref="385Reg" data-ref-filename="385Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col6 decl" id="386VT" title='VT' data-type='llvm::EVT' data-ref="386VT" data-ref-filename="386VT">VT</dfn>) <em>const</em> {</td></tr>
<tr><th id="294">294</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTERKNS_5SDLocEb" title='llvm::AMDGPUTargetLowering::CreateLiveInRegister' data-ref="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTERKNS_5SDLocEb" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering20CreateLiveInRegisterERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_8RegisterENS_3EVTERKNS_5SDLocEb">CreateLiveInRegister</a>(<span class='refarg'><a class="local col3 ref" href="#383DAG" title='DAG' data-ref="383DAG" data-ref-filename="383DAG">DAG</a></span>, <a class="local col4 ref" href="#384RC" title='RC' data-ref="384RC" data-ref-filename="384RC">RC</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#385Reg" title='Reg' data-ref="385Reg" data-ref-filename="385Reg">Reg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/ValueTypes.h.html#35" title='llvm::EVT::EVT' data-ref="_ZN4llvm3EVTC1ERKS0_" data-ref-filename="_ZN4llvm3EVTC1ERKS0_"></a><a class="local col6 ref" href="#386VT" title='VT' data-ref="386VT" data-ref-filename="386VT">VT</a>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a><a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#_ZN4llvm5SDLocC1ENS_7SDValueE" title='llvm::SDLoc::SDLoc' data-ref="_ZN4llvm5SDLocC1ENS_7SDValueE" data-ref-filename="_ZN4llvm5SDLocC1ENS_7SDValueE">(</a><a class="local col3 ref" href="#383DAG" title='DAG' data-ref="383DAG" data-ref-filename="383DAG">DAG</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#_ZNK4llvm12SelectionDAG12getEntryNodeEv" title='llvm::SelectionDAG::getEntryNode' data-ref="_ZNK4llvm12SelectionDAG12getEntryNodeEv" data-ref-filename="_ZNK4llvm12SelectionDAG12getEntryNodeEv">getEntryNode</a>()), <b>true</b>);</td></tr>
<tr><th id="295">295</th><td>  }</td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td>  <i class="doc">/// Similar to CreateLiveInRegister, except value maybe loaded from a stack</i></td></tr>
<tr><th id="298">298</th><td><i class="doc">  /// slot rather than passed in a register.</i></td></tr>
<tr><th id="299">299</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering19loadStackInputValueERNS_12SelectionDAGENS_3EVTERKNS_5SDLocEl" title='llvm::AMDGPUTargetLowering::loadStackInputValue' data-ref="_ZNK4llvm20AMDGPUTargetLowering19loadStackInputValueERNS_12SelectionDAGENS_3EVTERKNS_5SDLocEl" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering19loadStackInputValueERNS_12SelectionDAGENS_3EVTERKNS_5SDLocEl">loadStackInputValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col7 decl" id="387DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="387DAG" data-ref-filename="387DAG">DAG</dfn>,</td></tr>
<tr><th id="300">300</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col8 decl" id="388VT" title='VT' data-type='llvm::EVT' data-ref="388VT" data-ref-filename="388VT">VT</dfn>,</td></tr>
<tr><th id="301">301</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="389SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="389SL" data-ref-filename="389SL">SL</dfn>,</td></tr>
<tr><th id="302">302</th><td>                              <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col0 decl" id="390Offset" title='Offset' data-type='int64_t' data-ref="390Offset" data-ref-filename="390Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering20storeStackInputValueERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_l" title='llvm::AMDGPUTargetLowering::storeStackInputValue' data-ref="_ZNK4llvm20AMDGPUTargetLowering20storeStackInputValueERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_l" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering20storeStackInputValueERNS_12SelectionDAGERKNS_5SDLocENS_7SDValueES6_l">storeStackInputValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="391DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="391DAG" data-ref-filename="391DAG">DAG</dfn>,</td></tr>
<tr><th id="305">305</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col2 decl" id="392SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="392SL" data-ref-filename="392SL">SL</dfn>,</td></tr>
<tr><th id="306">306</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col3 decl" id="393Chain" title='Chain' data-type='llvm::SDValue' data-ref="393Chain" data-ref-filename="393Chain">Chain</dfn>,</td></tr>
<tr><th id="307">307</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="local col4 decl" id="394ArgVal" title='ArgVal' data-type='llvm::SDValue' data-ref="394ArgVal" data-ref-filename="394ArgVal">ArgVal</dfn>,</td></tr>
<tr><th id="308">308</th><td>                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="395Offset" title='Offset' data-type='int64_t' data-ref="395Offset" data-ref-filename="395Offset">Offset</dfn>) <em>const</em>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>  <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDValue" title='llvm::SDValue' data-ref="llvm::SDValue" data-ref-filename="llvm..SDValue">SDValue</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering14loadInputValueERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_3EVTERKNS_5SDLocERKNS_13ArgDescriptorE" title='llvm::AMDGPUTargetLowering::loadInputValue' data-ref="_ZNK4llvm20AMDGPUTargetLowering14loadInputValueERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_3EVTERKNS_5SDLocERKNS_13ArgDescriptorE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering14loadInputValueERNS_12SelectionDAGEPKNS_19TargetRegisterClassENS_3EVTERKNS_5SDLocERKNS_13ArgDescriptorE">loadInputValue</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG" data-ref-filename="llvm..SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col6 decl" id="396DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="396DAG" data-ref-filename="396DAG">DAG</dfn>,</td></tr>
<tr><th id="311">311</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="397RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="397RC" data-ref-filename="397RC">RC</dfn>,</td></tr>
<tr><th id="312">312</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/ValueTypes.h.html#llvm::EVT" title='llvm::EVT' data-ref="llvm::EVT" data-ref-filename="llvm..EVT">EVT</a> <dfn class="local col8 decl" id="398VT" title='VT' data-type='llvm::EVT' data-ref="398VT" data-ref-filename="398VT">VT</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDLoc" title='llvm::SDLoc' data-ref="llvm::SDLoc" data-ref-filename="llvm..SDLoc">SDLoc</a> &amp;<dfn class="local col9 decl" id="399SL" title='SL' data-type='const llvm::SDLoc &amp;' data-ref="399SL" data-ref-filename="399SL">SL</dfn>,</td></tr>
<tr><th id="313">313</th><td>                         <em>const</em> <a class="type" href="AMDGPUArgumentUsageInfo.h.html#llvm::ArgDescriptor" title='llvm::ArgDescriptor' data-ref="llvm::ArgDescriptor" data-ref-filename="llvm..ArgDescriptor">ArgDescriptor</a> &amp;<dfn class="local col0 decl" id="400Arg" title='Arg' data-type='const llvm::ArgDescriptor &amp;' data-ref="400Arg" data-ref-filename="400Arg">Arg</dfn>) <em>const</em>;</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <b>enum</b> <dfn class="type def" id="llvm::AMDGPUTargetLowering::ImplicitParameter" title='llvm::AMDGPUTargetLowering::ImplicitParameter' data-ref="llvm::AMDGPUTargetLowering::ImplicitParameter" data-ref-filename="llvm..AMDGPUTargetLowering..ImplicitParameter">ImplicitParameter</dfn> {</td></tr>
<tr><th id="316">316</th><td>    <dfn class="enum" id="llvm::AMDGPUTargetLowering::FIRST_IMPLICIT" title='llvm::AMDGPUTargetLowering::FIRST_IMPLICIT' data-ref="llvm::AMDGPUTargetLowering::FIRST_IMPLICIT" data-ref-filename="llvm..AMDGPUTargetLowering..FIRST_IMPLICIT">FIRST_IMPLICIT</dfn>,</td></tr>
<tr><th id="317">317</th><td>    <dfn class="enum" id="llvm::AMDGPUTargetLowering::GRID_DIM" title='llvm::AMDGPUTargetLowering::GRID_DIM' data-ref="llvm::AMDGPUTargetLowering::GRID_DIM" data-ref-filename="llvm..AMDGPUTargetLowering..GRID_DIM">GRID_DIM</dfn> = <a class="enum" href="#llvm::AMDGPUTargetLowering::FIRST_IMPLICIT" title='llvm::AMDGPUTargetLowering::FIRST_IMPLICIT' data-ref="llvm::AMDGPUTargetLowering::FIRST_IMPLICIT" data-ref-filename="llvm..AMDGPUTargetLowering..FIRST_IMPLICIT">FIRST_IMPLICIT</a>,</td></tr>
<tr><th id="318">318</th><td>    <dfn class="enum" id="llvm::AMDGPUTargetLowering::GRID_OFFSET" title='llvm::AMDGPUTargetLowering::GRID_OFFSET' data-ref="llvm::AMDGPUTargetLowering::GRID_OFFSET" data-ref-filename="llvm..AMDGPUTargetLowering..GRID_OFFSET">GRID_OFFSET</dfn>,</td></tr>
<tr><th id="319">319</th><td>  };</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <i class="doc">/// Helper function that returns the byte offset of the given</i></td></tr>
<tr><th id="322">322</th><td><i class="doc">  /// type of implicit parameter.</i></td></tr>
<tr><th id="323">323</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl fn" id="_ZNK4llvm20AMDGPUTargetLowering26getImplicitParameterOffsetERKNS_15MachineFunctionENS0_17ImplicitParameterE" title='llvm::AMDGPUTargetLowering::getImplicitParameterOffset' data-ref="_ZNK4llvm20AMDGPUTargetLowering26getImplicitParameterOffsetERKNS_15MachineFunctionENS0_17ImplicitParameterE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering26getImplicitParameterOffsetERKNS_15MachineFunctionENS0_17ImplicitParameterE">getImplicitParameterOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="401MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="401MF" data-ref-filename="401MF">MF</dfn>,</td></tr>
<tr><th id="324">324</th><td>                                      <em>const</em> <a class="type" href="#llvm::AMDGPUTargetLowering::ImplicitParameter" title='llvm::AMDGPUTargetLowering::ImplicitParameter' data-ref="llvm::AMDGPUTargetLowering::ImplicitParameter" data-ref-filename="llvm..AMDGPUTargetLowering..ImplicitParameter">ImplicitParameter</a> <dfn class="local col2 decl" id="402Param" title='Param' data-type='const llvm::AMDGPUTargetLowering::ImplicitParameter' data-ref="402Param" data-ref-filename="402Param">Param</dfn>) <em>const</em>;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a> <dfn class="virtual decl def fn" id="_ZNK4llvm20AMDGPUTargetLowering17getFenceOperandTyERKNS_10DataLayoutE" title='llvm::AMDGPUTargetLowering::getFenceOperandTy' data-ref="_ZNK4llvm20AMDGPUTargetLowering17getFenceOperandTyERKNS_10DataLayoutE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering17getFenceOperandTyERKNS_10DataLayoutE">getFenceOperandTy</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col3 decl" id="403DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="403DL" data-ref-filename="403DL">DL</dfn>) <em>const</em> override {</td></tr>
<tr><th id="327">327</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/Support/MachineValueType.h.html#_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" title='llvm::MVT::MVT' data-ref="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE" data-ref-filename="_ZN4llvm3MVTC1ENS0_15SimpleValueTypeE"></a><a class="type" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT" title='llvm::MVT' data-ref="llvm::MVT" data-ref-filename="llvm..MVT">MVT</a>::<a class="enum" href="../../../include/llvm/Support/MachineValueType.h.html#llvm::MVT::i32" title='llvm::MVT::i32' data-ref="llvm::MVT::i32" data-ref-filename="llvm..MVT..i32">i32</a>;</td></tr>
<tr><th id="328">328</th><td>  }</td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td>  <a class="type" href="../../../include/llvm/CodeGen/TargetLowering.h.html#llvm::TargetLoweringBase::AtomicExpansionKind" title='llvm::TargetLoweringBase::AtomicExpansionKind' data-ref="llvm::TargetLoweringBase::AtomicExpansionKind" data-ref-filename="llvm..TargetLoweringBase..AtomicExpansionKind">AtomicExpansionKind</a> <dfn class="virtual decl fn" id="_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE" title='llvm::AMDGPUTargetLowering::shouldExpandAtomicRMWInIR' data-ref="_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE" data-ref-filename="_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE">shouldExpandAtomicRMWInIR</dfn>(<a class="type" href="../../../include/llvm/IR/Instructions.h.html#llvm::AtomicRMWInst" title='llvm::AtomicRMWInst' data-ref="llvm::AtomicRMWInst" data-ref-filename="llvm..AtomicRMWInst">AtomicRMWInst</a> *) <em>const</em> override;</td></tr>
<tr><th id="331">331</th><td>};</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><b>namespace</b> <span class="namespace">AMDGPUISD</span> {</td></tr>
<tr><th id="334">334</th><td></td></tr>
<tr><th id="335">335</th><td><b>enum</b> <dfn class="type def" id="llvm::AMDGPUISD::NodeType" title='llvm::AMDGPUISD::NodeType' data-ref="llvm::AMDGPUISD::NodeType" data-ref-filename="llvm..AMDGPUISD..NodeType">NodeType</dfn> : <em>unsigned</em> {</td></tr>
<tr><th id="336">336</th><td>  <i>// AMDIL ISD Opcodes</i></td></tr>
<tr><th id="337">337</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FIRST_NUMBER" title='llvm::AMDGPUISD::FIRST_NUMBER' data-ref="llvm::AMDGPUISD::FIRST_NUMBER" data-ref-filename="llvm..AMDGPUISD..FIRST_NUMBER">FIRST_NUMBER</dfn> = <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::BUILTIN_OP_END" title='llvm::ISD::BUILTIN_OP_END' data-ref="llvm::ISD::BUILTIN_OP_END" data-ref-filename="llvm..ISD..BUILTIN_OP_END">BUILTIN_OP_END</a>,</td></tr>
<tr><th id="338">338</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::UMUL" title='llvm::AMDGPUISD::UMUL' data-ref="llvm::AMDGPUISD::UMUL" data-ref-filename="llvm..AMDGPUISD..UMUL">UMUL</dfn>,        <i>// 32bit unsigned multiplication</i></td></tr>
<tr><th id="339">339</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BRANCH_COND" title='llvm::AMDGPUISD::BRANCH_COND' data-ref="llvm::AMDGPUISD::BRANCH_COND" data-ref-filename="llvm..AMDGPUISD..BRANCH_COND">BRANCH_COND</dfn>,</td></tr>
<tr><th id="340">340</th><td>  <i>// End AMDIL ISD Opcodes</i></td></tr>
<tr><th id="341">341</th><td><i></i></td></tr>
<tr><th id="342">342</th><td><i>  // Function call.</i></td></tr>
<tr><th id="343">343</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::CALL" title='llvm::AMDGPUISD::CALL' data-ref="llvm::AMDGPUISD::CALL" data-ref-filename="llvm..AMDGPUISD..CALL">CALL</dfn>,</td></tr>
<tr><th id="344">344</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::TC_RETURN" title='llvm::AMDGPUISD::TC_RETURN' data-ref="llvm::AMDGPUISD::TC_RETURN" data-ref-filename="llvm..AMDGPUISD..TC_RETURN">TC_RETURN</dfn>,</td></tr>
<tr><th id="345">345</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::TRAP" title='llvm::AMDGPUISD::TRAP' data-ref="llvm::AMDGPUISD::TRAP" data-ref-filename="llvm..AMDGPUISD..TRAP">TRAP</dfn>,</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <i>// Masked control flow nodes.</i></td></tr>
<tr><th id="348">348</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::IF" title='llvm::AMDGPUISD::IF' data-ref="llvm::AMDGPUISD::IF" data-ref-filename="llvm..AMDGPUISD..IF">IF</dfn>,</td></tr>
<tr><th id="349">349</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::ELSE" title='llvm::AMDGPUISD::ELSE' data-ref="llvm::AMDGPUISD::ELSE" data-ref-filename="llvm..AMDGPUISD..ELSE">ELSE</dfn>,</td></tr>
<tr><th id="350">350</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::LOOP" title='llvm::AMDGPUISD::LOOP' data-ref="llvm::AMDGPUISD::LOOP" data-ref-filename="llvm..AMDGPUISD..LOOP">LOOP</dfn>,</td></tr>
<tr><th id="351">351</th><td></td></tr>
<tr><th id="352">352</th><td>  <i>// A uniform kernel return that terminates the wavefront.</i></td></tr>
<tr><th id="353">353</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::ENDPGM" title='llvm::AMDGPUISD::ENDPGM' data-ref="llvm::AMDGPUISD::ENDPGM" data-ref-filename="llvm..AMDGPUISD..ENDPGM">ENDPGM</dfn>,</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <i>// Return to a shader part's epilog code.</i></td></tr>
<tr><th id="356">356</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::RETURN_TO_EPILOG" title='llvm::AMDGPUISD::RETURN_TO_EPILOG' data-ref="llvm::AMDGPUISD::RETURN_TO_EPILOG" data-ref-filename="llvm..AMDGPUISD..RETURN_TO_EPILOG">RETURN_TO_EPILOG</dfn>,</td></tr>
<tr><th id="357">357</th><td></td></tr>
<tr><th id="358">358</th><td>  <i>// Return with values from a non-entry function.</i></td></tr>
<tr><th id="359">359</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::RET_FLAG" title='llvm::AMDGPUISD::RET_FLAG' data-ref="llvm::AMDGPUISD::RET_FLAG" data-ref-filename="llvm..AMDGPUISD..RET_FLAG">RET_FLAG</dfn>,</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::DWORDADDR" title='llvm::AMDGPUISD::DWORDADDR' data-ref="llvm::AMDGPUISD::DWORDADDR" data-ref-filename="llvm..AMDGPUISD..DWORDADDR">DWORDADDR</dfn>,</td></tr>
<tr><th id="362">362</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FRACT" title='llvm::AMDGPUISD::FRACT' data-ref="llvm::AMDGPUISD::FRACT" data-ref-filename="llvm..AMDGPUISD..FRACT">FRACT</dfn>,</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  <i class="doc">/// CLAMP value between 0.0 and 1.0. NaN clamped to 0, following clamp output</i></td></tr>
<tr><th id="365">365</th><td><i class="doc">  /// modifier behavior with dx10_enable.</i></td></tr>
<tr><th id="366">366</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::CLAMP" title='llvm::AMDGPUISD::CLAMP' data-ref="llvm::AMDGPUISD::CLAMP" data-ref-filename="llvm..AMDGPUISD..CLAMP">CLAMP</dfn>,</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <i>// This is SETCC with the full mask result which is used for a compare with a</i></td></tr>
<tr><th id="369">369</th><td><i>  // result bit per item in the wavefront.</i></td></tr>
<tr><th id="370">370</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::SETCC" title='llvm::AMDGPUISD::SETCC' data-ref="llvm::AMDGPUISD::SETCC" data-ref-filename="llvm..AMDGPUISD..SETCC">SETCC</dfn>,</td></tr>
<tr><th id="371">371</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::SETREG" title='llvm::AMDGPUISD::SETREG' data-ref="llvm::AMDGPUISD::SETREG" data-ref-filename="llvm..AMDGPUISD..SETREG">SETREG</dfn>,</td></tr>
<tr><th id="372">372</th><td></td></tr>
<tr><th id="373">373</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::DENORM_MODE" title='llvm::AMDGPUISD::DENORM_MODE' data-ref="llvm::AMDGPUISD::DENORM_MODE" data-ref-filename="llvm..AMDGPUISD..DENORM_MODE">DENORM_MODE</dfn>,</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <i>// FP ops with input and output chain.</i></td></tr>
<tr><th id="376">376</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FMA_W_CHAIN" title='llvm::AMDGPUISD::FMA_W_CHAIN' data-ref="llvm::AMDGPUISD::FMA_W_CHAIN" data-ref-filename="llvm..AMDGPUISD..FMA_W_CHAIN">FMA_W_CHAIN</dfn>,</td></tr>
<tr><th id="377">377</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FMUL_W_CHAIN" title='llvm::AMDGPUISD::FMUL_W_CHAIN' data-ref="llvm::AMDGPUISD::FMUL_W_CHAIN" data-ref-filename="llvm..AMDGPUISD..FMUL_W_CHAIN">FMUL_W_CHAIN</dfn>,</td></tr>
<tr><th id="378">378</th><td></td></tr>
<tr><th id="379">379</th><td>  <i>// SIN_HW, COS_HW - f32 for SI, 1 ULP max error, valid from -100 pi to 100 pi.</i></td></tr>
<tr><th id="380">380</th><td><i>  // Denormals handled on some parts.</i></td></tr>
<tr><th id="381">381</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::COS_HW" title='llvm::AMDGPUISD::COS_HW' data-ref="llvm::AMDGPUISD::COS_HW" data-ref-filename="llvm..AMDGPUISD..COS_HW">COS_HW</dfn>,</td></tr>
<tr><th id="382">382</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::SIN_HW" title='llvm::AMDGPUISD::SIN_HW' data-ref="llvm::AMDGPUISD::SIN_HW" data-ref-filename="llvm..AMDGPUISD..SIN_HW">SIN_HW</dfn>,</td></tr>
<tr><th id="383">383</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FMAX_LEGACY" title='llvm::AMDGPUISD::FMAX_LEGACY' data-ref="llvm::AMDGPUISD::FMAX_LEGACY" data-ref-filename="llvm..AMDGPUISD..FMAX_LEGACY">FMAX_LEGACY</dfn>,</td></tr>
<tr><th id="384">384</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FMIN_LEGACY" title='llvm::AMDGPUISD::FMIN_LEGACY' data-ref="llvm::AMDGPUISD::FMIN_LEGACY" data-ref-filename="llvm..AMDGPUISD..FMIN_LEGACY">FMIN_LEGACY</dfn>,</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FMAX3" title='llvm::AMDGPUISD::FMAX3' data-ref="llvm::AMDGPUISD::FMAX3" data-ref-filename="llvm..AMDGPUISD..FMAX3">FMAX3</dfn>,</td></tr>
<tr><th id="387">387</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::SMAX3" title='llvm::AMDGPUISD::SMAX3' data-ref="llvm::AMDGPUISD::SMAX3" data-ref-filename="llvm..AMDGPUISD..SMAX3">SMAX3</dfn>,</td></tr>
<tr><th id="388">388</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::UMAX3" title='llvm::AMDGPUISD::UMAX3' data-ref="llvm::AMDGPUISD::UMAX3" data-ref-filename="llvm..AMDGPUISD..UMAX3">UMAX3</dfn>,</td></tr>
<tr><th id="389">389</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FMIN3" title='llvm::AMDGPUISD::FMIN3' data-ref="llvm::AMDGPUISD::FMIN3" data-ref-filename="llvm..AMDGPUISD..FMIN3">FMIN3</dfn>,</td></tr>
<tr><th id="390">390</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::SMIN3" title='llvm::AMDGPUISD::SMIN3' data-ref="llvm::AMDGPUISD::SMIN3" data-ref-filename="llvm..AMDGPUISD..SMIN3">SMIN3</dfn>,</td></tr>
<tr><th id="391">391</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::UMIN3" title='llvm::AMDGPUISD::UMIN3' data-ref="llvm::AMDGPUISD::UMIN3" data-ref-filename="llvm..AMDGPUISD..UMIN3">UMIN3</dfn>,</td></tr>
<tr><th id="392">392</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FMED3" title='llvm::AMDGPUISD::FMED3' data-ref="llvm::AMDGPUISD::FMED3" data-ref-filename="llvm..AMDGPUISD..FMED3">FMED3</dfn>,</td></tr>
<tr><th id="393">393</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::SMED3" title='llvm::AMDGPUISD::SMED3' data-ref="llvm::AMDGPUISD::SMED3" data-ref-filename="llvm..AMDGPUISD..SMED3">SMED3</dfn>,</td></tr>
<tr><th id="394">394</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::UMED3" title='llvm::AMDGPUISD::UMED3' data-ref="llvm::AMDGPUISD::UMED3" data-ref-filename="llvm..AMDGPUISD..UMED3">UMED3</dfn>,</td></tr>
<tr><th id="395">395</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FDOT2" title='llvm::AMDGPUISD::FDOT2' data-ref="llvm::AMDGPUISD::FDOT2" data-ref-filename="llvm..AMDGPUISD..FDOT2">FDOT2</dfn>,</td></tr>
<tr><th id="396">396</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::URECIP" title='llvm::AMDGPUISD::URECIP' data-ref="llvm::AMDGPUISD::URECIP" data-ref-filename="llvm..AMDGPUISD..URECIP">URECIP</dfn>,</td></tr>
<tr><th id="397">397</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::DIV_SCALE" title='llvm::AMDGPUISD::DIV_SCALE' data-ref="llvm::AMDGPUISD::DIV_SCALE" data-ref-filename="llvm..AMDGPUISD..DIV_SCALE">DIV_SCALE</dfn>,</td></tr>
<tr><th id="398">398</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::DIV_FMAS" title='llvm::AMDGPUISD::DIV_FMAS' data-ref="llvm::AMDGPUISD::DIV_FMAS" data-ref-filename="llvm..AMDGPUISD..DIV_FMAS">DIV_FMAS</dfn>,</td></tr>
<tr><th id="399">399</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::DIV_FIXUP" title='llvm::AMDGPUISD::DIV_FIXUP' data-ref="llvm::AMDGPUISD::DIV_FIXUP" data-ref-filename="llvm..AMDGPUISD..DIV_FIXUP">DIV_FIXUP</dfn>,</td></tr>
<tr><th id="400">400</th><td>  <i>// For emitting ISD::FMAD when f32 denormals are enabled because mac/mad is</i></td></tr>
<tr><th id="401">401</th><td><i>  // treated as an illegal operation.</i></td></tr>
<tr><th id="402">402</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FMAD_FTZ" title='llvm::AMDGPUISD::FMAD_FTZ' data-ref="llvm::AMDGPUISD::FMAD_FTZ" data-ref-filename="llvm..AMDGPUISD..FMAD_FTZ">FMAD_FTZ</dfn>,</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>  <i>// RCP, RSQ - For f32, 1 ULP max error, no denormal handling.</i></td></tr>
<tr><th id="405">405</th><td><i>  //            For f64, max error 2^29 ULP, handles denormals.</i></td></tr>
<tr><th id="406">406</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::RCP" title='llvm::AMDGPUISD::RCP' data-ref="llvm::AMDGPUISD::RCP" data-ref-filename="llvm..AMDGPUISD..RCP">RCP</dfn>,</td></tr>
<tr><th id="407">407</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::RSQ" title='llvm::AMDGPUISD::RSQ' data-ref="llvm::AMDGPUISD::RSQ" data-ref-filename="llvm..AMDGPUISD..RSQ">RSQ</dfn>,</td></tr>
<tr><th id="408">408</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::RCP_LEGACY" title='llvm::AMDGPUISD::RCP_LEGACY' data-ref="llvm::AMDGPUISD::RCP_LEGACY" data-ref-filename="llvm..AMDGPUISD..RCP_LEGACY">RCP_LEGACY</dfn>,</td></tr>
<tr><th id="409">409</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::RCP_IFLAG" title='llvm::AMDGPUISD::RCP_IFLAG' data-ref="llvm::AMDGPUISD::RCP_IFLAG" data-ref-filename="llvm..AMDGPUISD..RCP_IFLAG">RCP_IFLAG</dfn>,</td></tr>
<tr><th id="410">410</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FMUL_LEGACY" title='llvm::AMDGPUISD::FMUL_LEGACY' data-ref="llvm::AMDGPUISD::FMUL_LEGACY" data-ref-filename="llvm..AMDGPUISD..FMUL_LEGACY">FMUL_LEGACY</dfn>,</td></tr>
<tr><th id="411">411</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::RSQ_CLAMP" title='llvm::AMDGPUISD::RSQ_CLAMP' data-ref="llvm::AMDGPUISD::RSQ_CLAMP" data-ref-filename="llvm..AMDGPUISD..RSQ_CLAMP">RSQ_CLAMP</dfn>,</td></tr>
<tr><th id="412">412</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::LDEXP" title='llvm::AMDGPUISD::LDEXP' data-ref="llvm::AMDGPUISD::LDEXP" data-ref-filename="llvm..AMDGPUISD..LDEXP">LDEXP</dfn>,</td></tr>
<tr><th id="413">413</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FP_CLASS" title='llvm::AMDGPUISD::FP_CLASS' data-ref="llvm::AMDGPUISD::FP_CLASS" data-ref-filename="llvm..AMDGPUISD..FP_CLASS">FP_CLASS</dfn>,</td></tr>
<tr><th id="414">414</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::DOT4" title='llvm::AMDGPUISD::DOT4' data-ref="llvm::AMDGPUISD::DOT4" data-ref-filename="llvm..AMDGPUISD..DOT4">DOT4</dfn>,</td></tr>
<tr><th id="415">415</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::CARRY" title='llvm::AMDGPUISD::CARRY' data-ref="llvm::AMDGPUISD::CARRY" data-ref-filename="llvm..AMDGPUISD..CARRY">CARRY</dfn>,</td></tr>
<tr><th id="416">416</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BORROW" title='llvm::AMDGPUISD::BORROW' data-ref="llvm::AMDGPUISD::BORROW" data-ref-filename="llvm..AMDGPUISD..BORROW">BORROW</dfn>,</td></tr>
<tr><th id="417">417</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BFE_U32" title='llvm::AMDGPUISD::BFE_U32' data-ref="llvm::AMDGPUISD::BFE_U32" data-ref-filename="llvm..AMDGPUISD..BFE_U32">BFE_U32</dfn>, <i>// Extract range of bits with zero extension to 32-bits.</i></td></tr>
<tr><th id="418">418</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BFE_I32" title='llvm::AMDGPUISD::BFE_I32' data-ref="llvm::AMDGPUISD::BFE_I32" data-ref-filename="llvm..AMDGPUISD..BFE_I32">BFE_I32</dfn>, <i>// Extract range of bits with sign extension to 32-bits.</i></td></tr>
<tr><th id="419">419</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BFI" title='llvm::AMDGPUISD::BFI' data-ref="llvm::AMDGPUISD::BFI" data-ref-filename="llvm..AMDGPUISD..BFI">BFI</dfn>, <i>// (src0 &amp; src1) | (~src0 &amp; src2)</i></td></tr>
<tr><th id="420">420</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BFM" title='llvm::AMDGPUISD::BFM' data-ref="llvm::AMDGPUISD::BFM" data-ref-filename="llvm..AMDGPUISD..BFM">BFM</dfn>, <i>// Insert a range of bits into a 32-bit word.</i></td></tr>
<tr><th id="421">421</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FFBH_U32" title='llvm::AMDGPUISD::FFBH_U32' data-ref="llvm::AMDGPUISD::FFBH_U32" data-ref-filename="llvm..AMDGPUISD..FFBH_U32">FFBH_U32</dfn>, <i>// ctlz with -1 if input is zero.</i></td></tr>
<tr><th id="422">422</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FFBH_I32" title='llvm::AMDGPUISD::FFBH_I32' data-ref="llvm::AMDGPUISD::FFBH_I32" data-ref-filename="llvm..AMDGPUISD..FFBH_I32">FFBH_I32</dfn>,</td></tr>
<tr><th id="423">423</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FFBL_B32" title='llvm::AMDGPUISD::FFBL_B32' data-ref="llvm::AMDGPUISD::FFBL_B32" data-ref-filename="llvm..AMDGPUISD..FFBL_B32">FFBL_B32</dfn>, <i>// cttz with -1 if input is zero.</i></td></tr>
<tr><th id="424">424</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::MUL_U24" title='llvm::AMDGPUISD::MUL_U24' data-ref="llvm::AMDGPUISD::MUL_U24" data-ref-filename="llvm..AMDGPUISD..MUL_U24">MUL_U24</dfn>,</td></tr>
<tr><th id="425">425</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::MUL_I24" title='llvm::AMDGPUISD::MUL_I24' data-ref="llvm::AMDGPUISD::MUL_I24" data-ref-filename="llvm..AMDGPUISD..MUL_I24">MUL_I24</dfn>,</td></tr>
<tr><th id="426">426</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::MULHI_U24" title='llvm::AMDGPUISD::MULHI_U24' data-ref="llvm::AMDGPUISD::MULHI_U24" data-ref-filename="llvm..AMDGPUISD..MULHI_U24">MULHI_U24</dfn>,</td></tr>
<tr><th id="427">427</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::MULHI_I24" title='llvm::AMDGPUISD::MULHI_I24' data-ref="llvm::AMDGPUISD::MULHI_I24" data-ref-filename="llvm..AMDGPUISD..MULHI_I24">MULHI_I24</dfn>,</td></tr>
<tr><th id="428">428</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::MAD_U24" title='llvm::AMDGPUISD::MAD_U24' data-ref="llvm::AMDGPUISD::MAD_U24" data-ref-filename="llvm..AMDGPUISD..MAD_U24">MAD_U24</dfn>,</td></tr>
<tr><th id="429">429</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::MAD_I24" title='llvm::AMDGPUISD::MAD_I24' data-ref="llvm::AMDGPUISD::MAD_I24" data-ref-filename="llvm..AMDGPUISD..MAD_I24">MAD_I24</dfn>,</td></tr>
<tr><th id="430">430</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::MAD_U64_U32" title='llvm::AMDGPUISD::MAD_U64_U32' data-ref="llvm::AMDGPUISD::MAD_U64_U32" data-ref-filename="llvm..AMDGPUISD..MAD_U64_U32">MAD_U64_U32</dfn>,</td></tr>
<tr><th id="431">431</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::MAD_I64_I32" title='llvm::AMDGPUISD::MAD_I64_I32' data-ref="llvm::AMDGPUISD::MAD_I64_I32" data-ref-filename="llvm..AMDGPUISD..MAD_I64_I32">MAD_I64_I32</dfn>,</td></tr>
<tr><th id="432">432</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::PERM" title='llvm::AMDGPUISD::PERM' data-ref="llvm::AMDGPUISD::PERM" data-ref-filename="llvm..AMDGPUISD..PERM">PERM</dfn>,</td></tr>
<tr><th id="433">433</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::TEXTURE_FETCH" title='llvm::AMDGPUISD::TEXTURE_FETCH' data-ref="llvm::AMDGPUISD::TEXTURE_FETCH" data-ref-filename="llvm..AMDGPUISD..TEXTURE_FETCH">TEXTURE_FETCH</dfn>,</td></tr>
<tr><th id="434">434</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::R600_EXPORT" title='llvm::AMDGPUISD::R600_EXPORT' data-ref="llvm::AMDGPUISD::R600_EXPORT" data-ref-filename="llvm..AMDGPUISD..R600_EXPORT">R600_EXPORT</dfn>,</td></tr>
<tr><th id="435">435</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::CONST_ADDRESS" title='llvm::AMDGPUISD::CONST_ADDRESS' data-ref="llvm::AMDGPUISD::CONST_ADDRESS" data-ref-filename="llvm..AMDGPUISD..CONST_ADDRESS">CONST_ADDRESS</dfn>,</td></tr>
<tr><th id="436">436</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::REGISTER_LOAD" title='llvm::AMDGPUISD::REGISTER_LOAD' data-ref="llvm::AMDGPUISD::REGISTER_LOAD" data-ref-filename="llvm..AMDGPUISD..REGISTER_LOAD">REGISTER_LOAD</dfn>,</td></tr>
<tr><th id="437">437</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::REGISTER_STORE" title='llvm::AMDGPUISD::REGISTER_STORE' data-ref="llvm::AMDGPUISD::REGISTER_STORE" data-ref-filename="llvm..AMDGPUISD..REGISTER_STORE">REGISTER_STORE</dfn>,</td></tr>
<tr><th id="438">438</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::SAMPLE" title='llvm::AMDGPUISD::SAMPLE' data-ref="llvm::AMDGPUISD::SAMPLE" data-ref-filename="llvm..AMDGPUISD..SAMPLE">SAMPLE</dfn>,</td></tr>
<tr><th id="439">439</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::SAMPLEB" title='llvm::AMDGPUISD::SAMPLEB' data-ref="llvm::AMDGPUISD::SAMPLEB" data-ref-filename="llvm..AMDGPUISD..SAMPLEB">SAMPLEB</dfn>,</td></tr>
<tr><th id="440">440</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::SAMPLED" title='llvm::AMDGPUISD::SAMPLED' data-ref="llvm::AMDGPUISD::SAMPLED" data-ref-filename="llvm..AMDGPUISD..SAMPLED">SAMPLED</dfn>,</td></tr>
<tr><th id="441">441</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::SAMPLEL" title='llvm::AMDGPUISD::SAMPLEL' data-ref="llvm::AMDGPUISD::SAMPLEL" data-ref-filename="llvm..AMDGPUISD..SAMPLEL">SAMPLEL</dfn>,</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <i>// These cvt_f32_ubyte* nodes need to remain consecutive and in order.</i></td></tr>
<tr><th id="444">444</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::CVT_F32_UBYTE0" title='llvm::AMDGPUISD::CVT_F32_UBYTE0' data-ref="llvm::AMDGPUISD::CVT_F32_UBYTE0" data-ref-filename="llvm..AMDGPUISD..CVT_F32_UBYTE0">CVT_F32_UBYTE0</dfn>,</td></tr>
<tr><th id="445">445</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::CVT_F32_UBYTE1" title='llvm::AMDGPUISD::CVT_F32_UBYTE1' data-ref="llvm::AMDGPUISD::CVT_F32_UBYTE1" data-ref-filename="llvm..AMDGPUISD..CVT_F32_UBYTE1">CVT_F32_UBYTE1</dfn>,</td></tr>
<tr><th id="446">446</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::CVT_F32_UBYTE2" title='llvm::AMDGPUISD::CVT_F32_UBYTE2' data-ref="llvm::AMDGPUISD::CVT_F32_UBYTE2" data-ref-filename="llvm..AMDGPUISD..CVT_F32_UBYTE2">CVT_F32_UBYTE2</dfn>,</td></tr>
<tr><th id="447">447</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::CVT_F32_UBYTE3" title='llvm::AMDGPUISD::CVT_F32_UBYTE3' data-ref="llvm::AMDGPUISD::CVT_F32_UBYTE3" data-ref-filename="llvm..AMDGPUISD..CVT_F32_UBYTE3">CVT_F32_UBYTE3</dfn>,</td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td>  <i>// Convert two float 32 numbers into a single register holding two packed f16</i></td></tr>
<tr><th id="450">450</th><td><i>  // with round to zero.</i></td></tr>
<tr><th id="451">451</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::CVT_PKRTZ_F16_F32" title='llvm::AMDGPUISD::CVT_PKRTZ_F16_F32' data-ref="llvm::AMDGPUISD::CVT_PKRTZ_F16_F32" data-ref-filename="llvm..AMDGPUISD..CVT_PKRTZ_F16_F32">CVT_PKRTZ_F16_F32</dfn>,</td></tr>
<tr><th id="452">452</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::CVT_PKNORM_I16_F32" title='llvm::AMDGPUISD::CVT_PKNORM_I16_F32' data-ref="llvm::AMDGPUISD::CVT_PKNORM_I16_F32" data-ref-filename="llvm..AMDGPUISD..CVT_PKNORM_I16_F32">CVT_PKNORM_I16_F32</dfn>,</td></tr>
<tr><th id="453">453</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::CVT_PKNORM_U16_F32" title='llvm::AMDGPUISD::CVT_PKNORM_U16_F32' data-ref="llvm::AMDGPUISD::CVT_PKNORM_U16_F32" data-ref-filename="llvm..AMDGPUISD..CVT_PKNORM_U16_F32">CVT_PKNORM_U16_F32</dfn>,</td></tr>
<tr><th id="454">454</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::CVT_PK_I16_I32" title='llvm::AMDGPUISD::CVT_PK_I16_I32' data-ref="llvm::AMDGPUISD::CVT_PK_I16_I32" data-ref-filename="llvm..AMDGPUISD..CVT_PK_I16_I32">CVT_PK_I16_I32</dfn>,</td></tr>
<tr><th id="455">455</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::CVT_PK_U16_U32" title='llvm::AMDGPUISD::CVT_PK_U16_U32' data-ref="llvm::AMDGPUISD::CVT_PK_U16_U32" data-ref-filename="llvm..AMDGPUISD..CVT_PK_U16_U32">CVT_PK_U16_U32</dfn>,</td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <i>// Same as the standard node, except the high bits of the resulting integer</i></td></tr>
<tr><th id="458">458</th><td><i>  // are known 0.</i></td></tr>
<tr><th id="459">459</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FP_TO_FP16" title='llvm::AMDGPUISD::FP_TO_FP16' data-ref="llvm::AMDGPUISD::FP_TO_FP16" data-ref-filename="llvm..AMDGPUISD..FP_TO_FP16">FP_TO_FP16</dfn>,</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <i>// Wrapper around fp16 results that are known to zero the high bits.</i></td></tr>
<tr><th id="462">462</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FP16_ZEXT" title='llvm::AMDGPUISD::FP16_ZEXT' data-ref="llvm::AMDGPUISD::FP16_ZEXT" data-ref-filename="llvm..AMDGPUISD..FP16_ZEXT">FP16_ZEXT</dfn>,</td></tr>
<tr><th id="463">463</th><td></td></tr>
<tr><th id="464">464</th><td>  <i class="doc">/// This node is for VLIW targets and it is used to represent a vector</i></td></tr>
<tr><th id="465">465</th><td><i class="doc">  /// that is stored in consecutive registers with the same channel.</i></td></tr>
<tr><th id="466">466</th><td><i class="doc">  /// For example:</i></td></tr>
<tr><th id="467">467</th><td><i class="doc">  ///   |X  |Y|Z|W|</i></td></tr>
<tr><th id="468">468</th><td><i class="doc">  /// T0|v.x| | | |</i></td></tr>
<tr><th id="469">469</th><td><i class="doc">  /// T1|v.y| | | |</i></td></tr>
<tr><th id="470">470</th><td><i class="doc">  /// T2|v.z| | | |</i></td></tr>
<tr><th id="471">471</th><td><i class="doc">  /// T3|v.w| | | |</i></td></tr>
<tr><th id="472">472</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUILD_VERTICAL_VECTOR" title='llvm::AMDGPUISD::BUILD_VERTICAL_VECTOR' data-ref="llvm::AMDGPUISD::BUILD_VERTICAL_VECTOR" data-ref-filename="llvm..AMDGPUISD..BUILD_VERTICAL_VECTOR">BUILD_VERTICAL_VECTOR</dfn>,</td></tr>
<tr><th id="473">473</th><td>  <i class="doc">/// Pointer to the start of the shader's constant data.</i></td></tr>
<tr><th id="474">474</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::CONST_DATA_PTR" title='llvm::AMDGPUISD::CONST_DATA_PTR' data-ref="llvm::AMDGPUISD::CONST_DATA_PTR" data-ref-filename="llvm..AMDGPUISD..CONST_DATA_PTR">CONST_DATA_PTR</dfn>,</td></tr>
<tr><th id="475">475</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::PC_ADD_REL_OFFSET" title='llvm::AMDGPUISD::PC_ADD_REL_OFFSET' data-ref="llvm::AMDGPUISD::PC_ADD_REL_OFFSET" data-ref-filename="llvm..AMDGPUISD..PC_ADD_REL_OFFSET">PC_ADD_REL_OFFSET</dfn>,</td></tr>
<tr><th id="476">476</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::LDS" title='llvm::AMDGPUISD::LDS' data-ref="llvm::AMDGPUISD::LDS" data-ref-filename="llvm..AMDGPUISD..LDS">LDS</dfn>,</td></tr>
<tr><th id="477">477</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::DUMMY_CHAIN" title='llvm::AMDGPUISD::DUMMY_CHAIN' data-ref="llvm::AMDGPUISD::DUMMY_CHAIN" data-ref-filename="llvm..AMDGPUISD..DUMMY_CHAIN">DUMMY_CHAIN</dfn>,</td></tr>
<tr><th id="478">478</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::FIRST_MEM_OPCODE_NUMBER" title='llvm::AMDGPUISD::FIRST_MEM_OPCODE_NUMBER' data-ref="llvm::AMDGPUISD::FIRST_MEM_OPCODE_NUMBER" data-ref-filename="llvm..AMDGPUISD..FIRST_MEM_OPCODE_NUMBER">FIRST_MEM_OPCODE_NUMBER</dfn> = <span class="namespace">ISD::</span><a class="ref" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::FIRST_TARGET_MEMORY_OPCODE" title='llvm::ISD::FIRST_TARGET_MEMORY_OPCODE' data-ref="llvm::ISD::FIRST_TARGET_MEMORY_OPCODE" data-ref-filename="llvm..ISD..FIRST_TARGET_MEMORY_OPCODE">FIRST_TARGET_MEMORY_OPCODE</a>,</td></tr>
<tr><th id="479">479</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::LOAD_D16_HI" title='llvm::AMDGPUISD::LOAD_D16_HI' data-ref="llvm::AMDGPUISD::LOAD_D16_HI" data-ref-filename="llvm..AMDGPUISD..LOAD_D16_HI">LOAD_D16_HI</dfn>,</td></tr>
<tr><th id="480">480</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::LOAD_D16_LO" title='llvm::AMDGPUISD::LOAD_D16_LO' data-ref="llvm::AMDGPUISD::LOAD_D16_LO" data-ref-filename="llvm..AMDGPUISD..LOAD_D16_LO">LOAD_D16_LO</dfn>,</td></tr>
<tr><th id="481">481</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::LOAD_D16_HI_I8" title='llvm::AMDGPUISD::LOAD_D16_HI_I8' data-ref="llvm::AMDGPUISD::LOAD_D16_HI_I8" data-ref-filename="llvm..AMDGPUISD..LOAD_D16_HI_I8">LOAD_D16_HI_I8</dfn>,</td></tr>
<tr><th id="482">482</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::LOAD_D16_HI_U8" title='llvm::AMDGPUISD::LOAD_D16_HI_U8' data-ref="llvm::AMDGPUISD::LOAD_D16_HI_U8" data-ref-filename="llvm..AMDGPUISD..LOAD_D16_HI_U8">LOAD_D16_HI_U8</dfn>,</td></tr>
<tr><th id="483">483</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::LOAD_D16_LO_I8" title='llvm::AMDGPUISD::LOAD_D16_LO_I8' data-ref="llvm::AMDGPUISD::LOAD_D16_LO_I8" data-ref-filename="llvm..AMDGPUISD..LOAD_D16_LO_I8">LOAD_D16_LO_I8</dfn>,</td></tr>
<tr><th id="484">484</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::LOAD_D16_LO_U8" title='llvm::AMDGPUISD::LOAD_D16_LO_U8' data-ref="llvm::AMDGPUISD::LOAD_D16_LO_U8" data-ref-filename="llvm..AMDGPUISD..LOAD_D16_LO_U8">LOAD_D16_LO_U8</dfn>,</td></tr>
<tr><th id="485">485</th><td></td></tr>
<tr><th id="486">486</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::STORE_MSKOR" title='llvm::AMDGPUISD::STORE_MSKOR' data-ref="llvm::AMDGPUISD::STORE_MSKOR" data-ref-filename="llvm..AMDGPUISD..STORE_MSKOR">STORE_MSKOR</dfn>,</td></tr>
<tr><th id="487">487</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::LOAD_CONSTANT" title='llvm::AMDGPUISD::LOAD_CONSTANT' data-ref="llvm::AMDGPUISD::LOAD_CONSTANT" data-ref-filename="llvm..AMDGPUISD..LOAD_CONSTANT">LOAD_CONSTANT</dfn>,</td></tr>
<tr><th id="488">488</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::TBUFFER_STORE_FORMAT" title='llvm::AMDGPUISD::TBUFFER_STORE_FORMAT' data-ref="llvm::AMDGPUISD::TBUFFER_STORE_FORMAT" data-ref-filename="llvm..AMDGPUISD..TBUFFER_STORE_FORMAT">TBUFFER_STORE_FORMAT</dfn>,</td></tr>
<tr><th id="489">489</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::TBUFFER_STORE_FORMAT_D16" title='llvm::AMDGPUISD::TBUFFER_STORE_FORMAT_D16' data-ref="llvm::AMDGPUISD::TBUFFER_STORE_FORMAT_D16" data-ref-filename="llvm..AMDGPUISD..TBUFFER_STORE_FORMAT_D16">TBUFFER_STORE_FORMAT_D16</dfn>,</td></tr>
<tr><th id="490">490</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::TBUFFER_LOAD_FORMAT" title='llvm::AMDGPUISD::TBUFFER_LOAD_FORMAT' data-ref="llvm::AMDGPUISD::TBUFFER_LOAD_FORMAT" data-ref-filename="llvm..AMDGPUISD..TBUFFER_LOAD_FORMAT">TBUFFER_LOAD_FORMAT</dfn>,</td></tr>
<tr><th id="491">491</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::TBUFFER_LOAD_FORMAT_D16" title='llvm::AMDGPUISD::TBUFFER_LOAD_FORMAT_D16' data-ref="llvm::AMDGPUISD::TBUFFER_LOAD_FORMAT_D16" data-ref-filename="llvm..AMDGPUISD..TBUFFER_LOAD_FORMAT_D16">TBUFFER_LOAD_FORMAT_D16</dfn>,</td></tr>
<tr><th id="492">492</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::DS_ORDERED_COUNT" title='llvm::AMDGPUISD::DS_ORDERED_COUNT' data-ref="llvm::AMDGPUISD::DS_ORDERED_COUNT" data-ref-filename="llvm..AMDGPUISD..DS_ORDERED_COUNT">DS_ORDERED_COUNT</dfn>,</td></tr>
<tr><th id="493">493</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::ATOMIC_CMP_SWAP" title='llvm::AMDGPUISD::ATOMIC_CMP_SWAP' data-ref="llvm::AMDGPUISD::ATOMIC_CMP_SWAP" data-ref-filename="llvm..AMDGPUISD..ATOMIC_CMP_SWAP">ATOMIC_CMP_SWAP</dfn>,</td></tr>
<tr><th id="494">494</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::ATOMIC_INC" title='llvm::AMDGPUISD::ATOMIC_INC' data-ref="llvm::AMDGPUISD::ATOMIC_INC" data-ref-filename="llvm..AMDGPUISD..ATOMIC_INC">ATOMIC_INC</dfn>,</td></tr>
<tr><th id="495">495</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::ATOMIC_DEC" title='llvm::AMDGPUISD::ATOMIC_DEC' data-ref="llvm::AMDGPUISD::ATOMIC_DEC" data-ref-filename="llvm..AMDGPUISD..ATOMIC_DEC">ATOMIC_DEC</dfn>,</td></tr>
<tr><th id="496">496</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::ATOMIC_LOAD_FMIN" title='llvm::AMDGPUISD::ATOMIC_LOAD_FMIN' data-ref="llvm::AMDGPUISD::ATOMIC_LOAD_FMIN" data-ref-filename="llvm..AMDGPUISD..ATOMIC_LOAD_FMIN">ATOMIC_LOAD_FMIN</dfn>,</td></tr>
<tr><th id="497">497</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::ATOMIC_LOAD_FMAX" title='llvm::AMDGPUISD::ATOMIC_LOAD_FMAX' data-ref="llvm::AMDGPUISD::ATOMIC_LOAD_FMAX" data-ref-filename="llvm..AMDGPUISD..ATOMIC_LOAD_FMAX">ATOMIC_LOAD_FMAX</dfn>,</td></tr>
<tr><th id="498">498</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_LOAD" title='llvm::AMDGPUISD::BUFFER_LOAD' data-ref="llvm::AMDGPUISD::BUFFER_LOAD" data-ref-filename="llvm..AMDGPUISD..BUFFER_LOAD">BUFFER_LOAD</dfn>,</td></tr>
<tr><th id="499">499</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_LOAD_UBYTE" title='llvm::AMDGPUISD::BUFFER_LOAD_UBYTE' data-ref="llvm::AMDGPUISD::BUFFER_LOAD_UBYTE" data-ref-filename="llvm..AMDGPUISD..BUFFER_LOAD_UBYTE">BUFFER_LOAD_UBYTE</dfn>,</td></tr>
<tr><th id="500">500</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_LOAD_USHORT" title='llvm::AMDGPUISD::BUFFER_LOAD_USHORT' data-ref="llvm::AMDGPUISD::BUFFER_LOAD_USHORT" data-ref-filename="llvm..AMDGPUISD..BUFFER_LOAD_USHORT">BUFFER_LOAD_USHORT</dfn>,</td></tr>
<tr><th id="501">501</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_LOAD_BYTE" title='llvm::AMDGPUISD::BUFFER_LOAD_BYTE' data-ref="llvm::AMDGPUISD::BUFFER_LOAD_BYTE" data-ref-filename="llvm..AMDGPUISD..BUFFER_LOAD_BYTE">BUFFER_LOAD_BYTE</dfn>,</td></tr>
<tr><th id="502">502</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_LOAD_SHORT" title='llvm::AMDGPUISD::BUFFER_LOAD_SHORT' data-ref="llvm::AMDGPUISD::BUFFER_LOAD_SHORT" data-ref-filename="llvm..AMDGPUISD..BUFFER_LOAD_SHORT">BUFFER_LOAD_SHORT</dfn>,</td></tr>
<tr><th id="503">503</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_LOAD_FORMAT" title='llvm::AMDGPUISD::BUFFER_LOAD_FORMAT' data-ref="llvm::AMDGPUISD::BUFFER_LOAD_FORMAT" data-ref-filename="llvm..AMDGPUISD..BUFFER_LOAD_FORMAT">BUFFER_LOAD_FORMAT</dfn>,</td></tr>
<tr><th id="504">504</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_LOAD_FORMAT_D16" title='llvm::AMDGPUISD::BUFFER_LOAD_FORMAT_D16' data-ref="llvm::AMDGPUISD::BUFFER_LOAD_FORMAT_D16" data-ref-filename="llvm..AMDGPUISD..BUFFER_LOAD_FORMAT_D16">BUFFER_LOAD_FORMAT_D16</dfn>,</td></tr>
<tr><th id="505">505</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::SBUFFER_LOAD" title='llvm::AMDGPUISD::SBUFFER_LOAD' data-ref="llvm::AMDGPUISD::SBUFFER_LOAD" data-ref-filename="llvm..AMDGPUISD..SBUFFER_LOAD">SBUFFER_LOAD</dfn>,</td></tr>
<tr><th id="506">506</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_STORE" title='llvm::AMDGPUISD::BUFFER_STORE' data-ref="llvm::AMDGPUISD::BUFFER_STORE" data-ref-filename="llvm..AMDGPUISD..BUFFER_STORE">BUFFER_STORE</dfn>,</td></tr>
<tr><th id="507">507</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_STORE_BYTE" title='llvm::AMDGPUISD::BUFFER_STORE_BYTE' data-ref="llvm::AMDGPUISD::BUFFER_STORE_BYTE" data-ref-filename="llvm..AMDGPUISD..BUFFER_STORE_BYTE">BUFFER_STORE_BYTE</dfn>,</td></tr>
<tr><th id="508">508</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_STORE_SHORT" title='llvm::AMDGPUISD::BUFFER_STORE_SHORT' data-ref="llvm::AMDGPUISD::BUFFER_STORE_SHORT" data-ref-filename="llvm..AMDGPUISD..BUFFER_STORE_SHORT">BUFFER_STORE_SHORT</dfn>,</td></tr>
<tr><th id="509">509</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_STORE_FORMAT" title='llvm::AMDGPUISD::BUFFER_STORE_FORMAT' data-ref="llvm::AMDGPUISD::BUFFER_STORE_FORMAT" data-ref-filename="llvm..AMDGPUISD..BUFFER_STORE_FORMAT">BUFFER_STORE_FORMAT</dfn>,</td></tr>
<tr><th id="510">510</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_STORE_FORMAT_D16" title='llvm::AMDGPUISD::BUFFER_STORE_FORMAT_D16' data-ref="llvm::AMDGPUISD::BUFFER_STORE_FORMAT_D16" data-ref-filename="llvm..AMDGPUISD..BUFFER_STORE_FORMAT_D16">BUFFER_STORE_FORMAT_D16</dfn>,</td></tr>
<tr><th id="511">511</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_SWAP" title='llvm::AMDGPUISD::BUFFER_ATOMIC_SWAP' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_SWAP" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_SWAP">BUFFER_ATOMIC_SWAP</dfn>,</td></tr>
<tr><th id="512">512</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_ADD" title='llvm::AMDGPUISD::BUFFER_ATOMIC_ADD' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_ADD" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_ADD">BUFFER_ATOMIC_ADD</dfn>,</td></tr>
<tr><th id="513">513</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_SUB" title='llvm::AMDGPUISD::BUFFER_ATOMIC_SUB' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_SUB" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_SUB">BUFFER_ATOMIC_SUB</dfn>,</td></tr>
<tr><th id="514">514</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_SMIN" title='llvm::AMDGPUISD::BUFFER_ATOMIC_SMIN' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_SMIN" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_SMIN">BUFFER_ATOMIC_SMIN</dfn>,</td></tr>
<tr><th id="515">515</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_UMIN" title='llvm::AMDGPUISD::BUFFER_ATOMIC_UMIN' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_UMIN" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_UMIN">BUFFER_ATOMIC_UMIN</dfn>,</td></tr>
<tr><th id="516">516</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_SMAX" title='llvm::AMDGPUISD::BUFFER_ATOMIC_SMAX' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_SMAX" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_SMAX">BUFFER_ATOMIC_SMAX</dfn>,</td></tr>
<tr><th id="517">517</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_UMAX" title='llvm::AMDGPUISD::BUFFER_ATOMIC_UMAX' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_UMAX" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_UMAX">BUFFER_ATOMIC_UMAX</dfn>,</td></tr>
<tr><th id="518">518</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_AND" title='llvm::AMDGPUISD::BUFFER_ATOMIC_AND' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_AND" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_AND">BUFFER_ATOMIC_AND</dfn>,</td></tr>
<tr><th id="519">519</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_OR" title='llvm::AMDGPUISD::BUFFER_ATOMIC_OR' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_OR" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_OR">BUFFER_ATOMIC_OR</dfn>,</td></tr>
<tr><th id="520">520</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_XOR" title='llvm::AMDGPUISD::BUFFER_ATOMIC_XOR' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_XOR" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_XOR">BUFFER_ATOMIC_XOR</dfn>,</td></tr>
<tr><th id="521">521</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_INC" title='llvm::AMDGPUISD::BUFFER_ATOMIC_INC' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_INC" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_INC">BUFFER_ATOMIC_INC</dfn>,</td></tr>
<tr><th id="522">522</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_DEC" title='llvm::AMDGPUISD::BUFFER_ATOMIC_DEC' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_DEC" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_DEC">BUFFER_ATOMIC_DEC</dfn>,</td></tr>
<tr><th id="523">523</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_CMPSWAP" title='llvm::AMDGPUISD::BUFFER_ATOMIC_CMPSWAP' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_CMPSWAP" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_CMPSWAP">BUFFER_ATOMIC_CMPSWAP</dfn>,</td></tr>
<tr><th id="524">524</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_CSUB" title='llvm::AMDGPUISD::BUFFER_ATOMIC_CSUB' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_CSUB" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_CSUB">BUFFER_ATOMIC_CSUB</dfn>,</td></tr>
<tr><th id="525">525</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::BUFFER_ATOMIC_FADD" title='llvm::AMDGPUISD::BUFFER_ATOMIC_FADD' data-ref="llvm::AMDGPUISD::BUFFER_ATOMIC_FADD" data-ref-filename="llvm..AMDGPUISD..BUFFER_ATOMIC_FADD">BUFFER_ATOMIC_FADD</dfn>,</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>  <dfn class="enum" id="llvm::AMDGPUISD::LAST_AMDGPU_ISD_NUMBER" title='llvm::AMDGPUISD::LAST_AMDGPU_ISD_NUMBER' data-ref="llvm::AMDGPUISD::LAST_AMDGPU_ISD_NUMBER" data-ref-filename="llvm..AMDGPUISD..LAST_AMDGPU_ISD_NUMBER">LAST_AMDGPU_ISD_NUMBER</dfn></td></tr>
<tr><th id="528">528</th><td>};</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td>} <i>// End namespace AMDGPUISD</i></td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>} <i>// End namespace llvm</i></td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><u>#<span data-ppcond="15">endif</span></u></td></tr>
<tr><th id="536">536</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='AMDGPUAlwaysInlinePass.cpp.html'>llvm/llvm/lib/Target/AMDGPU/AMDGPUAlwaysInlinePass.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>