# Work plan

* paper design (including between-phase details): before class Tuesday 13 Nov (2h00m together)
* individual phases in Verilog: before Wednesday 14 Nov 6:30pm (1h00m per person)
* write CPU in Verilog (stitching together phases): Wednesday 6:30-8:30
* write scripts for testing: Wednesday meeting (0h15m)
* test and debug: all time before class Friday 16 Nov (4h00m)
* write report: by Friday 16 Nov 5pm (1h00m per person)
