--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 232579 paths analyzed, 759 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.585ns.
--------------------------------------------------------------------------------
Slack:                  8.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_12 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.552ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_12 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[15]
                                                       buttons/buttonY_cond/M_ctr_q_12
    SLICE_X15Y26.B1      net (fanout=2)        0.715   buttons/buttonY_cond/M_ctr_q[12]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X5Y35.B3       net (fanout=7)        0.828   out1
    SLICE_X5Y35.B        Tilo                  0.259   N26
                                                       Mmux_M_alu_a41
    SLICE_X6Y35.BX       net (fanout=2)        0.683   M_alu_a[1]
    SLICE_X6Y35.CMUX     Taxc                  0.340   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.552ns (2.930ns logic, 8.622ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  8.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_12 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.541ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_12 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[15]
                                                       buttons/buttonY_cond/M_ctr_q_12
    SLICE_X15Y26.B1      net (fanout=2)        0.715   buttons/buttonY_cond/M_ctr_q[12]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X4Y32.C1       net (fanout=7)        0.548   out1
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X6Y35.AX       net (fanout=2)        0.886   M_alu_a[0]
    SLICE_X6Y35.CMUX     Taxc                  0.410   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.541ns (2.996ns logic, 8.545ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  8.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_9 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.401ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.715 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_9 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.BQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[11]
                                                       buttons/buttonY_cond/M_ctr_q_9
    SLICE_X15Y26.B3      net (fanout=2)        0.564   buttons/buttonY_cond/M_ctr_q[9]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X5Y35.B3       net (fanout=7)        0.828   out1
    SLICE_X5Y35.B        Tilo                  0.259   N26
                                                       Mmux_M_alu_a41
    SLICE_X6Y35.BX       net (fanout=2)        0.683   M_alu_a[1]
    SLICE_X6Y35.CMUX     Taxc                  0.340   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.401ns (2.930ns logic, 8.471ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  8.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_11 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.391ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.715 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_11 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.DQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[11]
                                                       buttons/buttonY_cond/M_ctr_q_11
    SLICE_X15Y26.B2      net (fanout=2)        0.554   buttons/buttonY_cond/M_ctr_q[11]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X5Y35.B3       net (fanout=7)        0.828   out1
    SLICE_X5Y35.B        Tilo                  0.259   N26
                                                       Mmux_M_alu_a41
    SLICE_X6Y35.BX       net (fanout=2)        0.683   M_alu_a[1]
    SLICE_X6Y35.CMUX     Taxc                  0.340   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.391ns (2.930ns logic, 8.461ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  8.580ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_9 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.390ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.715 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_9 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.BQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[11]
                                                       buttons/buttonY_cond/M_ctr_q_9
    SLICE_X15Y26.B3      net (fanout=2)        0.564   buttons/buttonY_cond/M_ctr_q[9]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X4Y32.C1       net (fanout=7)        0.548   out1
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X6Y35.AX       net (fanout=2)        0.886   M_alu_a[0]
    SLICE_X6Y35.CMUX     Taxc                  0.410   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.390ns (2.996ns logic, 8.394ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  8.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_11 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.380ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.715 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_11 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.DQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[11]
                                                       buttons/buttonY_cond/M_ctr_q_11
    SLICE_X15Y26.B2      net (fanout=2)        0.554   buttons/buttonY_cond/M_ctr_q[11]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X4Y32.C1       net (fanout=7)        0.548   out1
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X6Y35.AX       net (fanout=2)        0.886   M_alu_a[0]
    SLICE_X6Y35.CMUX     Taxc                  0.410   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.380ns (2.996ns logic, 8.384ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  8.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_6 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.354ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.715 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_6 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.CQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[7]
                                                       buttons/buttonY_cond/M_ctr_q_6
    SLICE_X15Y26.C2      net (fanout=2)        0.929   buttons/buttonY_cond/M_ctr_q[6]
    SLICE_X15Y26.C       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out1
    SLICE_X15Y26.A2      net (fanout=4)        0.557   out_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X5Y35.B3       net (fanout=7)        0.828   out1
    SLICE_X5Y35.B        Tilo                  0.259   N26
                                                       Mmux_M_alu_a41
    SLICE_X6Y35.BX       net (fanout=2)        0.683   M_alu_a[1]
    SLICE_X6Y35.CMUX     Taxc                  0.340   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.354ns (2.930ns logic, 8.424ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  8.629ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_6 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.343ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.715 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_6 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.CQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[7]
                                                       buttons/buttonY_cond/M_ctr_q_6
    SLICE_X15Y26.C2      net (fanout=2)        0.929   buttons/buttonY_cond/M_ctr_q[6]
    SLICE_X15Y26.C       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out1
    SLICE_X15Y26.A2      net (fanout=4)        0.557   out_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X4Y32.C1       net (fanout=7)        0.548   out1
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X6Y35.AX       net (fanout=2)        0.886   M_alu_a[0]
    SLICE_X6Y35.CMUX     Taxc                  0.410   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.343ns (2.996ns logic, 8.347ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  8.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_13 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.266ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_13 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.BQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[15]
                                                       buttons/buttonY_cond/M_ctr_q_13
    SLICE_X15Y26.B5      net (fanout=2)        0.429   buttons/buttonY_cond/M_ctr_q[13]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X5Y35.B3       net (fanout=7)        0.828   out1
    SLICE_X5Y35.B        Tilo                  0.259   N26
                                                       Mmux_M_alu_a41
    SLICE_X6Y35.BX       net (fanout=2)        0.683   M_alu_a[1]
    SLICE_X6Y35.CMUX     Taxc                  0.340   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.266ns (2.930ns logic, 8.336ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  8.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_13 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.255ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_13 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.BQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[15]
                                                       buttons/buttonY_cond/M_ctr_q_13
    SLICE_X15Y26.B5      net (fanout=2)        0.429   buttons/buttonY_cond/M_ctr_q[13]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X4Y32.C1       net (fanout=7)        0.548   out1
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X6Y35.AX       net (fanout=2)        0.886   M_alu_a[0]
    SLICE_X6Y35.CMUX     Taxc                  0.410   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.255ns (2.996ns logic, 8.259ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  8.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_10 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.200ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.715 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_10 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.CQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[11]
                                                       buttons/buttonY_cond/M_ctr_q_10
    SLICE_X15Y26.B4      net (fanout=2)        0.363   buttons/buttonY_cond/M_ctr_q[10]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X5Y35.B3       net (fanout=7)        0.828   out1
    SLICE_X5Y35.B        Tilo                  0.259   N26
                                                       Mmux_M_alu_a41
    SLICE_X6Y35.BX       net (fanout=2)        0.683   M_alu_a[1]
    SLICE_X6Y35.CMUX     Taxc                  0.340   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.200ns (2.930ns logic, 8.270ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  8.781ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_10 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.189ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.715 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_10 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.CQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[11]
                                                       buttons/buttonY_cond/M_ctr_q_10
    SLICE_X15Y26.B4      net (fanout=2)        0.363   buttons/buttonY_cond/M_ctr_q[10]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X4Y32.C1       net (fanout=7)        0.548   out1
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X6Y35.AX       net (fanout=2)        0.886   M_alu_a[0]
    SLICE_X6Y35.CMUX     Taxc                  0.410   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.189ns (2.996ns logic, 8.193ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  8.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_7 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.139ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.715 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_7 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.DQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[7]
                                                       buttons/buttonY_cond/M_ctr_q_7
    SLICE_X15Y26.C1      net (fanout=2)        0.714   buttons/buttonY_cond/M_ctr_q[7]
    SLICE_X15Y26.C       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out1
    SLICE_X15Y26.A2      net (fanout=4)        0.557   out_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X5Y35.B3       net (fanout=7)        0.828   out1
    SLICE_X5Y35.B        Tilo                  0.259   N26
                                                       Mmux_M_alu_a41
    SLICE_X6Y35.BX       net (fanout=2)        0.683   M_alu_a[1]
    SLICE_X6Y35.CMUX     Taxc                  0.340   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.139ns (2.930ns logic, 8.209ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  8.844ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_7 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.128ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.715 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_7 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.DQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[7]
                                                       buttons/buttonY_cond/M_ctr_q_7
    SLICE_X15Y26.C1      net (fanout=2)        0.714   buttons/buttonY_cond/M_ctr_q[7]
    SLICE_X15Y26.C       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out1
    SLICE_X15Y26.A2      net (fanout=4)        0.557   out_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X4Y32.C1       net (fanout=7)        0.548   out1
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X6Y35.AX       net (fanout=2)        0.886   M_alu_a[0]
    SLICE_X6Y35.CMUX     Taxc                  0.410   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     11.128ns (2.996ns logic, 8.132ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  8.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_8 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.991ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.715 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_8 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[11]
                                                       buttons/buttonY_cond/M_ctr_q_8
    SLICE_X15Y26.B6      net (fanout=2)        0.154   buttons/buttonY_cond/M_ctr_q[8]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X5Y35.B3       net (fanout=7)        0.828   out1
    SLICE_X5Y35.B        Tilo                  0.259   N26
                                                       Mmux_M_alu_a41
    SLICE_X6Y35.BX       net (fanout=2)        0.683   M_alu_a[1]
    SLICE_X6Y35.CMUX     Taxc                  0.340   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.991ns (2.930ns logic, 8.061ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  8.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_8 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.980ns (Levels of Logic = 8)
  Clock Path Skew:      0.005ns (0.715 - 0.710)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_8 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y26.AQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[11]
                                                       buttons/buttonY_cond/M_ctr_q_8
    SLICE_X15Y26.B6      net (fanout=2)        0.154   buttons/buttonY_cond/M_ctr_q[8]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X4Y32.C1       net (fanout=7)        0.548   out1
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X6Y35.AX       net (fanout=2)        0.886   M_alu_a[0]
    SLICE_X6Y35.CMUX     Taxc                  0.410   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.980ns (2.996ns logic, 7.984ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  8.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_4 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.977ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.715 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_4 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.AQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[7]
                                                       buttons/buttonY_cond/M_ctr_q_4
    SLICE_X15Y26.C3      net (fanout=2)        0.552   buttons/buttonY_cond/M_ctr_q[4]
    SLICE_X15Y26.C       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out1
    SLICE_X15Y26.A2      net (fanout=4)        0.557   out_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X5Y35.B3       net (fanout=7)        0.828   out1
    SLICE_X5Y35.B        Tilo                  0.259   N26
                                                       Mmux_M_alu_a41
    SLICE_X6Y35.BX       net (fanout=2)        0.683   M_alu_a[1]
    SLICE_X6Y35.CMUX     Taxc                  0.340   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.977ns (2.930ns logic, 8.047ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  9.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_14 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.967ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_14 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.CQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[15]
                                                       buttons/buttonY_cond/M_ctr_q_14
    SLICE_X15Y26.D1      net (fanout=2)        0.725   buttons/buttonY_cond/M_ctr_q[14]
    SLICE_X15Y26.D       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out2
    SLICE_X15Y26.A3      net (fanout=4)        0.374   out1_1
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X5Y35.B3       net (fanout=7)        0.828   out1
    SLICE_X5Y35.B        Tilo                  0.259   N26
                                                       Mmux_M_alu_a41
    SLICE_X6Y35.BX       net (fanout=2)        0.683   M_alu_a[1]
    SLICE_X6Y35.CMUX     Taxc                  0.340   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.967ns (2.930ns logic, 8.037ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  9.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_15 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.964ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_15 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[15]
                                                       buttons/buttonY_cond/M_ctr_q_15
    SLICE_X15Y26.D2      net (fanout=2)        0.722   buttons/buttonY_cond/M_ctr_q[15]
    SLICE_X15Y26.D       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out2
    SLICE_X15Y26.A3      net (fanout=4)        0.374   out1_1
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X5Y35.B3       net (fanout=7)        0.828   out1
    SLICE_X5Y35.B        Tilo                  0.259   N26
                                                       Mmux_M_alu_a41
    SLICE_X6Y35.BX       net (fanout=2)        0.683   M_alu_a[1]
    SLICE_X6Y35.CMUX     Taxc                  0.340   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.964ns (2.930ns logic, 8.034ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  9.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_4 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.966ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.715 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_4 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.AQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[7]
                                                       buttons/buttonY_cond/M_ctr_q_4
    SLICE_X15Y26.C3      net (fanout=2)        0.552   buttons/buttonY_cond/M_ctr_q[4]
    SLICE_X15Y26.C       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out1
    SLICE_X15Y26.A2      net (fanout=4)        0.557   out_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X4Y32.C1       net (fanout=7)        0.548   out1
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X6Y35.AX       net (fanout=2)        0.886   M_alu_a[0]
    SLICE_X6Y35.CMUX     Taxc                  0.410   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.966ns (2.996ns logic, 7.970ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  9.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_14 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.956ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_14 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.CQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[15]
                                                       buttons/buttonY_cond/M_ctr_q_14
    SLICE_X15Y26.D1      net (fanout=2)        0.725   buttons/buttonY_cond/M_ctr_q[14]
    SLICE_X15Y26.D       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out2
    SLICE_X15Y26.A3      net (fanout=4)        0.374   out1_1
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X4Y32.C1       net (fanout=7)        0.548   out1
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X6Y35.AX       net (fanout=2)        0.886   M_alu_a[0]
    SLICE_X6Y35.CMUX     Taxc                  0.410   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.956ns (2.996ns logic, 7.960ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  9.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_15 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.953ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_15 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.DQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[15]
                                                       buttons/buttonY_cond/M_ctr_q_15
    SLICE_X15Y26.D2      net (fanout=2)        0.722   buttons/buttonY_cond/M_ctr_q[15]
    SLICE_X15Y26.D       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out2
    SLICE_X15Y26.A3      net (fanout=4)        0.374   out1_1
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X4Y32.C1       net (fanout=7)        0.548   out1
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X6Y35.AX       net (fanout=2)        0.886   M_alu_a[0]
    SLICE_X6Y35.CMUX     Taxc                  0.410   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.953ns (2.996ns logic, 7.957ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  9.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_12 (FF)
  Destination:          M_score1_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.946ns (Levels of Logic = 9)
  Clock Path Skew:      0.007ns (0.720 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_12 to M_score1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[15]
                                                       buttons/buttonY_cond/M_ctr_q_12
    SLICE_X15Y26.B1      net (fanout=2)        0.715   buttons/buttonY_cond/M_ctr_q[12]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X4Y32.C1       net (fanout=7)        0.548   out1
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X6Y35.AX       net (fanout=2)        0.886   M_alu_a[0]
    SLICE_X6Y35.COUT     Taxcy                 0.281   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
    SLICE_X6Y36.AMUX     Tcina                 0.210   a[7]_b[7]_sub_4_OUT[7]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_xor<7>
    SLICE_X4Y37.B2       net (fanout=2)        1.060   a[7]_b[7]_sub_4_OUT[4]
    SLICE_X4Y37.B        Tilo                  0.254   M_lvlCounter_q[2]
                                                       alu/add/Mmux_sum51
    SLICE_X4Y40.A3       net (fanout=10)       0.957   M_add_s[4]
    SLICE_X4Y40.A        Tilo                  0.254   M_score0_q[3]
                                                       alu/add/z_SW0_SW6
    SLICE_X2Y40.A2       net (fanout=3)        0.924   N108
    SLICE_X2Y40.CLK      Tas                   0.349   M_score1_q[3]
                                                       M_score1_q_3_rstpot
                                                       M_score1_q_3
    -------------------------------------------------  ---------------------------
    Total                                     10.946ns (2.851ns logic, 8.095ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  9.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_12 (FF)
  Destination:          M_score1_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.943ns (Levels of Logic = 9)
  Clock Path Skew:      0.007ns (0.720 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_12 to M_score1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[15]
                                                       buttons/buttonY_cond/M_ctr_q_12
    SLICE_X15Y26.B1      net (fanout=2)        0.715   buttons/buttonY_cond/M_ctr_q[12]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X5Y35.B3       net (fanout=7)        0.828   out1
    SLICE_X5Y35.B        Tilo                  0.259   N26
                                                       Mmux_M_alu_a41
    SLICE_X6Y35.BX       net (fanout=2)        0.683   M_alu_a[1]
    SLICE_X6Y35.COUT     Tbxcy                 0.197   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
    SLICE_X6Y36.AMUX     Tcina                 0.210   a[7]_b[7]_sub_4_OUT[7]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_xor<7>
    SLICE_X4Y37.B2       net (fanout=2)        1.060   a[7]_b[7]_sub_4_OUT[4]
    SLICE_X4Y37.B        Tilo                  0.254   M_lvlCounter_q[2]
                                                       alu/add/Mmux_sum51
    SLICE_X4Y40.A3       net (fanout=10)       0.957   M_add_s[4]
    SLICE_X4Y40.A        Tilo                  0.254   M_score0_q[3]
                                                       alu/add/z_SW0_SW6
    SLICE_X2Y40.A2       net (fanout=3)        0.924   N108
    SLICE_X2Y40.CLK      Tas                   0.349   M_score1_q[3]
                                                       M_score1_q_3_rstpot
                                                       M_score1_q_3
    -------------------------------------------------  ---------------------------
    Total                                     10.943ns (2.771ns logic, 8.172ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  9.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_5 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.939ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.715 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_5 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.BQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[7]
                                                       buttons/buttonY_cond/M_ctr_q_5
    SLICE_X15Y26.C4      net (fanout=2)        0.514   buttons/buttonY_cond/M_ctr_q[5]
    SLICE_X15Y26.C       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out1
    SLICE_X15Y26.A2      net (fanout=4)        0.557   out_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X5Y35.B3       net (fanout=7)        0.828   out1
    SLICE_X5Y35.B        Tilo                  0.259   N26
                                                       Mmux_M_alu_a41
    SLICE_X6Y35.BX       net (fanout=2)        0.683   M_alu_a[1]
    SLICE_X6Y35.CMUX     Taxc                  0.340   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.939ns (2.930ns logic, 8.009ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  9.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_5 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.928ns (Levels of Logic = 8)
  Clock Path Skew:      0.007ns (0.715 - 0.708)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_5 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y25.BQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[7]
                                                       buttons/buttonY_cond/M_ctr_q_5
    SLICE_X15Y26.C4      net (fanout=2)        0.514   buttons/buttonY_cond/M_ctr_q[5]
    SLICE_X15Y26.C       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out1
    SLICE_X15Y26.A2      net (fanout=4)        0.557   out_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X4Y32.C1       net (fanout=7)        0.548   out1
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X6Y35.AX       net (fanout=2)        0.886   M_alu_a[0]
    SLICE_X6Y35.CMUX     Taxc                  0.410   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.928ns (2.996ns logic, 7.932ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  9.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_12 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.917ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_12 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[15]
                                                       buttons/buttonY_cond/M_ctr_q_12
    SLICE_X15Y26.B1      net (fanout=2)        0.715   buttons/buttonY_cond/M_ctr_q[12]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X4Y32.C1       net (fanout=7)        0.548   out1
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X4Y35.AX       net (fanout=2)        0.707   M_alu_a[0]
    SLICE_X4Y35.CMUX     Taxc                  0.391   alu/add/Madd_a[7]_b[7]_add_0_OUT_cy[3]
                                                       alu/add/Madd_a[7]_b[7]_add_0_OUT_cy<3>
    SLICE_X4Y38.B3       net (fanout=5)        1.015   a[7]_b[7]_add_0_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.917ns (2.977ns logic, 7.940ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  9.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_12 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.915ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_12 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[15]
                                                       buttons/buttonY_cond/M_ctr_q_12
    SLICE_X15Y26.B1      net (fanout=2)        0.715   buttons/buttonY_cond/M_ctr_q[12]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.D3       net (fanout=6)        1.804   out4
    SLICE_X4Y32.D        Tilo                  0.254   M_last_q
                                                       Mmux_M_alu_a2_SW0
    SLICE_X4Y32.C6       net (fanout=3)        0.151   N8
    SLICE_X4Y32.C        Tilo                  0.255   M_last_q
                                                       Mmux_M_alu_a2
    SLICE_X6Y35.AX       net (fanout=2)        0.886   M_alu_a[0]
    SLICE_X6Y35.CMUX     Taxc                  0.410   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.915ns (2.996ns logic, 7.919ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  9.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_12 (FF)
  Destination:          M_score0_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.907ns (Levels of Logic = 8)
  Clock Path Skew:      0.002ns (0.715 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_12 to M_score0_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[15]
                                                       buttons/buttonY_cond/M_ctr_q_12
    SLICE_X15Y26.B1      net (fanout=2)        0.715   buttons/buttonY_cond/M_ctr_q[12]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X5Y35.A3       net (fanout=6)        2.042   out4
    SLICE_X5Y35.A        Tilo                  0.259   N26
                                                       M_state_q_FSM_FFd2-In101_1
    SLICE_X5Y35.B6       net (fanout=6)        0.169   M_state_q_FSM_FFd2-In101
    SLICE_X5Y35.B        Tilo                  0.259   N26
                                                       Mmux_M_alu_a41
    SLICE_X6Y35.BX       net (fanout=2)        0.683   M_alu_a[1]
    SLICE_X6Y35.CMUX     Taxc                  0.340   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X4Y38.B1       net (fanout=5)        1.441   a[7]_b[7]_sub_4_OUT[2]
    SLICE_X4Y38.B        Tilo                  0.254   N59
                                                       _n0269_inv1_SW2
    SLICE_X4Y38.D2       net (fanout=1)        1.196   N60
    SLICE_X4Y38.CMUX     Topdc                 0.456   N59
                                                       alu/add/z_SW0_SW9_F
                                                       alu/add/z_SW0_SW9
    SLICE_X5Y38.D2       net (fanout=1)        0.757   N113
    SLICE_X5Y38.CLK      Tas                   0.373   M_score0_q[1]
                                                       M_score0_q_1_rstpot
                                                       M_score0_q_1
    -------------------------------------------------  ---------------------------
    Total                                     10.907ns (2.935ns logic, 7.972ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  9.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               buttons/buttonY_cond/M_ctr_q_12 (FF)
  Destination:          M_score1_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.874ns (Levels of Logic = 9)
  Clock Path Skew:      0.007ns (0.720 - 0.713)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: buttons/buttonY_cond/M_ctr_q_12 to M_score1_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y27.AQ      Tcko                  0.476   buttons/buttonY_cond/M_ctr_q[15]
                                                       buttons/buttonY_cond/M_ctr_q_12
    SLICE_X15Y26.B1      net (fanout=2)        0.715   buttons/buttonY_cond/M_ctr_q[12]
    SLICE_X15Y26.B       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out3
    SLICE_X15Y26.A4      net (fanout=4)        0.969   out2_0
    SLICE_X15Y26.A       Tilo                  0.259   out1_1
                                                       buttons/buttonY_cond/out4_1
    SLICE_X4Y32.A3       net (fanout=6)        2.033   out4
    SLICE_X4Y32.A        Tilo                  0.254   M_last_q
                                                       out1_1
    SLICE_X5Y35.C3       net (fanout=7)        0.793   out1
    SLICE_X5Y35.C        Tilo                  0.259   N26
                                                       Mmux_M_alu_a6
    SLICE_X6Y35.CX       net (fanout=2)        0.712   M_alu_a[2]
    SLICE_X6Y35.COUT     Tcxcy                 0.134   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy<3>
    SLICE_X6Y36.CIN      net (fanout=1)        0.003   alu/add/Msub_a[7]_b[7]_sub_4_OUT_cy[3]
    SLICE_X6Y36.AMUX     Tcina                 0.210   a[7]_b[7]_sub_4_OUT[7]
                                                       alu/add/Msub_a[7]_b[7]_sub_4_OUT_xor<7>
    SLICE_X4Y37.B2       net (fanout=2)        1.060   a[7]_b[7]_sub_4_OUT[4]
    SLICE_X4Y37.B        Tilo                  0.254   M_lvlCounter_q[2]
                                                       alu/add/Mmux_sum51
    SLICE_X4Y40.A3       net (fanout=10)       0.957   M_add_s[4]
    SLICE_X4Y40.A        Tilo                  0.254   M_score0_q[3]
                                                       alu/add/z_SW0_SW6
    SLICE_X2Y40.A2       net (fanout=3)        0.924   N108
    SLICE_X2Y40.CLK      Tas                   0.349   M_score1_q[3]
                                                       M_score1_q_3_rstpot
                                                       M_score1_q_3
    -------------------------------------------------  ---------------------------
    Total                                     10.874ns (2.708ns logic, 8.166ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_sync_out/CLK
  Logical resource: buttons/buttonY_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_sync_out/CLK
  Logical resource: buttons/buttonB_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_sync_out/CLK
  Logical resource: buttons/buttonR_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y12.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_0/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[3]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_4/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_5/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_6/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[7]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_7/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_8/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_9/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_10/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[11]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_11/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_12/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_13/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_14/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[15]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_15/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_16/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_17/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_18/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: buttons/buttonR_cond/M_ctr_q[19]/CLK
  Logical resource: buttons/buttonR_cond/M_ctr_q_19/CK
  Location pin: SLICE_X8Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[3]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X0Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[7]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   11.585|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 232579 paths, 0 nets, and 1360 connections

Design statistics:
   Minimum period:  11.585ns{1}   (Maximum frequency:  86.319MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 08 02:40:39 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



