// Seed: 872456883
module module_0;
  type_8 id_1 (
      .id_0(1'b0),
      .id_1(1),
      .id_2(id_2),
      .id_3(id_3)
  );
  logic id_4 = 1 - 1;
  reg id_5, id_6;
  always @(id_6 or negedge 1);
  assign id_4 = id_4 + id_2;
  logic id_7 = id_7;
  always @(negedge 1) id_5 <= #1 id_6;
endmodule
