// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Device Tree file for Marvell Armada 8040 development board
 * This file supports option default (A) configuration
 * 4xUART(AP,CP1_UA0,2xCP0_UA0),AP_I2C,AP_SPI,CP0_I2C0,CP0_I2C1,
 * CP0_SDIO-4b,CP1_SPI,CP1_RGMII0
 */

#include "armada-8040-db.dtsi"

/ {
	model = "Marvell Armada 8040 development board E setup";
	compatible = "marvell,armada8040-db-E", "marvell,armada8040-db",
		"marvell,armada8040", "marvell,armada-ap806-quad",
		"marvell,armada-ap806";

	chosen {
		stdout-path = "serial0:115200n8";
	};

	aliases {
		ethernet0 = &cp0_eth0;
		ethernet1 = &cp1_eth0;
		ethernet2 = &cp1_eth1;
	};

	ap_pinctrl {
		ap_spi0_pins: spi-pins-0 {
			marvell,pins = "mpp0", "mpp1", "mpp2",
			"mpp3";
			marvell,function = "spi0";
		};
	};
};

&uart0 {
	status = "okay";
};

&ap_sdhci0 {
	status = "okay";
};

&spi0 {
	status = "okay";
	pinctrl-names = "default";
	pinctrl-0 = <&ap_spi0_pins>;
};

&cp0_i2c0 {
	status = "okay";
};

&cp0_i2c1 {
	status = "okay";
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&cp0_i2c1_pins>;
};

&cp0_sdhci0 {
	status = "okay";
};

/* CON6 on CP0 expansion */
&cp0_pcie0 {
	status = "okay";
	phys = <&cp0_comphy0 0>;
};

/* CON5 on CP0 expansion */
&cp0_pcie2 {
	status = "okay";
	phys = <&cp0_comphy5 2>;
};

&cp0_sata0 {
	status = "okay";
	/* CON2 on CP0 expansion */
	sata-port@0 {
		status = "okay";
		/* Generic PHY, providing serdes lanes */
		phys = <&cp0_comphy1 0>;
	};
	/* CON4 on CP0 expansion */
	sata-port@1 {
		status = "okay";
		/* Generic PHY, providing serdes lanes */
		phys = <&cp0_comphy3 1>;
	};
};

&cp0_pinctrl {
	cp0_i2c1_pins: i2c-pins-1 {
		marvell,pins = "mpp35", "mpp36";
		marvell,function = "i2c1";
	};
};

&cp0_uart0 {
	status = "okay";
};

&cp0_uart1 {
	status = "okay";
};

/* CON9 on CP0 expansion */
&cp0_usb3_0 {
	status = "okay";
};

/* CON10 on CP0 expansion */
&cp0_usb3_1 {
	status = "okay";
};

&cp0_ethernet {
	status = "okay";
};

&cp0_eth0 {
	status = "okay";
	phy-mode = "10gbase-kr";
	/* Generic PHY, providing serdes lanes */
	phys = <&cp0_comphy2 0>;
	managed = "in-band-status";
	sfp = <&sfp_eth0>;
};

&cp1_spi1 {
	status = "okay";
};

/* CON6 on CP1 expansion */
&cp1_pcie0 {
	status = "okay";
	phys = <&cp1_comphy0 0>;
};

/* CON7 on CP1 expansion */
&cp1_pcie1 {
	status = "okay";
	phys = <&cp1_comphy4 1>;
};

/* CON5 on CP1 expansion */
&cp1_pcie2 {
	status = "okay";
	phys = <&cp1_comphy5 2>;
};

/* CON4 on CP1 expansion */
&cp1_sata0 {
	status = "okay";
	/* CON2 on CP1 expansion */
	sata-port@0 {
		status = "okay";
		/* Generic PHY, providing serdes lanes */
		phys = <&cp1_comphy1 0>;
	};
	/* CON4 on CP1 expansion */
	sata-port@1 {
		status = "okay";
		/* Generic PHY, providing serdes lanes */
		phys = <&cp1_comphy3 1>;
	};
};

/* CON9 on CP1 expansion */
&cp1_usb3_0 {
	status = "okay";
};

&cp1_mdio {
	status = "okay";

	phy0: ethernet-phy@0 {
		reg = <0>;
	};
};

&cp1_ethernet {
	status = "okay";
};

&cp1_eth0 {
	status = "okay";
	/* Network PHY */
	phy-mode = "sgmii";
	phy-speed = <2500>;
	/* Generic PHY, providing serdes lanes */
	phys = <&cp1_comphy2 0>;
};

&cp1_eth1 {
	status = "okay";
	phy = <&phy0>;
	phy-mode = "rgmii-id";
};

&cp0_crypto {
	status = "okay";
};

&cp1_crypto {
	status = "okay";
};
