.comment
-1
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000001010000000001
001100000000000000
000000000000000000
000001110000000000
000000000000001111
000000000001111100
000100000000000110
000000000000000000
000000000000000000
000000000000000100
000010000000000100
000011110000001100
000000000000000000
000000000000000000
000000000000000000
000011010000000100

.io_tile 7 0
100000000000000001
000100000000000000
000000000000000000
000000000000000000
000001110010010011
000000000001110000
000110000000000100
000001010000000000
000000000000000000
000000000000000100
000010000000000100
000011110000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000100

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000010000
000001110000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
100000000000000001
000100000000100000
000000000000000000
000000000000000000
100000000001100011
000000000011110001
000100000000000100
000000000000000000
000000000000000000
000000000000000100
000011011000001100
000001110000001100
000001110000000000
000000000000000000
000000000000000000
000000000000000100

.io_tile 18 0
000000000000000001
000100000000000000
100010000000000000
000011110000000000
000000000001100011
000000000001010000
000100000000000100
000000000000000000
000011110000000000
000001010000000100
000000000000000100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000100

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100010
000001110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110010100100000000000
000000000000000000000000000000011101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000001000000010000000000000
000000000000000000000000000101011111000110000000000000
110000000000001000000000000101000000000000000100000000
110000000000001111000000000000000000000001000000000000
000000000000000101000000011111011010000000000000000000
000000000000000000100010000111001111000001000000000000
000000000000001000000000000111011010010100000000000000
000000000000000101000000000000111100101000010000000100
000000000000000000000000001101101110010100000010000000
000000000000000000000000000111001111011100000000000000
000000000000000101000010000111011111101110110000000000
000000000000000000000110100111101010110000010000000000
000000000000000000000000001101101110010001100000000000
000000000000000101000000000111001111011101100010000000

.logic_tile 9 2
000000000000000101000110101011011101100010100100000000
000000000000000000100010110011011101100110110000000000
001000000000001000000110000000011010001100110000000000
000000000000000001000000001011001101110011000000000000
010000000000000000000110001111101111000000000000000000
110000000000000000000000001111111100000000100000000000
000000000000000001100010100000011011010000000000000000
000000000000001101000100000000011110000000000000000000
000000000000000001100111011001011010000000000000000000
000000000000000000000010000111001001000000010000000000
000000000000000000000110100111000000000010000000000000
000000000000000101000010100000100000000000000000000000
000000000000100000000010101001011000010110100000000000
000000000000000000000010100001111101000110100000000000
000000000000001101000110110111011100000000000000000000
000000000000001111100010100000110000001000000000000000

.logic_tile 10 2
000000000000000000000010100001000000000000001000000000
000000000000000000000110110000100000000000000000001000
001000000000001000000110000001100000000000001000000000
000000000000000101000010110000100000000000000000000000
010000000000000000000011100001101000001100111000000000
110000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000001101000010000000001010110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000001001000001100110000000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000011000000001000000000100000000
000000000000000000000010000001001100000000100000000000
000000000000000000000000000000011000000000000100000000
000000000000000000000000001111000000000100000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000010101000000000000000100000000000
000000000000000000000100001111001100000000000000000000
000000000000000000000000000111101100101010110000000000
000000000000000000000000001011101111111001000000000000
000000000000001000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000101001000010000100000000000
000000000000000000000000000000111001101000010010000000
000000000000000000000000000011001111000000000000000010
000000000000000000000010101001111001000000100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000001000000000011001100000000000100100000000
000000000000000001000010001001101000000010000000000000
001000000000000000000010110001001011000100000000000000
000000000000000000000110001101011001000000000000000000
010000000000000000000010101001101110010100000000000000
010000000000000000000110111001101000011100000000000000
000000000000000000000000000001001011011100000000100000
000000000000000000000000001101011001001100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000000000000000000
000000000000000001000000001101010000000100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000001001100000001101101010000100000000000000
110000000000000101000000001111100000001011000000000100
000000000000000000000000010000000000000000100000000001
000000000000000000000010101111001000000010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101101011100000110000000000000
000000100000000001000100001011001010001000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000010000000000000000000000000000
000000000000000001000011110000000000000000000000000000
001000000000001000000000000001011000000000000010000001
000000000000000001000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100000001011001111101000010000000000
000000000000000000000000000111011100010100000000000000
000000000000001000000000000111111100000000000100000000
000000000000000101000000001111001100011001000000000000
000000000000000000000000011111001101101111110000000000
000000000000000000000010100111101100110111110000000000
000000000000000001100000001001000000000000000010000000
000000000000000000000000001101000000000001000000000000

.logic_tile 9 3
000000000000000000000000000011001111000001000000000000
000000000000000000000000000011011100000000000000000000
001000000000000101100000000001111101010110100100000000
000000000000000000000010100000101011100000000000000000
010000000000000001100011101111011000000001000100000000
110000000000000000000000000011101010000001110000000000
000000000000001101000000010011111010000010000000000000
000000000000000001100010000011001111000000000000000000
000000000000001001100000001011111100111111110100000000
000000000000000011000000001001101111111101110000000000
000000000000001001100110001101001111010000000000000000
000000000000000001000000000001001010000000000000000000
000000000000000001100110010001101110000110000000000000
000000000000000000100010000101011110000001010000000000
000000000000000000000000001101011100000000100000000000
000000000000000000000000000001001111000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000010101000000001000000000100000000
010000000000000000000000000101001100000000100000000000
000000000000000101000000010111111100000000000100000000
000000000000000000000010000000100000001000000000000000
000010000000000000000000001000000000000000000100000000
000001000000000000000000000011001011000000100000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110001101100000000001000100000000
000000000000000000000010000011101111000000100000000000
000000000000000000000110000000001110001100110000000000
000000000000000000000000000000011111110011000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000011110000100000100000001
000000000000000000000110110000010000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001111011001000000000000000000
000000000000000101000000001001011110000000010000000000

.logic_tile 14 3
000000000000000001100000011101001100000000000000000000
000000000000001101100010001111011101001000000000000000
001000000000000000000010100011111101001100110000000000
000000000000000000000100000000001101110011000000000000
110010100000001101000011100001100000000001000000000000
110000000000001001100000000001100000000000000000000000
000000000000000000000110110001001011111011100100000000
000000000000001101000011010011001010000001010000000000
000000000000000001100110111001001110010110100000000000
000000000000000000000010101101001001000110100000000000
000000000000000000000110001101011110001100110000000000
000000000000000001000000001101111010001110110000000000
000000000000001000000011001101001100101111110000000000
000000000000000001000000001111011101110111110000000000
000000000000000000000110101000000000000010000000000000
000000000000000000000000001001000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000101100000000111001010000000000000000000
000000000000000000000000000000111111001000000000000000
010000000000000001100110001101100000000010000100000000
010000000000000101000000000011000000000011000000000000
000000000000001001100000001011111010000111000100000000
000000000000000101100000000101100000001001000000000000
000000000000000000000000001111011000110010110000000000
000000000000000000000000000101101011111011110000000000
000000000000001000000000010111101010000000000000000000
000000000000000001000010000000101010001000000000000001
000000000000000000000111110101001111010100000000000000
000000000000000000000010001101011111001000000000000000
000000000000000000000110000111101010000001000100000000
000000000000000000000000001111111010010001000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010000010
000000000000000000000000000000000000000000000011000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000011101000000000000000000000000000
000000000000000101000100000111001000000000100000100000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000000000011100000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000111100000000010000000000000
000001010000000000000000000011001001000010100000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 10 4
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000011100000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000001000000000000000000000000000001000000001000000000
000010000000000000000000000000001111000000000000001000
001000000000001000000000000000000000000000001000000000
000000000000000001000000000000001110000000000000000000
110000000000001000000000000000001000001100111000000000
010000000000001001000000000000001110110011000000000000
000000000000000000000000010011101000001100111000000000
000000000000000000000010000000000000110011000000000000
000000010000000000000000010101101000001100111000000000
000000010000000000000010100000100000110011000000000000
000000010000001001100110000000001001001100110000000000
000000010000000101000000000000001101110011000000000000
000000010000001101100000001101000000000001000100000000
000000010000000101000000000001000000000000000000000000
000000010000000000000110100000000001000000000100000000
000001010000000000000000000101001100000000100000000000

.logic_tile 14 4
000000001000000000000110101111001010000000000100000000
000000000000000000000000001111000000001100000000000000
001000000000000000000110000000000000000000000100000000
000000001000000000000000000101001011000000100000000000
110010000000000000000000010101101110000100000000000000
010000000000000101000010100000110000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000000000000000010001001010000000000100000000
000000010000000000000010000000100000001000000000000000
000000010000000111000000001000000001001100110000000000
000000010000000000100000001001001100110011000000000000
000000010000001000000000000000000000000000000000000000
000000011110000001000011100000000000000000000000000000
000000010000000001100110000000011110010000000100000000
000000010000000000000000000000001010000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001111000000000010000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000001
000000000000000000000000000000000000000001000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100001100000000000000000000000000000000000
000000010001010000100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000010111001000001100111000000000
000000000000000000000011110000100000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000011100000000000110011000000000000
000000010000001000000000000111101000001100111000000000
000000010000000101000000000000100000110011000000000000
000000010000000000000110100111001000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000000101100110110011101000001100111000000000
000000010000000000000010100000100000110011000000000000
000000010000000000000000010111001000001100111000000000
000000010000000000000010100000000000110011000000000000

.logic_tile 17 5
000000000000000000000110100000001000000100000100000000
000000000000000000000000000000011100000000000000000000
001000000000000000000000000011011010000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000011110101000000000000000100000000
110000000000000000000110100011100000000001000000000000
000000000000001101100110110011011010000100000100000000
000000000000000101000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000000000111011110001000000000000000
000000010000000001000000000111110000000000000000000000
000000010000001000000110000101100000000000000100000000
000000010000000001000000000000001100000001000000000000
110000010000000000000110000011000001000000100100000000
010000010000000000000000000000001011000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000000000001011110000100000100000000
000000010000000000000000000000010000000000000001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000001100110000000011110001100110000000000
110000010000000000000000001011000000110011000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011100000100000100000001
110000000000000000000000000000010000000000000001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001100110011000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000101101000000000111001010000100000100000000
000000000000010001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000001000000011100000000000000000000000000000
110000000000000101000010100000000000000000000000000000
000010000000000001100010100000000000000000000000000000
000000000110000000100000000000000000000000000000000000
000000000000001000000000001101000001000000100000000000
000000000000000001000000000101101011000000000000000000
000000000000000000000110100001101100000010000000000000
000000000000000000000000001101101000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000111000000000001011001000010000000000000
110000000000000000100000000001011101000000000000000000

.logic_tile 18 6
000000100000000000000000000000011101000000000000000000
000000001110000000000000001011001010010000000000000000
001000000000000101000011101101101101100000000000000000
000000000000001111000100000011101010000000000010000000
010000000000001000000010000001111100000010000000000000
110000000000000001000000000000010000000000000000000000
000000000000001101100110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
000000001000000001100110001101101101010110100000000000
000000000000000000100000001001011100001001010010000000
000000000000000000000000000001101111000100000000000000
000000000000000001000000000000001110101000000001000000
010000000000000001100000000000000001000010000110000000
010000000000000000000000000101001101000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000111001011010100000000000000
000000000000000000000010011011101000100000000000000001
001000000000001000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
010000000000000000000000010000011101000100000000000000
010000000000001101000010000000001011000000000010000000
000000000000000000000110000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000001000001100000000000011011000100100100000000
000000000000000000000000000000011100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000100000000101100000000000000000000000100100000000
110000000000000000000000000000001011000000001000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100101011011010010000000000000
000000001110000000000000000000011000100001010000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101100000000010000010000110
000000000000000000000000000001100000000000000011100011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000011010001100110100000000
110000000000000000000000001001010000110011000000000100

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000010100000000000000000001000001100000100000000000001
000000000000000000000000000001000000000010000010100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000101101011110000110100000001
000000000000000000000000001111111011110100010000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111010111001110001100110000000000
110000000000000000000110000000010000110011000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000011100000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000001100110000000000
000000000000000000000000001111001110110011000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000001000000000001100110000000000
000000000000000000000000001101001111110011000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000010000000000111000110000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000001000000001100000000011111101101001010100000000
000000000000000000000010000111101110101001100000000100
000000000000000001000000001000000000001100110000000000
000000000000000000100000001101001111110011000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000001000010000010000000
000000000000000000000000001011001010000010100000000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000110010000000001000000001000000000
000000000000000000000110000000001110000000000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000111101000001100110100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000011111101111001000000000000000
000000000000000000000010000011011110000000000000000000
010000000000001001100000001001100000000001000000000000
110000000000000101000000001001101101000000000001000010

.logic_tile 3 8
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000011100000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001010000000000000000101100000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000010101100000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000000000111100000000000001000001100111000000001
000000000000000000100000000000001110110011000000000000
000000000000000000000111100000001000001100111000000001
000000000000000000000000000000001110110011000000000000
000000000000000000000000010000001001001100111010000000
000000000000000000000010100000001001110011000000000000
000010000000000000000000010000001001001100111000000000
000000000000000000000010100000001110110011000000000000
000000000000000001000000000000001000001100111000000000
000000000110000001000000000000001101110011000000000000
000000000000001000000000000011101000001100110000000000
000000000000000101000000000000100000110011000000000000

.logic_tile 10 8
000000000000000000000010001001111101010011110100000000
000000000000000000000100000011001001000011100000000000
001000000000000101100110101011001010001000000000000000
000000001010000000000010011011011010000000000000000001
110001000000001000000110000000011100000010000000000000
110000000000001001000000000000010000000000000000000000
000000000000000000000000011111111100010110100100000000
000000000000000000000010101001101001010110010000000000
000000000000001000000000000000000000000010000000000000
000000000000000001000000000011000000000000000000000000
000000000000000101100110010000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000001010000000011100000000000000010000000000000
000000000000000000000000001101000000000000000000000000
000000000000000000000110100011111101010111100100000000
000000000000000000000000001001101011010110000000000000

.logic_tile 11 8
000000000000000101000010110101000000000000001000000000
000000000000001101100110100000000000000000000000001000
000000000000001000000000000101100000000000001000000000
000000000000000101000000000000101100000000000000000000
000000000000000000000000000001001001001100111000000000
000000000000000101000010000000101011110011000000000000
000000000001000000000010010001001000001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000101100000000001001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000001010000000000000001101000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000001101001011110011000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001000010000000000000
000000000001000000000000000000001100000000000010000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001001100000001000001111010000000000000000
000000000000001001000000000111001011000010000001000000
000000000000000011100000000000000000000000000000000000
000000000110000000100000000000000000000000000000000000

.logic_tile 13 8
000000000000001101000000000101100000000000001000000000
000000000000000111100000000000100000000000000000001000
000000000000000101000000000001000000000000001000000000
000000000000000000100010110000000000000000000000000000
000010100000000000000000000001001000001100111000000000
000001000000001101000000000000000000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010010000001111110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000010000000
000010000000000000000110110000001001001100110000000000
000000000000000000000010100000001000110011000000000000

.logic_tile 14 8
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
110010000000000000000010100000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000001010000000000010100000000000000000000000000000
000000000000000111000000001111011011000010000000000001
000000000000001001100000000111011011000000000010000000
000000000000000000000111001111101100000101000000000000
000000000000000000000000001101100000000000000000000010
000000000000000000000011100011101000101100000100000000
000000000000001101000000001101111100111100100000000000
000000000000000101000111001001101100100000110100000000
000000000000000000100000001011101100111000110000000000

.logic_tile 15 8
000000000000000000000000000101000000000010000100000001
000000000000000000000000000000000000000000000001000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000111000000000000000000000000000000
110000000000000001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000010100000011010000010000010000000
000000000000000000000010100000000000000000000000000000
001000000000000001100111100101100000000010000000000000
000000000000000101100010110000000000000000000001000000
010001000000000000000111000000000000000000000000000000
110000100000000000000000000000000000000000000000000000
000000000000001001100111110000011100000010000010000000
000000000000000001000111010000010000000000000000000000
000000000000000000000000001001011011000110100100000000
000000000000000000000000001001111011011110100000000000
000000000000000000000000010001111001010110100100000000
000000000000000000000010000111011011010110010000000000
000000000000000000000000000001111011010110100100000000
000000000000000111000000001001111001100101010000000000
000000000000000000000000001101111101100000000000000000
000000000000000000000000000001011010000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000001111001011111001010100000000
000000000000000000000010100101111110010010100000000000
001000000000000000000000000011001000101100000100000000
000000000000000101000000001111111011111100010000000000
110000000000000001100000000101111011000010000000000001
110000000000000000000011100101101101000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000001111000010010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000010111111010101100000100000000
000000000000000101000010001111111011111100010000000000
000000000000000000000011101111001011100000110100000000
000000000000000000000110000011111000110100110000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000001101100000000101100000000000001000000000
000000000000000101000000000000000000000000000000001000
000000000000000101100010110111000000000000001000000000
000000000000000000000010100000001010000000000000000000
000000000000001000000000000001001000001100111000000000
000000000000001001000000000000001110110011000000000000
000000000000001000000000000111001001001100111000000000
000000000000000011000010100000001011110011000000000000
000000000000000111000000000011001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000111000000000001101000001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000000000000001000001000001100110000000000
000000000000000000000000000001001100110011000000000000

.logic_tile 15 9
000000000000000000000000000000011100000010000000000000
000000000000000000000000001011000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000111000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101110000000000000001000000100100000000
000000000000001001000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000000000000110
010000000000000000000000000101001100000000100000000100

.logic_tile 16 9
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000001000000011100101101101010100000000000000
110000000000000011000000000111011101000100000000000100
000000000000001000000000000000011100000100000100000000
000000000000000001000000000000010000000000000000000000
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000111011101010000000000000000
000000000000000000000010001011011010100000010000000000
000000000000000001000000000000000000000010000000000100
000000000000000000000000000000001110000000000000000000
000000000000000000000000000001000000000001000000000010
000010000000000000000000000101100000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000100
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000001010000100000000000000
000000000000000000000010011101000000000110000000000001
001000000000000000000000000000000000000010000100100001
000000000000000000000000000101000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000001101000100000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101110000000000000000000
000000000000000000000000000000100000001000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000001110000000000000010101000001001100110100000000
000000000000000000000010000000001011110011000010000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000011100001000000100010000010
010000000000000001000000000000101010000001010000000100
000000000000000101100111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011101010001000000010000000
000000000000000000000000000101100000001110000000000000
110000000000000101100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 22 9
000001000000000001100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000001000000000000000000000000010000100000000
000000000000000111000000000000001000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000010111000000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100010000000001000001100110100000000
110000000000000000000000000000001001110011000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110001111000000000000000000000000000000000000
010000000000000000000000000001001010001000000000000000
110000000000000000000000000111100000000000000000100000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000010111000000000000001000000000
000000000000000000000010000000100000000000000000001000
001000000100001001100000010101100000000000001000000000
000000000100001111000010000000000000000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000101000000000111001000001100111100000000
000000000000000000100000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100110100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110010001111111000000000000000000
000000000000000000000011001001001010010000000000000000
010000000000001000000000000001101110000000000010000010
010000000000000001000000000000111111000000010011000000

.logic_tile 9 10
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010001111111010000000000000000
000000000000000000000010111111111101100000010010000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000010001111000000000000000000000001
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011011101111010100000000000000
000000000000000000000010001111111001000100000010000000
000000000000001000000010000000000001000000100100000000
000000000000000001000000000000001110000000000000000000

.logic_tile 10 10
000001000000000101100000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000001000001000000000000000000
000000000000000000000000000000001001000000010011000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000111101001101011001001000000000000
000000000000000000000010011111011010101001000000000001
001000000001010111100010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
010001000000000000000110010000000000000000000000000000
000000000000000001100000001000000001000000000000000000
000000000000000000000000000111001000000000100000000001
000000000001000000000000000111000000000000000110000101
000001000000000000000000000000100000000001000010000111
000000100000001000000000001000000000000010000000000000
000000000000000111000000000111001111000000000000000000
000000000000000000000000000001101000000010100000000101
000000000000000000000011110000111011000001000010100010
110000000000001000000110001101000000000001000000000001
010000000000000111000000001001100000000000000010000001

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010001111000000000010000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011011001000010000000000000
000000000000000000000000000001111100000000000001000000

.logic_tile 15 10
000000000000000000000111100000000000000000001000000000
000000000000001111000100000000001000000000000000001000
001000000001011000000000010000000001000000001000000000
000000000000100001000010010000001011000000000000000000
010000001010000000000011110101001000001100110010000000
110000000000000101000011100000100000110011000000000000
000000000000000101000000000000000000000000000000000000
000000100000001111000011110000000000000000000000000000
000000001111000000000000001111111011000000000010000100
000000000000000000000000000101001101000010000010000111
000001000000000101100000010111011000001001000000000100
000010000000100000000011011001001010101001000000000000
000000000000000001000000001011100001001100110100000010
000000000000000000000000001001001110110011000000000000
000000000000000111000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000

.logic_tile 18 10
000001000000000000000111100000000000000000000000000000
000010000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001010000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000101011000000110100010000000
000000000000100000000000001001001110000000000011100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000000000000000000000000000000000
000000000000011011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000011100000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000010111111000000000000000000000
000000000000000000000011100000011110100000000010000000
001000000000000101000110000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000001000101000110010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000001010011100000000101001110000110100000100000
000000000000000000000000000011011011010110100000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000100000011000000000000011101011101101010000000000
000001000000000101000000000111011000101110010010000000
000001000000001101100111100000000000000000000000000000
000010100000000001000000000000000000000000000000000000
010000000000001000000000001000000001000000100100000111
110000000000000101000000001001001000000000000010000011

.logic_tile 21 10
000000000000001000000110111000000001001100110000000000
000000000000000101000011100011001000110011000000000000
001000000000011000000000001000011110000000000110000010
000000000000101111000000000011000000000100000011100100
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000111000001000000000110000101
000000000000000000000000000000001110000000010010000100
000001000000011111100000000001011110001101000000000000
000000000000100001000000001001000000001111000010000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010010101010000001100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000010000100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000010000000000000
000000000000000000000010100000001101000000000000000000
001000000000000101100000001000000000000010000000000000
000000000000000000000000001011000000000000000000000000
010000000000000000000000001000011111001100110100000000
010000000000000000000000000111001100110011000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011000000010000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000010001111000000000010000000000000

.logic_tile 12 11
000000000000001000000010000000000000000000000100000000
000010000000000001000100000101000000000010000000000000
001000000000000000000110110001011100010111100000000000
000000000000000000000010001101001001011011100010000000
110100000000000111100000011000000000000010000000000000
110000000000000000100010101001000000000000000000000000
000000000000000000000000000001111101000110100000000001
000000000000000000000011101011101001011111110000000000
000000100000000000000111000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000001000000000010000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000111000000011010000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000010000000000000
000000000000000000000000001111000000000000000000000000
110010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000001000000000000010000000000000000000000000000000

.logic_tile 14 11
000000000000000000000110000001000000000010000000000000
000000000000000000000000000000100000000000000000000000
001000000000001000000110010000000000000000000100000000
000000000000001101000010101011000000000010000000000000
010000000000000001100000000011111010111111110000000000
100000000110000000000000001011001010111001010010000001
000000000001011000000000000011100000000000000100000000
000000000000101001000000000000100000000001000000000000
000000000000000000000010001101111001010111100000000100
000000000000001111000111111001011000000111010000000000
000000000000000111000000011000000000000010000000000000
000000000000000000000011001001000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000000101100000010111101001001100111100000000
000000000000000111000010100000001000110011000000000000
110000000000001000000000000111101001001100111100000000
010000000000000101000000000000101100110011000000000000
000000000000000001100111000111001000001100111110000000
000000000000000000100100000000001111110011000000000000
000000000000000011100111000101001001001100111100000000
000000000000000000100111000000001000110011000000000000
000000000000001000000000000101101000001100111100000001
000000000000000101000000000000101100110011000000000000
000000000000001101100011110011001001001100111100000000
000000000000000101000011010000101001110011000000000000
000000000000000111100000000111001000001100111100000000
000000000000000001000010000000101110110011000000000000

.logic_tile 16 11
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000100000000000000000000000
001000000000000001100000000000000000000010000000000000
000000000000000000000011100000001110000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000001110001100110100000000
000000000000000000000000001101010000110011000010000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000010000100000000
010000000000000000000000001011000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
001000000000000000000000000011100000000000001000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000001011000000110011000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011101110100000000000000000
000000000000001111000000001011001111000000000010000000
000000000000000111100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000001100110100100000
000000000000001001000000000001001111110011000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001000000100100100000
000000000000000000000000000000001011000000000000000011
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000001101000111100101100000000000001000000000
000000000000001111000000000000001010000000000000001000
001000000000000011100000000101001000001100111100000000
000000000100000111100011100000101101110011000000000000
110000000000000111000010000001001000001100111100000000
010000000000000101000100000000001111110011000010000000
000000000000000000000011100011101001001100111100000000
000000000000000101000000000000101000110011000010000000
000000000000000011100010010001001001001100111100000000
000000000000000000000111010000101000110011000010000000
000000000000000111000000010001101001001100111100000000
000000000000000000000010100000101100110011000000000000
000000000000000000000111100101001001001100111100000000
000000000000000000000000000000001011110011000010000000
000000000000000000000000000001001000001100111100000000
000000000000000000000000000000001100110011000000000000

.logic_tile 11 12
000001000010000101100000010000000000000000000000000000
000000100000000000000010000000000000000000000000000000
001000000000000101100110101011101111011111100000000000
000000000000000000000000001001101101001011100010000000
010000000000000000000000001000000000000000000110000000
000010000000000000000000000101000000000010000000000000
000000000000000111000000000111011100001110100000000000
000000000000000000000000000001011100001111110010000000
000000000000000101100000000011111001010111100000000000
000000000000000000000000000111001101011011100010000000
000000000000001101100110100000000000000000000000000000
000000000000000011000010000000000000000000000000000000
000000000000000001000000000000000000000010000000000000
000010000000000000000000001001000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000010000000

.logic_tile 12 12
000000001100000001100111100011000000000000001000000000
000000000000100111100010100000001100000000000000001000
001000000000001101000000010011001000001100111100000000
000000000000000111000011100000101000110011000000000000
010000000000101000000011110001001000001100111100000000
110000000001001111000011110000101001110011000010000000
000000000000001011100000000001101001001100111100000000
000000001010001111100000000000001110110011000000000000
000000001100001001000000000101001001001100111100000000
000000000000001011100011100000101001110011000000000000
000000000000000000000000000111001001001100111100000000
000000000000000000000000000000101010110011000000000000
000000000000110000000011100001101000001100111100000000
000000000000000000000000000000001000110011000000000000
000010100000101000000000000101101000001100111100000000
000000000101000101000000000000001010110011000000000000

.logic_tile 13 12
000000001000000111000110100111111001000110110000000000
000000000000000000100011100011001010001111110010000000
001000100000000001100000000101100000000000000000000000
000001000000001101000000000000101100000000010000000000
010000000000000000000000001011001000010111110000000000
010000000000000000000000000101111100001011100000000000
000000000000001111000111111011011010010111100000000000
000000000001000101000010101101001000101011100010000000
000000000000001111100111100000011000000010000000000000
000000000000000011100100000000000000000000000000000000
000000000000000111100000000111100000000000000100000000
000000000000000000100000000000100000000001000000000000
000000001100000000000000000011111011000110110010000000
000000000000000000000000000011001010001111110000000000
000000000000001000000010000000011000000010000000000000
000000000000001111000000000000000000000000000001000000

.logic_tile 14 12
000000000000000000000011101101001101111111010000000000
000000000000000000000011101101011111111111000000000001
001010100000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000010000000
010000000000000001100010111101001011010111100000000000
010000000000000001100010011011101100000111010000000000
000000000000000000000110000011101011010111100000000000
000001000000000000000110010101111111001011100000000000
000000000000000001100111000000001100000010000000000000
000000000000000000000000000000000000000000000001000000
000000000000000000000111001000000000000010000000000000
000000000000001111000110001111000000000000000001000000
000000000000000000000111100000001000000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000000000000111111111001010111111110000000001
000000000000000000000010001011101010110110100000000010

.logic_tile 15 12
000000000001000000000010100111001001001100111100000000
000000000000100000000100000000101100110011000000010000
001000000000000000000010000001101000001100111100000000
000000000010001101000100000000001100110011000000000000
010000000000000000000111000001001000001100111100000000
110010000000000001000100000000101100110011000000000000
000000100001000000000000000011001001001100111100000000
000001000000000000000000000000101101110011000000000000
000000000110000011100000010101001001001100111100000000
000000000000000111000011010000001101110011000000000000
000000000000001111000011110111001001001100111100000000
000000000000000011000011010000101110110011000000000000
000010100000000000000111000001101001001100111100000000
000001000000000000000011100000101110110011000000000000
000000000000001011100000001000001001001100110100000000
000000000000001011000011100011001111110011000000000000

.logic_tile 16 12
000010000000000000000000010011011011111110110000000000
000000000000000000000011110101101101111110100010000100
001000000000100000000000001101001001111011110000000000
000000001001000000000000000111011100110011110010000001
010000000000000111000000010000000001000000100100000000
100000000001000000000010000000001011000000000000000000
000000000000010101000111010000000000000000000000000000
000000000000001101000111100000000000000000000000000000
000000000000000000000111100111100000000010000000000000
000000000000000000000111110000100000000000000001000000
000000000000000111000111110101001100010111100000000100
000000001000000000000110010111011011001011100000000000
000000000000010000000000001011111010111110110000000000
000000000000100001000000000101111010111110100010000000
000000000000001000000000010000000000000000000000000000
000000000000001001000011010000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111001000000000000000000110000000
000001000000000000000100001001000000000010001000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000001111000000000010000010000000
000000000000000000000000001000000000000000000110000000
000000000000000111000000000111000000000010000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000100000010000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 12
000000000000010001000000000101111110000110100000000000
000000100001110000000011110000111101000000010000000000
001000000000000000000000010011111000001101000100000000
000000000000000000000011110001110000001000001000000000
110000000000000000000110010001011101010100000100000000
000000000000000000000010000000011010100000011000000000
000000000000000101000111000111101110001101000100000000
000000000000100000000111110001110000001000001000000000
000000000000000001100010100000011100010010100000000000
000010000000000000000110001101001101000010000000000000
000000000000001001100111000101101000001000000100000000
000000001000000111000011110001110000001101001000000000
000000000000000000000111000001001101010100000100000000
000000000000000000000000000000011100100000011000000000
110010100001000000000110110000001100000110100000000000
100000000000100000000010000011011011000100000000000000

.logic_tile 21 12
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001010000000000000000110100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000111000000000000000000000001000000000000
000000000000000111100011100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011010000010100000000100
000000001100000000000000001001011010000001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000001010001111000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000010011100000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000010110000001001110011000000000000
000000000000000001000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000101100000000111101000001100110100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110001101011110000000000000000000
000000000000000000000000000111101001100000000000000000
010000000000001001100000001111000001000000000000000010
110000000000000001000000000011101011000000100011000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000111100001001100110100000000
000000000000000000000000000000001010110011000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000010100000000101000010100001001000001100111100000000
000000000000000111100100000000101101110011000010010000
001000000000000111000111100111101001001100111100000000
000000000000000111000110010000101000110011000000000000
110000000100000111000011100101001000001100111100000000
110000000000001101000000000000001000110011000000000000
000000000000000011100000000101101000001100111100000000
000000000000000000100000000000001000110011000010000000
000000000000000000000110110111001001001100111100000000
000000000000000000000011000000001000110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000100001001000000010000001101000001100111100000000
000001000100110011000000000000101011110011000000000000
000000000000001000000110100001101001001100110100000000
000000000000000011000000000000101110110011000000000000

.logic_tile 11 13
000000000001000000000000000001101010010111100000000000
000000000000100000000000001011011011100111010001000000
000000000000001011100010111101011011000110100000000000
000000000000000101000010101011111000101111110010000000
000001000000000101100010010001101100010111110000000000
000010100000010000000010101101001010001011100010000000
000000000000001101100110100000000001000010000000000000
000000000000001111000000000000001010000000000000000000
000000000011100101100000011001111100000110110010000000
000000000000100000000010100101001011001111110000000000
000000000000000101100110101101011001011111100001000000
000000000000000000000000000001111111001011100000000000
000001000010100000000000001111111000010111100000000000
000000000000000000000000000001001011011011100010000000
000000000000001000000000010000000001000010000000000000
000000000000000101000010100000001001000000000000000000

.logic_tile 12 13
000010100010001111000010010011001000001100111100000000
000000000000001111000011110000001101110011000000010000
001000000000000111100000000111101000001100111100000000
000000000000000000100000000000001010110011000000000000
110011100001001101000010100101101000001100111100000000
110000000000100111100100000000001011110011000000000000
000000000001001101000111000001001000001100111100000000
000000000000101011100100000000001101110011000000000000
000000100000000001000010100001001000001100111100000000
000000000000000000000110110000101001110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000101111110011000000000000
000000001111010000000111100001001000001100111100000000
000000000000000000000110100000001010110011000000000000
000000000000000001000000000101101001001100110100000000
000000000100000000000000000000001000110011000000000000

.logic_tile 13 13
000000000000000000000011101101101000101111010010000001
000000000000001111000010100101011001111111010000000000
001000000000000111000000000000000001000010000000000000
000000000000000000100000000000001100000000000010000000
010001000000101000000110101001101011010111110000000000
000010000000000101000000000111001011000111010010000000
000000000000000001000111101001000000000001000000000000
000000000000001101100100000111000000000000000000000000
000000000001000000000111100000000001000000100100000000
000000001011100000000100000000001101000000000000000000
000001000000000001100000010000011110000100000100000000
000010100000000000000011110000010000000000000000000000
000010000000000000000000000000001110000100000100000000
000000000000000000000010000000010000000000000001000000
000000001010001111100010000101011011010111100010000000
000000000000000001000000001011111000011011100000000000

.logic_tile 14 13
000001000000000001100110101000000000000010000000000000
000000000000000000100010001101000000000000000001000000
001000000000000000000110000111111010101111010000000000
000000000000000000000110010001101100111111010010000000
110000000110001011000010101101011111010111110000000000
110000000000001111000010101011011110000111010000000000
000000000000000001000110010001001011101011110000000000
000000000000000000000010011001111110110111110010000001
000010000000000111100000011101111100111111010010000000
000000001010000000100011010101101010111111000010000000
000000000000000111000111111011011011111111110010000000
000000000000000001000011011011101001111001010010000000
000000000000000001100011101101001110111110110000000000
000000001110000111100100001001101110110110110000100000
000000000000001001000011100011100000000000000110000000
000000000000000011000011110000000000000001000000000000

.logic_tile 15 13
000000000000100000000000000101101101111110110000000000
000000000001000101000000000101011000111101010010000000
000000000000000101000000011001101100101011110010000001
000000000000000101100011000101101011111011110000000000
000000100000000111100010001011011010101111010000000000
000001000000001101100010100101001111111111010010000000
000000000000000101000110000000000000000010000000000000
000000000000000001000000000000001010000000000000000000
000000100000001101000011100000011000000010000000000000
000001100000000111100000000000000000000000000000000000
000000000000000011100000001101011011111110110000000000
000000000000001111100000000111111010111101010010000000
000010000000010000000011111011111010111111110000000000
000001001101110000000111000011001000111001010010000010
000000000000001111000000000111100000000000000000000000
000000000000001011000000000000001111000000010000000000

.logic_tile 16 13
000000000001010000000111110000000000000000000100000000
000000000000000000000110001001000000000010000000000000
001000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000001000000000000000000001011001001111011110000000000
000010000001000000000000000001111010110011110010000000
000000000000000101000000000000001100000100000100000000
000000000000000000100000000000010000000000000000000000
000000000000000000000110000111001110000000000000000000
000000000000000000000111110000010000001000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000001010000000000000010000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000001011000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001001000000001000000000000000000000000000000000000000
000010100000001111000000000000000000000000000000000000
110000000000010000000110100000000000000000000000000000
000000000000101111000011100000000000000000000000000000
000000000000000000000000000001101010001000000100000000
000000000000000000000000001101010000001101001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001010010000000100000001
000000000000000000000000000000011000100001011000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000110000000000110110111100000000000000100000000
000000000000000000000011100000000000000001000010000000
001000000000000000000000000000001010000100000100000000
000000000000001101000000000000010000000000000000000000
000000000000100000000111100000000001000000100100000000
000010100000010000000000000000001111000000000010000000
000000000000001000000000000111001000000010100010000000
000000000000000111000000000000011001001001000000000000
000010000000000111100000001000011010000110100000000000
000001000000000000100000000001001110000000100010000000
000000000000000000000111100111100000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000100001000000000000011100000100000101000000
000010100000010000000000000000010000000000000000000000
000000000000000111000111100000000000000000100100000000
000000000000000001100100000000001100000000000010000000

.ramb_tile 19 13
000000000000001000000111101011100000000000
000000010000000111000000001101100000100000
001000000000001000000111111011100000000000
000000000000001111000011101111100000000000
110000001000001111100111101101100000000000
110000000000001111000100000101000000000000
000000000000000111000111001001000000000000
000000000000001111100000001001000000000000
000010100000000111100000000011000000000000
000001001011010000100000001101000000010000
000000000000000011100111110001100000000000
000000000000000000100111101001100000000000
000000000000000000000010000101000000100000
000000000000000000000000000101000000000000
110000000000000001000000001001100000000000
110000001000100000000011110011000000000000

.logic_tile 20 13
000000000001010101000000001101111010000111000000000000
000000000000000011100010110101011011000010000000000000
001000000000000101100000000011101001010000100100000000
000000000000001101000000000000011100101000001001000000
110000000100001000000111011000011001010100000100000000
000010000000001011000110100011001000010000101001000000
000000000000000001000000000011111100001000000100000000
000000000000000101000010111101010000001110001000100000
000000000001000000000000001001000001000001010100000000
000000000000100000000011100111001100000010011000000000
000000000000000011100000010011011100001001000100000000
000000000000000001100011100101100000001010001001000000
000000001010000000000000001111100000000000010100000000
000000000000000000000010110011101000000001111000000100
110000000000010101000000000011100001000000010100000000
100000000000001111100010111111001110000010111000000000

.logic_tile 21 13
000000000000000111100000000111000001000001010100000000
000000000000000000100010100011101000000010011000000100
001000000000001000000111001011100001000010100000000000
000000000000001011000100000101101001000010010000000000
110000000000000001100000011101011100000110000000000000
000000000000000000000011010101101010000010100000000000
000000000000011011100111111111111000001001000100000000
000000000010000101000111101111000000001010001000000100
000000000000000000000000001001000001000001010100000000
000000000000001111000000001101001000000001101000000001
000001000001000111100111010000000000000000000000000000
000000101000100000100110000000000000000000000000000000
000000000000000000000000010011100001000001010100000000
000000000000000000000010101001101000000001101000000000
110000000000000111100011101111111000001001000100000000
100000000100000000000110001101100000001010001000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111100000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010000000000001000000100100000000
000000100000000000000000000000001101000000000001000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000010000100000000
110000000000000000000000001011000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000100000000000000000000000000000000
110000010000000011000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000010100010001000000000000000000000000010000000000000
000000000100000111000000000000001101000000000000000000
001000000000000000000000000000011100000010000000000000
000000000000000000000000000000000000000000000000000000
010000000001100111100010000000000001000000100100000000
000000000111110000000000000000001011000000000010000000
000000000000000000000011110000011110000010000000000000
000000000000000000000110000000010000000000000000000000
000010110011010000000000010000000000000000000100000000
000000010000010000000010000101000000000010000000000000
000000010000001000000000000000000001000010000000000000
000000010110000001000000000000001011000000000000000010
000000110100000000000000000000000000000000100100000000
000011010000000000000000000000001011000000000000000000
000000010000000000000110000001000000000000000100000000
000000010000000000000000000000000000000001000000000000

.logic_tile 11 14
000001000100001000000000010000011000000100000100000000
000000000000000111000011100000010000000000000000000000
001000000000001000000011110001101010000000000000000000
000000000000000101000110100000110000001000000010000000
110010100000100000000010010000000000000010000000000000
010000001010000000000011000000001100000000000000000000
000000000000000000000110100000011100000010000000000000
000000000000000000000000000000010000000000000000000000
000001010010001000000000010000000000000000000100000000
000010110000010001000011100001000000000010000000000000
000000010000000000000000010101101100000110110000000001
000000010000000000000010001101101111001111110000000000
000001010010100000000000000000000000000000100100000000
000000010000000000000010010000001001000000000000000000
000000010000000000000000000011111000010111100000000000
000000010110000000000000001101101111011011100010000000

.logic_tile 12 14
000000000001010000000000001101000001001100110100000000
000000001010000000000000000001101010110011000000000000
001010000000001000000000000000011110000010000000000000
000000000000000001000000000000010000000000000000000000
110001100000001011100111100101101111010111100000000000
110010100110000001100110000101011100010111010010000000
000000000000001001000000001000000000000010000000000000
000000000000000101000010010101000000000000000000000000
000000010000000000000000000000011010000010000000000000
000010010000000000000000000000010000000000000000100000
000000010000000000000000000000000001000010000000000000
000000010000001111000000000000001110000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000001001000011100000000000000000000000000000
000010010000000000000110100101001010011111100000000000
000000010000001101000000000111101010000111010010000000

.logic_tile 13 14
000000000000000000000000001111011011011111100000000000
000000000000000000000000001101011101001011100010000000
001000000000000000000010000000000001000000000000000000
000000000000000000000110101111001111000000100000000010
010000000001011000000111100000000001000010000000000000
110000000000000011000100000000001110000000000000000000
000000100000000101000011110001111110010111110000000000
000001000000000000000011100111101010001011100000000000
000000010001000111100000000111011000000000000000000000
000000010100100000000000000000110000001000000000000000
000010010000000000000000010000000000000000000100000000
000000010000000000000011000011000000000010000000000000
000010010001000000000111101101001111010111100000000000
000000010000100111000010001111001010101011100000000010
000000011110000001100110010111000000000000000100000000
000000010000000000000011010000100000000001000000000000

.logic_tile 14 14
000000001100000000000000000011101011101111010000000000
000000000000000000000000001111101010111111010010000001
001000000000000000000000000111000001000000000000000000
000000000000000000000000000000101111000000010000000000
010000001100000000000110100111001011111111110010000000
100000000000001101000010001101111101111001010000100000
000000000000000011100000000111100000000010000000000001
000000000000001101000011110000000000000000000000000000
000001011110000000000000000000011010010000000000000000
000010011110000000000000000000001111000000000000100000
000000010000001000000111110000000000000000100100000000
000000010000001111000010000000001110000000000000000000
000000010000001000000010011000000000000000000100000000
000000011100001111000011000011000000000010000000000000
000000010000000001100011100111111111101111010000000000
000000010010000000000011101101101011111111010010100000

.logic_tile 15 14
000001001110000011100111100000001000000100000100000000
000000101100000000000010010000010000000000000000000000
001000000000000000000000011111001100111111110000000001
000000000000000000000010100101001011110110100010000000
010011100011010101000000011000000000000010000000100000
100011000000100000100011001101000000000000000000000000
000000000000000000000010100101000000000010000000000000
000000000110001111000111110000000000000000000000000010
000011110000001000000000011101101010111110110000000000
000011010000000001000010010011111001110110110010000000
000000010000001001100000000000000000000000100100000000
000000010000001101000000000000001000000000000000000000
000001010000100111100000001000000000000010000000000000
000000111100010000100000001001000000000000000000100000
000000010000000000000011100111101101101011110000000000
000000010110000000000000001101111100111011110010000010

.logic_tile 16 14
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
001000000000000000000011110000011110010000000000000000
000000000000000000000011100000011111000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000000000000000
000000010000000000000000000111001001000000100000000000
000001010000000000000000010000000000000000000000000000
000000110000000111000011000000000000000000000000000000
000000011100000000000110000001100000000000000100000000
000000010000000000000000000000100000000001000000100000

.logic_tile 17 14
000001000000000000000000000000011010000100000100000000
000010000000001101000000000000010000000000000000000000
001000000000000111100011100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000001000000100000000011100001100000000000000100000000
000010000001011111000100000000000000000001000000000000
000000000000011000000000000000001100000100000100000000
000000000000001111000011110000010000000000000000000000
000001010000000000000000000000001010000100000100000000
000010011000000000000011110000000000000000000000000000
000000010001010001100000001001001011101011110000000001
000000010000000000000000000101011001111011110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000011000000000010000000000000

.logic_tile 18 14
000000000000000001100110110001000000000000010100000000
000000000000000000100011111001001010000001111010000000
001000000000000000000110100001011010010100000100000000
000001000110000000000000000000111011100000011000000000
110000001000000101000000010011011100000010000010000000
000000100000000000000010101011110000000111000000000000
000000000000001000000110000011001100000110000000000000
000000000000000101000100000011010000001010000010000000
000000011000000001100111100000001001010000100100000000
000000010000000001000010001001011110010100001000000000
000000010000000000000110001011111110001001000100000000
000000010000000000000010011001110000000101001010000000
000000010000000000000000000000000000000000000000000000
000010110000000000000010100000000000000000000000000000
110000010000000101000111000000011111010000000100000000
100000010000000000000100001111011010010010101000000000

.ramt_tile 19 14
000000000000001111100010001001100000000000
000000000000000111100110001011000000010000
001000000000001111000000000111100000000000
000001000000001111100010010101100000000001
110000000110000000000000000011100000000000
110000000001010001000000001011100000000000
000000000000000001000000000111100000000000
000000000000001111000000001001000000000001
000000010001000000000000001001000000000001
000000010001000000000010011001000000000000
000000010000000011100011101001100000000000
000000010000000000000010010111000000000000
000010010000000000000111000101100000000000
000001010000000000000100001001000000000000
010000110000000111000111101001000000000001
110001010100001001100000000011000000000000

.logic_tile 20 14
000010100000000011100000001001000000000010000000000000
000000000000000001000000001101001010000011010000000000
001000000000000001100110000111100000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000000001101000000000000000000000000000100000000
000000000000000001100000001111000000000010000000000000
000000000000000000000010100001011100000110000000000000
000000000000000000000011110111001010000001010000000000
000000010000000000000111010000011010000100000100000000
000000110000001111000011100000010000000000000000000000
000010010000011000000000001000001100010010100000000000
000000010000001111000011111001011000000010000000000000
000000010000000000000011100001001100000010000000000000
000000010000000001000100000011010000001011000000000000
000000010000100000000011100001011101000110000000000000
000000010000000000000100000111011000000001010000000000

.logic_tile 21 14
000000000000000011100110101000000000000010000000000000
000000000100000000100011100001000000000000000000000100
001000000000011000000110111101111001101000110100000000
000000000000000011000011010111001100111100110000000000
110000000000000101000011100001001101111101010100000000
110010000000001101100110100101011100110100010000000000
000000000000001101000010101001101000111001010100000000
000000000000000001100100001011111000110110010000000000
000000010000000001100110011101001111111001010100000000
000000010000000000000010001111001000111001100000000000
000000011110010001100110001001101100111101010100000000
000000010000000111000000001111011011110100010000000000
000000010000001000000011001001101100111101010100000000
000000010000001001000000000001101011111000100000100000
000000010000001000000010011101111000111001010100000000
000000010000001011000111000101101001111010100000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000111000000000001111011000000100100000000
000000000000000111100000000000001010101000011001000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
110000110000000000000000000000000000000000000000000000
100001010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000001010000000000010000000001000010000000100000
000000000000000000000010000000001001000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000000111000000000000000100000000
000000001010000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000010000000000000
000000010000000000000000000000001001000000000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000001011000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000011000000000000000100000000
110010000000010000000100000000000000000001000000000000
000000000000000111000000000000000000000010000000100000
000000000000000000100000000111000000000000000000000000
000000010100000011100000000000000001000000100100000000
000010010000010000100000000000001010000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010011011000000000000001000000000000000100000000
000000010000010101000000000000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000001111000000000000000000000000000100000000
000000000000001111000000000001000000000010000000000000
001000000000000000000000010001100000000010000000000000
000000000000000111000010100000100000000000000000000010
010010000000000000000000011111101011000110110000000000
000000000000000000000010100001011111001111110010000000
000000000000001000000000010000000000000010000000100000
000000000000000101000011101101000000000000000000000000
000001010000001000000000001001011101010111100000000000
000000010110000001000000001001011111100111010000000000
000000010000000000000110001111101100000110100000000000
000000010000000000000000000101101000101111110000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111000000000001000000100110000000
000000010000001111000000000000001011000000000000000000

.logic_tile 13 15
000000000000000000000000011011011010101011110010000000
000000000000000000000010001011001111110111110010000000
001000000000000101100000000000000000000000000100000000
000000000000000000000000001011000000000010000010000000
010000000000000000000000010011100000000000000100000000
100000000000000000000010000000000000000001000000000000
000000000000001000000000000011000000000000000000000001
000000000000000101000000000000001111000000010000000000
000000010000000001100011110000011110000010000000000000
000000011010001111000110100000010000000000000000000000
000000010000000111000000000000001000000010000010000000
000000010000000000100010110000010000000000000000000000
000000010000000000000011110000000000000010000000000000
000000010000000000000011000000001101000000000000000000
000000010000000101000000011111101110111111110000000000
000000010000000000100010100001011011111001010010000000

.logic_tile 14 15
000001000000000000000000000011000000000000000100000000
000000100000000000000000000000100000000001000000000000
001000000000000000000000000000001110010000000000100000
000000000000000000000000000000001011000000000000000000
110001000100000001000000000000000001000000100100100000
010010100000000000100010000000001101000000000000000000
000000000000000001000000010101101011010000000000000001
000000000000000000100010000111001011000000000000000000
000000010001000000000111110000000001000000100100000000
000000010110100000000011000000001110000000000000000000
000000010000000000000111110111100000000000000000000000
000000010000000000000111000000101011000000010000100000
000001010000000101000000000000011110000100000100000000
000010110000000001100000000000010000000000000000000000
000000010000000111100111001000000000000000000100000000
000000010000000000100111111011000000000010000010000000

.logic_tile 15 15
000000000001010001100111100000011010000100000100000000
000000000000000000000000000000010000000000000000000000
001001000000000111100011110111000000000000000100000000
000010100000000000000111010000100000000001000000000000
010010000001010000000000000001011001101011110000000000
100001000000100000000000001011001011110111110010000000
000000000000000000000010000000000000000010000000000000
000000000000000000000111110000001110000000000000100000
000010011001010111100000011111001101111011110000000000
000000111100100000100011001001001110110011110010000000
000000010000000101000000001000000000000000000000000000
000000010000000000100000000011001001000000100000000000
000000010001011000000111000000001110000010000000000000
000000010000110001000111110000010000000000000000000010
000000010000000001100000000000000001000000100100000000
000000010000000000000000000000001001000000000000000000

.logic_tile 16 15
000000000000100101000000000101000000000000000000000000
000010000001000001000010110000001001000000010000000000
001000000000000000000110110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
010000000000000000000000000011111101111111110000000001
100000100000001111000000000011011111110110100010000000
000000000000000000000111000000000001000000000000000000
000000000000000000000000000101001110000000100000000000
000001010100101000000000001000001010000000000000000000
000000110000010001000000000011000000000100000000100000
000000010000000001000111010101111100111111110000000000
000000010000001111000011100001111010110110100010000100
000000010000000000000110001011111000111110110000000000
000000011010000000000000001001111111111001110010000000
000000010000001000000110000001000000000000000100000000
000000010000000011000000000000000000000001000000000010

.logic_tile 17 15
000000000000001000000000011000000000000000000000000000
000000100000001111000011111101001001000000100000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000010010000000000000000000000000000
000000000000001001000010011000011011000110000000000000
000000000000000001000111011101001010000010100010000000
000000010000000000000000000101001010000000100100000000
000000010000000000000000000000011000101000011000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000010000000
001000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000110000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000010
000001010000000111100000001000000000000000000100000000
000010010000000000100000000111000000000010000001000000
000000010000000111100000000000000000000000000100000000
000000010000000000100000000011000000000010000000000010
000000010000000000000011110000000000000000100100000000
000000010000000000000111100000001111000000000001000000
000000010000000011100000001000000000000000000100000000
000000010000001111100000000111000000000010000010000000

.ramb_tile 19 15
000000000000000111100111101111100000000000
000010110000001111100111100011100000000000
001000000000000011100000000001000000000000
000000000000000111100000000001000000000000
010000000000001111100000001001000000000000
010000000001011111000000001111100000000000
000000000000000000000111101111100000000000
000000000000000000000100000011000000000000
000000011100101011100000000101000000100000
000000010000011011000000000011000000000000
000000010000001011100111100111000000000000
000000010000100011000000000011100000000000
000000010000100000000111101011100000000000
000010110001000000000100001101100000000001
010000010000000111100111011101000000000000
010000010000000000100011100001000000100000

.logic_tile 20 15
000000000000001000000000011101100000000010100000000000
000000000000000101000011110001001101000001100000000000
001000000000001000000000000011101110000000100100000000
000000000000000001000000000000001111101000011000000000
110000000000001101100110100000001100010000000100000000
000000000000001111000000000011001001010010101000000000
000000000000001111100000010001000000000001010100000000
000000000000000011100011110101001100000001101000000000
000000010000000011100000001111101100001001000100000000
000000010000001101000010000101100000000101001000000000
000000010000001000000000011011101110001001000100000000
000000010000001111000011100111100000001010001000000000
000000010000000011100000000111001100000000100100000000
000000010000001111000010110000001011101000011000100000
110000010000000000000000000000001011010100000100000000
100000010000001101000010110011001011010000101000100000

.logic_tile 21 15
000000000000001000000110101111001110010001110100000000
000000000000001011000011101001011011010111110000000000
001000000000001101100000011101101010000110100000000000
000000000000001011000010000101101110000000100000000000
010010000000001111100010111011100000000000100000000000
010000000000000101000110101101101111000010110000000000
000000000000011111000011110001011000000110000000000000
000000000000000001000011011001000000000101000000000000
000000010000000111000000000000011001010010100000000000
000000010000000000000000000111001000000010000000000000
000000010001000000000010100101111101000110100000000000
000000010000100001000000000101101110000100000000000000
000001010000001001000110011101101011000100000000000000
000010010000001011000010001101111000101000010000000000
010000010000001000000111000111111010101100000000000000
110000010000000011000000000111111100001000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000101
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000011110000100000100000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000011100001000000000010000000000000000000000000000
000000010000001111000011010000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000001000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
010000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000011010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000010000100000000
000000000000000000000000000000001000000000000010000011
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000001101000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
001000000000000000000000000000000000000010000000000000
000000000000000000000000000000001111000000000000000000
110000001110000000000000000000001100000100000100000000
110000000000000000000000000000010000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000111100000000000000100000000
000000000000000000000100000000100000000001000010000000
000000000000000000000000000001000000000001000000000000
000000000000000000000000000001000000000000000000000000
000001001100000000000111010111000000000000000000000000
000010100000000000000110000000101000000000010000000000
000000000000000000000000010000000000000000000000000000
000000000100000000000011000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000011000001000000001000000000
000000000000000000000011110000101001000000000000001000
001010000000000000000000010011101001001100111100000000
000000000000000101000011110000001101110011000000000000
010000000000000000000111100111001001001100111100000000
110000000000000000000000000000101000110011000000000010
000000000000000000000000000001001000001100111100000000
000000000000000000000010100000101110110011000000000010
000010000000001000000011100101101001001100111100000000
000000000000000101000100000000101111110011000000000001
000000000000000111100110100111101001001100111110000000
000000000000000001000000000000001111110011000000000000
000000000000100000000110110011101000001100111100000000
000000000000001111000011100000001111110011000000000010
000000000000001001000011110011001001001100111100000000
000000000000001111000110100000001110110011000000100000

.logic_tile 14 16
000000000000000000000000000000000001000010000000000000
000000000000000000000010010000001011000000000000000000
001000000000000001100000000111011011000001000000100000
000000000000000101000000000111001100000000000000000000
010000000100000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000100000000001000010100000011000000010000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111100000000000000001000000000000000000
000000000000000000100000001111001101000000100000100000
000000000000000001000000000000000000000000000100000000
000000000000000000000010110011000000000010000000000000
000000000000001111000010000000011000000010000000000000
000000000000000111100100000000000000000000000000000000
000000000000000000000000000000000000000010000000000000
000000000000000000000000000101000000000000000000000000

.logic_tile 15 16
000000000000100111100000000111100000000001000000100000
000000000001000000100000001111100000000000000000000000
001000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000010111000000000000000000000000000000000000
000001000000100001000000000111000000000001000000100000
000000100001010000000011110001100000000000000000000000
000000000001010000000000011001101011000001000000000000
000000000000100000000010101011001100000000000000000010
000000100001001000000000010000001100000010000010000000
000001000000100011000010000000010000000000000000000000
000001000000001000000011101101101110001100110100000000
000000100000001011000000000101100000110011000000000000
000000000000000000000000000111000001000000000000000000
000000000000000001000010000000101110000000010000100000

.logic_tile 16 16
000000000110000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000100000100001
000000000000000000000000000111001000000000000010000100
110010100000000000000000000011100000000000000100000000
110001000000000000000000000000000000000001000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010001000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000100000000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000011100000000000000000000010000010000000
110000000000000000000000000000001111000000000010000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000111101110001100110110000000
000000100000000000000000000000110000110011000010000011
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramt_tile 19 16
000000000000000111100000001011100000000000
000001000000000000000000001111100000000000
001010000000000000000000011011000000000010
000001000000000000000011101111000000000000
110000000000100011100000011011100000000000
010000000000010000000010100111000000000000
000000000000000111000000001101100000000000
000000000000000000100000000111000000001000
000000000000001000000000010111000000000000
000000000000000011000011111111000000000000
000000000000001111000010000101000000000000
000000000000000111000000001111000000010000
000000000000001101100110110001000000000000
000000100000000111000010100111000000000000
110000000000001101100110110001100000000000
010000000000000101000010101101100000000100

.logic_tile 20 16
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001100000000000000000000
001000000001000011100000000101001000001100111100100000
000000000000100000000000000000000000110011000000000100
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000010100000
000000000001011000000000010111001000001100111100100000
000000000000000001000010000000100000110011000000000100
000000000000000000000000010101101000001100111100000100
000000000000000000000010000000000000110011000000100000
000000000000000001100000000000001001001100111100000001
000000000000001111000000000000001100110011000000100000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000100000110011000000000100
000000000000000000000110000111101000001100110100000001
000000001110000000000000000000100000110011000000100000

.logic_tile 21 16
000000000000010011100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100011100111011011100000000000000000
000000000000000000100000000001011111111000000000000000
000000100000000001000000000001101100001100110010000000
000001000000000000100000000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000001000000000000000000100000000
000000000000000000100000000101000000000010000000000000
000000000000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011101110000100000100000000
100000000000000000000000000000110000000000001000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000010000100000000
000000000000000000000000000000001000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001100000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 17
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
001000000000001000000000010101100000000000001000000000
000000000000100001000010000000000000000000000000000000
000000000000000000000000000111001000001100111110100000
000000000000000000000000000000100000110011000000000011
000000000000000001100110000000001000001100111100100000
000000000000000000100000000000001101110011000010000001
000000000000000000000110000000001001001100111100000001
000000000000000000000000000000001000110011000010100011
000000000000000000000000000111101000001100111110000101
000000000000000000000000000000000000110011000000100010
000000000000000101100000010000001001001100111110000101
000000000000000000000010000000001001110011000000100010
000000000000000001100000000101101000001100111100000001
000000000000000000000000000000100000110011000010100110

.logic_tile 11 17
000010000000010001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001001100110110000000
000000000000000000000000000001001100110011000010100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010110000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000010010000000000000000000000000010000000000000
000010100000110000000011110000001010000000000000000000
001000000000000111100000000000000001000000100100000000
000000000110000101100000000000001000000000000000000000
010000100000000001100000000000000000000000000000000000
010001001100000000000000000000000000000000000000000000
000000000000000001100000000000011000000010000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000010011100000000000000100000000
000000001100000000000011100000100000000001000010000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000000101000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 13 17
000001100000000000000110100101101001001100111110000000
000011000000000111000000000000101001110011000000010000
001000000000000000000000010001001000001100111100100000
000000000000001111000010100000001111110011000000000000
110000000000111000000000000101101001001100111110000000
110000001010000101000000000000001000110011000000000000
000000000000001000000000000111001000001100111110000000
000000000000001011000011110000001101110011000000000000
000001000000001001100110100011001001001100111100000000
000010000000000111100000000000001111110011000000000001
000000000000000000000110100111101000001100111100000000
000000000000000000000011110000001001110011000000000010
000010100000000001000011110011101001001100111100000000
000011100000000000000110100000101101110011000000000000
000000000000000001000011100011001000001100110100000000
000000000000000000000100000000001010110011000000000010

.logic_tile 14 17
000000000101010111000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000000000000000111100111000000000010000000000000
110000000110000000000000000000100000000000000000000000
000000000000000000000000000111000000000010000000000000
000000000000000000000010010000000000000000000000000000
000011000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000001000001110000000000000000000
000000000000000000000000001101000000000100000000100000
000000000000000001100000010000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000000000000110100111100000000010000000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 15 17
000000100000000000000000000000000001000000100100000000
000001000110000000000000000000001100000000000000000000
001000000000000000000011101111101011000000000000100000
000000000000000000000100000011001101000000010000000000
010000000101011111000111100111100000000000000100000000
110000000000000001000100000000100000000001000000000000
000001000000000000000000000000011100010000000000000000
000000100000000000000000000000011010000000000000100000
000000101010000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000111000110010011101100000000000000000000
000000000000000001100011000000110000001000000000100000
000000000000010000000000000101000000000010000010000000
000000000000100000000000000000000000000000000000000000
000000000000000011100000000000000001000000100100000000
000000000000000000100010000000001001000000000000000000

.logic_tile 16 17
000000000000100111000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
110000000001010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 17 17
000011000000000101000000000001001101000000100100000000
000011000000000000000010110000001110101000011000000000
001000000000000000000000000111000000000001000000000000
000000000000000000000000001101000000000011000010000000
110000000000010101100000010011000000000001110100000000
000000000000100000000011111001001111000000101000000000
000000000000001001000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000100000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000100000000000
000000000000000000000000000000001011000001010010000000
000000000000000001100111110000000000000000000000000000
000000000000000000100010000000000000000000000000000000
110000000000000111000000000101000001000010100000000000
100000000000000000100000001111001010000001100010000000

.logic_tile 18 17
000000001001000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000010000000
001000000000000000000000010000000001000000100100000000
000000000000001101000011100000001101000000000010000000
000000000000101000000111101000000000000000000100000000
000000000000000101000000001001000000000010000010000000
000000000000000111000000010111100000000000000100000000
000000000000000000000011110000000000000001000001000000
000000000000000000000000000000000000000000100100000000
000000000110000000000000000000001111000000000010000000
000000000000000000000011100001111101100100000000000000
000000000000001111000000000101001110010100000010000000
000000000000000000000010000000000000000000100100000000
000001000000000000000000000000001011000000000010000000
000000000000000001000000000101100000000000000110000000
000000000000000001000000000000000000000001000000000000

.ramb_tile 19 17
000000000000001111000000011000000000000000
000000011000001111100011111011000000100000
001000000000001111000000000011000000000000
000000000000000111100000000011100000100000
110000001000000000000011101111000000000000
110000000010100000000100001101100000000001
000000000000100000000011111111100000000000
000000000000011111000111010001100000000000
000001000001000111100000010101100000000000
000010001000000000000011101101100000000000
000000000000000011100000000001100000000000
000000000000000000100011110001000000000000
000000000000000000000010000101100000000000
000000000000000000000011111001000000010000
110000000000100001000011101001000000000000
110000000001010000000100000011000000000000

.logic_tile 20 17
000000000000010000000111101011001101101000000000000000
000000001001110000000111110101011001001001000000000010
001000000000000101000110010000001101000100000100000000
000000000000000101000010000111001111010100101000000000
110000000000000000000011101001111111100010000000000000
000000100000000000000100000001001100001000100000000000
000000000010001001000000001001001110001101000100000000
000000000000000101000010011111100000001000001000000000
000000000000000101100110000011011001100000000000000000
000000000000001101100011111101011010101001000000000010
000000000000001000000010000000011101000100000100000000
000000000000000111000010111001011111010100101000000000
000000000000001111100000000011111011000110000000000000
000000000000000111100000000000111110000001010000000000
110000000000001001100000011000001101010000100100000000
100000000000000101000010101111011010010100001000000000

.logic_tile 21 17
000010000000000000000000010111111111100010000000000000
000001000000000000000010001101011010000100010000000000
001000000000000000000000001111011101100010000000000000
000000000000000101000000001011101100000100010000000000
000000000110001001100110011011001110100010000000000000
000000000000000001000010101111011110000100010000000000
000000000000000001100000000000011100000100000100000000
000010100000000000000000000000010000000000000000000000
000000100000000111100000010000000001000000100100000000
000000000000000000100010100000001110000000000000000000
000001000000000111100110010000011000000100000100000000
000010000000000001000110100000000000000000000000000000
000000000000000001100110010101001010100000000100000000
000000000000000000100110010101101001000000000011100010
000000000000000101100110010000001100000100000100000000
000010100001000111000010010000010000000000000000000000

.logic_tile 22 17
000000000000000111100110100001100001000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000001101100110100000001001001100111010100000
000000000000000101000000000000001010110011000000000110
000001001000000000000011100001101000001100111000000000
000010000000000000000100000000100000110011000001000010
000000000000000000000111000101001000001100111010100000
000000000000001111000100000000100000110011000001000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000011100000
000000000010000001000000000001101000001100111000000000
000000000000000000000000000000000000110011000001000010
000000000000000000000000000001001000001100111000000000
000000001100000000000000000000100000110011000010000100
000000000000100000000000000000001001001100110000000000
000000000000010000000000000000001100110011000011100000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000001001100000010101000000000000001000000000
000000000000000001000010000000000000000000000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000100000000000001101110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000110100000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 4 18
000000000000000101000000010001011100000010000000000000
000000000000000000000010101001011011000000000000000000
001000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101000110100000001011000000000100000001
000000000000000001100000000101001101010000000010000011
000000000000001000000000010000000000000000000000000000
000000000000000101000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101000000000101111001000010000000000000
000000000000000000100000000111001001000000000000000000
000000000000000000000000001000000001001100110100000000
000000000000000000000000001011001011110011000000100000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000010000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000011100000100000100000000
000000000000000000000010100000010000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000111001000001100111110100000
000000000000000000000000000000000000110011000001010010
001000000000000001100000000000001000001100111110100001
000000000000000000000000000000001100110011000001000010
000000000000100000000110000000001000001100111100100000
000000000001010000000000000000001101110011000010000011
000000000000000000000000000101001000001100111110100001
000000000000000000000000000000100000110011000000000001
000000000000000001100000010111101000001100111110000000
000000000000000000000010000000000000110011000010100010
000000000000000000000000010000001001001100111110000000
000000000000000000000010000000001000110011000000100011
000000000000001000000000000000001001001100111100000000
000000000000000001000000000000001101110011000000100011
000000000000001000000110000111101000001100111100000001
000000001010000001000000000000100000110011000010000010

.logic_tile 11 18
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000001001110001110100000000000
000000000000000000000000000101101101001111110010000000
110000000000001000000000000111011100010111110000000000
010000000000001111000000000111101001001011100010000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110010111000000000000000100000000
000000000000000000000011100000000000000001000000000000
000000000000000001100000000111100000000000000100000000
000000000000000000000010110000000000000001000000000000
000000000000000001000000000000000000000000000000000000
000000000000001101100011110000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 12 18
000000000110000011100000001101111000111111010010000000
000000000110000000100000000011111101111111000010000000
001000000000001001100010100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
010000001000000000000000000001011001011111100000000000
000000000000000000000000000111001000000111010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100001010000000000010000000000000000000000000000
000001000000100000000010000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000101000010000111000000000010000000000000
000000000001100111000000000000000000000000000000000000
000000001100010001000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 13 18
000000000010000000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
100000000100110000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000010000000000000011100000000000000100000000
000000001010000000000000000000000000000001000000000000
000000100000000001000000000001000000000000000100000000
000001000000000000000000000000000000000001000000000000
000010100000010000000000000000000000000000000000000000
000000000001110000000000000000000000000000000000000000
000000101110000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000110100011011100000000000000000000
000000000000000000000000000000100000001000000000000000
001000000000000101100011101000000000000000000100000000
000000000000000000000000001001000000000010000000000000
110000000000000000000110000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000010100000000000000000000000001110000000000000000000
000001000000000000000000001011000000000100000000000000
000000000000011111100010100001101111111111010000000000
000000000000100011100010001011001101111111000010000001
000010100000000001100000010000001100000100000100000000
000000000000000000000011010000000000000000000000000000
000000000000001001100011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011001010111111010000000000
000000000000000000000000001001111100111111000010000000

.logic_tile 15 18
000000000000000001100000010101011111111110110000000000
000000000001001101000011011001101001110110110010000000
001000000000000000000110000001001101000000000000000000
000000000000000000000010110011001010001000000000000000
010001000000000000000000000000000000000000100100000000
100000000000000000000011110000001111000000000000000000
000100000000001000000000000000000000000000000000000000
000100000000000011000000000000000000000000000000000000
000000000000111111000000000000011100000100000100000000
000010000000010011100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000101000111100001011000101111010000000000
000000000000000000100000001001011110111111010010000000
000000000000001000000000000000011100000100000100000000
000000000000000001000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000010000000000000000000000000000
000010101100000000000010100000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
010000100000000000000111100101111001101011110000000000
110001001100000000000100001001001010111011110010000000
000000000000001011100000000000000001000000100100000000
000000000000000001000000000000001111000000000000000000
000000000000000000000110000000001100000000000000000000
000000000001010000000000001111010000000100000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 17 18
000000000000000000000000010000000000000000100100000000
000000000000000000000010100000001011000000000000000000
001000000000000111000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000001000011100000011000000100000100000000
000000100001000000000100000000000000000000000000000000
000000000000000111000000000000001000000100000110000000
000000000110000000100010110000010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000100101000100
000000000000000000000000000000001010000000000011000001
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000010000000

.logic_tile 18 18
000000001000001000000110100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
001000000000000001100110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000101100111100011011000000100000100000000
000000000000000000000100000000111011101000011010000000
000000000000001000000010100001001010001001000100000000
000000000000000101000100000011010000001010001000000000
000000000000010101100011100000001000000110000000000000
000000000000100000000110001011011111000010100000000000
000000000000000101100000001101001010001000000100000000
000000000000000000000000000011100000001110001000000000
000000000000000000000110010101101110001101000100000000
000000000000000000000010101101010000001000001010000000
110000000000000000000000001101101100000110000010000000
100000000000000000000000000001110000000101000000000000

.ramt_tile 19 18
000000000000000001000000001101000000000000
000000100000000000100010001111000000000000
001000000000001011100000001111000000000000
000000000000000111100000000101100000000000
010010000000000000000011100111000000000000
010001000000001111000000000011100000000000
000000000000000001000000000101000000000000
000000000000000001100000000111100000000000
000010100100011000000000001111100000000100
000001000000100111000010001011000000000000
000000000000000111100000000001100000000000
000000000000000000100010000001000000000000
000000000000000111100011100011100000000000
000000000000000001100110001011000000000000
010000000000000000000011101111000000000000
110000000000000001000100000001000000000000

.logic_tile 20 18
000000000000000000000110110000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000110110101111000001001000100000000
000000000000000000000010011001110000001010001000000000
110001000000000111100111100000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010100001101000010000100100000000
000000000000000000000110110000111101101000001000000000
000000000000000000000110001001100000000000010100000000
000000000000000001000100001001101011000001111000000000
000000000000000000000110000011001011100000010000000001
000000000000000000000000000111001101000010100000000000
000001000000000000000000000000000000000000000000000000
000010000001000001000000000000000000000000000000000000
110000000000000001100000000111111001010000000100000000
100000000000000000100000000000011011100001011000000000

.logic_tile 21 18
000000000000000101100110000000011010000100000101000000
000000000000000000000010110000010000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000001111000000001101000000000010000000000000
110000000110001001100110101111001000000111000000100000
000000000000001011000000000001110000000001000000000000
000000000000001111000000010000000001000000100100000000
000000000000000101000011100000001011000000000000000000
000000000000000000000000000001001110000110000000000000
000000000000000000000000001001010000001010000000000000
000000000100000000000000001101101110100000000000000000
000010000000010000000000001111001010101001000000100000
000000000000000111100000010101101110000110000000000000
000000000000000000100010110101010000001010000000000000
000000000000001000000000010101011011101100000000000000
000000000000000001000010000101101110001000000000100000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000001111101111000010000000000000
000000000000000000000000000011111110000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 3 19
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000000000000000010000001000001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000001000000110000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000001001100110000000001001001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 4 19
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101001001100000000000000000
000000000000000000000000000111011010000000000000000000
000000000000001101000000011001001010100000000000000000
000000000000000101100010101101111100000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001011101011000000000000000000
000000000000001101000000001111101110000100000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000000100100000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000010101001000001100111110000000
000000000000000000000010000000000000110011000010010000
001000000000000000000110010101001000001100111100000000
000000000000000000000010000000000000110011000011000000
000000000000001001100000000000001000001100111110000001
000000000000000001000000000000001001110011000010000000
000000000000001000000000000111001000001100111100000001
000000000000000001000000000000100000110011000010000000
000000000000000000000000000101101000001100111110000000
000000000000000000000000000000000000110011000010000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000010000000
000000000000000000000110000000001001001100111110000000
000000000000000000000000000000001001110011000010000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001001110011000010000000

.logic_tile 11 19
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000101000000001111011110010111110000000000
010000000000000000100000000001011010001011100000000000
000000000000001000000000000000000000000000000100000000
000000000000000101000000000001000000000010000010000000
000000000000100000000000010000000000000000000000000000
000000000001010000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 12 19
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000100000000101000011111101011010111110110000000000
010001000000000000100110101111101010111110100010000001
000000000001001000000000000011000000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000011000000000000000000000000000
000000000000001111000011001001001011000000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110000000001110000100000100000000
000000000000000111000000000000000000000000000000000000
000000000000000000000111000111001010000000000000000000
000000000000000000000000000000110000001000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010101101111101111110110010000000
000000000000000000000100001101101101111001110010000000
010010100110010000000000000000000001000000100100000000
100001001010101101000000000000001110000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000110000111100000010111111001111011110000000001
000010000000000000100010001011011101110011110010000000
000000000000000011100110110000000000000000000000000000
000000000000000111000010100000000000000000000000000000
000000000000000000000011101011101010010111110000000000
000000000000000000000000001111001111000111010000000000
000000000000000001000110000000000000000000100100000000
000000000000000111000100000000001100000000000000000000

.logic_tile 14 19
000010000000000000000000000101000000000000000100000000
000001000000001101000010010000100000000001000000000000
001000000000000000000000000111101000010111100000000000
000000000000000000000000001011011010101011100000000000
010000000001001000000000010000000000000000000000000000
000000000000100001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001010000000000110100101100000000000000000000000
000010001100100000000000000000001111000000010000000000
000000000000000001000000000001001110000000000000000000
000000000000000000000000000000010000001000000000000000

.logic_tile 15 19
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
001000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000001010000000000010000000000000000000000000000000
110000000000001101000100000000000000000000000000000000
000000000000000000000000001111000000000000100010100001
000000000000000000000000000111001010000000000011100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000001111000000000000000000000000000000000000
000000000000000011100110001000000000000000000000000000
000000000000000000100000000111001111000000100000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 16 19
000010000000000111100000000000000000000000000000000000
000001001100000000100010110000000000000000000000000000
001000000000000111000010101011101001010111110000000000
000000000000000000000100000101011110000111010000000000
010000000000000000000110000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000111000000000001000000000010000000000000
000000000110000111100000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000001000000000001011101011011111100000000000
000000000000000011000000000101011001001011100000000000
000000000000000000000111100001100001000000000000000000
000000000000000000000100000000001111000000010000000000
000000000000001000000110000000000000000000000100000000
000000000000000001000000000011000000000010000000000000

.logic_tile 17 19
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000010000000001000000100100000000
000000000000000000000010100000001011000000000000000000
110000001010000000000000000000000000000000000000000000
010000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000001010001100010111011011001111111110010000000
000000100000100000000111011001101101110110100010000000
000000000000000000000000001000000000000000000100000000
000001000000000000000011110111000000000010000000000000
000000000110000111000000001001001010111111110000000001
000000000000000000000000001111001110110110100000000000
000000000000001000000110000011100000000000000000000000
000000000000001111000000000000101100000000010000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000000000000000011000000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000001000000100100100000
000000000000000000000011110000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001100110011000000010000
001000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000010111001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000001000000000000111101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000001100110000101101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000110000111101000001100110100000000
000000000000000001000000000000100000110011000000000000

.logic_tile 4 20
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101011001100000000000000000
000000000000000000000010101001011010000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000100100000000
100000000000000000000100000000001011000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000000000000000001100110000101001000001100111100000000
000000000000000000000000000000000000110011000010010000
001000000000000000000000000000001000001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000001000000000000111001000001100111101000000
000000000000000001000000000000100000110011000010000000
000000000000000000000000000000001000001100110110000000
000000000000000000000000000000001001110011000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000001110000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000100100000000
000000000000000000000000000000001001000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001100000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000010000011110000100000100100000
000000000000000000000011110000010000000000000000000000
000000001000000001100000000000000001000000100100000000
000000000000000000000010110000001110000000000000000000
000000000001010000000111100000000001000000100100000000
000000000000001111000000000000001101000000000000000000
000000000001001111100000000101101101010111110000000000
000000000001000111100000001011101100001011100000000000
000000000000001111100011001101101101010111100000000000
000000000000000111000100000111011011010111010000000000

.logic_tile 14 20
000010000000000000000110010000000001000000100100000000
000011100001011111000111110000001110000000000000000000
001000000000001111000010110000000000000000000000000000
000001000000000101100110101001001111000000100000000000
010000000000100000000011100000000000000000100100000000
110000000000010000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010001100000000001100000000000000100000000
000000000000100001000000000000000000000001000000000000
000000000000000000000000000001101001111111110000000001
000000000000000000000000000011111011110110100010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000001010111100000001011011001000110110000000000
000000000000000001100000001001001110001111110000100000

.logic_tile 15 20
000000000110001000000010100000000000000000000100100100
000000000000000111000000000001000000000010000000100010
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000100000000000000010010000000001000010000000000000
110001000000000000000010000001001111000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000010111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000001001011001001010000000000
000010100000000000000010000011111011000010100001000000
110000000000000000000011100001000000000000000010000000
010000000000000000000000000000001111000000010000100000

.logic_tile 16 20
000000000000000111000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000001000000010100000000000000000100100000000
000000000000000001000100000000001001000000000000000000
010010101110000011100011100000000000000000100100000000
110001000000000000100000000000001111000000000000000000
000000000000001000000011100101101110010111100000000000
000000000000001111000000000001101111001011100000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000011110000001101000000000000000000
000000000001000000000000001101011000000110110000000000
000000000000100000000000001001001000001111110000000000
000000000000000001100010010000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
001000000000000000000000001101111101111110110000000000
000000000000000000000000000011011110111110100000100000
010000000000000111100000000000001100000100000100000000
100000000000000000100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000010000000000010110000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010000000000001100111111000000000000000000100000000
000000000000000000000010001011000000000010000000000000
000000000000000000000011100101100000000001000000000000
000000000000000000000000000101100000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000001
000000000000000000000000000000000000000001000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000100000001000000000000010011100000000000000010100001
000000000000000000000011010000001111000000010011100010
001000000000000000000000010000000000000000000000000000
000000000100000000000010000000000000000000000000000000
010000000000000000000111110000011100000100000110100101
110000000000000000000110000000010000000000000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111100000000000000000000
000000000000000000000000000000100000001000000000100010
000000000000001011100010100000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000000000000010100000011100000010000000000000
000001000000000000000000000000011111000000000000000000
110000000000000000000000001001101000000000010000000000
010000000000000000000000000011111011010110100010000000

.logic_tile 13 21
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000010000000000000
000000000000000000000000000000000000000000000000100000
000001000000000000000000000000000000000000000000000000
000010100000001011000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000111100000000000000100000000
000000000000000000100000000000000000000001000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000010000000000000000000011111000000000001000010000000
000001000000000000000011011101100000000000000011100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000010010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000010
000000000000000000000000000000001100000100000100000000
000000001110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001100000000101111110000001000000000000
000000000000000000000010101011001000001001000000000100
000000000000000000000011000000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000101111110010000000000000000
000000000000000000100000001011001000010000100000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001000000000000010000000000000
000000000000000000000000001101000000000000000000100100
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001111010000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000001111100000001100110100000000
000000000000000000100000000011000000110011000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000100100000100
000000000000000000000000000000001111000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000011100000000000000100100000
000000000000000000000000000000100000000001000001000010
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001111100000000000000001000000100100000000
000000000000000111000000000000001000000000000000000000
110000000001000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000001111011000001000000000000
000000000000000000000000000011001000000010100001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101111001000000000000000000
000000000000000000000000000011001000101000010000100000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 24
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000010000100000000
000000000000000000000000001011000000000000000000000000
010000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 25
000000000000100000000110000101000000000000001000000000
000000000001000000010000000000100000000000000000001000
001000000000001000000000000001100000000000001000000000
000000000000000111000010100000100000000000000000000000
000000000000000000000000010000001000001100111100000000
000000000000000000000011000000001101110011000000000000
000000000000001000000110000000001000001100111100000000
000000000000000001000000000000001001110011000000000000
000000000000000000000000010101101000001100111100000000
000000000010000000000010000000000000110011000000000000
000000000000000000000000000111101000001100110100000000
000000000000000000000000000000000000110011000000000000
000100000000000000000000001001000001000000100000000101
000100000000000000000000000111101011000000000010000100
010100000000000001100000001011011000100000000000000000
010000000000000000000000000101111011000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
010010100000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000001
000000000000000000000000000000010000000000000000100110
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000011000001010000100000000000010
110000000000000000000011011111010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110000000000000000000000100000000
000000010000000000000000001101000000000010000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000011100111000000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000010000000000000000000000000000000000000000000001
000000010000000000000000000101001111000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001001100110000000000
000000000000000000000000000111001101110011000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110000000011100010000000100000000
000000010000001001000000000000001111000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000001000010100000000000000000000000000000
000000010000000000000000000011100000000001000100000000
000000010000000000000000000001000000000000000000000000

.logic_tile 10 27
000000000000000000000010100000000001000000001000000000
000000000000000000000100000000001011000000000000001000
001000000000000101100010110000000000000000001000000000
000000000000000000000110000000001001000000000000000000
110000000000000000000110000001101000001100111000000000
110000000000000000000000000000000000110011000000000000
000000000000000001100110100000001001001100111000000000
000000000000000000000000000000001101110011000000000000
000000010000000000000000000001101000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000000000000110000001101000001100110000000000
000000010000000000000000000000100000110011000000000000
000000010000000000000111001111100000000001000100000000
000000010000000000000000000101000000000000000000000000
000000010000001000000000001000001010000000000100000000
000000010000001011000000000111010000000100000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000000000000110000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
010000000000000101000011100001101000001100111000000000
110000000000000000100000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000010000000000000110010011101000001100111000000000
000000010000000000000010000000100000110011000000000000
000000010000001101100110100011101000001100110000000000
000000010000000101000000000000000000110011000000000000
000000010000000000000010000011000000000001000100000000
000000010000000000000000001111100000000000000010000000
000000010000000000000000010111001100000000000100000000
000000010000000000000010000000110000001000000010000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000101100110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000011101111111001000000000000000000
010000000000000000000000001001011011000000100000000000
000000000000001000000110100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010000000101000000010000011000000000000100000000
000000010000000000100010001101000000000100000000000000
000000010000000001100000000000001011010000000100000000
000000010000000000000000000011011100000100000000000000
000000010000000000000000000011101100100000000000000000
000000010000000000000000001101001101000000000000000010
000000010000001000000000001101000000000001000100000000
000000010000000001000000000101100000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000001011111011100110000100000000
000000000000000000000000000011001111011101010000000001
110000000000000000000000010111000000000010000000000000
010000000000000000000010000000100000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000001001100000000001001000001100110000000000
000000010000000111000000000000111011110011000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000001111110000000000000000000
000000010000000000000000000000010000001000000000100000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000001000000000010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
001000000000010101000110000000000001000000000000000000
000000000000000000100100001101001000000000100001000000
110000000000001000000000010011101010001100110000000000
010000000000001111000011000000001000110011000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001100000000101100000000010000000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000011011001110111010100000100
000000000000000000000000001001111010001001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000101000010100000000000000000000000000000
110000000000000000000110001011111001000000000000000000
110000000000000000000000001001011011001000000000000000
000000000000000000000110000101011111010000000100000000
000000000000000000000010110000111011000000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001101011110100000000000000000
000000000000000000100000001101111111000000000000000100
000000000000000000000010110000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000110000000011001010000000100000000
000000000000000000000100000000001011000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000000001010010000000110000000
000000000000000000000000000000011011000000000000000000
010000000000000011100111110000000000001100110000000000
010000000000000000100010000101001110110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000001000001100000000000010000000
000000000000000000000000000101000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000001100000000000000001011101100111110110000000000
000000000000000000000000001011001111111011110000000000
000000000000000001100000001111000000000001000000000000
000000000000000000000000000001100000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000011011101000100000000000000
000000001100000000000000001111001101000000000000000000
000000000000000101100000010111111101010000000000000000
000000000000000000000010100011011110000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100000001011101110000001000010000000
000000000000001101000000000011111100000000000001000000

.logic_tile 16 28
000000000000100000000000000000000000000000000000000000
000000000001011101000011110000000000000000000000000000
001000000000000000000000000011011000101101110100000000
000000000000001101000000000011001011101101010000000000
010000000000000001100000011011111010111101110000000000
010000000000000000000010000001001111011001100000000000
000000000000001000000000011101001111000100010100000000
000000000100000111000010000011011011001000000000000000
000000000000000001100000000111011100000000000000000000
000000000000001111000000000000010000000001000000100000
000000000000000001100110001101001111000001000100000000
000100000000000000000000000011011011000010110000000000
000000000000000000000110000011011010111001010100000000
000000000000000001000000000011011000010110110000000000
000000000000000000000000001111001011101001010000000000
000000000000000000000000000011101011100000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000001000000000001011101100101111110000000000
000000000000000001000000000011011100111011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001001010000100000000000000
000000000000000000000000000000000000000000000001000000
000000000000001000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000000011111110000000000000000000
000000000000000101000000000111001101000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000011100000010101111100000001000100000000
000000000000000000000010000011001011000010110000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000010101001000000000000000000000000
010001000000000000000100001111000000000001000000000000
000000000000000000000000001101001100000000000000000000
000000000000001101000000000101101000000000010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000001101001101001000100100000000
000000000000000000000000000101101100000000100000000000
000000000000000000000000000011111010000000000000000000
000000000000000000000000001101001100000000100000100000
000000000000000000000110001101001101110000010000000000
000000000000000000000000000101101100110000000000000000

.logic_tile 11 29
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010010000000000000000
000000000000000000000000000000001001000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100111000000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011010111010110000000000
000000000000000000000000001101001001110001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000101011111010100000000000001
000000000000000000000000000000101000101000010000000000

.logic_tile 16 29
000000000000000101000010001001011000001011010000000000
000000000000000000000111101011001011001010010000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000010100001000000000000000100000000
010000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000010101101000011001100000000000
000000000000001001000010001011111010011001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000011001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100000010011101111000101110000000100
000000000000000000100010010011111100001100110000000000
000000000000000000000110001011101100001001000000000001
000000000000000000000100001011001111000110100000000000
000000000000000000000000001011101110010101010000000000
000000000000000000000000000011111100001011110000000001

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000011110110000110000001000
000000000000000000000000000000010000110000110000000000
000000000000000000000000010000000000110000110000001000
000000000000000000000011100000000000110000110000000000

.ipcon_tile 0 30
000000000000001000000000000000000000110000110000001000
000000000000000011000000000000000000110000110000000000
000000000000000111000000000001000000110000110000001000
000000010000000000100000000000000000110000110000000000
000000000000001000000000000101000000110000110000001000
000000000000000011000000000000000000110000110000000000
000000000000000000000000000001000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000001100000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000011000000101001010000000000
000000000000000000000000000000000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000001000000000001101001101101010110000000000
000000000000000001000000000011011010110010010000000000
001000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000001000000000001011001011010101000000000000
010000000000001001000000000101101100101010110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000101000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011000001001000000000000
000000000000000000000010110101000000001101000000000000

.logic_tile 10 30
000000000000000000000000000001100000000000000000000000
000000000000000001000010100000001000000001000000000000
001000000000001101100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000000011101011010010010100000000000
010000000000000101000011000101001100111100000000000000
000000000000001101000000000111001101111001010100000000
000000000000000001000000001101111010011110100000000000
000000000000001000000000011101011011101001110100000000
000000000000000001000010001011101111101111010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110000001111111011001100000000000
000000000000000000000000001111011000100110000000000000
000000000000000000000110001101111100111001100000000000
000000000000000011000011110111011010111011100000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101001101010101000000000000
000000000000000000000000000011101010101011110001000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101001101000001000000000000
000000000000000101000000000011101010101001010010000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000
001001010000000000
000000000000000000
000000000000000000
001100000000000100
100000000000011101
000000000011111100
000000110000000100
000000000000000000
000000000000000011
000000000000000100

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000100000000000000
000000000000000000
001100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
001000000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000001
000100000000000001
000000000000000000
000000000000000000
000000000010100111
000000000011111100
000101111000000100
000000001000000010
000000000000000000
000000000000000100
000001011000000100
000001110000001100
000000000000000000
000011010000000000
000000000000000000
000000000000000100

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100000
000001110000000000
000000000000000000
000000000000000000

.io_tile 16 31
000001110000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000001
010100000000000000
000000000000000000
000000000000000000
000000111001110011
000000001011010000
000100000000000100
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000001110000001000
000001010000000000
000000001000000000
000000000000000000
000000000000000100

.io_tile 18 31
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000111000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
101100000000000100
000000000011010101
000000000011011000
000000000000000100
100000000000000000
000001110000000011
000000000000000100

.io_tile 19 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 19 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 19 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.extra_bit 0 691 335
.sym 5 clk_$glb_clk
.sym 6 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 8 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 10 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 11 sync_data[48]_$glb_sr
.sym 1816 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 2864 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 5706 $PACKER_VCC_NET
.sym 5723 $PACKER_VCC_NET
.sym 6420 $PACKER_VCC_NET
.sym 6425 clk
.sym 6428 $PACKER_VCC_NET
.sym 6456 $PACKER_VCC_NET
.sym 6459 $PACKER_VCC_NET
.sym 6462 $PACKER_VCC_NET
.sym 6465 clk
.sym 6613 clk
.sym 7745 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[2]
.sym 7746 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[3]
.sym 7747 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[4]
.sym 7748 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[5]
.sym 7749 $abc$16300$n957
.sym 7750 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 9360 $abc$16300$n1121
.sym 11035 pll.locked
.sym 11052 pll.locked
.sym 11117 pll.locked
.sym 11775 $PACKER_VCC_NET
.sym 11910 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 11913 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 11920 $PACKER_VCC_NET
.sym 12015 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10624
.sym 12035 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 12039 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10624
.sym 12135 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[1]
.sym 12178 $abc$16300$n957
.sym 12179 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10624
.sym 12185 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 12191 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[3]
.sym 12192 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[4]
.sym 12198 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[2]
.sym 12200 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[1]
.sym 12201 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[5]
.sym 12204 $nextpnr_ICESTORM_LC_6$O
.sym 12206 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10624
.sym 12210 $auto$alumacc.cc:474:replace_alu$1495.C[2]
.sym 12213 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[1]
.sym 12216 $auto$alumacc.cc:474:replace_alu$1495.C[3]
.sym 12218 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[2]
.sym 12220 $auto$alumacc.cc:474:replace_alu$1495.C[2]
.sym 12222 $auto$alumacc.cc:474:replace_alu$1495.C[4]
.sym 12225 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[3]
.sym 12226 $auto$alumacc.cc:474:replace_alu$1495.C[3]
.sym 12228 $auto$alumacc.cc:474:replace_alu$1495.C[5]
.sym 12231 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[4]
.sym 12232 $auto$alumacc.cc:474:replace_alu$1495.C[4]
.sym 12236 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[5]
.sym 12238 $auto$alumacc.cc:474:replace_alu$1495.C[5]
.sym 12241 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[4]
.sym 12242 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[1]
.sym 12243 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[5]
.sym 12244 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[2]
.sym 12247 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10624
.sym 12248 $abc$16300$n957
.sym 12249 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[3]
.sym 12252 clk_$glb_clk
.sym 12253 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 12748 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[2]
.sym 12749 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[3]
.sym 12750 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[4]
.sym 12751 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[5]
.sym 12752 $abc$16300$n959
.sym 12753 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 12871 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[1]
.sym 12886 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 13363 synchronizer.ctr[2]
.sym 13364 synchronizer.ctr[3]
.sym 13365 synchronizer.ctr[4]
.sym 13366 synchronizer.ctr[5]
.sym 13367 synchronizer.ctr[6]
.sym 13368 synchronizer.ctr[7]
.sym 13484 synchronizer.ctr[8]
.sym 13485 synchronizer.ctr[9]
.sym 13486 synchronizer.ctr[10]
.sym 13487 synchronizer.ctr[11]
.sym 13488 synchronizer.ctr[12]
.sym 13489 synchronizer.ctr[13]
.sym 13490 synchronizer.ctr[14]
.sym 13491 synchronizer.ctr[15]
.sym 13545 synchronizer.ctr[12]
.sym 13551 synchronizer.ctr[18]
.sym 13554 synchronizer.ctr[13]
.sym 13555 synchronizer.ctr[14]
.sym 13558 synchronizer.ctr[12]
.sym 13559 synchronizer.ctr[14]
.sym 13560 synchronizer.ctr[13]
.sym 13561 synchronizer.ctr[18]
.sym 13607 synchronizer.ctr[16]
.sym 13608 synchronizer.ctr[17]
.sym 13609 synchronizer.ctr[18]
.sym 13610 synchronizer.ctr[19]
.sym 13611 synchronizer.ctr[20]
.sym 13612 synchronizer.ctr[21]
.sym 13613 synchronizer.ctr[22]
.sym 13614 synchronizer.ctr[23]
.sym 13619 $abc$16300$n1121
.sym 15607 $PACKER_VCC_NET
.sym 15737 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 15887 $PACKER_VCC_NET
.sym 15893 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 15895 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10624
.sym 15955 $PACKER_VCC_NET
.sym 15958 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10624
.sym 15960 clk_$glb_clk
.sym 15961 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 16014 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10624
.sym 16015 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[1]
.sym 16016 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 16061 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[1]
.sym 16082 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10624
.sym 16083 clk_$glb_clk
.sym 16084 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 16095 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 16106 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 16359 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 16366 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11988
.sym 16456 configCtn[0]
.sym 16478 $PACKER_VCC_NET
.sym 16582 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11988
.sym 16593 $PACKER_VCC_NET
.sym 16620 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[2]
.sym 16628 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[1]
.sym 16631 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 16632 $abc$16300$n959
.sym 16639 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11988
.sym 16645 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[3]
.sym 16646 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[4]
.sym 16647 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[5]
.sym 16650 $nextpnr_ICESTORM_LC_4$O
.sym 16652 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11988
.sym 16656 $auto$alumacc.cc:474:replace_alu$1481.C[2]
.sym 16659 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[1]
.sym 16662 $auto$alumacc.cc:474:replace_alu$1481.C[3]
.sym 16665 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[2]
.sym 16666 $auto$alumacc.cc:474:replace_alu$1481.C[2]
.sym 16668 $auto$alumacc.cc:474:replace_alu$1481.C[4]
.sym 16670 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[3]
.sym 16672 $auto$alumacc.cc:474:replace_alu$1481.C[3]
.sym 16674 $auto$alumacc.cc:474:replace_alu$1481.C[5]
.sym 16676 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[4]
.sym 16678 $auto$alumacc.cc:474:replace_alu$1481.C[4]
.sym 16682 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[5]
.sym 16684 $auto$alumacc.cc:474:replace_alu$1481.C[5]
.sym 16687 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[5]
.sym 16688 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[1]
.sym 16689 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[2]
.sym 16690 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[4]
.sym 16693 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11988
.sym 16694 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[3]
.sym 16695 $abc$16300$n959
.sym 16698 clk_$glb_clk
.sym 16699 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 16759 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[1]
.sym 16768 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11988
.sym 16770 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 16786 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[1]
.sym 16820 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11988
.sym 16821 clk_$glb_clk
.sym 16822 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 16854 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11988
.sym 16977 $PACKER_VCC_NET
.sym 17070 synchronizer.ctr[1]
.sym 17095 synchronizer.ctr[0]
.sym 17192 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$1843[0]_inv
.sym 17194 sync_data[48]
.sym 17198 $abc$16300$n1124
.sym 17199 synchronizer.ctr[0]
.sym 17237 synchronizer.ctr[4]
.sym 17238 synchronizer.ctr[5]
.sym 17239 synchronizer.ctr[6]
.sym 17242 synchronizer.ctr[1]
.sym 17251 synchronizer.ctr[2]
.sym 17252 synchronizer.ctr[3]
.sym 17256 synchronizer.ctr[0]
.sym 17264 synchronizer.ctr[7]
.sym 17265 $nextpnr_ICESTORM_LC_15$O
.sym 17267 synchronizer.ctr[0]
.sym 17271 $auto$alumacc.cc:474:replace_alu$1552.C[2]
.sym 17273 synchronizer.ctr[1]
.sym 17277 $auto$alumacc.cc:474:replace_alu$1552.C[3]
.sym 17280 synchronizer.ctr[2]
.sym 17281 $auto$alumacc.cc:474:replace_alu$1552.C[2]
.sym 17283 $auto$alumacc.cc:474:replace_alu$1552.C[4]
.sym 17286 synchronizer.ctr[3]
.sym 17287 $auto$alumacc.cc:474:replace_alu$1552.C[3]
.sym 17289 $auto$alumacc.cc:474:replace_alu$1552.C[5]
.sym 17292 synchronizer.ctr[4]
.sym 17293 $auto$alumacc.cc:474:replace_alu$1552.C[4]
.sym 17295 $auto$alumacc.cc:474:replace_alu$1552.C[6]
.sym 17298 synchronizer.ctr[5]
.sym 17299 $auto$alumacc.cc:474:replace_alu$1552.C[5]
.sym 17301 $auto$alumacc.cc:474:replace_alu$1552.C[7]
.sym 17304 synchronizer.ctr[6]
.sym 17305 $auto$alumacc.cc:474:replace_alu$1552.C[6]
.sym 17307 $auto$alumacc.cc:474:replace_alu$1552.C[8]
.sym 17309 synchronizer.ctr[7]
.sym 17311 $auto$alumacc.cc:474:replace_alu$1552.C[7]
.sym 17313 clk_$glb_clk
.sym 17316 $abc$16300$n1119
.sym 17317 $abc$16300$n1123
.sym 17319 $abc$16300$n1120
.sym 17351 $auto$alumacc.cc:474:replace_alu$1552.C[8]
.sym 17357 synchronizer.ctr[9]
.sym 17362 synchronizer.ctr[14]
.sym 17364 synchronizer.ctr[8]
.sym 17367 synchronizer.ctr[11]
.sym 17376 synchronizer.ctr[12]
.sym 17377 synchronizer.ctr[13]
.sym 17379 synchronizer.ctr[15]
.sym 17382 synchronizer.ctr[10]
.sym 17388 $auto$alumacc.cc:474:replace_alu$1552.C[9]
.sym 17390 synchronizer.ctr[8]
.sym 17392 $auto$alumacc.cc:474:replace_alu$1552.C[8]
.sym 17394 $auto$alumacc.cc:474:replace_alu$1552.C[10]
.sym 17397 synchronizer.ctr[9]
.sym 17398 $auto$alumacc.cc:474:replace_alu$1552.C[9]
.sym 17400 $auto$alumacc.cc:474:replace_alu$1552.C[11]
.sym 17402 synchronizer.ctr[10]
.sym 17404 $auto$alumacc.cc:474:replace_alu$1552.C[10]
.sym 17406 $auto$alumacc.cc:474:replace_alu$1552.C[12]
.sym 17408 synchronizer.ctr[11]
.sym 17410 $auto$alumacc.cc:474:replace_alu$1552.C[11]
.sym 17412 $auto$alumacc.cc:474:replace_alu$1552.C[13]
.sym 17415 synchronizer.ctr[12]
.sym 17416 $auto$alumacc.cc:474:replace_alu$1552.C[12]
.sym 17418 $auto$alumacc.cc:474:replace_alu$1552.C[14]
.sym 17421 synchronizer.ctr[13]
.sym 17422 $auto$alumacc.cc:474:replace_alu$1552.C[13]
.sym 17424 $auto$alumacc.cc:474:replace_alu$1552.C[15]
.sym 17427 synchronizer.ctr[14]
.sym 17428 $auto$alumacc.cc:474:replace_alu$1552.C[14]
.sym 17430 $auto$alumacc.cc:474:replace_alu$1552.C[16]
.sym 17433 synchronizer.ctr[15]
.sym 17434 $auto$alumacc.cc:474:replace_alu$1552.C[15]
.sym 17436 clk_$glb_clk
.sym 17439 $abc$16300$n1122
.sym 17474 $auto$alumacc.cc:474:replace_alu$1552.C[16]
.sym 17481 synchronizer.ctr[18]
.sym 17493 synchronizer.ctr[22]
.sym 17495 synchronizer.ctr[16]
.sym 17500 synchronizer.ctr[21]
.sym 17504 synchronizer.ctr[17]
.sym 17506 synchronizer.ctr[19]
.sym 17507 synchronizer.ctr[20]
.sym 17510 synchronizer.ctr[23]
.sym 17511 $auto$alumacc.cc:474:replace_alu$1552.C[17]
.sym 17514 synchronizer.ctr[16]
.sym 17515 $auto$alumacc.cc:474:replace_alu$1552.C[16]
.sym 17517 $auto$alumacc.cc:474:replace_alu$1552.C[18]
.sym 17519 synchronizer.ctr[17]
.sym 17521 $auto$alumacc.cc:474:replace_alu$1552.C[17]
.sym 17523 $auto$alumacc.cc:474:replace_alu$1552.C[19]
.sym 17526 synchronizer.ctr[18]
.sym 17527 $auto$alumacc.cc:474:replace_alu$1552.C[18]
.sym 17529 $auto$alumacc.cc:474:replace_alu$1552.C[20]
.sym 17531 synchronizer.ctr[19]
.sym 17533 $auto$alumacc.cc:474:replace_alu$1552.C[19]
.sym 17535 $auto$alumacc.cc:474:replace_alu$1552.C[21]
.sym 17537 synchronizer.ctr[20]
.sym 17539 $auto$alumacc.cc:474:replace_alu$1552.C[20]
.sym 17541 $auto$alumacc.cc:474:replace_alu$1552.C[22]
.sym 17544 synchronizer.ctr[21]
.sym 17545 $auto$alumacc.cc:474:replace_alu$1552.C[21]
.sym 17547 $auto$alumacc.cc:474:replace_alu$1552.C[23]
.sym 17549 synchronizer.ctr[22]
.sym 17551 $auto$alumacc.cc:474:replace_alu$1552.C[22]
.sym 17555 synchronizer.ctr[23]
.sym 17557 $auto$alumacc.cc:474:replace_alu$1552.C[23]
.sym 17559 clk_$glb_clk
.sym 18925 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.d_out
.sym 19048 sync_data[48]
.sym 19333 sync_data[48]
.sym 19424 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 19817 sync_data[48]
.sym 20175 $PACKER_VCC_NET
.sym 20287 configCtn[1]
.sym 20313 sync_data[48]
.sym 20341 $PACKER_VCC_NET
.sym 20352 configCtn[0]
.sym 20371 $PACKER_VCC_NET
.sym 20374 configCtn[0]
.sym 20406 clk_$glb_clk
.sym 20426 configCtn[0]
.sym 20461 $PACKER_VCC_NET
.sym 20462 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 20478 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11988
.sym 20513 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11988
.sym 20514 $PACKER_VCC_NET
.sym 20529 clk_$glb_clk
.sym 20530 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 20674 $PACKER_VCC_NET
.sym 20805 sync_data[48]
.sym 20933 sync_data[48]
.sym 20942 synchronizer.ctr[1]
.sym 20968 synchronizer.ctr[0]
.sym 20982 synchronizer.ctr[1]
.sym 21020 synchronizer.ctr[0]
.sym 21021 clk_$glb_clk
.sym 21065 synchronizer.ctr[1]
.sym 21066 synchronizer.ctr[2]
.sym 21069 synchronizer.ctr[5]
.sym 21070 synchronizer.ctr[6]
.sym 21072 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$1843[0]_inv
.sym 21073 $abc$16300$n1119
.sym 21075 synchronizer.ctr[3]
.sym 21076 synchronizer.ctr[4]
.sym 21078 $PACKER_VCC_NET
.sym 21086 $abc$16300$n1124
.sym 21087 synchronizer.ctr[0]
.sym 21089 synchronizer.ctr[9]
.sym 21097 synchronizer.ctr[2]
.sym 21098 synchronizer.ctr[1]
.sym 21099 synchronizer.ctr[3]
.sym 21100 synchronizer.ctr[0]
.sym 21109 $abc$16300$n1119
.sym 21111 $abc$16300$n1124
.sym 21112 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$1843[0]_inv
.sym 21133 synchronizer.ctr[9]
.sym 21134 synchronizer.ctr[4]
.sym 21135 synchronizer.ctr[6]
.sym 21136 synchronizer.ctr[5]
.sym 21139 synchronizer.ctr[0]
.sym 21141 $PACKER_VCC_NET
.sym 21144 clk_$glb_clk
.sym 21164 sync_data[48]
.sym 21171 sync_data[48]
.sym 21189 $abc$16300$n1123
.sym 21190 synchronizer.ctr[11]
.sym 21195 synchronizer.ctr[8]
.sym 21196 $abc$16300$n1122
.sym 21197 synchronizer.ctr[10]
.sym 21199 $abc$16300$n1120
.sym 21202 synchronizer.ctr[15]
.sym 21203 synchronizer.ctr[16]
.sym 21210 synchronizer.ctr[23]
.sym 21211 $abc$16300$n1121
.sym 21216 synchronizer.ctr[21]
.sym 21218 synchronizer.ctr[7]
.sym 21226 $abc$16300$n1121
.sym 21227 $abc$16300$n1122
.sym 21228 $abc$16300$n1120
.sym 21229 $abc$16300$n1123
.sym 21232 synchronizer.ctr[15]
.sym 21233 synchronizer.ctr[11]
.sym 21234 synchronizer.ctr[16]
.sym 21235 synchronizer.ctr[10]
.sym 21244 synchronizer.ctr[7]
.sym 21245 synchronizer.ctr[23]
.sym 21246 synchronizer.ctr[21]
.sym 21247 synchronizer.ctr[8]
.sym 21271 $abc$16300$auto$wreduce.cc:445:run$1395[123]
.sym 21313 synchronizer.ctr[19]
.sym 21316 synchronizer.ctr[22]
.sym 21319 synchronizer.ctr[17]
.sym 21322 synchronizer.ctr[20]
.sym 21349 synchronizer.ctr[19]
.sym 21350 synchronizer.ctr[17]
.sym 21351 synchronizer.ctr[20]
.sym 21352 synchronizer.ctr[22]
.sym 21400 time_ctr[26]
.sym 22150 $PACKER_VCC_NET
.sym 22385 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011
.sym 22637 clk
.sym 22756 sync_data[48]
.sym 22846 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 22847 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in_1
.sym 22884 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1351
.sym 22900 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 22911 $PACKER_VCC_NET
.sym 23161 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 23327 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 23331 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 23376 clk_$glb_clk
.sym 23390 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 24008 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 24012 sync_data[48]
.sym 24159 configCtn[0]
.sym 24175 configCtn[1]
.sym 24202 configCtn[1]
.sym 24236 configCtn[0]
.sym 24237 clk_$glb_clk
.sym 24257 configCtn[1]
.sym 24511 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 24873 sync_data[48]
.sym 25122 sync_data[48]
.sym 25152 time_ctr[26]
.sym 25188 time_ctr[26]
.sym 25220 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 25221 clk_$glb_clk
.sym 25241 $abc$16300$auto$wreduce.cc:445:run$1395[123]
.sym 26357 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011
.sym 26527 sync_data[48]
.sym 26528 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1351
.sym 26530 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1349
.sym 26534 $PACKER_VCC_NET
.sym 26535 clk_$glb_clk
.sym 26536 clk_$glb_clk
.sym 26538 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1349
.sym 26539 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1351
.sym 26547 $PACKER_VCC_NET
.sym 26551 sync_data[48]
.sym 26554 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1349
.sym 26571 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in_1
.sym 26625 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.d_in
.sym 26691 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.d_in
.sym 26697 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1343
.sym 26720 $PACKER_VCC_NET
.sym 26813 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1351
.sym 26820 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 26915 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 26919 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10648
.sym 27015 $PACKER_VCC_NET
.sym 27127 $PACKER_VCC_NET
.sym 27333 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 27543 $PACKER_VCC_NET
.sym 27622 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in_1
.sym 27633 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 27687 configCtn[2]
.sym 27688 configCtn[3]
.sym 27690 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8832
.sym 28343 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 28350 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 29465 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011
.sym 29568 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12012
.sym 29697 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011
.sym 29714 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011
.sym 29728 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.d_out
.sym 29730 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1343
.sym 29734 $PACKER_VCC_NET
.sym 29735 clk_$glb_clk
.sym 29736 clk_$glb_clk
.sym 29742 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1343
.sym 29743 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.d_out
.sym 29747 $PACKER_VCC_NET
.sym 29814 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3096
.sym 29826 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1343
.sym 29836 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3096
.sym 29837 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1343
.sym 29882 $abc$16300$n1058
.sym 29883 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_prev_d
.sym 29884 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3096
.sym 29885 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.d_out
.sym 29886 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1351
.sym 29887 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$247[1].\pulseProcessor.$procmux$928.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 29888 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1343
.sym 29936 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.d_out
.sym 30041 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10774
.sym 30044 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10761[0]_inv
.sym 30045 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 30046 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4718[1]_inv
.sym 30047 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10648
.sym 30057 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1343
.sym 30059 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.d_in
.sym 30164 $PACKER_VCC_NET
.sym 30184 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10774
.sym 30198 $PACKER_VCC_NET
.sym 30307 $PACKER_VCC_NET
.sym 30679 $PACKER_VCC_NET
.sym 30790 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[4]
.sym 30903 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[2]
.sym 30904 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[3]
.sym 30905 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[4]
.sym 30906 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[5]
.sym 30907 $abc$16300$n961
.sym 30908 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 30928 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13333
.sym 30931 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13333
.sym 31029 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[1]
.sym 31037 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11468
.sym 31041 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 31047 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 31148 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13333
.sym 31171 $PACKER_VCC_NET
.sym 31207 configCtn[3]
.sym 31208 configCtn[1]
.sym 31213 configCtn[0]
.sym 31214 configCtn[2]
.sym 31220 $nextpnr_ICESTORM_LC_0$O
.sym 31223 configCtn[0]
.sym 31226 $auto$alumacc.cc:474:replace_alu$1469.C[2]
.sym 31228 configCtn[1]
.sym 31232 $auto$alumacc.cc:474:replace_alu$1469.C[3]
.sym 31234 configCtn[2]
.sym 31236 $auto$alumacc.cc:474:replace_alu$1469.C[2]
.sym 31239 configCtn[3]
.sym 31242 $auto$alumacc.cc:474:replace_alu$1469.C[3]
.sym 31251 configCtn[3]
.sym 31252 configCtn[1]
.sym 31253 configCtn[2]
.sym 31254 configCtn[0]
.sym 31268 clk_$glb_clk
.sym 31284 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8832
.sym 31767 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 32403 $PACKER_VCC_NET
.sym 32405 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 32505 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9260
.sym 32527 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9260
.sym 32530 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9260
.sym 32629 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[1]
.sym 32647 $PACKER_VCC_NET
.sym 32748 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[2]
.sym 32749 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[3]
.sym 32750 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[4]
.sym 32751 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[5]
.sym 32752 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 32753 $abc$16300$n955
.sym 32775 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 32882 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 32901 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 32903 $PACKER_VCC_NET
.sym 33252 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10620
.sym 33486 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_in
.sym 33556 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_in
.sym 33712 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit
.sym 33713 $abc$16300$techmap$genblock$lighthouse.v:50$247[1].\pulseProcessor.$sub$pulseProcessor.v:124$426_Y[0]
.sym 33714 $abc$16300$n1054
.sym 33715 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9256
.sym 33716 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 33717 $abc$16300$auto$alumacc.cc:474:replace_alu$1498.BB[0]
.sym 33718 $abc$16300$n1051
.sym 33719 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4042[15]
.sym 33722 $PACKER_VCC_NET
.sym 33768 $PACKER_VCC_NET
.sym 33774 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10774
.sym 33791 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_prev_d
.sym 33797 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.d_in
.sym 33802 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 33803 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$247[1].\pulseProcessor.$procmux$928.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 33805 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit
.sym 33814 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 33815 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 33816 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 33817 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 33828 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.d_in
.sym 33830 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 33831 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_prev_d
.sym 33835 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.d_in
.sym 33840 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 33841 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 33842 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 33843 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 33847 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 33848 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit
.sym 33849 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$247[1].\pulseProcessor.$procmux$928.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 33852 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 33853 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 33854 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 33855 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 33858 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 33859 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 33860 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 33861 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 33864 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 33865 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 33866 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 33867 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 33868 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 33869 clk_$glb_clk
.sym 33871 $abc$16300$n978
.sym 33872 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 33873 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 33874 $abc$16300$n1055
.sym 33875 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 33876 $abc$16300$techmap$genblock$lighthouse.v:50$247[1].\pulseProcessor.$procmux$975.B_AND_S[36]
.sym 33877 $abc$16300$n1524
.sym 33878 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$5112[3]
.sym 33896 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 33899 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10850
.sym 33902 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 33912 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 33914 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10774
.sym 33916 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10761[0]_inv
.sym 33926 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4718[1]_inv
.sym 33929 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 33932 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 33938 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 33941 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 33952 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 33954 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10761[0]_inv
.sym 33969 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 33970 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 33971 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 33972 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 33975 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 33976 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 33977 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 33978 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 33981 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 33982 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 33983 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 33984 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 33987 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4718[1]_inv
.sym 33988 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 33991 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10774
.sym 33992 clk_$glb_clk
.sym 33994 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10850
.sym 33995 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.prev_reconfigure
.sym 33999 $abc$16300$n1056
.sym 34028 $PACKER_VCC_NET
.sym 34120 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 34133 $PACKER_VCC_NET
.sym 34250 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 34271 $PACKER_VCC_NET
.sym 34275 configure
.sym 34381 $PACKER_VCC_NET
.sym 34389 pulseFifo.free[4]
.sym 34488 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[2]
.sym 34489 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[3]
.sym 34490 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[4]
.sym 34491 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[5]
.sym 34492 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[6]
.sym 34493 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[7]
.sym 34498 pulseFifo.fifo.do_shift_in
.sym 34625 pulseFifo.free[1]
.sym 34627 pulseFifo.free[0]
.sym 34733 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$11419[1]
.sym 34734 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.prev_e_1
.sym 34736 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.AA[0]
.sym 34738 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10868[0]
.sym 34739 $abc$16300$auto$ice40_ffinit.cc:141:execute$16182
.sym 34759 configure
.sym 34763 $PACKER_VCC_NET
.sym 34775 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[2]
.sym 34777 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 34778 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[5]
.sym 34779 $abc$16300$n961
.sym 34786 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[1]
.sym 34799 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13333
.sym 34800 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[3]
.sym 34801 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[4]
.sym 34805 $nextpnr_ICESTORM_LC_8$O
.sym 34807 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13333
.sym 34811 $auto$alumacc.cc:474:replace_alu$1509.C[2]
.sym 34813 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[1]
.sym 34817 $auto$alumacc.cc:474:replace_alu$1509.C[3]
.sym 34820 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[2]
.sym 34821 $auto$alumacc.cc:474:replace_alu$1509.C[2]
.sym 34823 $auto$alumacc.cc:474:replace_alu$1509.C[4]
.sym 34825 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[3]
.sym 34827 $auto$alumacc.cc:474:replace_alu$1509.C[3]
.sym 34829 $auto$alumacc.cc:474:replace_alu$1509.C[5]
.sym 34831 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[4]
.sym 34833 $auto$alumacc.cc:474:replace_alu$1509.C[4]
.sym 34838 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[5]
.sym 34839 $auto$alumacc.cc:474:replace_alu$1509.C[5]
.sym 34842 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[2]
.sym 34843 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[5]
.sym 34844 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[1]
.sym 34845 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[4]
.sym 34849 $abc$16300$n961
.sym 34850 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13333
.sym 34851 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[3]
.sym 34853 clk_$glb_clk
.sym 34854 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 34860 pp_timestamp[32]
.sym 34868 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10868[0]
.sym 34898 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13333
.sym 34901 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[1]
.sym 34925 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 34961 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[1]
.sym 34975 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13333
.sym 34976 clk_$glb_clk
.sym 34977 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 34979 configure
.sym 35007 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 35020 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13333
.sym 35023 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 35045 $PACKER_VCC_NET
.sym 35058 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13333
.sym 35060 $PACKER_VCC_NET
.sym 35099 clk_$glb_clk
.sym 35100 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 35116 time_ctr[1]
.sym 35117 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13333
.sym 35234 $PACKER_VCC_NET
.sym 35651 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 35699 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 35714 clk_$glb_clk
.sym 35717 pp_timestamp[54]
.sym 35721 pp_timestamp[55]
.sym 35732 time_ctr[5]
.sym 35734 time_ctr[6]
.sym 35747 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 35851 time_ctr[12]
.sym 35853 time_ctr[9]
.sym 35855 time_ctr[13]
.sym 35857 sync_data[48]
.sym 35861 time_ctr[8]
.sym 35974 time_ctr[20]
.sym 35976 time_ctr[17]
.sym 35980 time_ctr[22]
.sym 36235 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 36376 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 36393 $PACKER_VCC_NET
.sym 36401 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9260
.sym 36435 $PACKER_VCC_NET
.sym 36436 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9260
.sym 36452 clk_$glb_clk
.sym 36453 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 36472 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 36497 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9260
.sym 36508 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 36517 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[1]
.sym 36564 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[1]
.sym 36574 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9260
.sym 36575 clk_$glb_clk
.sym 36576 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 36605 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 36621 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[3]
.sym 36622 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 36624 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[1]
.sym 36628 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9260
.sym 36630 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[4]
.sym 36633 $abc$16300$n955
.sym 36636 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[2]
.sym 36647 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[5]
.sym 36650 $nextpnr_ICESTORM_LC_10$O
.sym 36652 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9260
.sym 36656 $auto$alumacc.cc:474:replace_alu$1523.C[2]
.sym 36658 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[1]
.sym 36662 $auto$alumacc.cc:474:replace_alu$1523.C[3]
.sym 36665 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[2]
.sym 36666 $auto$alumacc.cc:474:replace_alu$1523.C[2]
.sym 36668 $auto$alumacc.cc:474:replace_alu$1523.C[4]
.sym 36671 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[3]
.sym 36672 $auto$alumacc.cc:474:replace_alu$1523.C[3]
.sym 36674 $auto$alumacc.cc:474:replace_alu$1523.C[5]
.sym 36676 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[4]
.sym 36678 $auto$alumacc.cc:474:replace_alu$1523.C[4]
.sym 36682 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[5]
.sym 36684 $auto$alumacc.cc:474:replace_alu$1523.C[5]
.sym 36687 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[5]
.sym 36688 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[3]
.sym 36689 $abc$16300$n955
.sym 36693 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[4]
.sym 36694 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[2]
.sym 36695 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9260
.sym 36696 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[1]
.sym 36698 clk_$glb_clk
.sym 36699 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 36709 $PACKER_VCC_NET
.sym 36710 $PACKER_VCC_NET
.sym 36716 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9260
.sym 36727 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 36824 $abc$16300$auto$wreduce.cc:445:run$1384[0]
.sym 36828 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[2]
.sym 36830 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 36947 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10620
.sym 36948 $abc$16300$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$sub$pulseProcessor.v:124$384_Y[0]
.sym 36951 $abc$16300$auto$alumacc.cc:474:replace_alu$1484.BB[0]
.sym 36952 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit
.sym 37069 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$2273[1]_inv
.sym 37072 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12012
.sym 37074 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7019[3]
.sym 37088 $PACKER_VCC_NET
.sym 37089 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13357
.sym 37101 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit
.sym 37192 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$procmux$1049.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 37194 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1359
.sym 37197 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_prev_d
.sym 37199 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_out
.sym 37219 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 37331 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_in
.sym 37334 clk
.sym 37347 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_in
.sym 37363 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_out
.sym 37365 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1359
.sym 37366 $PACKER_VCC_NET
.sym 37367 clk_$glb_clk
.sym 37368 clk_$glb_clk
.sym 37371 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1359
.sym 37376 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_out
.sym 37382 $PACKER_VCC_NET
.sym 37545 $abc$16300$auto$wreduce.cc:445:run$1387[2]
.sym 37546 $abc$16300$auto$wreduce.cc:445:run$1387[3]
.sym 37547 $abc$16300$auto$wreduce.cc:445:run$1387[4]
.sym 37548 $abc$16300$auto$wreduce.cc:445:run$1387[5]
.sym 37549 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[4]
.sym 37550 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[2]
.sym 37591 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10648
.sym 37621 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 37622 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 37623 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3096
.sym 37624 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 37627 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4042[15]
.sym 37631 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9256
.sym 37632 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 37633 $abc$16300$auto$alumacc.cc:474:replace_alu$1498.BB[0]
.sym 37635 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$5112[3]
.sym 37637 $abc$16300$techmap$genblock$lighthouse.v:50$247[1].\pulseProcessor.$sub$pulseProcessor.v:124$426_Y[0]
.sym 37638 $abc$16300$n1054
.sym 37639 $PACKER_VCC_NET
.sym 37640 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[3]
.sym 37642 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[1]
.sym 37643 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[2]
.sym 37646 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[5]
.sym 37647 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[0]
.sym 37648 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 37649 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 37650 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[4]
.sym 37651 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[2]
.sym 37653 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[3]
.sym 37654 $abc$16300$techmap$genblock$lighthouse.v:50$247[1].\pulseProcessor.$sub$pulseProcessor.v:124$426_Y[0]
.sym 37655 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[1]
.sym 37656 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[2]
.sym 37659 $PACKER_VCC_NET
.sym 37661 $PACKER_VCC_NET
.sym 37662 $abc$16300$auto$alumacc.cc:474:replace_alu$1498.BB[0]
.sym 37665 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[2]
.sym 37666 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[4]
.sym 37667 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[3]
.sym 37668 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[5]
.sym 37673 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 37674 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$5112[3]
.sym 37677 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 37678 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 37679 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 37680 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 37684 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[0]
.sym 37689 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 37690 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3096
.sym 37691 $abc$16300$n1054
.sym 37692 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4042[15]
.sym 37696 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[0]
.sym 37698 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[1]
.sym 37699 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9256
.sym 37700 clk_$glb_clk
.sym 37704 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[5]
.sym 37705 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[0]
.sym 37706 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[3]
.sym 37708 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[1]
.sym 37709 $abc$16300$auto$wreduce.cc:445:run$1387[0]
.sym 37717 $PACKER_VCC_NET
.sym 37748 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 37749 $abc$16300$n1051
.sym 37752 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 37754 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10774
.sym 37755 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 37756 $abc$16300$n1056
.sym 37757 $abc$16300$n1524
.sym 37759 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 37760 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 37763 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 37764 $abc$16300$techmap$genblock$lighthouse.v:50$247[1].\pulseProcessor.$procmux$975.B_AND_S[36]
.sym 37766 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$5112[3]
.sym 37768 $abc$16300$n1058
.sym 37769 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 37770 $abc$16300$n1055
.sym 37776 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 37777 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 37778 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 37779 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 37783 $abc$16300$n1051
.sym 37784 $abc$16300$n1524
.sym 37785 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 37788 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 37789 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 37790 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 37791 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 37794 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 37795 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 37796 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 37797 $abc$16300$n1056
.sym 37800 $abc$16300$n1051
.sym 37801 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$5112[3]
.sym 37802 $abc$16300$n1055
.sym 37803 $abc$16300$techmap$genblock$lighthouse.v:50$247[1].\pulseProcessor.$procmux$975.B_AND_S[36]
.sym 37806 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 37807 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 37808 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 37809 $abc$16300$n1058
.sym 37812 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 37813 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 37814 $abc$16300$n1058
.sym 37815 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 37818 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 37819 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 37820 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 37821 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 37822 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10774
.sym 37823 clk_$glb_clk
.sym 37860 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 37866 $abc$16300$n978
.sym 37869 configure
.sym 37877 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 37883 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.prev_reconfigure
.sym 37895 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 37899 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 37901 $abc$16300$n978
.sym 37905 configure
.sym 37929 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.prev_reconfigure
.sym 37930 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 37931 configure
.sym 37945 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 37946 clk_$glb_clk
.sym 37965 configure
.sym 37971 $PACKER_VCC_NET
.sym 37975 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 37983 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 38000 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10850
.sym 38014 $PACKER_VCC_NET
.sym 38041 $PACKER_VCC_NET
.sym 38068 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10850
.sym 38069 clk_$glb_clk
.sym 38086 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10850
.sym 38105 configure
.sym 38106 $PACKER_VCC_NET
.sym 38199 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 38209 $PACKER_VCC_NET
.sym 38222 pulseFifo.free[3]
.sym 38223 pulseFifo.free[2]
.sym 38227 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[2]
.sym 38229 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[3]
.sym 38317 $abc$16300$auto$ice40_ffinit.cc:141:execute$16210
.sym 38318 $abc$16300$n944
.sym 38319 pulseFifo.free[6]
.sym 38320 $abc$16300$auto$ice40_ffinit.cc:141:execute$16218
.sym 38321 pulseFifo.free[5]
.sym 38323 pulseFifo.free[7]
.sym 38324 $abc$16300$auto$ice40_ffinit.cc:141:execute$16214
.sym 38348 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 38352 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 38364 pulseFifo.free[4]
.sym 38367 pulseFifo.free[0]
.sym 38373 pulseFifo.free[1]
.sym 38376 pulseFifo.free[6]
.sym 38380 pulseFifo.free[7]
.sym 38382 pulseFifo.free[3]
.sym 38383 pulseFifo.free[2]
.sym 38386 pulseFifo.free[5]
.sym 38390 $nextpnr_ICESTORM_LC_12$O
.sym 38393 pulseFifo.free[0]
.sym 38396 $auto$alumacc.cc:474:replace_alu$1543.C[2]
.sym 38398 pulseFifo.free[1]
.sym 38402 $auto$alumacc.cc:474:replace_alu$1543.C[3]
.sym 38405 pulseFifo.free[2]
.sym 38406 $auto$alumacc.cc:474:replace_alu$1543.C[2]
.sym 38408 $auto$alumacc.cc:474:replace_alu$1543.C[4]
.sym 38411 pulseFifo.free[3]
.sym 38412 $auto$alumacc.cc:474:replace_alu$1543.C[3]
.sym 38414 $auto$alumacc.cc:474:replace_alu$1543.C[5]
.sym 38417 pulseFifo.free[4]
.sym 38418 $auto$alumacc.cc:474:replace_alu$1543.C[4]
.sym 38420 $auto$alumacc.cc:474:replace_alu$1543.C[6]
.sym 38423 pulseFifo.free[5]
.sym 38424 $auto$alumacc.cc:474:replace_alu$1543.C[5]
.sym 38426 $auto$alumacc.cc:474:replace_alu$1543.C[7]
.sym 38429 pulseFifo.free[6]
.sym 38430 $auto$alumacc.cc:474:replace_alu$1543.C[6]
.sym 38434 pulseFifo.free[7]
.sym 38436 $auto$alumacc.cc:474:replace_alu$1543.C[7]
.sym 38463 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$15512
.sym 38471 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 38475 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 38565 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11468
.sym 38577 pulseFifo.free[4]
.sym 38587 $PACKER_VCC_NET
.sym 38589 configure
.sym 38610 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in_1
.sym 38622 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 38627 $abc$16300$auto$ice40_ffinit.cc:141:execute$16182
.sym 38630 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.prev_e_1
.sym 38632 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.AA[0]
.sym 38635 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 38643 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.prev_e_1
.sym 38644 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in_1
.sym 38645 $abc$16300$auto$ice40_ffinit.cc:141:execute$16182
.sym 38646 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 38649 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in_1
.sym 38661 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 38673 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 38674 $abc$16300$auto$ice40_ffinit.cc:141:execute$16182
.sym 38675 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in_1
.sym 38676 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.prev_e_1
.sym 38681 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.AA[0]
.sym 38683 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 38684 clk_$glb_clk
.sym 38686 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[6]
.sym 38687 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[2]
.sym 38688 pp_length[16]
.sym 38690 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[0]
.sym 38698 pp_envelope_valid[1]
.sym 38699 sync_data[48]
.sym 38702 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$11419[1]
.sym 38711 time_ctr[2]
.sym 38715 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.AA[0]
.sym 38718 time_ctr[3]
.sym 38720 time_ctr[4]
.sym 38721 time_ctr[5]
.sym 38745 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 38793 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 38806 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 38807 clk_$glb_clk
.sym 38810 pp_length[17]
.sym 38811 pp_length[18]
.sym 38812 pp_length[19]
.sym 38813 pp_length[20]
.sym 38814 pp_length[21]
.sym 38815 pp_length[22]
.sym 38816 pp_length[23]
.sym 38823 pp_timestamp[32]
.sym 38833 time_ctr[6]
.sym 38834 time_ctr[10]
.sym 38837 time_ctr[9]
.sym 38838 time_ctr[12]
.sym 38840 time_ctr[13]
.sym 38841 time_ctr[11]
.sym 38842 time_ctr[8]
.sym 38843 configure
.sym 38844 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11468
.sym 38864 $PACKER_VCC_NET
.sym 38868 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8832
.sym 38891 $PACKER_VCC_NET
.sym 38929 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8832
.sym 38930 clk_$glb_clk
.sym 38932 pp_length[24]
.sym 38933 pp_length[25]
.sym 38934 pp_length[26]
.sym 38935 pp_length[27]
.sym 38936 pp_length[28]
.sym 38937 pp_length[29]
.sym 38938 pp_length[30]
.sym 38939 pp_length[31]
.sym 38945 pp_length[22]
.sym 38951 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[7]
.sym 38957 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[12]
.sym 38959 time_ctr[7]
.sym 38961 time_ctr[14]
.sym 38965 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[5]
.sym 39055 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[10]
.sym 39056 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[11]
.sym 39057 pp_timestamp[42]
.sym 39058 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[8]
.sym 39059 pp_timestamp[43]
.sym 39060 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[1]
.sym 39061 pp_timestamp[33]
.sym 39062 pp_timestamp[40]
.sym 39067 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][13]_inv
.sym 39069 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[14]
.sym 39075 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 39077 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][10]_inv
.sym 39079 $PACKER_VCC_NET
.sym 39178 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[12]
.sym 39180 pp_timestamp[37]
.sym 39182 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[5]
.sym 39192 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 39207 time_ctr[2]
.sym 39209 time_ctr[3]
.sym 39211 time_ctr[4]
.sym 39213 time_ctr[5]
.sym 39325 time_ctr[6]
.sym 39326 time_ctr[8]
.sym 39327 time_ctr[7]
.sym 39328 time_ctr[9]
.sym 39330 time_ctr[10]
.sym 39331 configure
.sym 39332 time_ctr[11]
.sym 39334 time_ctr[12]
.sym 39335 pp_timestamp[55]
.sym 39336 time_ctr[13]
.sym 39426 time_ctr[2]
.sym 39427 time_ctr[3]
.sym 39428 time_ctr[4]
.sym 39429 time_ctr[5]
.sym 39430 time_ctr[6]
.sym 39431 time_ctr[7]
.sym 39448 time_ctr[14]
.sym 39455 time_ctr[7]
.sym 39547 time_ctr[8]
.sym 39548 time_ctr[9]
.sym 39549 time_ctr[10]
.sym 39550 time_ctr[11]
.sym 39551 time_ctr[12]
.sym 39552 time_ctr[13]
.sym 39553 time_ctr[14]
.sym 39554 time_ctr[15]
.sym 39560 sync_data[48]
.sym 39564 time_ctr[7]
.sym 39570 time_ctr[2]
.sym 39571 $PACKER_VCC_NET
.sym 39577 time_ctr[5]
.sym 39579 time_ctr[6]
.sym 39609 time_ctr[21]
.sym 39610 time_ctr[22]
.sym 39629 time_ctr[21]
.sym 39654 time_ctr[22]
.sym 39667 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 39668 clk_$glb_clk
.sym 39670 time_ctr[16]
.sym 39671 time_ctr[17]
.sym 39672 time_ctr[18]
.sym 39673 time_ctr[19]
.sym 39674 time_ctr[20]
.sym 39675 time_ctr[21]
.sym 39676 time_ctr[22]
.sym 39677 time_ctr[23]
.sym 39684 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 39685 time_ctr[11]
.sym 39686 pp_timestamp[54]
.sym 39687 time_ctr[15]
.sym 39689 time_ctr[8]
.sym 39691 time_ctr[9]
.sym 39697 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 39793 time_ctr[24]
.sym 39794 time_ctr[25]
.sym 39795 time_ctr[26]
.sym 39796 time_ctr[27]
.sym 39806 time_ctr[22]
.sym 39810 time_ctr[23]
.sym 39811 sync_data[48]
.sym 39812 time_ctr[16]
.sym 39816 time_ctr[18]
.sym 39828 configure
.sym 39931 time_ctr[27]
.sym 39937 $abc$16300$auto$wreduce.cc:445:run$1395[123]
.sym 40062 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12232[0]
.sym 40071 $PACKER_VCC_NET
.sym 40197 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 40299 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 40320 configure
.sym 40533 $abc$16300$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$logic_and$pulseProcessor.v:115$380_Y
.sym 40538 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.prev_reconfigure
.sym 40559 $PACKER_VCC_NET
.sym 40656 $abc$16300$auto$wreduce.cc:445:run$1384[2]
.sym 40657 $abc$16300$auto$wreduce.cc:445:run$1384[3]
.sym 40658 $abc$16300$auto$wreduce.cc:445:run$1384[4]
.sym 40659 $abc$16300$auto$wreduce.cc:445:run$1384[5]
.sym 40660 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[5]
.sym 40661 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[3]
.sym 40678 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 40680 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12012
.sym 40685 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 40696 $abc$16300$auto$wreduce.cc:445:run$1384[0]
.sym 40706 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12012
.sym 40715 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 40718 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 40719 $PACKER_VCC_NET
.sym 40721 $abc$16300$auto$wreduce.cc:445:run$1384[2]
.sym 40734 $PACKER_VCC_NET
.sym 40736 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 40760 $abc$16300$auto$wreduce.cc:445:run$1384[2]
.sym 40761 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 40770 $abc$16300$auto$wreduce.cc:445:run$1384[0]
.sym 40771 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 40774 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12012
.sym 40775 clk_$glb_clk
.sym 40779 $abc$16300$n1081
.sym 40780 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[1]
.sym 40782 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7019[2]
.sym 40784 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[4]
.sym 40801 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 40804 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7019[2]
.sym 40818 $PACKER_VCC_NET
.sym 40820 $abc$16300$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$sub$pulseProcessor.v:124$384_Y[0]
.sym 40823 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7019[3]
.sym 40825 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[3]
.sym 40826 $PACKER_VCC_NET
.sym 40828 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 40831 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[2]
.sym 40833 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 40836 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10620
.sym 40837 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[1]
.sym 40839 $abc$16300$auto$alumacc.cc:474:replace_alu$1484.BB[0]
.sym 40857 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 40859 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7019[3]
.sym 40864 $abc$16300$auto$alumacc.cc:474:replace_alu$1484.BB[0]
.sym 40865 $PACKER_VCC_NET
.sym 40866 $PACKER_VCC_NET
.sym 40882 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 40887 $abc$16300$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$sub$pulseProcessor.v:124$384_Y[0]
.sym 40888 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[1]
.sym 40889 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[2]
.sym 40890 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[3]
.sym 40897 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10620
.sym 40898 clk_$glb_clk
.sym 40900 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 40902 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12138
.sym 40903 $abc$16300$n993
.sym 40905 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 40906 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 40907 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12131[1]_inv
.sym 40941 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$2273[1]_inv
.sym 40950 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 40957 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 40960 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 40961 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 40962 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 40965 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 40970 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 40974 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 40975 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 40976 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 40977 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 40993 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$2273[1]_inv
.sym 40995 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 41004 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 41005 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 41006 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 41007 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 41023 $abc$16300$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$logic_and$pulseProcessor.v:116$383_Y
.sym 41025 $abc$16300$n1534
.sym 41026 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 41027 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 41029 $abc$16300$n1529
.sym 41030 $abc$16300$n1531
.sym 41064 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$procmux$1049.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 41068 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit
.sym 41072 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 41077 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 41082 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 41083 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 41084 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 41094 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_in
.sym 41097 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 41098 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 41099 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 41100 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 41109 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 41110 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 41111 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 41112 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 41127 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_in
.sym 41139 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 41140 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$procmux$1049.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 41142 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit
.sym 41143 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 41144 clk_$glb_clk
.sym 41156 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1369
.sym 41435 $PACKER_VCC_NET
.sym 41453 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[5]
.sym 41454 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[0]
.sym 41455 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 41457 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[1]
.sym 41458 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[2]
.sym 41462 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10648
.sym 41463 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[3]
.sym 41465 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[4]
.sym 41471 $abc$16300$auto$wreduce.cc:445:run$1387[4]
.sym 41477 $abc$16300$auto$wreduce.cc:445:run$1387[2]
.sym 41483 $nextpnr_ICESTORM_LC_5$O
.sym 41485 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[0]
.sym 41489 $auto$alumacc.cc:474:replace_alu$1492.C[2]
.sym 41491 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[1]
.sym 41495 $auto$alumacc.cc:474:replace_alu$1492.C[3]
.sym 41497 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[2]
.sym 41499 $auto$alumacc.cc:474:replace_alu$1492.C[2]
.sym 41501 $auto$alumacc.cc:474:replace_alu$1492.C[4]
.sym 41504 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[3]
.sym 41505 $auto$alumacc.cc:474:replace_alu$1492.C[3]
.sym 41507 $auto$alumacc.cc:474:replace_alu$1492.C[5]
.sym 41509 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[4]
.sym 41511 $auto$alumacc.cc:474:replace_alu$1492.C[4]
.sym 41515 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[5]
.sym 41517 $auto$alumacc.cc:474:replace_alu$1492.C[5]
.sym 41520 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 41522 $abc$16300$auto$wreduce.cc:445:run$1387[4]
.sym 41526 $abc$16300$auto$wreduce.cc:445:run$1387[2]
.sym 41529 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 41530 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10648
.sym 41531 clk_$glb_clk
.sym 41576 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10648
.sym 41585 $abc$16300$auto$wreduce.cc:445:run$1387[3]
.sym 41587 $abc$16300$auto$wreduce.cc:445:run$1387[5]
.sym 41588 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[1]
.sym 41594 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 41600 $PACKER_VCC_NET
.sym 41601 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[0]
.sym 41605 $abc$16300$auto$wreduce.cc:445:run$1387[0]
.sym 41619 $abc$16300$auto$wreduce.cc:445:run$1387[5]
.sym 41621 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 41626 $abc$16300$auto$wreduce.cc:445:run$1387[0]
.sym 41628 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 41631 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 41633 $abc$16300$auto$wreduce.cc:445:run$1387[3]
.sym 41643 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 41644 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[1]
.sym 41645 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[0]
.sym 41651 $PACKER_VCC_NET
.sym 41652 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[0]
.sym 41653 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10648
.sym 41654 clk_$glb_clk
.sym 41672 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10648
.sym 41792 $PACKER_VCC_NET
.sym 41797 configure
.sym 41813 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 41927 $PACKER_VCC_NET
.sym 42025 pulseFifo.free[0]
.sym 42027 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[0]
.sym 42032 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[0]
.sym 42051 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 42071 pulseFifo.fifo.do_shift_out
.sym 42082 pulseFifo.fifo.do_shift_in
.sym 42129 pulseFifo.fifo.do_shift_out
.sym 42132 pulseFifo.fifo.do_shift_in
.sym 42150 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[2]
.sym 42151 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[3]
.sym 42152 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[4]
.sym 42153 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[5]
.sym 42154 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[6]
.sym 42155 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[7]
.sym 42162 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 42167 pulseFifo.fifo.do_shift_out
.sym 42174 pulseFifo.fifo.do_shift_out
.sym 42179 pulseFifo.fifo.do_shift_out
.sym 42181 pulseFifo.fifo.do_shift_out
.sym 42182 $abc$16300$n944
.sym 42192 pulseFifo.fifo.do_shift_out
.sym 42194 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[5]
.sym 42195 pulseFifo.fifo.do_shift_out
.sym 42196 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[7]
.sym 42197 pulseFifo.free[0]
.sym 42200 $abc$16300$auto$ice40_ffinit.cc:141:execute$16218
.sym 42203 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[6]
.sym 42205 $abc$16300$auto$ice40_ffinit.cc:141:execute$16210
.sym 42209 pulseFifo.fifo.do_shift_in
.sym 42210 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[5]
.sym 42211 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[6]
.sym 42212 $abc$16300$auto$ice40_ffinit.cc:141:execute$16214
.sym 42216 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 42220 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[7]
.sym 42222 pulseFifo.fifo.do_shift_in
.sym 42223 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[5]
.sym 42224 pulseFifo.fifo.do_shift_out
.sym 42225 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[5]
.sym 42228 $abc$16300$auto$ice40_ffinit.cc:141:execute$16214
.sym 42229 $abc$16300$auto$ice40_ffinit.cc:141:execute$16210
.sym 42230 pulseFifo.free[0]
.sym 42231 $abc$16300$auto$ice40_ffinit.cc:141:execute$16218
.sym 42237 $abc$16300$auto$ice40_ffinit.cc:141:execute$16214
.sym 42240 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[7]
.sym 42241 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[7]
.sym 42242 pulseFifo.fifo.do_shift_out
.sym 42243 pulseFifo.fifo.do_shift_in
.sym 42246 $abc$16300$auto$ice40_ffinit.cc:141:execute$16210
.sym 42258 $abc$16300$auto$ice40_ffinit.cc:141:execute$16218
.sym 42264 pulseFifo.fifo.do_shift_out
.sym 42265 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[6]
.sym 42266 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[6]
.sym 42267 pulseFifo.fifo.do_shift_in
.sym 42268 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 42269 clk_$glb_clk
.sym 42271 pulseFifo.free[3]
.sym 42272 pulseFifo.free[4]
.sym 42274 pulseFifo.free[2]
.sym 42275 $abc$16300$auto$ice40_ffinit.cc:141:execute$16202
.sym 42276 $abc$16300$auto$ice40_ffinit.cc:141:execute$16206
.sym 42277 $abc$16300$auto$ice40_ffinit.cc:141:execute$16198
.sym 42278 $abc$16300$n945
.sym 42288 configure
.sym 42295 pulseFifo.fifo.do_shift_in
.sym 42394 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11437
.sym 42397 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881
.sym 42398 pp_envelope_valid[1]
.sym 42399 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$11449_inv
.sym 42400 pulseFifo.fifo.do_shift_in
.sym 42401 $abc$16300$n967
.sym 42408 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[3]
.sym 42409 pulseFifo.free[2]
.sym 42410 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[2]
.sym 42413 pulseFifo.free[3]
.sym 42419 pp_envelope_valid[1]
.sym 42422 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[4]
.sym 42427 $PACKER_VCC_NET
.sym 42436 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$11419[1]
.sym 42441 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 42481 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$11419[1]
.sym 42482 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 42519 pp_timestamp[38]
.sym 42524 pp_timestamp[34]
.sym 42529 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 42530 pulseFifo.fifo.do_shift_in
.sym 42533 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 42534 $abc$16300$n967
.sym 42535 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11468
.sym 42544 time_ctr[5]
.sym 42545 pp_envelope_valid[1]
.sym 42549 pulseFifo.fifo.do_shift_in
.sym 42550 time_ctr[2]
.sym 42560 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11468
.sym 42563 pp_timestamp[32]
.sym 42576 pp_timestamp[38]
.sym 42578 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[0]
.sym 42581 pp_timestamp[34]
.sym 42586 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.AA[0]
.sym 42587 $PACKER_VCC_NET
.sym 42593 pp_timestamp[38]
.sym 42597 pp_timestamp[34]
.sym 42603 $PACKER_VCC_NET
.sym 42605 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[0]
.sym 42606 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.AA[0]
.sym 42618 pp_timestamp[32]
.sym 42637 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11468
.sym 42638 clk_$glb_clk
.sym 42641 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][7]_inv
.sym 42642 pp_timestamp[35]
.sym 42643 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][1]_inv
.sym 42644 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][5]_inv
.sym 42646 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[3]
.sym 42647 pp_timestamp[41]
.sym 42665 pp_length[16]
.sym 42666 time_ctr[0]
.sym 42667 pp_envelope_valid[1]
.sym 42669 time_ctr[8]
.sym 42671 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11468
.sym 42674 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[1]
.sym 42681 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[7]
.sym 42682 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[2]
.sym 42684 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[4]
.sym 42685 time_ctr[3]
.sym 42686 time_ctr[2]
.sym 42687 time_ctr[4]
.sym 42689 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[6]
.sym 42690 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.AA[0]
.sym 42692 time_ctr[0]
.sym 42693 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[0]
.sym 42696 time_ctr[5]
.sym 42698 time_ctr[6]
.sym 42699 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11468
.sym 42700 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[1]
.sym 42702 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[5]
.sym 42703 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[3]
.sym 42708 time_ctr[1]
.sym 42713 $auto$alumacc.cc:474:replace_alu$1503.C[1]
.sym 42715 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[0]
.sym 42716 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.AA[0]
.sym 42719 $auto$alumacc.cc:474:replace_alu$1503.C[2]
.sym 42721 time_ctr[0]
.sym 42722 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[1]
.sym 42723 $auto$alumacc.cc:474:replace_alu$1503.C[1]
.sym 42725 $auto$alumacc.cc:474:replace_alu$1503.C[3]
.sym 42727 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[2]
.sym 42728 time_ctr[1]
.sym 42729 $auto$alumacc.cc:474:replace_alu$1503.C[2]
.sym 42731 $auto$alumacc.cc:474:replace_alu$1503.C[4]
.sym 42733 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[3]
.sym 42734 time_ctr[2]
.sym 42735 $auto$alumacc.cc:474:replace_alu$1503.C[3]
.sym 42737 $auto$alumacc.cc:474:replace_alu$1503.C[5]
.sym 42739 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[4]
.sym 42740 time_ctr[3]
.sym 42741 $auto$alumacc.cc:474:replace_alu$1503.C[4]
.sym 42743 $auto$alumacc.cc:474:replace_alu$1503.C[6]
.sym 42745 time_ctr[4]
.sym 42746 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[5]
.sym 42747 $auto$alumacc.cc:474:replace_alu$1503.C[5]
.sym 42749 $auto$alumacc.cc:474:replace_alu$1503.C[7]
.sym 42751 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[6]
.sym 42752 time_ctr[5]
.sym 42753 $auto$alumacc.cc:474:replace_alu$1503.C[6]
.sym 42755 $auto$alumacc.cc:474:replace_alu$1503.C[8]
.sym 42757 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[7]
.sym 42758 time_ctr[6]
.sym 42759 $auto$alumacc.cc:474:replace_alu$1503.C[7]
.sym 42760 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11468
.sym 42761 clk_$glb_clk
.sym 42763 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][10]_inv
.sym 42764 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][15]_inv
.sym 42765 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][9]_inv
.sym 42766 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[13]
.sym 42767 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][13]_inv
.sym 42768 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][14]_inv
.sym 42769 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][12]_inv
.sym 42770 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[9]
.sym 42778 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[4]
.sym 42780 pp_timestamp[41]
.sym 42781 pp_length[18]
.sym 42783 pp_length[19]
.sym 42785 pp_length[20]
.sym 42786 pp_timestamp[35]
.sym 42794 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[15]
.sym 42797 time_ctr[5]
.sym 42799 $auto$alumacc.cc:474:replace_alu$1503.C[8]
.sym 42804 time_ctr[9]
.sym 42805 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[11]
.sym 42807 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[8]
.sym 42808 time_ctr[11]
.sym 42809 time_ctr[8]
.sym 42810 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[15]
.sym 42811 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[14]
.sym 42812 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[10]
.sym 42813 time_ctr[12]
.sym 42815 time_ctr[13]
.sym 42817 time_ctr[10]
.sym 42822 time_ctr[7]
.sym 42823 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[13]
.sym 42828 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[12]
.sym 42831 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11468
.sym 42832 time_ctr[14]
.sym 42835 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[9]
.sym 42836 $auto$alumacc.cc:474:replace_alu$1503.C[9]
.sym 42838 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[8]
.sym 42839 time_ctr[7]
.sym 42840 $auto$alumacc.cc:474:replace_alu$1503.C[8]
.sym 42842 $auto$alumacc.cc:474:replace_alu$1503.C[10]
.sym 42844 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[9]
.sym 42845 time_ctr[8]
.sym 42846 $auto$alumacc.cc:474:replace_alu$1503.C[9]
.sym 42848 $auto$alumacc.cc:474:replace_alu$1503.C[11]
.sym 42850 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[10]
.sym 42851 time_ctr[9]
.sym 42852 $auto$alumacc.cc:474:replace_alu$1503.C[10]
.sym 42854 $auto$alumacc.cc:474:replace_alu$1503.C[12]
.sym 42856 time_ctr[10]
.sym 42857 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[11]
.sym 42858 $auto$alumacc.cc:474:replace_alu$1503.C[11]
.sym 42860 $auto$alumacc.cc:474:replace_alu$1503.C[13]
.sym 42862 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[12]
.sym 42863 time_ctr[11]
.sym 42864 $auto$alumacc.cc:474:replace_alu$1503.C[12]
.sym 42866 $auto$alumacc.cc:474:replace_alu$1503.C[14]
.sym 42868 time_ctr[12]
.sym 42869 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[13]
.sym 42870 $auto$alumacc.cc:474:replace_alu$1503.C[13]
.sym 42872 $auto$alumacc.cc:474:replace_alu$1503.C[15]
.sym 42874 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[14]
.sym 42875 time_ctr[13]
.sym 42876 $auto$alumacc.cc:474:replace_alu$1503.C[14]
.sym 42880 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[15]
.sym 42881 time_ctr[14]
.sym 42882 $auto$alumacc.cc:474:replace_alu$1503.C[15]
.sym 42883 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11468
.sym 42884 clk_$glb_clk
.sym 42886 pp_timestamp[8]
.sym 42887 $abc$16300$n1138
.sym 42888 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[8]
.sym 42889 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[11]
.sym 42890 pp_timestamp[10]
.sym 42891 $abc$16300$auto$wreduce.cc:445:run$1392[8]_inv
.sym 42892 pp_timestamp[11]
.sym 42893 $abc$16300$auto$wreduce.cc:445:run$1392[11]_inv
.sym 42895 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][14]_inv
.sym 42898 pp_length[24]
.sym 42899 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][12]_inv
.sym 42901 time_ctr[3]
.sym 42904 time_ctr[2]
.sym 42906 pp_length[27]
.sym 42909 pp_timestamp[45]
.sym 42915 time_ctr[4]
.sym 42919 time_ctr[2]
.sym 42921 time_ctr[3]
.sym 42927 time_ctr[7]
.sym 42936 time_ctr[10]
.sym 42938 time_ctr[0]
.sym 42941 pp_timestamp[33]
.sym 42942 time_ctr[9]
.sym 42945 pp_timestamp[42]
.sym 42947 pp_timestamp[43]
.sym 42958 pp_timestamp[40]
.sym 42962 pp_timestamp[42]
.sym 42969 pp_timestamp[43]
.sym 42974 time_ctr[9]
.sym 42981 pp_timestamp[40]
.sym 42984 time_ctr[10]
.sym 42992 pp_timestamp[33]
.sym 42998 time_ctr[0]
.sym 43003 time_ctr[7]
.sym 43006 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 43007 clk_$glb_clk
.sym 43011 pp_timestamp[5]
.sym 43012 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[15]
.sym 43013 pp_timestamp[15]
.sym 43015 pp_timestamp[12]
.sym 43022 time_ctr[12]
.sym 43023 time_ctr[13]
.sym 43026 $abc$16300$auto$wreduce.cc:445:run$1392[11]_inv
.sym 43027 pp_timestamp[42]
.sym 43028 configure
.sym 43030 time_ctr[9]
.sym 43031 time_ctr[7]
.sym 43032 time_ctr[10]
.sym 43034 time_ctr[10]
.sym 43036 time_ctr[11]
.sym 43037 time_ctr[2]
.sym 43039 time_ctr[0]
.sym 43041 time_ctr[4]
.sym 43042 time_ctr[14]
.sym 43043 time_ctr[5]
.sym 43052 pp_timestamp[37]
.sym 43056 pp_timestamp[44]
.sym 43074 time_ctr[4]
.sym 43085 pp_timestamp[44]
.sym 43096 time_ctr[4]
.sym 43109 pp_timestamp[37]
.sym 43129 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 43130 clk_$glb_clk
.sym 43137 time_ctr[1]
.sym 43150 pp_timestamp[37]
.sym 43152 pp_timestamp[44]
.sym 43156 time_ctr[8]
.sym 43157 time_ctr[6]
.sym 43158 time_ctr[9]
.sym 43159 time_ctr[7]
.sym 43160 time_ctr[10]
.sym 43162 time_ctr[0]
.sym 43164 time_ctr[12]
.sym 43166 time_ctr[13]
.sym 43167 pp_envelope_valid[1]
.sym 43256 time_ctr[0]
.sym 43267 time_ctr[5]
.sym 43278 time_ctr[6]
.sym 43279 time_ctr[4]
.sym 43280 time_ctr[14]
.sym 43281 time_ctr[5]
.sym 43282 time_ctr[15]
.sym 43283 time_ctr[6]
.sym 43285 time_ctr[7]
.sym 43286 time_ctr[9]
.sym 43290 time_ctr[11]
.sym 43300 time_ctr[4]
.sym 43302 time_ctr[6]
.sym 43309 time_ctr[1]
.sym 43311 time_ctr[7]
.sym 43315 time_ctr[3]
.sym 43321 time_ctr[0]
.sym 43322 time_ctr[2]
.sym 43325 time_ctr[5]
.sym 43328 $nextpnr_ICESTORM_LC_2$O
.sym 43331 time_ctr[0]
.sym 43334 $auto$alumacc.cc:474:replace_alu$1475.C[2]
.sym 43336 time_ctr[1]
.sym 43340 $auto$alumacc.cc:474:replace_alu$1475.C[3]
.sym 43342 time_ctr[2]
.sym 43344 $auto$alumacc.cc:474:replace_alu$1475.C[2]
.sym 43346 $auto$alumacc.cc:474:replace_alu$1475.C[4]
.sym 43349 time_ctr[3]
.sym 43350 $auto$alumacc.cc:474:replace_alu$1475.C[3]
.sym 43352 $auto$alumacc.cc:474:replace_alu$1475.C[5]
.sym 43355 time_ctr[4]
.sym 43356 $auto$alumacc.cc:474:replace_alu$1475.C[4]
.sym 43358 $auto$alumacc.cc:474:replace_alu$1475.C[6]
.sym 43360 time_ctr[5]
.sym 43362 $auto$alumacc.cc:474:replace_alu$1475.C[5]
.sym 43364 $auto$alumacc.cc:474:replace_alu$1475.C[7]
.sym 43367 time_ctr[6]
.sym 43368 $auto$alumacc.cc:474:replace_alu$1475.C[6]
.sym 43370 $auto$alumacc.cc:474:replace_alu$1475.C[8]
.sym 43372 time_ctr[7]
.sym 43374 $auto$alumacc.cc:474:replace_alu$1475.C[7]
.sym 43376 clk_$glb_clk
.sym 43379 $abc$16300$auto$wreduce.cc:445:run$1392[23]_inv
.sym 43380 $abc$16300$auto$wreduce.cc:445:run$1392[22]_inv
.sym 43381 pp_timestamp[23]
.sym 43382 pp_timestamp[17]
.sym 43383 pp_timestamp[22]
.sym 43398 time_ctr[3]
.sym 43399 time_ctr[0]
.sym 43400 time_ctr[4]
.sym 43403 time_ctr[2]
.sym 43405 time_ctr[3]
.sym 43407 time_ctr[4]
.sym 43408 time_ctr[15]
.sym 43411 time_ctr[18]
.sym 43413 time_ctr[19]
.sym 43414 $auto$alumacc.cc:474:replace_alu$1475.C[8]
.sym 43424 time_ctr[13]
.sym 43430 time_ctr[11]
.sym 43436 time_ctr[9]
.sym 43437 time_ctr[10]
.sym 43441 time_ctr[14]
.sym 43443 time_ctr[8]
.sym 43447 time_ctr[12]
.sym 43450 time_ctr[15]
.sym 43451 $auto$alumacc.cc:474:replace_alu$1475.C[9]
.sym 43453 time_ctr[8]
.sym 43455 $auto$alumacc.cc:474:replace_alu$1475.C[8]
.sym 43457 $auto$alumacc.cc:474:replace_alu$1475.C[10]
.sym 43460 time_ctr[9]
.sym 43461 $auto$alumacc.cc:474:replace_alu$1475.C[9]
.sym 43463 $auto$alumacc.cc:474:replace_alu$1475.C[11]
.sym 43466 time_ctr[10]
.sym 43467 $auto$alumacc.cc:474:replace_alu$1475.C[10]
.sym 43469 $auto$alumacc.cc:474:replace_alu$1475.C[12]
.sym 43471 time_ctr[11]
.sym 43473 $auto$alumacc.cc:474:replace_alu$1475.C[11]
.sym 43475 $auto$alumacc.cc:474:replace_alu$1475.C[13]
.sym 43477 time_ctr[12]
.sym 43479 $auto$alumacc.cc:474:replace_alu$1475.C[12]
.sym 43481 $auto$alumacc.cc:474:replace_alu$1475.C[14]
.sym 43484 time_ctr[13]
.sym 43485 $auto$alumacc.cc:474:replace_alu$1475.C[13]
.sym 43487 $auto$alumacc.cc:474:replace_alu$1475.C[15]
.sym 43490 time_ctr[14]
.sym 43491 $auto$alumacc.cc:474:replace_alu$1475.C[14]
.sym 43493 $auto$alumacc.cc:474:replace_alu$1475.C[16]
.sym 43495 time_ctr[15]
.sym 43497 $auto$alumacc.cc:474:replace_alu$1475.C[15]
.sym 43499 clk_$glb_clk
.sym 43503 $abc$16300$auto$wreduce.cc:445:run$1392[21]_inv
.sym 43504 pp_timestamp[18]
.sym 43507 pp_timestamp[21]
.sym 43519 time_ctr[10]
.sym 43520 pp_timestamp[55]
.sym 43523 time_ctr[12]
.sym 43526 time_ctr[10]
.sym 43528 time_ctr[11]
.sym 43532 time_ctr[13]
.sym 43534 time_ctr[14]
.sym 43536 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 43537 $auto$alumacc.cc:474:replace_alu$1475.C[16]
.sym 43544 time_ctr[18]
.sym 43548 time_ctr[22]
.sym 43549 time_ctr[23]
.sym 43550 time_ctr[16]
.sym 43551 time_ctr[17]
.sym 43554 time_ctr[20]
.sym 43569 time_ctr[19]
.sym 43571 time_ctr[21]
.sym 43574 $auto$alumacc.cc:474:replace_alu$1475.C[17]
.sym 43576 time_ctr[16]
.sym 43578 $auto$alumacc.cc:474:replace_alu$1475.C[16]
.sym 43580 $auto$alumacc.cc:474:replace_alu$1475.C[18]
.sym 43582 time_ctr[17]
.sym 43584 $auto$alumacc.cc:474:replace_alu$1475.C[17]
.sym 43586 $auto$alumacc.cc:474:replace_alu$1475.C[19]
.sym 43589 time_ctr[18]
.sym 43590 $auto$alumacc.cc:474:replace_alu$1475.C[18]
.sym 43592 $auto$alumacc.cc:474:replace_alu$1475.C[20]
.sym 43594 time_ctr[19]
.sym 43596 $auto$alumacc.cc:474:replace_alu$1475.C[19]
.sym 43598 $auto$alumacc.cc:474:replace_alu$1475.C[21]
.sym 43600 time_ctr[20]
.sym 43602 $auto$alumacc.cc:474:replace_alu$1475.C[20]
.sym 43604 $auto$alumacc.cc:474:replace_alu$1475.C[22]
.sym 43606 time_ctr[21]
.sym 43608 $auto$alumacc.cc:474:replace_alu$1475.C[21]
.sym 43610 $auto$alumacc.cc:474:replace_alu$1475.C[23]
.sym 43613 time_ctr[22]
.sym 43614 $auto$alumacc.cc:474:replace_alu$1475.C[22]
.sym 43616 $auto$alumacc.cc:474:replace_alu$1475.C[24]
.sym 43619 time_ctr[23]
.sym 43620 $auto$alumacc.cc:474:replace_alu$1475.C[23]
.sym 43622 clk_$glb_clk
.sym 43625 pp_timestamp[53]
.sym 43626 pp_timestamp[59]
.sym 43630 pp_timestamp[58]
.sym 43636 time_ctr[16]
.sym 43638 time_ctr[21]
.sym 43640 time_ctr[17]
.sym 43642 time_ctr[18]
.sym 43644 time_ctr[19]
.sym 43646 time_ctr[20]
.sym 43660 $auto$alumacc.cc:474:replace_alu$1475.C[24]
.sym 43666 time_ctr[25]
.sym 43668 time_ctr[27]
.sym 43673 time_ctr[24]
.sym 43691 time_ctr[26]
.sym 43697 $auto$alumacc.cc:474:replace_alu$1475.C[25]
.sym 43699 time_ctr[24]
.sym 43701 $auto$alumacc.cc:474:replace_alu$1475.C[24]
.sym 43703 $auto$alumacc.cc:474:replace_alu$1475.C[26]
.sym 43706 time_ctr[25]
.sym 43707 $auto$alumacc.cc:474:replace_alu$1475.C[25]
.sym 43709 $auto$alumacc.cc:474:replace_alu$1475.C[27]
.sym 43711 time_ctr[26]
.sym 43713 $auto$alumacc.cc:474:replace_alu$1475.C[26]
.sym 43718 time_ctr[27]
.sym 43719 $auto$alumacc.cc:474:replace_alu$1475.C[27]
.sym 43745 clk_$glb_clk
.sym 43759 time_ctr[24]
.sym 43760 pp_timestamp[58]
.sym 43763 time_ctr[25]
.sym 43765 time_ctr[26]
.sym 43767 time_ctr[27]
.sym 43892 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 43999 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$12218
.sym 44028 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12214
.sym 44138 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 44148 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$12218
.sym 44250 $abc$16300$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$logic_and$pulseProcessor.v:115$380_Y
.sym 44413 configure
.sym 44430 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 44434 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.prev_reconfigure
.sym 44448 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.prev_reconfigure
.sym 44451 configure
.sym 44478 configure
.sym 44482 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 44483 clk_$glb_clk
.sym 44520 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12214
.sym 44529 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[1]
.sym 44531 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[2]
.sym 44532 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[5]
.sym 44533 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[4]
.sym 44537 $abc$16300$auto$wreduce.cc:445:run$1384[3]
.sym 44539 $abc$16300$auto$wreduce.cc:445:run$1384[5]
.sym 44541 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 44549 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[3]
.sym 44553 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12012
.sym 44554 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 44558 $nextpnr_ICESTORM_LC_3$O
.sym 44561 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 44564 $auto$alumacc.cc:474:replace_alu$1478.C[2]
.sym 44567 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[1]
.sym 44570 $auto$alumacc.cc:474:replace_alu$1478.C[3]
.sym 44572 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[2]
.sym 44574 $auto$alumacc.cc:474:replace_alu$1478.C[2]
.sym 44576 $auto$alumacc.cc:474:replace_alu$1478.C[4]
.sym 44579 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[3]
.sym 44580 $auto$alumacc.cc:474:replace_alu$1478.C[3]
.sym 44582 $auto$alumacc.cc:474:replace_alu$1478.C[5]
.sym 44584 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[4]
.sym 44586 $auto$alumacc.cc:474:replace_alu$1478.C[4]
.sym 44590 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[5]
.sym 44592 $auto$alumacc.cc:474:replace_alu$1478.C[5]
.sym 44595 $abc$16300$auto$wreduce.cc:445:run$1384[5]
.sym 44596 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 44601 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 44604 $abc$16300$auto$wreduce.cc:445:run$1384[3]
.sym 44605 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12012
.sym 44606 clk_$glb_clk
.sym 44653 $abc$16300$auto$wreduce.cc:445:run$1384[4]
.sym 44655 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[5]
.sym 44656 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[3]
.sym 44660 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[1]
.sym 44663 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 44664 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[4]
.sym 44670 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[2]
.sym 44675 $abc$16300$n1081
.sym 44676 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12012
.sym 44680 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 44694 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[5]
.sym 44695 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[2]
.sym 44696 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[4]
.sym 44697 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[3]
.sym 44701 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[1]
.sym 44702 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 44703 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 44712 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 44713 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[1]
.sym 44714 $abc$16300$n1081
.sym 44715 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 44726 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 44727 $abc$16300$auto$wreduce.cc:445:run$1384[4]
.sym 44728 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12012
.sym 44729 clk_$glb_clk
.sym 44736 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12214
.sym 44773 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 44774 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12138
.sym 44783 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 44784 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 44788 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 44793 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 44803 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12131[1]_inv
.sym 44805 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 44806 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 44807 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 44808 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 44817 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12131[1]_inv
.sym 44818 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 44823 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 44824 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 44825 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 44826 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 44835 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 44836 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 44837 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 44838 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 44841 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 44842 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 44843 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 44844 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 44847 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 44848 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 44849 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 44850 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 44851 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12138
.sym 44852 clk_$glb_clk
.sym 44855 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1369
.sym 44857 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1377
.sym 44879 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_in
.sym 44895 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_in
.sym 44897 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12138
.sym 44899 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 44900 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_prev_d
.sym 44903 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 44905 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7019[2]
.sym 44907 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 44908 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 44911 $abc$16300$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$logic_and$pulseProcessor.v:116$383_Y
.sym 44913 $abc$16300$n1534
.sym 44917 $abc$16300$n1529
.sym 44922 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 44923 $abc$16300$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$logic_and$pulseProcessor.v:115$380_Y
.sym 44925 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_in
.sym 44926 $abc$16300$n1531
.sym 44929 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_prev_d
.sym 44930 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_in
.sym 44940 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 44941 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 44942 $abc$16300$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$logic_and$pulseProcessor.v:116$383_Y
.sym 44943 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 44946 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7019[2]
.sym 44947 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 44948 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 44949 $abc$16300$n1534
.sym 44952 $abc$16300$n1529
.sym 44953 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7019[2]
.sym 44954 $abc$16300$n1531
.sym 44955 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 44964 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 44965 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_prev_d
.sym 44966 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 44967 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_in
.sym 44970 $abc$16300$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$logic_and$pulseProcessor.v:115$380_Y
.sym 44971 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 44972 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 44973 $abc$16300$n1529
.sym 44974 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12138
.sym 44975 clk_$glb_clk
.sym 45240 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 45247 clk
.sym 45631 $PACKER_VCC_NET
.sym 45634 clk
.sym 45641 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 45760 $PACKER_VCC_NET
.sym 45762 pulseFifo.free[0]
.sym 45763 $PACKER_VCC_NET
.sym 45907 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[0]
.sym 45908 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 45911 pulseFifo.fifo.do_shift_in
.sym 45912 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[0]
.sym 45921 pulseFifo.free[0]
.sym 45923 $PACKER_VCC_NET
.sym 45924 pulseFifo.fifo.do_shift_out
.sym 45930 pulseFifo.fifo.do_shift_out
.sym 45931 pulseFifo.fifo.do_shift_in
.sym 45932 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[0]
.sym 45933 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[0]
.sym 45943 pulseFifo.free[0]
.sym 45945 $PACKER_VCC_NET
.sym 45972 $PACKER_VCC_NET
.sym 45974 pulseFifo.free[0]
.sym 45976 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 45977 clk_$glb_clk
.sym 45980 pulseFifo.free[1]
.sym 45984 $abc$16300$auto$ice40_ffinit.cc:141:execute$16194
.sym 45985 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$15512
.sym 45999 pulseFifo.fifo.do_shift_in
.sym 46008 $PACKER_VCC_NET
.sym 46011 pp_envelope_valid[1]
.sym 46020 pulseFifo.free[3]
.sym 46021 pulseFifo.free[4]
.sym 46022 pulseFifo.free[6]
.sym 46023 pulseFifo.free[2]
.sym 46024 pulseFifo.free[5]
.sym 46028 pulseFifo.free[0]
.sym 46030 $PACKER_VCC_NET
.sym 46034 pulseFifo.free[7]
.sym 46035 $PACKER_VCC_NET
.sym 46037 pulseFifo.free[1]
.sym 46052 $nextpnr_ICESTORM_LC_13$O
.sym 46054 pulseFifo.free[0]
.sym 46058 $auto$alumacc.cc:474:replace_alu$1546.C[2]
.sym 46060 $PACKER_VCC_NET
.sym 46061 pulseFifo.free[1]
.sym 46064 $auto$alumacc.cc:474:replace_alu$1546.C[3]
.sym 46066 pulseFifo.free[2]
.sym 46067 $PACKER_VCC_NET
.sym 46068 $auto$alumacc.cc:474:replace_alu$1546.C[2]
.sym 46070 $auto$alumacc.cc:474:replace_alu$1546.C[4]
.sym 46072 pulseFifo.free[3]
.sym 46073 $PACKER_VCC_NET
.sym 46074 $auto$alumacc.cc:474:replace_alu$1546.C[3]
.sym 46076 $auto$alumacc.cc:474:replace_alu$1546.C[5]
.sym 46078 pulseFifo.free[4]
.sym 46079 $PACKER_VCC_NET
.sym 46080 $auto$alumacc.cc:474:replace_alu$1546.C[4]
.sym 46082 $auto$alumacc.cc:474:replace_alu$1546.C[6]
.sym 46084 pulseFifo.free[5]
.sym 46085 $PACKER_VCC_NET
.sym 46086 $auto$alumacc.cc:474:replace_alu$1546.C[5]
.sym 46088 $auto$alumacc.cc:474:replace_alu$1546.C[7]
.sym 46090 $PACKER_VCC_NET
.sym 46091 pulseFifo.free[6]
.sym 46092 $auto$alumacc.cc:474:replace_alu$1546.C[6]
.sym 46095 pulseFifo.free[7]
.sym 46097 $PACKER_VCC_NET
.sym 46098 $auto$alumacc.cc:474:replace_alu$1546.C[7]
.sym 46127 pulseFifo.fifo.do_shift_in
.sym 46133 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 46137 clk
.sym 46145 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[2]
.sym 46146 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[3]
.sym 46147 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[4]
.sym 46148 $abc$16300$auto$ice40_ffinit.cc:141:execute$16194
.sym 46149 pulseFifo.fifo.do_shift_in
.sym 46150 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[2]
.sym 46154 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 46155 $abc$16300$auto$ice40_ffinit.cc:141:execute$16202
.sym 46156 $abc$16300$auto$ice40_ffinit.cc:141:execute$16206
.sym 46157 pulseFifo.fifo.do_shift_out
.sym 46158 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[3]
.sym 46165 $abc$16300$auto$ice40_ffinit.cc:141:execute$16198
.sym 46167 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[4]
.sym 46179 $abc$16300$auto$ice40_ffinit.cc:141:execute$16202
.sym 46183 $abc$16300$auto$ice40_ffinit.cc:141:execute$16206
.sym 46197 $abc$16300$auto$ice40_ffinit.cc:141:execute$16198
.sym 46200 pulseFifo.fifo.do_shift_in
.sym 46201 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[3]
.sym 46202 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[3]
.sym 46203 pulseFifo.fifo.do_shift_out
.sym 46206 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[4]
.sym 46207 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[4]
.sym 46208 pulseFifo.fifo.do_shift_out
.sym 46209 pulseFifo.fifo.do_shift_in
.sym 46212 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[2]
.sym 46213 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[2]
.sym 46214 pulseFifo.fifo.do_shift_in
.sym 46215 pulseFifo.fifo.do_shift_out
.sym 46218 $abc$16300$auto$ice40_ffinit.cc:141:execute$16194
.sym 46219 $abc$16300$auto$ice40_ffinit.cc:141:execute$16206
.sym 46220 $abc$16300$auto$ice40_ffinit.cc:141:execute$16202
.sym 46221 $abc$16300$auto$ice40_ffinit.cc:141:execute$16198
.sym 46222 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 46223 clk_$glb_clk
.sym 46242 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 46249 pp_envelope_valid[1]
.sym 46252 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 46253 pulseFifo.fifo.do_shift_in
.sym 46255 $abc$16300$n967
.sym 46257 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11437
.sym 46259 time_ctr[1]
.sym 46260 $PACKER_VCC_NET
.sym 46268 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11437
.sym 46269 $abc$16300$pulseFifo.fifo.in_valid_inv
.sym 46271 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 46273 $abc$16300$n945
.sym 46276 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 46277 $abc$16300$n944
.sym 46279 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$11449_inv
.sym 46286 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10868[0]
.sym 46292 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$11419[1]
.sym 46294 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10868[0]
.sym 46297 $abc$16300$n967
.sym 46299 $abc$16300$n967
.sym 46300 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 46301 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$11449_inv
.sym 46302 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 46317 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10868[0]
.sym 46319 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 46324 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$11419[1]
.sym 46329 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10868[0]
.sym 46331 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$11419[1]
.sym 46336 $abc$16300$n945
.sym 46337 $abc$16300$n944
.sym 46338 $abc$16300$pulseFifo.fifo.in_valid_inv
.sym 46341 $abc$16300$n945
.sym 46342 $abc$16300$n944
.sym 46345 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11437
.sym 46346 clk_$glb_clk
.sym 46347 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10868[0]
.sym 46348 pp_timestamp[6]
.sym 46349 $abc$16300$auto$wreduce.cc:445:run$1392[6]_inv
.sym 46350 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[2]
.sym 46351 $abc$16300$auto$wreduce.cc:445:run$1392[2]_inv
.sym 46353 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[6]
.sym 46354 pp_timestamp[2]
.sym 46363 $abc$16300$pulseFifo.fifo.in_valid_inv
.sym 46365 pulseFifo.fifo.do_shift_out
.sym 46368 pulseFifo.fifo.do_shift_out
.sym 46370 pp_envelope_valid[1]
.sym 46373 time_ctr[6]
.sym 46374 pp_envelope_valid[0]
.sym 46375 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881
.sym 46376 time_ctr[5]
.sym 46377 pp_envelope_valid[1]
.sym 46379 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 46382 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 46383 $abc$16300$n967
.sym 46407 time_ctr[5]
.sym 46419 time_ctr[1]
.sym 46436 time_ctr[5]
.sym 46464 time_ctr[1]
.sym 46468 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 46469 clk_$glb_clk
.sym 46472 pp_length[1]
.sym 46473 pp_length[2]
.sym 46474 pp_length[3]
.sym 46475 pp_length[4]
.sym 46476 pp_length[5]
.sym 46477 pp_length[6]
.sym 46478 pp_length[7]
.sym 46489 time_ctr[5]
.sym 46495 time_ctr[9]
.sym 46496 $PACKER_VCC_NET
.sym 46497 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 46498 time_ctr[12]
.sym 46500 time_ctr[13]
.sym 46503 pp_envelope_valid[1]
.sym 46504 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[0]
.sym 46513 pp_length[17]
.sym 46514 pp_timestamp[35]
.sym 46517 pp_length[21]
.sym 46519 pp_length[23]
.sym 46525 time_ctr[2]
.sym 46529 pp_length[1]
.sym 46532 time_ctr[8]
.sym 46533 pp_length[5]
.sym 46534 pp_envelope_valid[0]
.sym 46535 pp_length[7]
.sym 46537 pp_envelope_valid[1]
.sym 46551 pp_length[23]
.sym 46552 pp_envelope_valid[0]
.sym 46553 pp_length[7]
.sym 46554 pp_envelope_valid[1]
.sym 46557 time_ctr[2]
.sym 46563 pp_length[17]
.sym 46564 pp_envelope_valid[1]
.sym 46565 pp_length[1]
.sym 46566 pp_envelope_valid[0]
.sym 46569 pp_envelope_valid[1]
.sym 46570 pp_length[5]
.sym 46571 pp_envelope_valid[0]
.sym 46572 pp_length[21]
.sym 46581 pp_timestamp[35]
.sym 46588 time_ctr[8]
.sym 46591 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 46592 clk_$glb_clk
.sym 46594 pp_length[8]
.sym 46595 pp_length[9]
.sym 46596 pp_length[10]
.sym 46597 pp_length[11]
.sym 46598 pp_length[12]
.sym 46599 pp_length[13]
.sym 46600 pp_length[14]
.sym 46601 pp_length[15]
.sym 46606 pp_envelope_valid[1]
.sym 46607 time_ctr[2]
.sym 46610 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][7]_inv
.sym 46611 time_ctr[3]
.sym 46612 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][4]_inv
.sym 46613 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[7]
.sym 46614 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][1]_inv
.sym 46615 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[4]
.sym 46616 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][5]_inv
.sym 46617 time_ctr[4]
.sym 46620 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 46624 time_ctr[0]
.sym 46625 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[5]
.sym 46639 pp_length[28]
.sym 46640 pp_envelope_valid[1]
.sym 46641 pp_length[30]
.sym 46642 pp_timestamp[41]
.sym 46644 pp_length[25]
.sym 46645 pp_length[26]
.sym 46646 pp_envelope_valid[0]
.sym 46647 pp_timestamp[45]
.sym 46648 pp_length[29]
.sym 46650 pp_length[31]
.sym 46652 pp_length[9]
.sym 46653 pp_length[10]
.sym 46656 pp_length[13]
.sym 46658 pp_length[15]
.sym 46663 pp_length[12]
.sym 46665 pp_length[14]
.sym 46668 pp_length[10]
.sym 46669 pp_envelope_valid[1]
.sym 46670 pp_envelope_valid[0]
.sym 46671 pp_length[26]
.sym 46674 pp_length[15]
.sym 46675 pp_envelope_valid[0]
.sym 46676 pp_envelope_valid[1]
.sym 46677 pp_length[31]
.sym 46680 pp_envelope_valid[0]
.sym 46681 pp_envelope_valid[1]
.sym 46682 pp_length[25]
.sym 46683 pp_length[9]
.sym 46688 pp_timestamp[45]
.sym 46692 pp_length[29]
.sym 46693 pp_envelope_valid[1]
.sym 46694 pp_envelope_valid[0]
.sym 46695 pp_length[13]
.sym 46698 pp_envelope_valid[1]
.sym 46699 pp_envelope_valid[0]
.sym 46700 pp_length[14]
.sym 46701 pp_length[30]
.sym 46704 pp_length[28]
.sym 46705 pp_length[12]
.sym 46706 pp_envelope_valid[0]
.sym 46707 pp_envelope_valid[1]
.sym 46712 pp_timestamp[41]
.sym 46717 pp_length[0]
.sym 46718 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[14]
.sym 46719 $abc$16300$auto$wreduce.cc:445:run$1392[10]_inv
.sym 46720 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[10]
.sym 46721 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[0]
.sym 46722 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[15]
.sym 46724 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][0]_inv
.sym 46731 time_ctr[2]
.sym 46732 time_ctr[5]
.sym 46733 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][15]_inv
.sym 46734 pulseFifo.fifo.do_shift_in
.sym 46735 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][9]_inv
.sym 46736 time_ctr[10]
.sym 46737 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][11]_inv
.sym 46738 time_ctr[11]
.sym 46739 time_ctr[14]
.sym 46740 time_ctr[4]
.sym 46743 $abc$16300$auto$wreduce.cc:445:run$1392[8]_inv
.sym 46746 pp_envelope_valid[1]
.sym 46749 pp_envelope_valid[1]
.sym 46751 time_ctr[1]
.sym 46752 $PACKER_VCC_NET
.sym 46758 time_ctr[9]
.sym 46760 time_ctr[10]
.sym 46762 pp_timestamp[43]
.sym 46764 pp_timestamp[33]
.sym 46765 time_ctr[7]
.sym 46768 pp_envelope_valid[1]
.sym 46769 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 46773 pp_timestamp[40]
.sym 46774 pp_timestamp[8]
.sym 46776 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 46780 pp_timestamp[11]
.sym 46784 pp_envelope_valid[0]
.sym 46794 time_ctr[7]
.sym 46798 pp_timestamp[33]
.sym 46800 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 46805 pp_timestamp[8]
.sym 46812 pp_timestamp[11]
.sym 46815 time_ctr[9]
.sym 46821 pp_envelope_valid[1]
.sym 46822 pp_timestamp[40]
.sym 46823 pp_envelope_valid[0]
.sym 46824 pp_timestamp[8]
.sym 46829 time_ctr[10]
.sym 46833 pp_envelope_valid[1]
.sym 46834 pp_timestamp[11]
.sym 46835 pp_envelope_valid[0]
.sym 46836 pp_timestamp[43]
.sym 46837 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 46838 clk_$glb_clk
.sym 46840 pp_timestamp[47]
.sym 46841 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[12]
.sym 46842 $abc$16300$auto$wreduce.cc:445:run$1392[5]_inv
.sym 46843 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[5]
.sym 46844 $abc$16300$auto$wreduce.cc:445:run$1392[12]_inv
.sym 46845 $abc$16300$auto$wreduce.cc:445:run$1392[15]_inv
.sym 46847 pp_timestamp[44]
.sym 46852 time_ctr[6]
.sym 46853 time_ctr[8]
.sym 46854 time_ctr[10]
.sym 46855 time_ctr[13]
.sym 46856 $abc$16300$n1138
.sym 46857 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][0]_inv
.sym 46859 time_ctr[10]
.sym 46860 pp_length[16]
.sym 46861 time_ctr[7]
.sym 46862 time_ctr[9]
.sym 46863 time_ctr[12]
.sym 46866 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 46867 time_ctr[5]
.sym 46868 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881
.sym 46869 time_ctr[6]
.sym 46870 pp_envelope_valid[0]
.sym 46871 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 46873 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 46875 $abc$16300$n967
.sym 46884 time_ctr[11]
.sym 46892 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 46894 time_ctr[14]
.sym 46898 time_ctr[4]
.sym 46905 pp_timestamp[47]
.sym 46927 time_ctr[4]
.sym 46932 pp_timestamp[47]
.sym 46940 time_ctr[14]
.sym 46951 time_ctr[11]
.sym 46960 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 46961 clk_$glb_clk
.sym 46964 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[12]
.sym 46965 pp_timestamp[76]
.sym 46967 pp_timestamp[77]
.sym 46968 $abc$16300$n1183
.sym 46969 $abc$16300$n1172
.sym 46975 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 46977 time_ctr[6]
.sym 46978 time_ctr[9]
.sym 46979 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[15]
.sym 46980 time_ctr[11]
.sym 46982 time_ctr[14]
.sym 46983 time_ctr[4]
.sym 46984 time_ctr[7]
.sym 46985 time_ctr[5]
.sym 46987 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 46988 $PACKER_VCC_NET
.sym 46994 time_ctr[12]
.sym 46995 pp_envelope_valid[1]
.sym 46996 time_ctr[13]
.sym 46997 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 46998 time_ctr[9]
.sym 47006 time_ctr[0]
.sym 47009 time_ctr[1]
.sym 47069 time_ctr[1]
.sym 47083 time_ctr[0]
.sym 47084 clk_$glb_clk
.sym 47086 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[15]
.sym 47087 pp_timestamp[79]
.sym 47089 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[13]
.sym 47091 pp_timestamp[72]
.sym 47092 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[8]
.sym 47098 time_ctr[2]
.sym 47100 time_ctr[1]
.sym 47102 pp_length[37]
.sym 47103 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 47104 time_ctr[4]
.sym 47105 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 47107 time_ctr[3]
.sym 47112 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 47117 time_ctr[1]
.sym 47120 time_ctr[0]
.sym 47128 time_ctr[0]
.sym 47148 $PACKER_VCC_NET
.sym 47166 time_ctr[0]
.sym 47168 $PACKER_VCC_NET
.sym 47207 clk_$glb_clk
.sym 47209 pulseFifo.fifo_in_ts[17]
.sym 47211 $abc$16300$auto$wreduce.cc:445:run$1392[17]_inv
.sym 47214 pp_timestamp[49]
.sym 47216 pp_timestamp[51]
.sym 47224 time_ctr[13]
.sym 47225 time_ctr[0]
.sym 47226 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14177
.sym 47229 time_ctr[13]
.sym 47230 time_ctr[11]
.sym 47231 time_ctr[14]
.sym 47237 pp_envelope_valid[1]
.sym 47244 $PACKER_VCC_NET
.sym 47252 pp_envelope_valid[1]
.sym 47258 pp_timestamp[55]
.sym 47268 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 47269 pp_timestamp[23]
.sym 47271 pp_timestamp[22]
.sym 47272 time_ctr[22]
.sym 47274 time_ctr[16]
.sym 47275 pp_envelope_valid[0]
.sym 47276 pp_timestamp[54]
.sym 47279 time_ctr[21]
.sym 47289 pp_timestamp[55]
.sym 47290 pp_envelope_valid[1]
.sym 47291 pp_timestamp[23]
.sym 47292 pp_envelope_valid[0]
.sym 47295 pp_envelope_valid[0]
.sym 47296 pp_timestamp[54]
.sym 47297 pp_envelope_valid[1]
.sym 47298 pp_timestamp[22]
.sym 47304 time_ctr[22]
.sym 47308 time_ctr[16]
.sym 47314 time_ctr[21]
.sym 47329 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 47330 clk_$glb_clk
.sym 47334 pulseFifo.fifo_in_ts[21]
.sym 47335 pp_timestamp[81]
.sym 47336 $abc$16300$n1202
.sym 47338 pp_timestamp[85]
.sym 47339 $abc$16300$n1189
.sym 47348 $abc$16300$auto$wreduce.cc:445:run$1392[23]_inv
.sym 47350 $abc$16300$auto$wreduce.cc:445:run$1392[22]_inv
.sym 47351 pulseFifo.fifo_in_ts[17]
.sym 47356 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881
.sym 47357 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 47359 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 47361 pp_envelope_valid[0]
.sym 47362 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 47364 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 47365 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 47367 $abc$16300$n967
.sym 47374 time_ctr[17]
.sym 47377 pp_envelope_valid[0]
.sym 47382 pp_timestamp[53]
.sym 47385 time_ctr[20]
.sym 47391 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 47397 pp_envelope_valid[1]
.sym 47403 pp_timestamp[21]
.sym 47418 pp_envelope_valid[0]
.sym 47419 pp_envelope_valid[1]
.sym 47420 pp_timestamp[53]
.sym 47421 pp_timestamp[21]
.sym 47424 time_ctr[17]
.sym 47445 time_ctr[20]
.sym 47452 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 47453 clk_$glb_clk
.sym 47456 $abc$16300$auto$wreduce.cc:445:run$1395[117]
.sym 47475 pp_timestamp[18]
.sym 47477 time_ctr[15]
.sym 47483 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 47498 time_ctr[26]
.sym 47505 time_ctr[25]
.sym 47516 time_ctr[20]
.sym 47538 time_ctr[20]
.sym 47543 time_ctr[26]
.sym 47565 time_ctr[25]
.sym 47575 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 47576 clk_$glb_clk
.sym 47578 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 47580 pp_envelope_valid[0]
.sym 47582 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 47584 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$12813_inv
.sym 47585 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12801
.sym 47591 time_ctr[15]
.sym 47592 time_ctr[19]
.sym 47596 pp_timestamp[59]
.sym 47600 time_ctr[18]
.sym 47603 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 47606 time_ctr[20]
.sym 47718 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12801
.sym 47720 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 47721 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12801
.sym 47724 pp_envelope_valid[0]
.sym 47726 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$12218
.sym 47732 $PACKER_VCC_NET
.sym 47824 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 47840 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$12218
.sym 47848 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881
.sym 47883 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12214
.sym 47892 $PACKER_VCC_NET
.sym 47936 $PACKER_VCC_NET
.sym 47944 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12214
.sym 47945 clk_$glb_clk
.sym 48224 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13357
.sym 48225 $PACKER_VCC_NET
.sym 48318 $abc$16300$auto$wreduce.cc:445:run$1389[2]
.sym 48319 $abc$16300$auto$wreduce.cc:445:run$1389[3]
.sym 48320 $abc$16300$auto$wreduce.cc:445:run$1389[4]
.sym 48321 $abc$16300$auto$wreduce.cc:445:run$1389[5]
.sym 48322 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[3]
.sym 48323 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[2]
.sym 48340 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881
.sym 48440 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 48441 $abc$16300$auto$wreduce.cc:445:run$1389[0]
.sym 48452 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[3]
.sym 48456 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[2]
.sym 48583 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 48606 $abc$16300$n993
.sym 48616 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 48668 $abc$16300$n993
.sym 48669 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 48691 $PACKER_GND_NET
.sym 48737 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 48738 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 48742 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 48747 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 48765 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 48766 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 48767 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 48768 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 48777 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 48778 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 48779 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 48780 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 48810 clk
.sym 48817 $PACKER_GND_NET
.sym 48824 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1377
.sym 48828 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881
.sym 48881 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1377
.sym 48882 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 48895 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 48940 clk
.sym 49196 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.prev_reconfigure
.sym 49202 $abc$16300$n1068
.sym 49215 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 49320 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[2]
.sym 49321 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[3]
.sym 49322 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[4]
.sym 49323 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[5]
.sym 49324 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[4]
.sym 49325 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[5]
.sym 49333 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 49460 $PACKER_VCC_NET
.sym 49472 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 49475 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 49590 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$15512
.sym 49596 $PACKER_VCC_NET
.sym 49700 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 49705 $PACKER_VCC_NET
.sym 49707 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9486
.sym 49708 $PACKER_VCC_NET
.sym 49812 $abc$16300$auto$wreduce.cc:445:run$1394[2]
.sym 49813 $abc$16300$auto$wreduce.cc:445:run$1394[3]
.sym 49814 $abc$16300$auto$wreduce.cc:445:run$1394[4]
.sym 49815 $abc$16300$auto$wreduce.cc:445:run$1394[5]
.sym 49816 $abc$16300$auto$wreduce.cc:445:run$1394[6]
.sym 49817 $abc$16300$auto$wreduce.cc:445:run$1394[7]
.sym 49829 pulseFifo.fifo.do_shift_in
.sym 49840 pulseFifo.fifo.do_shift_out
.sym 49844 $PACKER_VCC_NET
.sym 49862 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$15512
.sym 49866 pulseFifo.fifo.do_shift_out
.sym 49872 $abc$16300$auto$ice40_ffinit.cc:141:execute$16194
.sym 49875 pulseFifo.free[0]
.sym 49876 pulseFifo.free[1]
.sym 49880 pulseFifo.fifo.do_shift_in
.sym 49892 $abc$16300$auto$ice40_ffinit.cc:141:execute$16194
.sym 49915 pulseFifo.free[1]
.sym 49920 pulseFifo.fifo.do_shift_in
.sym 49922 pulseFifo.fifo.do_shift_out
.sym 49923 pulseFifo.free[0]
.sym 49930 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$15512
.sym 49931 clk_$glb_clk
.sym 49933 fifo_usedSlots[5]
.sym 49934 fifo_usedSlots[2]
.sym 49935 $abc$16300$n947
.sym 49938 fifo_usedSlots[7]
.sym 49939 fifo_usedSlots[4]
.sym 49946 $abc$16300$auto$wreduce.cc:445:run$1394[6]
.sym 49949 pulseFifo.free[1]
.sym 49959 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 50067 clk
.sym 50079 fifo_usedSlots[1]
.sym 50088 $PACKER_VCC_NET
.sym 50091 $abc$16300$auto$wreduce.cc:445:run$1392[2]_inv
.sym 50180 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[1]
.sym 50185 pp_timestamp[1]
.sym 50209 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 50211 time_ctr[7]
.sym 50212 pp_envelope_valid[0]
.sym 50220 pp_timestamp[6]
.sym 50223 pp_envelope_valid[0]
.sym 50226 pp_timestamp[2]
.sym 50227 pp_timestamp[34]
.sym 50229 time_ctr[5]
.sym 50230 pp_timestamp[38]
.sym 50234 time_ctr[1]
.sym 50239 pp_envelope_valid[0]
.sym 50240 pp_envelope_valid[1]
.sym 50247 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 50253 time_ctr[5]
.sym 50259 pp_timestamp[38]
.sym 50260 pp_timestamp[6]
.sym 50261 pp_envelope_valid[0]
.sym 50262 pp_envelope_valid[1]
.sym 50265 pp_timestamp[2]
.sym 50271 pp_envelope_valid[0]
.sym 50272 pp_timestamp[2]
.sym 50273 pp_timestamp[34]
.sym 50274 pp_envelope_valid[1]
.sym 50284 pp_timestamp[6]
.sym 50292 time_ctr[1]
.sym 50299 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 50300 clk_$glb_clk
.sym 50302 $abc$16300$auto$wreduce.cc:445:run$1392[3]_inv
.sym 50303 $abc$16300$n1235
.sym 50304 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][3]_inv
.sym 50305 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][6]_inv
.sym 50306 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[3]
.sym 50307 pp_timestamp[3]
.sym 50308 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][4]_inv
.sym 50309 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[4]
.sym 50310 pp_envelope_valid[0]
.sym 50313 pp_envelope_valid[0]
.sym 50314 time_ctr[0]
.sym 50318 $abc$16300$auto$wreduce.cc:445:run$1392[6]_inv
.sym 50327 pp_envelope_valid[1]
.sym 50329 $PACKER_VCC_NET
.sym 50330 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.AA[0]
.sym 50332 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 50333 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 50334 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.AA[0]
.sym 50335 time_ctr[8]
.sym 50336 pp_envelope_valid[0]
.sym 50343 time_ctr[5]
.sym 50344 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[1]
.sym 50345 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[2]
.sym 50346 time_ctr[1]
.sym 50347 time_ctr[2]
.sym 50348 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[6]
.sym 50349 time_ctr[3]
.sym 50351 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[7]
.sym 50353 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[4]
.sym 50354 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 50355 time_ctr[4]
.sym 50356 time_ctr[6]
.sym 50359 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[0]
.sym 50360 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.AA[0]
.sym 50361 time_ctr[0]
.sym 50370 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[5]
.sym 50371 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[3]
.sym 50375 $auto$alumacc.cc:474:replace_alu$1489.C[1]
.sym 50377 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.AA[0]
.sym 50378 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[0]
.sym 50381 $auto$alumacc.cc:474:replace_alu$1489.C[2]
.sym 50383 time_ctr[0]
.sym 50384 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[1]
.sym 50385 $auto$alumacc.cc:474:replace_alu$1489.C[1]
.sym 50387 $auto$alumacc.cc:474:replace_alu$1489.C[3]
.sym 50389 time_ctr[1]
.sym 50390 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[2]
.sym 50391 $auto$alumacc.cc:474:replace_alu$1489.C[2]
.sym 50393 $auto$alumacc.cc:474:replace_alu$1489.C[4]
.sym 50395 time_ctr[2]
.sym 50396 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[3]
.sym 50397 $auto$alumacc.cc:474:replace_alu$1489.C[3]
.sym 50399 $auto$alumacc.cc:474:replace_alu$1489.C[5]
.sym 50401 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[4]
.sym 50402 time_ctr[3]
.sym 50403 $auto$alumacc.cc:474:replace_alu$1489.C[4]
.sym 50405 $auto$alumacc.cc:474:replace_alu$1489.C[6]
.sym 50407 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[5]
.sym 50408 time_ctr[4]
.sym 50409 $auto$alumacc.cc:474:replace_alu$1489.C[5]
.sym 50411 $auto$alumacc.cc:474:replace_alu$1489.C[7]
.sym 50413 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[6]
.sym 50414 time_ctr[5]
.sym 50415 $auto$alumacc.cc:474:replace_alu$1489.C[6]
.sym 50417 $auto$alumacc.cc:474:replace_alu$1489.C[8]
.sym 50419 time_ctr[6]
.sym 50420 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[7]
.sym 50421 $auto$alumacc.cc:474:replace_alu$1489.C[7]
.sym 50422 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 50423 clk_$glb_clk
.sym 50425 pulseFifo.fifo_in_length[3]
.sym 50426 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[14]
.sym 50427 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][8]_inv
.sym 50428 $abc$16300$n1148
.sym 50429 pp_timestamp[36]
.sym 50430 pp_timestamp[46]
.sym 50431 pp_timestamp[45]
.sym 50432 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][11]_inv
.sym 50438 pp_envelope_valid[1]
.sym 50440 time_ctr[1]
.sym 50441 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 50443 pp_length[2]
.sym 50444 pulseFifo.fifo.do_shift_in
.sym 50446 $abc$16300$n967
.sym 50451 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[12]
.sym 50455 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 50460 pp_timestamp[32]
.sym 50461 $auto$alumacc.cc:474:replace_alu$1489.C[8]
.sym 50466 time_ctr[10]
.sym 50467 time_ctr[13]
.sym 50468 time_ctr[11]
.sym 50469 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[12]
.sym 50471 time_ctr[14]
.sym 50474 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[9]
.sym 50475 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[14]
.sym 50477 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[10]
.sym 50478 time_ctr[9]
.sym 50479 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[15]
.sym 50481 time_ctr[12]
.sym 50483 time_ctr[7]
.sym 50484 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[8]
.sym 50485 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[11]
.sym 50492 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[13]
.sym 50493 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 50495 time_ctr[8]
.sym 50498 $auto$alumacc.cc:474:replace_alu$1489.C[9]
.sym 50500 time_ctr[7]
.sym 50501 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[8]
.sym 50502 $auto$alumacc.cc:474:replace_alu$1489.C[8]
.sym 50504 $auto$alumacc.cc:474:replace_alu$1489.C[10]
.sym 50506 time_ctr[8]
.sym 50507 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[9]
.sym 50508 $auto$alumacc.cc:474:replace_alu$1489.C[9]
.sym 50510 $auto$alumacc.cc:474:replace_alu$1489.C[11]
.sym 50512 time_ctr[9]
.sym 50513 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[10]
.sym 50514 $auto$alumacc.cc:474:replace_alu$1489.C[10]
.sym 50516 $auto$alumacc.cc:474:replace_alu$1489.C[12]
.sym 50518 time_ctr[10]
.sym 50519 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[11]
.sym 50520 $auto$alumacc.cc:474:replace_alu$1489.C[11]
.sym 50522 $auto$alumacc.cc:474:replace_alu$1489.C[13]
.sym 50524 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[12]
.sym 50525 time_ctr[11]
.sym 50526 $auto$alumacc.cc:474:replace_alu$1489.C[12]
.sym 50528 $auto$alumacc.cc:474:replace_alu$1489.C[14]
.sym 50530 time_ctr[12]
.sym 50531 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[13]
.sym 50532 $auto$alumacc.cc:474:replace_alu$1489.C[13]
.sym 50534 $auto$alumacc.cc:474:replace_alu$1489.C[15]
.sym 50536 time_ctr[13]
.sym 50537 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[14]
.sym 50538 $auto$alumacc.cc:474:replace_alu$1489.C[14]
.sym 50542 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[15]
.sym 50543 time_ctr[14]
.sym 50544 $auto$alumacc.cc:474:replace_alu$1489.C[15]
.sym 50545 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 50546 clk_$glb_clk
.sym 50548 $abc$16300$auto$wreduce.cc:445:run$1392[0]_inv
.sym 50549 $abc$16300$n1250
.sym 50550 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[13]
.sym 50551 $abc$16300$auto$wreduce.cc:445:run$1392[13]_inv
.sym 50552 $abc$16300$n1238
.sym 50553 pp_timestamp[13]
.sym 50554 $abc$16300$auto$wreduce.cc:445:run$1392[14]_inv
.sym 50555 pp_timestamp[14]
.sym 50560 pulseFifo.fifo.in_length[14]
.sym 50561 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 50562 pp_envelope_valid[1]
.sym 50564 pulseFifo.fifo.in_length[15]
.sym 50565 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 50567 pulseFifo.fifo_in_length[3]
.sym 50568 pp_timestamp[9]
.sym 50570 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[9]
.sym 50573 $PACKER_VCC_NET
.sym 50579 pp_timestamp[0]
.sym 50593 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[0]
.sym 50597 pp_length[0]
.sym 50598 pp_envelope_valid[1]
.sym 50599 $PACKER_VCC_NET
.sym 50600 pp_length[16]
.sym 50601 pp_timestamp[10]
.sym 50602 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.AA[0]
.sym 50603 pp_timestamp[0]
.sym 50609 pp_timestamp[42]
.sym 50613 pp_envelope_valid[0]
.sym 50615 pp_envelope_valid[0]
.sym 50616 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 50617 pp_timestamp[15]
.sym 50620 pp_timestamp[14]
.sym 50622 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[0]
.sym 50623 $PACKER_VCC_NET
.sym 50624 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.AA[0]
.sym 50631 pp_timestamp[14]
.sym 50634 pp_envelope_valid[1]
.sym 50635 pp_timestamp[10]
.sym 50636 pp_timestamp[42]
.sym 50637 pp_envelope_valid[0]
.sym 50640 pp_timestamp[10]
.sym 50649 pp_timestamp[0]
.sym 50654 pp_timestamp[15]
.sym 50664 pp_envelope_valid[0]
.sym 50665 pp_length[16]
.sym 50666 pp_length[0]
.sym 50667 pp_envelope_valid[1]
.sym 50668 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 50669 clk_$glb_clk
.sym 50671 pulseFifo.fifo_in_ts[12]
.sym 50672 pp_timestamp[108]
.sym 50673 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.B_buf[15]
.sym 50674 $abc$16300$n1256
.sym 50675 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[2]
.sym 50676 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[15]
.sym 50677 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[4]
.sym 50678 pulseFifo.fifo_in_ts[15]
.sym 50685 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 50688 pp_envelope_valid[1]
.sym 50689 $abc$16300$auto$wreduce.cc:445:run$1392[10]_inv
.sym 50691 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 50696 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 50697 pp_length[39]
.sym 50698 pp_length[41]
.sym 50699 pp_envelope_valid[0]
.sym 50700 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 50703 time_ctr[7]
.sym 50712 time_ctr[14]
.sym 50713 pp_envelope_valid[1]
.sym 50716 pp_envelope_valid[1]
.sym 50718 pp_timestamp[12]
.sym 50722 pp_timestamp[5]
.sym 50724 pp_timestamp[15]
.sym 50726 time_ctr[11]
.sym 50728 pp_timestamp[47]
.sym 50735 pp_timestamp[44]
.sym 50740 pp_timestamp[37]
.sym 50743 pp_envelope_valid[0]
.sym 50745 time_ctr[14]
.sym 50752 pp_timestamp[12]
.sym 50757 pp_envelope_valid[1]
.sym 50758 pp_timestamp[37]
.sym 50759 pp_envelope_valid[0]
.sym 50760 pp_timestamp[5]
.sym 50763 pp_timestamp[5]
.sym 50769 pp_timestamp[12]
.sym 50770 pp_envelope_valid[1]
.sym 50771 pp_envelope_valid[0]
.sym 50772 pp_timestamp[44]
.sym 50775 pp_timestamp[15]
.sym 50776 pp_envelope_valid[0]
.sym 50777 pp_envelope_valid[1]
.sym 50778 pp_timestamp[47]
.sym 50789 time_ctr[11]
.sym 50791 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 50792 clk_$glb_clk
.sym 50795 pp_length[33]
.sym 50796 pp_length[34]
.sym 50797 pp_length[35]
.sym 50798 pp_length[36]
.sym 50799 pp_length[37]
.sym 50800 pp_length[38]
.sym 50801 pp_length[39]
.sym 50809 time_ctr[0]
.sym 50811 pulseFifo.fifo_in_ts[15]
.sym 50812 $abc$16300$auto$wreduce.cc:445:run$1392[5]_inv
.sym 50813 pulseFifo.fifo_in_ts[12]
.sym 50814 time_ctr[1]
.sym 50818 time_ctr[9]
.sym 50820 pp_envelope_valid[1]
.sym 50822 time_ctr[8]
.sym 50823 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 50824 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 50825 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 50826 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.AA[0]
.sym 50827 pp_envelope_valid[0]
.sym 50828 time_ctr[11]
.sym 50835 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 50836 pp_timestamp[79]
.sym 50854 time_ctr[11]
.sym 50861 pp_timestamp[76]
.sym 50862 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 50865 time_ctr[12]
.sym 50876 pp_timestamp[76]
.sym 50883 time_ctr[11]
.sym 50893 time_ctr[12]
.sym 50898 pp_timestamp[79]
.sym 50899 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 50905 pp_timestamp[76]
.sym 50906 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 50914 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 50915 clk_$glb_clk
.sym 50917 pp_length[40]
.sym 50918 pp_length[41]
.sym 50919 pp_length[42]
.sym 50920 pp_length[43]
.sym 50921 pp_length[44]
.sym 50922 pp_length[45]
.sym 50923 pp_length[46]
.sym 50924 pp_length[47]
.sym 50930 pp_envelope_valid[2]
.sym 50931 $PACKER_VCC_NET
.sym 50932 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[0]
.sym 50935 $PACKER_VCC_NET
.sym 50939 pp_timestamp[77]
.sym 50940 $abc$16300$auto$wreduce.cc:445:run$1392[8]_inv
.sym 50943 time_ctr[18]
.sym 50945 time_ctr[16]
.sym 50946 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 50960 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 50962 pp_timestamp[77]
.sym 50963 time_ctr[14]
.sym 50967 pp_timestamp[79]
.sym 50971 pp_timestamp[72]
.sym 50980 time_ctr[7]
.sym 50993 pp_timestamp[79]
.sym 50999 time_ctr[14]
.sym 51012 pp_timestamp[77]
.sym 51022 time_ctr[7]
.sym 51027 pp_timestamp[72]
.sym 51037 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 51038 clk_$glb_clk
.sym 51043 $abc$16300$auto$wreduce.cc:445:run$1395[118]
.sym 51044 $abc$16300$auto$wreduce.cc:445:run$1395[113]
.sym 51045 $abc$16300$auto$wreduce.cc:445:run$1395[121]
.sym 51052 time_ctr[6]
.sym 51053 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 51054 pp_timestamp[72]
.sym 51055 pp_length[43]
.sym 51056 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 51059 pp_length[40]
.sym 51061 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 51063 pp_length[42]
.sym 51065 $PACKER_VCC_NET
.sym 51071 pp_timestamp[0]
.sym 51074 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14177
.sym 51082 pp_envelope_valid[1]
.sym 51085 pp_timestamp[17]
.sym 51086 pp_timestamp[49]
.sym 51088 $abc$16300$n1189
.sym 51095 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 51099 $abc$16300$auto$wreduce.cc:445:run$1392[17]_inv
.sym 51101 $abc$16300$auto$wreduce.cc:445:run$1395[113]
.sym 51103 time_ctr[18]
.sym 51105 time_ctr[16]
.sym 51106 pp_envelope_valid[0]
.sym 51114 $abc$16300$auto$wreduce.cc:445:run$1395[113]
.sym 51115 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 51116 $abc$16300$auto$wreduce.cc:445:run$1392[17]_inv
.sym 51117 $abc$16300$n1189
.sym 51126 pp_envelope_valid[0]
.sym 51127 pp_envelope_valid[1]
.sym 51128 pp_timestamp[17]
.sym 51129 pp_timestamp[49]
.sym 51144 time_ctr[16]
.sym 51157 time_ctr[18]
.sym 51160 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 51161 clk_$glb_clk
.sym 51164 pulseFifo.fifo_in_ts[19]
.sym 51165 $abc$16300$auto$wreduce.cc:445:run$1395[122]
.sym 51167 pulseFifo.fifo_in_ts[26]
.sym 51169 $abc$16300$auto$wreduce.cc:445:run$1392[19]_inv
.sym 51170 $abc$16300$auto$wreduce.cc:445:run$1395[115]
.sym 51175 pulseFifo.fifo_in_ts[17]
.sym 51176 time_ctr[9]
.sym 51178 time_ctr[8]
.sym 51181 sync_data[48]
.sym 51183 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 51187 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 51191 pp_envelope_valid[0]
.sym 51194 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 51195 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12832
.sym 51210 pp_timestamp[85]
.sym 51213 $abc$16300$auto$wreduce.cc:445:run$1395[117]
.sym 51214 $abc$16300$auto$wreduce.cc:445:run$1392[21]_inv
.sym 51215 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 51216 $abc$16300$n1202
.sym 51220 time_ctr[16]
.sym 51222 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 51228 time_ctr[20]
.sym 51231 pp_timestamp[81]
.sym 51235 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 51249 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 51250 $abc$16300$auto$wreduce.cc:445:run$1392[21]_inv
.sym 51251 $abc$16300$auto$wreduce.cc:445:run$1395[117]
.sym 51252 $abc$16300$n1202
.sym 51256 time_ctr[16]
.sym 51261 pp_timestamp[85]
.sym 51263 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 51276 time_ctr[20]
.sym 51280 pp_timestamp[81]
.sym 51282 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 51283 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 51284 clk_$glb_clk
.sym 51286 pp_timestamp[19]
.sym 51287 pp_timestamp[27]
.sym 51289 pp_timestamp[0]
.sym 51290 pp_timestamp[25]
.sym 51291 pp_timestamp[26]
.sym 51292 $abc$16300$auto$wreduce.cc:445:run$1392[27]_inv
.sym 51293 $abc$16300$auto$wreduce.cc:445:run$1392[26]_inv
.sym 51298 time_ctr[22]
.sym 51299 time_ctr[17]
.sym 51303 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 51304 pulseFifo.fifo_in_ts[21]
.sym 51307 pulseFifo.fifo_in_ts[19]
.sym 51310 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.AA[0]
.sym 51311 pulseFifo.fifo_in_ts[21]
.sym 51315 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 51317 pp_envelope_valid[1]
.sym 51318 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 51319 pp_envelope_valid[0]
.sym 51343 time_ctr[20]
.sym 51367 time_ctr[20]
.sym 51406 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 51407 clk_$glb_clk
.sym 51415 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.AA[0]
.sym 51424 pp_envelope_valid[1]
.sym 51432 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14146
.sym 51433 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 51452 $abc$16300$n967
.sym 51456 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$12813_inv
.sym 51460 pp_envelope_valid[0]
.sym 51461 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12801
.sym 51470 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12232[0]
.sym 51471 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$12218
.sym 51473 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12783[1]
.sym 51477 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12232[0]
.sym 51484 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$12218
.sym 51485 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12232[0]
.sym 51498 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12783[1]
.sym 51508 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12783[1]
.sym 51510 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$12218
.sym 51521 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12232[0]
.sym 51522 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12783[1]
.sym 51525 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$12218
.sym 51526 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$12813_inv
.sym 51527 pp_envelope_valid[0]
.sym 51528 $abc$16300$n967
.sym 51529 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12801
.sym 51530 clk_$glb_clk
.sym 51531 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12232[0]
.sym 51533 $abc$16300$auto$ice40_ffinit.cc:141:execute$16186
.sym 51535 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12232[0]
.sym 51537 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.prev_e_1
.sym 51539 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12783[1]
.sym 51543 clk
.sym 51544 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 51550 pp_envelope_valid[0]
.sym 51555 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 51565 $PACKER_VCC_NET
.sym 51681 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12232[0]
.sym 51719 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 51730 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 51776 clk_$glb_clk
.sym 51799 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13577[0]
.sym 52053 $PACKER_VCC_NET
.sym 52054 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13357
.sym 52055 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 52149 $abc$16300$n1100
.sym 52151 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[5]
.sym 52152 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[1]
.sym 52153 $abc$16300$n1098
.sym 52154 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[4]
.sym 52195 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[2]
.sym 52197 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 52199 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13357
.sym 52206 $abc$16300$auto$wreduce.cc:445:run$1389[2]
.sym 52207 $abc$16300$auto$wreduce.cc:445:run$1389[3]
.sym 52208 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[5]
.sym 52209 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[1]
.sym 52211 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[4]
.sym 52215 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 52218 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[3]
.sym 52220 $nextpnr_ICESTORM_LC_7$O
.sym 52223 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 52226 $auto$alumacc.cc:474:replace_alu$1506.C[2]
.sym 52229 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[1]
.sym 52232 $auto$alumacc.cc:474:replace_alu$1506.C[3]
.sym 52234 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[2]
.sym 52236 $auto$alumacc.cc:474:replace_alu$1506.C[2]
.sym 52238 $auto$alumacc.cc:474:replace_alu$1506.C[4]
.sym 52241 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[3]
.sym 52242 $auto$alumacc.cc:474:replace_alu$1506.C[3]
.sym 52244 $auto$alumacc.cc:474:replace_alu$1506.C[5]
.sym 52246 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[4]
.sym 52248 $auto$alumacc.cc:474:replace_alu$1506.C[4]
.sym 52252 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[5]
.sym 52254 $auto$alumacc.cc:474:replace_alu$1506.C[5]
.sym 52257 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 52258 $abc$16300$auto$wreduce.cc:445:run$1389[3]
.sym 52264 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 52266 $abc$16300$auto$wreduce.cc:445:run$1389[2]
.sym 52267 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13357
.sym 52268 clk_$glb_clk
.sym 52313 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13357
.sym 52320 $PACKER_VCC_NET
.sym 52321 $abc$16300$auto$wreduce.cc:445:run$1389[0]
.sym 52322 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 52336 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 52352 $abc$16300$auto$wreduce.cc:445:run$1389[0]
.sym 52353 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 52356 $PACKER_VCC_NET
.sym 52358 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 52390 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13357
.sym 52391 clk_$glb_clk
.sym 52407 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13357
.sym 52408 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 52546 $PACKER_VCC_NET
.sym 52639 $abc$16300$auto$wreduce.cc:445:run$1383[0]
.sym 52640 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.e_in_1
.sym 52679 clk
.sym 52709 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881
.sym 52713 clk
.sym 52735 clk
.sym 52869 $abc$16300$n1070
.sym 52870 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$procmux$686.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 52872 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.d_out
.sym 52873 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$8816
.sym 52911 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 52923 configure
.sym 52929 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.prev_reconfigure
.sym 52933 configure
.sym 53026 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 53027 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$sub$pulseProcessor.v:124$510_Y[0]
.sym 53028 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$2309[15]
.sym 53029 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit
.sym 53030 $abc$16300$n1065
.sym 53031 $abc$16300$n1526
.sym 53032 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9271[0]_inv
.sym 53033 $abc$16300$auto$alumacc.cc:474:replace_alu$1526.BB[0]
.sym 53042 $PACKER_VCC_NET
.sym 53073 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[4]
.sym 53074 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[5]
.sym 53078 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 53092 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[2]
.sym 53095 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[3]
.sym 53098 configure
.sym 53109 configure
.sym 53142 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[5]
.sym 53143 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[2]
.sym 53144 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[3]
.sym 53145 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[4]
.sym 53146 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 53147 clk_$glb_clk
.sym 53149 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[1]
.sym 53150 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[2]
.sym 53151 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9284
.sym 53153 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[3]
.sym 53154 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[0]
.sym 53156 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 53164 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 53169 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 53194 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[4]
.sym 53198 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 53204 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[4]
.sym 53208 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9284
.sym 53210 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[3]
.sym 53211 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[5]
.sym 53213 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[5]
.sym 53214 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[1]
.sym 53215 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[2]
.sym 53221 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 53222 $nextpnr_ICESTORM_LC_9$O
.sym 53225 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 53228 $auto$alumacc.cc:474:replace_alu$1520.C[2]
.sym 53231 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[1]
.sym 53234 $auto$alumacc.cc:474:replace_alu$1520.C[3]
.sym 53237 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[2]
.sym 53238 $auto$alumacc.cc:474:replace_alu$1520.C[2]
.sym 53240 $auto$alumacc.cc:474:replace_alu$1520.C[4]
.sym 53242 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[3]
.sym 53244 $auto$alumacc.cc:474:replace_alu$1520.C[3]
.sym 53246 $auto$alumacc.cc:474:replace_alu$1520.C[5]
.sym 53248 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[4]
.sym 53250 $auto$alumacc.cc:474:replace_alu$1520.C[4]
.sym 53255 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[5]
.sym 53256 $auto$alumacc.cc:474:replace_alu$1520.C[5]
.sym 53259 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[4]
.sym 53260 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 53265 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 53267 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[5]
.sym 53269 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9284
.sym 53270 clk_$glb_clk
.sym 53284 $PACKER_VCC_NET
.sym 53302 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 53419 $PACKER_VCC_NET
.sym 53421 configure
.sym 53519 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[0]
.sym 53524 fifo_usedSlots[0]
.sym 53525 $abc$16300$auto$wreduce.cc:445:run$1394[0]
.sym 53533 $PACKER_VCC_NET
.sym 53547 fifo_usedSlots[0]
.sym 53645 $abc$16300$n948
.sym 53646 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$15611
.sym 53647 fifo_usedSlots[3]
.sym 53648 fifo_usedSlots[6]
.sym 53671 pulseFifo.fifo.do_shift_in
.sym 53674 $abc$16300$n947
.sym 53682 fifo_usedSlots[1]
.sym 53683 fifo_usedSlots[2]
.sym 53687 fifo_usedSlots[7]
.sym 53688 fifo_usedSlots[4]
.sym 53690 fifo_usedSlots[5]
.sym 53696 fifo_usedSlots[0]
.sym 53712 fifo_usedSlots[3]
.sym 53713 fifo_usedSlots[6]
.sym 53714 $nextpnr_ICESTORM_LC_11$O
.sym 53716 fifo_usedSlots[0]
.sym 53720 $auto$alumacc.cc:474:replace_alu$1540.C[2]
.sym 53722 fifo_usedSlots[1]
.sym 53726 $auto$alumacc.cc:474:replace_alu$1540.C[3]
.sym 53728 fifo_usedSlots[2]
.sym 53730 $auto$alumacc.cc:474:replace_alu$1540.C[2]
.sym 53732 $auto$alumacc.cc:474:replace_alu$1540.C[4]
.sym 53735 fifo_usedSlots[3]
.sym 53736 $auto$alumacc.cc:474:replace_alu$1540.C[3]
.sym 53738 $auto$alumacc.cc:474:replace_alu$1540.C[5]
.sym 53741 fifo_usedSlots[4]
.sym 53742 $auto$alumacc.cc:474:replace_alu$1540.C[4]
.sym 53744 $auto$alumacc.cc:474:replace_alu$1540.C[6]
.sym 53747 fifo_usedSlots[5]
.sym 53748 $auto$alumacc.cc:474:replace_alu$1540.C[5]
.sym 53750 $auto$alumacc.cc:474:replace_alu$1540.C[7]
.sym 53753 fifo_usedSlots[6]
.sym 53754 $auto$alumacc.cc:474:replace_alu$1540.C[6]
.sym 53759 fifo_usedSlots[7]
.sym 53760 $auto$alumacc.cc:474:replace_alu$1540.C[7]
.sym 53766 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[2]
.sym 53767 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[3]
.sym 53768 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[4]
.sym 53769 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[5]
.sym 53770 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[6]
.sym 53771 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[7]
.sym 53786 fifo_usedSlots[1]
.sym 53793 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 53795 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 53807 $abc$16300$auto$wreduce.cc:445:run$1394[2]
.sym 53809 $abc$16300$auto$wreduce.cc:445:run$1394[4]
.sym 53814 fifo_usedSlots[2]
.sym 53815 pulseFifo.fifo.do_shift_out
.sym 53817 fifo_usedSlots[1]
.sym 53818 $abc$16300$auto$wreduce.cc:445:run$1394[5]
.sym 53819 fifo_usedSlots[3]
.sym 53820 $abc$16300$auto$wreduce.cc:445:run$1394[7]
.sym 53823 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[2]
.sym 53825 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[4]
.sym 53827 fifo_usedSlots[4]
.sym 53831 pulseFifo.fifo.do_shift_in
.sym 53832 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 53834 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[5]
.sym 53836 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[7]
.sym 53838 $abc$16300$auto$wreduce.cc:445:run$1394[5]
.sym 53839 pulseFifo.fifo.do_shift_in
.sym 53840 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[5]
.sym 53841 pulseFifo.fifo.do_shift_out
.sym 53844 pulseFifo.fifo.do_shift_in
.sym 53845 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[2]
.sym 53846 pulseFifo.fifo.do_shift_out
.sym 53847 $abc$16300$auto$wreduce.cc:445:run$1394[2]
.sym 53850 fifo_usedSlots[2]
.sym 53851 fifo_usedSlots[3]
.sym 53852 fifo_usedSlots[4]
.sym 53853 fifo_usedSlots[1]
.sym 53868 pulseFifo.fifo.do_shift_in
.sym 53869 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[7]
.sym 53870 pulseFifo.fifo.do_shift_out
.sym 53871 $abc$16300$auto$wreduce.cc:445:run$1394[7]
.sym 53874 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[4]
.sym 53875 pulseFifo.fifo.do_shift_in
.sym 53876 $abc$16300$auto$wreduce.cc:445:run$1394[4]
.sym 53877 pulseFifo.fifo.do_shift_out
.sym 53884 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 53885 clk_$glb_clk
.sym 53894 $abc$16300$pulseFifo.fifo.in_valid_inv
.sym 53916 $PACKER_VCC_NET
.sym 54010 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[4]
.sym 54011 pp_timestamp[102]
.sym 54012 pulseFifo.fifo_in_ts[6]
.sym 54013 pp_timestamp[100]
.sym 54014 $abc$16300$n1139
.sym 54015 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[1]
.sym 54016 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[6]
.sym 54017 pp_timestamp[97]
.sym 54022 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 54023 sync_data[48]
.sym 54025 pp_envelope_valid[0]
.sym 54026 pulseFifo.fifo.do_shift_out
.sym 54029 $PACKER_VCC_NET
.sym 54040 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 54041 time_ctr[3]
.sym 54045 time_ctr[2]
.sym 54064 time_ctr[0]
.sym 54069 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 54081 pp_timestamp[1]
.sym 54090 pp_timestamp[1]
.sym 54120 time_ctr[0]
.sym 54130 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 54131 clk_$glb_clk
.sym 54133 pulseFifo.fifo_in_length[7]
.sym 54134 pp_timestamp[7]
.sym 54135 $abc$16300$n1236
.sym 54136 $abc$16300$n1149
.sym 54137 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[7]
.sym 54138 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[4]
.sym 54139 pp_timestamp[4]
.sym 54140 pulseFifo.fifo_in_length[1]
.sym 54157 pulseFifo.fifo_in_length[2]
.sym 54159 $abc$16300$n1250
.sym 54161 $abc$16300$n1139
.sym 54162 pulseFifo.fifo_in_length[3]
.sym 54163 time_ctr[12]
.sym 54166 $abc$16300$n1154
.sym 54168 time_ctr[13]
.sym 54175 pp_length[22]
.sym 54176 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 54177 pp_length[3]
.sym 54178 pp_timestamp[36]
.sym 54179 pp_timestamp[3]
.sym 54186 pp_length[4]
.sym 54187 pp_envelope_valid[0]
.sym 54188 pp_length[6]
.sym 54189 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 54190 pp_envelope_valid[1]
.sym 54191 pp_length[18]
.sym 54193 pp_length[19]
.sym 54195 pp_length[20]
.sym 54202 pp_timestamp[35]
.sym 54205 time_ctr[2]
.sym 54207 pp_envelope_valid[1]
.sym 54208 pp_timestamp[35]
.sym 54209 pp_envelope_valid[0]
.sym 54210 pp_timestamp[3]
.sym 54214 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 54215 pp_length[18]
.sym 54219 pp_envelope_valid[0]
.sym 54220 pp_length[19]
.sym 54221 pp_envelope_valid[1]
.sym 54222 pp_length[3]
.sym 54225 pp_length[6]
.sym 54226 pp_envelope_valid[1]
.sym 54227 pp_length[22]
.sym 54228 pp_envelope_valid[0]
.sym 54234 pp_timestamp[3]
.sym 54238 time_ctr[2]
.sym 54243 pp_envelope_valid[1]
.sym 54244 pp_length[20]
.sym 54245 pp_envelope_valid[0]
.sym 54246 pp_length[4]
.sym 54252 pp_timestamp[36]
.sym 54253 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 54254 clk_$glb_clk
.sym 54256 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[9]
.sym 54257 pulseFifo.fifo.in_length[9]
.sym 54258 $abc$16300$auto$wreduce.cc:445:run$1392[9]_inv
.sym 54259 pulseFifo.fifo_in_ts[4]
.sym 54260 pulseFifo.fifo.in_length[14]
.sym 54261 pulseFifo.fifo.in_length[15]
.sym 54262 pulseFifo.fifo_in_length[2]
.sym 54263 pp_timestamp[9]
.sym 54268 $abc$16300$auto$wreduce.cc:445:run$1392[3]_inv
.sym 54269 pp_length[22]
.sym 54270 $abc$16300$auto$wreduce.cc:445:run$1392[2]_inv
.sym 54275 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[7]
.sym 54276 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][6]_inv
.sym 54281 $abc$16300$auto$wreduce.cc:445:run$1392[14]_inv
.sym 54282 pulseFifo.fifo_in_ts[11]
.sym 54283 $abc$16300$n1232
.sym 54284 pp_length[51]
.sym 54285 pp_timestamp[68]
.sym 54286 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 54288 pulseFifo.fifo_in_ts[13]
.sym 54289 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 54291 $abc$16300$n1274
.sym 54297 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 54299 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][3]_inv
.sym 54300 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 54302 pp_envelope_valid[0]
.sym 54305 pp_length[8]
.sym 54308 pp_length[11]
.sym 54309 $abc$16300$n1238
.sym 54310 pp_length[51]
.sym 54312 pp_envelope_valid[1]
.sym 54316 pp_length[27]
.sym 54318 pp_timestamp[46]
.sym 54319 time_ctr[3]
.sym 54323 time_ctr[12]
.sym 54325 pp_timestamp[36]
.sym 54326 pp_length[24]
.sym 54328 time_ctr[13]
.sym 54330 pp_length[51]
.sym 54331 $abc$16300$n1238
.sym 54332 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][3]_inv
.sym 54333 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 54338 pp_timestamp[46]
.sym 54342 pp_length[24]
.sym 54343 pp_envelope_valid[0]
.sym 54344 pp_envelope_valid[1]
.sym 54345 pp_length[8]
.sym 54348 pp_timestamp[36]
.sym 54349 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 54356 time_ctr[3]
.sym 54363 time_ctr[13]
.sym 54369 time_ctr[12]
.sym 54372 pp_length[27]
.sym 54373 pp_length[11]
.sym 54374 pp_envelope_valid[0]
.sym 54375 pp_envelope_valid[1]
.sym 54376 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 54377 clk_$glb_clk
.sym 54379 pulseFifo.fifo_in_ts[1]
.sym 54380 $abc$16300$n1268
.sym 54381 pulseFifo.fifo_in_ts[13]
.sym 54382 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[11]
.sym 54383 $abc$16300$n1154
.sym 54384 pp_timestamp[107]
.sym 54385 pp_timestamp[109]
.sym 54386 pulseFifo.fifo_in_ts[11]
.sym 54391 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 54395 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[14]
.sym 54396 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][13]_inv
.sym 54397 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][8]_inv
.sym 54398 pp_envelope_valid[0]
.sym 54401 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][10]_inv
.sym 54404 $PACKER_VCC_NET
.sym 54405 pp_timestamp[41]
.sym 54406 $abc$16300$n1176
.sym 54407 pp_length[34]
.sym 54409 pp_length[35]
.sym 54412 $abc$16300$n1271
.sym 54414 $abc$16300$n1256
.sym 54426 pp_timestamp[45]
.sym 54427 pp_length[35]
.sym 54428 pp_envelope_valid[1]
.sym 54431 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 54433 pp_timestamp[46]
.sym 54434 pp_envelope_valid[1]
.sym 54435 pp_timestamp[32]
.sym 54437 time_ctr[12]
.sym 54442 pp_timestamp[0]
.sym 54444 pp_envelope_valid[0]
.sym 54446 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 54447 time_ctr[13]
.sym 54449 pp_timestamp[13]
.sym 54450 pp_length[39]
.sym 54451 pp_timestamp[14]
.sym 54453 pp_timestamp[32]
.sym 54454 pp_envelope_valid[0]
.sym 54455 pp_timestamp[0]
.sym 54456 pp_envelope_valid[1]
.sym 54459 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 54461 pp_length[39]
.sym 54467 pp_timestamp[13]
.sym 54471 pp_envelope_valid[0]
.sym 54472 pp_timestamp[45]
.sym 54473 pp_envelope_valid[1]
.sym 54474 pp_timestamp[13]
.sym 54478 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 54480 pp_length[35]
.sym 54483 time_ctr[12]
.sym 54489 pp_timestamp[14]
.sym 54490 pp_envelope_valid[1]
.sym 54491 pp_timestamp[46]
.sym 54492 pp_envelope_valid[0]
.sym 54496 time_ctr[13]
.sym 54499 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 54500 clk_$glb_clk
.sym 54502 pp_timestamp[65]
.sym 54503 $abc$16300$n1232
.sym 54504 pp_timestamp[68]
.sym 54505 $abc$16300$n1142
.sym 54506 pp_timestamp[70]
.sym 54507 $abc$16300$n1274
.sym 54508 pp_timestamp[66]
.sym 54509 pp_timestamp[71]
.sym 54514 $abc$16300$auto$wreduce.cc:445:run$1392[0]_inv
.sym 54519 pulseFifo.fifo_in_ts[11]
.sym 54525 pulseFifo.fifo_in_ts[13]
.sym 54526 time_ctr[0]
.sym 54527 pp_length[38]
.sym 54529 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 54531 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 54533 time_ctr[3]
.sym 54535 time_ctr[4]
.sym 54536 pp_length[45]
.sym 54537 $abc$16300$n1169
.sym 54545 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.B_buf[15]
.sym 54548 $abc$16300$auto$wreduce.cc:445:run$1392[15]_inv
.sym 54553 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.B_buf[15]
.sym 54555 $abc$16300$auto$wreduce.cc:445:run$1392[12]_inv
.sym 54559 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 54560 pp_timestamp[108]
.sym 54561 pp_timestamp[68]
.sym 54562 time_ctr[11]
.sym 54564 time_ctr[14]
.sym 54565 $abc$16300$n1172
.sym 54569 pp_length[41]
.sym 54570 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 54572 $abc$16300$n1183
.sym 54573 pp_timestamp[66]
.sym 54576 $abc$16300$n1172
.sym 54577 pp_timestamp[108]
.sym 54578 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 54579 $abc$16300$auto$wreduce.cc:445:run$1392[12]_inv
.sym 54582 time_ctr[11]
.sym 54589 time_ctr[14]
.sym 54595 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 54596 pp_length[41]
.sym 54603 pp_timestamp[66]
.sym 54609 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.B_buf[15]
.sym 54614 pp_timestamp[68]
.sym 54618 $abc$16300$auto$wreduce.cc:445:run$1392[15]_inv
.sym 54619 $abc$16300$n1183
.sym 54620 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.B_buf[15]
.sym 54621 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 54622 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 54623 clk_$glb_clk
.sym 54625 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[7]
.sym 54626 $abc$16300$n1176
.sym 54628 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[6]
.sym 54629 $abc$16300$n1271
.sym 54630 pp_timestamp[69]
.sym 54631 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[5]
.sym 54632 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[1]
.sym 54637 pulseFifo.fifo_in_ts[12]
.sym 54641 pp_timestamp[108]
.sym 54642 pp_timestamp[71]
.sym 54652 pp_length[47]
.sym 54654 time_ctr[10]
.sym 54658 time_ctr[12]
.sym 54660 configure
.sym 54668 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[3]
.sym 54670 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[2]
.sym 54672 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[0]
.sym 54677 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14177
.sym 54680 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[4]
.sym 54682 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[7]
.sym 54685 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 54686 time_ctr[0]
.sym 54687 time_ctr[5]
.sym 54689 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[1]
.sym 54690 time_ctr[2]
.sym 54692 time_ctr[1]
.sym 54693 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[6]
.sym 54694 time_ctr[6]
.sym 54695 time_ctr[4]
.sym 54696 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[5]
.sym 54697 time_ctr[3]
.sym 54698 $auto$alumacc.cc:474:replace_alu$1517.C[1]
.sym 54700 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 54701 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[0]
.sym 54704 $auto$alumacc.cc:474:replace_alu$1517.C[2]
.sym 54706 time_ctr[0]
.sym 54707 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[1]
.sym 54708 $auto$alumacc.cc:474:replace_alu$1517.C[1]
.sym 54710 $auto$alumacc.cc:474:replace_alu$1517.C[3]
.sym 54712 time_ctr[1]
.sym 54713 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[2]
.sym 54714 $auto$alumacc.cc:474:replace_alu$1517.C[2]
.sym 54716 $auto$alumacc.cc:474:replace_alu$1517.C[4]
.sym 54718 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[3]
.sym 54719 time_ctr[2]
.sym 54720 $auto$alumacc.cc:474:replace_alu$1517.C[3]
.sym 54722 $auto$alumacc.cc:474:replace_alu$1517.C[5]
.sym 54724 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[4]
.sym 54725 time_ctr[3]
.sym 54726 $auto$alumacc.cc:474:replace_alu$1517.C[4]
.sym 54728 $auto$alumacc.cc:474:replace_alu$1517.C[6]
.sym 54730 time_ctr[4]
.sym 54731 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[5]
.sym 54732 $auto$alumacc.cc:474:replace_alu$1517.C[5]
.sym 54734 $auto$alumacc.cc:474:replace_alu$1517.C[7]
.sym 54736 time_ctr[5]
.sym 54737 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[6]
.sym 54738 $auto$alumacc.cc:474:replace_alu$1517.C[6]
.sym 54740 $auto$alumacc.cc:474:replace_alu$1517.C[8]
.sym 54742 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[7]
.sym 54743 time_ctr[6]
.sym 54744 $auto$alumacc.cc:474:replace_alu$1517.C[7]
.sym 54745 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14177
.sym 54746 clk_$glb_clk
.sym 54749 pp_timestamp[75]
.sym 54750 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[9]
.sym 54751 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[11]
.sym 54753 $abc$16300$n1169
.sym 54755 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[14]
.sym 54763 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14177
.sym 54764 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[3]
.sym 54773 time_ctr[16]
.sym 54776 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 54777 pp_length[36]
.sym 54782 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 54783 time_ctr[21]
.sym 54784 $auto$alumacc.cc:474:replace_alu$1517.C[8]
.sym 54789 time_ctr[8]
.sym 54792 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[13]
.sym 54793 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[10]
.sym 54795 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[8]
.sym 54797 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[15]
.sym 54801 time_ctr[9]
.sym 54803 time_ctr[7]
.sym 54805 time_ctr[14]
.sym 54806 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[12]
.sym 54808 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[11]
.sym 54811 time_ctr[13]
.sym 54812 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[14]
.sym 54814 time_ctr[10]
.sym 54815 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[9]
.sym 54816 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14177
.sym 54818 time_ctr[12]
.sym 54820 time_ctr[11]
.sym 54821 $auto$alumacc.cc:474:replace_alu$1517.C[9]
.sym 54823 time_ctr[7]
.sym 54824 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[8]
.sym 54825 $auto$alumacc.cc:474:replace_alu$1517.C[8]
.sym 54827 $auto$alumacc.cc:474:replace_alu$1517.C[10]
.sym 54829 time_ctr[8]
.sym 54830 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[9]
.sym 54831 $auto$alumacc.cc:474:replace_alu$1517.C[9]
.sym 54833 $auto$alumacc.cc:474:replace_alu$1517.C[11]
.sym 54835 time_ctr[9]
.sym 54836 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[10]
.sym 54837 $auto$alumacc.cc:474:replace_alu$1517.C[10]
.sym 54839 $auto$alumacc.cc:474:replace_alu$1517.C[12]
.sym 54841 time_ctr[10]
.sym 54842 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[11]
.sym 54843 $auto$alumacc.cc:474:replace_alu$1517.C[11]
.sym 54845 $auto$alumacc.cc:474:replace_alu$1517.C[13]
.sym 54847 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[12]
.sym 54848 time_ctr[11]
.sym 54849 $auto$alumacc.cc:474:replace_alu$1517.C[12]
.sym 54851 $auto$alumacc.cc:474:replace_alu$1517.C[14]
.sym 54853 time_ctr[12]
.sym 54854 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[13]
.sym 54855 $auto$alumacc.cc:474:replace_alu$1517.C[13]
.sym 54857 $auto$alumacc.cc:474:replace_alu$1517.C[15]
.sym 54859 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[14]
.sym 54860 time_ctr[13]
.sym 54861 $auto$alumacc.cc:474:replace_alu$1517.C[14]
.sym 54865 time_ctr[14]
.sym 54866 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[15]
.sym 54867 $auto$alumacc.cc:474:replace_alu$1517.C[15]
.sym 54868 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14177
.sym 54869 clk_$glb_clk
.sym 54871 $abc$16300$n1214
.sym 54872 pp_timestamp[86]
.sym 54874 $abc$16300$n1205
.sym 54875 pulseFifo.fifo_in_ts[25]
.sym 54876 pp_timestamp[89]
.sym 54878 pulseFifo.fifo_in_ts[22]
.sym 54883 time_ctr[2]
.sym 54889 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[10]
.sym 54890 pp_envelope_valid[0]
.sym 54891 time_ctr[7]
.sym 54894 sync_data[48]
.sym 54896 time_ctr[24]
.sym 54897 $PACKER_VCC_NET
.sym 54900 pp_length[44]
.sym 54904 time_ctr[25]
.sym 54912 time_ctr[24]
.sym 54933 time_ctr[16]
.sym 54943 time_ctr[21]
.sym 54964 time_ctr[21]
.sym 54970 time_ctr[16]
.sym 54976 time_ctr[24]
.sym 54991 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 54992 clk_$glb_clk
.sym 54994 pp_timestamp[50]
.sym 54995 $abc$16300$auto$wreduce.cc:445:run$1392[18]_inv
.sym 55000 $abc$16300$n1217
.sym 55001 $abc$16300$n1196
.sym 55007 pp_envelope_valid[0]
.sym 55009 time_ctr[15]
.sym 55011 pulseFifo.fifo_in_ts[22]
.sym 55013 pulseFifo.fifo_in_ts[21]
.sym 55018 pulseFifo.fifo_in_ts[26]
.sym 55020 $abc$16300$auto$wreduce.cc:445:run$1392[25]_inv
.sym 55025 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 55027 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 55042 $abc$16300$auto$wreduce.cc:445:run$1392[26]_inv
.sym 55043 pp_timestamp[19]
.sym 55049 $abc$16300$auto$wreduce.cc:445:run$1392[19]_inv
.sym 55050 $abc$16300$auto$wreduce.cc:445:run$1395[115]
.sym 55052 time_ctr[18]
.sym 55053 $abc$16300$auto$wreduce.cc:445:run$1395[122]
.sym 55055 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 55056 pp_envelope_valid[0]
.sym 55057 $abc$16300$n1217
.sym 55058 $abc$16300$n1196
.sym 55062 pp_envelope_valid[1]
.sym 55063 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 55064 time_ctr[25]
.sym 55066 pp_timestamp[51]
.sym 55074 $abc$16300$auto$wreduce.cc:445:run$1392[19]_inv
.sym 55075 $abc$16300$auto$wreduce.cc:445:run$1395[115]
.sym 55076 $abc$16300$n1196
.sym 55077 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 55082 time_ctr[25]
.sym 55092 $abc$16300$auto$wreduce.cc:445:run$1395[122]
.sym 55093 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 55094 $abc$16300$n1217
.sym 55095 $abc$16300$auto$wreduce.cc:445:run$1392[26]_inv
.sym 55104 pp_timestamp[51]
.sym 55105 pp_envelope_valid[0]
.sym 55106 pp_envelope_valid[1]
.sym 55107 pp_timestamp[19]
.sym 55112 time_ctr[18]
.sym 55114 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 55115 clk_$glb_clk
.sym 55117 pp_timestamp[83]
.sym 55118 $abc$16300$n1220
.sym 55119 pp_timestamp[91]
.sym 55121 pp_timestamp[90]
.sym 55122 pulseFifo.fifo_in_ts[27]
.sym 55124 $abc$16300$auto$wreduce.cc:445:run$1392[25]_inv
.sym 55128 $abc$16300$auto$wreduce.cc:445:run$1383[0]
.sym 55133 pulseFifo.fifo_in_ts[19]
.sym 55135 time_ctr[22]
.sym 55137 time_ctr[23]
.sym 55138 sync_data[48]
.sym 55139 pulseFifo.fifo_in_ts[26]
.sym 55143 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 55148 configure
.sym 55169 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 55171 pp_timestamp[26]
.sym 55172 pp_envelope_valid[1]
.sym 55175 pp_timestamp[27]
.sym 55176 pp_envelope_valid[0]
.sym 55178 pp_timestamp[59]
.sym 55181 time_ctr[25]
.sym 55182 time_ctr[18]
.sym 55183 time_ctr[26]
.sym 55186 pp_timestamp[58]
.sym 55187 time_ctr[24]
.sym 55189 $abc$16300$auto$wreduce.cc:445:run$1383[0]
.sym 55194 time_ctr[18]
.sym 55200 time_ctr[26]
.sym 55212 $abc$16300$auto$wreduce.cc:445:run$1383[0]
.sym 55217 time_ctr[24]
.sym 55223 time_ctr[25]
.sym 55227 pp_envelope_valid[0]
.sym 55228 pp_envelope_valid[1]
.sym 55229 pp_timestamp[59]
.sym 55230 pp_timestamp[27]
.sym 55233 pp_timestamp[58]
.sym 55234 pp_timestamp[26]
.sym 55235 pp_envelope_valid[1]
.sym 55236 pp_envelope_valid[0]
.sym 55237 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 55238 clk_$glb_clk
.sym 55247 pp_timestamp[57]
.sym 55250 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.e_in_1
.sym 55255 time_ctr[27]
.sym 55260 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14177
.sym 55261 $abc$16300$auto$wreduce.cc:445:run$1395[123]
.sym 55267 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 55309 $abc$16300$auto$wreduce.cc:445:run$1383[0]
.sym 55351 $abc$16300$auto$wreduce.cc:445:run$1383[0]
.sym 55376 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 55381 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 55388 time_ctr[24]
.sym 55397 $PACKER_VCC_NET
.sym 55405 $abc$16300$auto$ice40_ffinit.cc:141:execute$16186
.sym 55417 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.prev_e_1
.sym 55418 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.AA[0]
.sym 55422 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$12218
.sym 55423 $abc$16300$auto$wreduce.cc:445:run$1383[0]
.sym 55433 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.e_in_1
.sym 55443 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.AA[0]
.sym 55455 $abc$16300$auto$wreduce.cc:445:run$1383[0]
.sym 55456 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.prev_e_1
.sym 55457 $abc$16300$auto$ice40_ffinit.cc:141:execute$16186
.sym 55458 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.e_in_1
.sym 55470 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.e_in_1
.sym 55479 $abc$16300$auto$wreduce.cc:445:run$1383[0]
.sym 55480 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.prev_e_1
.sym 55481 $abc$16300$auto$ice40_ffinit.cc:141:execute$16186
.sym 55482 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.e_in_1
.sym 55483 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$12218
.sym 55484 clk_$glb_clk
.sym 55641 configure
.sym 55643 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 55858 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.prev_reconfigure
.sym 55859 $abc$16300$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$logic_and$pulseProcessor.v:115$464_Y
.sym 55880 $abc$16300$n1098
.sym 55885 $PACKER_VCC_NET
.sym 55979 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit
.sym 55980 $abc$16300$auto$alumacc.cc:474:replace_alu$1512.BB[0]
.sym 55983 $abc$16300$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$sub$pulseProcessor.v:124$468_Y[0]
.sym 56010 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 56021 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13357
.sym 56024 $abc$16300$auto$wreduce.cc:445:run$1389[5]
.sym 56025 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[3]
.sym 56026 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[4]
.sym 56030 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 56031 $abc$16300$auto$wreduce.cc:445:run$1389[4]
.sym 56034 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[2]
.sym 56036 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 56037 $abc$16300$n1100
.sym 56040 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[1]
.sym 56047 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[5]
.sym 56064 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[3]
.sym 56065 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[5]
.sym 56066 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[2]
.sym 56067 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[4]
.sym 56076 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 56079 $abc$16300$auto$wreduce.cc:445:run$1389[5]
.sym 56082 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 56084 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[1]
.sym 56085 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 56088 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 56089 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[1]
.sym 56090 $abc$16300$n1100
.sym 56091 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 56094 $abc$16300$auto$wreduce.cc:445:run$1389[4]
.sym 56095 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 56098 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13357
.sym 56099 clk_$glb_clk
.sym 56102 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13357
.sym 56244 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 56245 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13357
.sym 56513 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1369
.sym 56514 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881
.sym 56515 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1377
.sym 56517 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1369
.sym 56521 $PACKER_VCC_NET
.sym 56522 clk_$glb_clk
.sym 56523 clk_$glb_clk
.sym 56531 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1369
.sym 56534 $PACKER_VCC_NET
.sym 56535 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1377
.sym 56536 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881
.sym 56584 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$8816
.sym 56697 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 56698 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2362
.sym 56699 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9410
.sym 56700 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1381
.sym 56703 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2381[0]
.sym 56732 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1381
.sym 56751 $PACKER_VCC_NET
.sym 56776 $abc$16300$n1070
.sym 56777 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$procmux$686.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 56780 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 56785 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit
.sym 56790 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 56793 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 56800 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 56805 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 56819 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 56821 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 56825 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 56826 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 56827 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 56828 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 56838 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit
.sym 56839 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$procmux$686.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 56840 $abc$16300$n1070
.sym 56843 $abc$16300$n1070
.sym 56844 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 56845 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 56846 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 56857 $abc$16300$n1117
.sym 56858 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 56859 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 56860 $abc$16300$n1527
.sym 56861 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9486
.sym 56862 $abc$16300$n1077
.sym 56863 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 56870 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.d_out
.sym 56897 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[1]
.sym 56898 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2362
.sym 56899 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$2309[15]
.sym 56904 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 56905 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 56906 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[2]
.sym 56908 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.prev_reconfigure
.sym 56909 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[3]
.sym 56911 configure
.sym 56912 $abc$16300$n1068
.sym 56914 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$sub$pulseProcessor.v:124$510_Y[0]
.sym 56915 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 56916 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 56917 $PACKER_VCC_NET
.sym 56920 $abc$16300$auto$alumacc.cc:474:replace_alu$1526.BB[0]
.sym 56921 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 56924 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$8816
.sym 56928 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 56930 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 56931 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 56932 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 56933 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 56937 $PACKER_VCC_NET
.sym 56938 $abc$16300$auto$alumacc.cc:474:replace_alu$1526.BB[0]
.sym 56939 $PACKER_VCC_NET
.sym 56942 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[1]
.sym 56943 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 56948 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$sub$pulseProcessor.v:124$510_Y[0]
.sym 56949 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[1]
.sym 56950 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[3]
.sym 56951 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[2]
.sym 56954 $abc$16300$n1068
.sym 56955 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2362
.sym 56956 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$2309[15]
.sym 56957 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 56960 configure
.sym 56961 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.prev_reconfigure
.sym 56962 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 56963 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 56966 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 56967 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 56968 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 56969 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 56972 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 56976 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$8816
.sym 56977 clk_$glb_clk
.sym 57023 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[3]
.sym 57027 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 57028 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 57030 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[2]
.sym 57034 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9271[0]_inv
.sym 57038 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9284
.sym 57041 $PACKER_VCC_NET
.sym 57044 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[1]
.sym 57046 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 57049 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[0]
.sym 57051 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 57053 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 57054 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[1]
.sym 57056 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 57059 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 57061 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[2]
.sym 57066 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9271[0]_inv
.sym 57068 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 57078 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[3]
.sym 57080 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 57083 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 57085 $PACKER_VCC_NET
.sym 57097 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 57098 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[0]
.sym 57099 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9284
.sym 57100 clk_$glb_clk
.sym 57115 $PACKER_VCC_NET
.sym 57227 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 57255 $PACKER_VCC_NET
.sym 57259 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$15611
.sym 57369 uart_ready
.sym 57374 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10073
.sym 57391 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 57403 fifo_usedSlots[0]
.sym 57410 pulseFifo.fifo.do_shift_in
.sym 57412 $abc$16300$auto$wreduce.cc:445:run$1394[0]
.sym 57414 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[0]
.sym 57415 $PACKER_VCC_NET
.sym 57418 pulseFifo.fifo.do_shift_out
.sym 57428 fifo_usedSlots[0]
.sym 57430 $PACKER_VCC_NET
.sym 57458 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[0]
.sym 57459 $abc$16300$auto$wreduce.cc:445:run$1394[0]
.sym 57460 pulseFifo.fifo.do_shift_out
.sym 57461 pulseFifo.fifo.do_shift_in
.sym 57464 fifo_usedSlots[0]
.sym 57466 $PACKER_VCC_NET
.sym 57468 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 57469 clk_$glb_clk
.sym 57471 fifo_usedSlots[1]
.sym 57485 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 57490 pulseFifo.fifo.do_shift_out
.sym 57491 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 57495 $abc$16300$n948
.sym 57504 pulseFifo.fifo.do_shift_out
.sym 57506 pp_envelope_valid[2]
.sym 57515 $abc$16300$auto$wreduce.cc:445:run$1394[3]
.sym 57518 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[6]
.sym 57523 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[3]
.sym 57526 fifo_usedSlots[0]
.sym 57527 fifo_usedSlots[6]
.sym 57528 pulseFifo.fifo.do_shift_out
.sym 57529 $abc$16300$auto$wreduce.cc:445:run$1394[6]
.sym 57535 pulseFifo.fifo.do_shift_in
.sym 57536 fifo_usedSlots[5]
.sym 57539 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 57541 fifo_usedSlots[7]
.sym 57543 pulseFifo.fifo.do_shift_in
.sym 57569 fifo_usedSlots[7]
.sym 57570 fifo_usedSlots[5]
.sym 57571 fifo_usedSlots[6]
.sym 57572 fifo_usedSlots[0]
.sym 57575 fifo_usedSlots[0]
.sym 57576 pulseFifo.fifo.do_shift_in
.sym 57578 pulseFifo.fifo.do_shift_out
.sym 57581 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[3]
.sym 57582 pulseFifo.fifo.do_shift_in
.sym 57583 pulseFifo.fifo.do_shift_out
.sym 57584 $abc$16300$auto$wreduce.cc:445:run$1394[3]
.sym 57587 pulseFifo.fifo.do_shift_in
.sym 57588 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[6]
.sym 57589 $abc$16300$auto$wreduce.cc:445:run$1394[6]
.sym 57590 pulseFifo.fifo.do_shift_out
.sym 57591 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$15473
.sym 57592 clk_$glb_clk
.sym 57594 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$10085_inv
.sym 57599 pp_envelope_valid[3]
.sym 57601 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10104
.sym 57616 $abc$16300$n948
.sym 57625 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10104
.sym 57635 fifo_usedSlots[5]
.sym 57636 fifo_usedSlots[2]
.sym 57640 fifo_usedSlots[7]
.sym 57641 fifo_usedSlots[4]
.sym 57642 fifo_usedSlots[6]
.sym 57643 fifo_usedSlots[1]
.sym 57647 fifo_usedSlots[0]
.sym 57649 fifo_usedSlots[3]
.sym 57652 $PACKER_VCC_NET
.sym 57660 $PACKER_VCC_NET
.sym 57667 $nextpnr_ICESTORM_LC_14$O
.sym 57669 fifo_usedSlots[0]
.sym 57673 $auto$alumacc.cc:474:replace_alu$1549.C[2]
.sym 57675 $PACKER_VCC_NET
.sym 57676 fifo_usedSlots[1]
.sym 57679 $auto$alumacc.cc:474:replace_alu$1549.C[3]
.sym 57681 fifo_usedSlots[2]
.sym 57682 $PACKER_VCC_NET
.sym 57683 $auto$alumacc.cc:474:replace_alu$1549.C[2]
.sym 57685 $auto$alumacc.cc:474:replace_alu$1549.C[4]
.sym 57687 $PACKER_VCC_NET
.sym 57688 fifo_usedSlots[3]
.sym 57689 $auto$alumacc.cc:474:replace_alu$1549.C[3]
.sym 57691 $auto$alumacc.cc:474:replace_alu$1549.C[5]
.sym 57693 $PACKER_VCC_NET
.sym 57694 fifo_usedSlots[4]
.sym 57695 $auto$alumacc.cc:474:replace_alu$1549.C[4]
.sym 57697 $auto$alumacc.cc:474:replace_alu$1549.C[6]
.sym 57699 fifo_usedSlots[5]
.sym 57700 $PACKER_VCC_NET
.sym 57701 $auto$alumacc.cc:474:replace_alu$1549.C[5]
.sym 57703 $auto$alumacc.cc:474:replace_alu$1549.C[7]
.sym 57705 fifo_usedSlots[6]
.sym 57706 $PACKER_VCC_NET
.sym 57707 $auto$alumacc.cc:474:replace_alu$1549.C[6]
.sym 57710 fifo_usedSlots[7]
.sym 57712 $PACKER_VCC_NET
.sym 57713 $auto$alumacc.cc:474:replace_alu$1549.C[7]
.sym 57719 $abc$16300$add$lighthouse.v:178$264_Y[2]
.sym 57721 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 57722 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10073
.sym 57723 pp_length[48]
.sym 57742 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 57744 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[5]
.sym 57749 time_ctr[3]
.sym 57751 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10104
.sym 57763 pp_envelope_valid[3]
.sym 57764 pp_envelope_valid[0]
.sym 57776 pp_envelope_valid[2]
.sym 57779 pp_envelope_valid[1]
.sym 57833 pp_envelope_valid[3]
.sym 57834 pp_envelope_valid[2]
.sym 57835 pp_envelope_valid[1]
.sym 57836 pp_envelope_valid[0]
.sym 57841 pp_length[49]
.sym 57842 pp_length[50]
.sym 57843 pp_length[51]
.sym 57844 pp_length[52]
.sym 57845 pp_length[53]
.sym 57846 pp_length[54]
.sym 57847 pp_length[55]
.sym 57859 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 57860 $abc$16300$n967
.sym 57862 $abc$16300$n947
.sym 57863 $abc$16300$add$lighthouse.v:178$264_Y[2]
.sym 57866 pp_envelope_valid[0]
.sym 57867 pulseFifo.fifo_in_length[1]
.sym 57868 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 57870 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10073
.sym 57871 $abc$16300$n1259
.sym 57872 time_ctr[4]
.sym 57874 time_ctr[5]
.sym 57875 time_ctr[2]
.sym 57884 pp_timestamp[100]
.sym 57885 pp_envelope_valid[0]
.sym 57887 pp_timestamp[1]
.sym 57888 pp_timestamp[97]
.sym 57890 pp_timestamp[102]
.sym 57893 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 57897 time_ctr[0]
.sym 57899 $abc$16300$auto$wreduce.cc:445:run$1392[6]_inv
.sym 57900 time_ctr[5]
.sym 57902 $abc$16300$n1154
.sym 57903 time_ctr[3]
.sym 57915 pp_timestamp[100]
.sym 57920 time_ctr[5]
.sym 57926 $abc$16300$auto$wreduce.cc:445:run$1392[6]_inv
.sym 57927 $abc$16300$n1154
.sym 57928 pp_timestamp[102]
.sym 57929 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 57933 time_ctr[3]
.sym 57938 pp_timestamp[1]
.sym 57939 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 57940 pp_envelope_valid[0]
.sym 57941 pp_timestamp[97]
.sym 57944 pp_timestamp[97]
.sym 57952 pp_timestamp[102]
.sym 57959 time_ctr[0]
.sym 57960 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 57961 clk_$glb_clk
.sym 57963 pp_length[56]
.sym 57964 pp_length[57]
.sym 57965 pp_length[58]
.sym 57966 pp_length[59]
.sym 57967 pp_length[60]
.sym 57968 pp_length[61]
.sym 57969 pp_length[62]
.sym 57970 pp_length[63]
.sym 57978 pp_length[51]
.sym 57981 pulseFifo.fifo_in_ts[6]
.sym 57987 time_ctr[8]
.sym 57988 pulseFifo.fifo_in_ts[6]
.sym 57989 time_ctr[12]
.sym 57990 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 57991 time_ctr[13]
.sym 57992 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[8]
.sym 57993 pulseFifo.fifo_in_length[1]
.sym 57994 time_ctr[6]
.sym 57995 pulseFifo.fifo_in_length[7]
.sym 57996 pp_envelope_valid[1]
.sym 57998 time_ctr[10]
.sym 58006 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 58007 time_ctr[3]
.sym 58012 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58013 pp_length[49]
.sym 58014 pp_length[50]
.sym 58015 pp_timestamp[100]
.sym 58018 time_ctr[6]
.sym 58019 pp_length[55]
.sym 58021 pp_timestamp[7]
.sym 58023 $abc$16300$n1250
.sym 58024 pp_length[2]
.sym 58026 pp_envelope_valid[0]
.sym 58027 $abc$16300$n1232
.sym 58031 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][1]_inv
.sym 58034 pp_timestamp[4]
.sym 58035 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][7]_inv
.sym 58037 pp_length[55]
.sym 58038 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58039 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][7]_inv
.sym 58040 $abc$16300$n1250
.sym 58043 time_ctr[6]
.sym 58049 pp_envelope_valid[0]
.sym 58050 pp_length[50]
.sym 58051 pp_length[2]
.sym 58052 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58055 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58056 pp_envelope_valid[0]
.sym 58057 pp_timestamp[4]
.sym 58058 pp_timestamp[100]
.sym 58064 pp_timestamp[7]
.sym 58067 pp_timestamp[4]
.sym 58076 time_ctr[3]
.sym 58079 $abc$16300$n1232
.sym 58080 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][1]_inv
.sym 58081 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58082 pp_length[49]
.sym 58083 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 58084 clk_$glb_clk
.sym 58086 pulseFifo.fifo.in_length[12]
.sym 58087 pulseFifo.fifo.in_length[10]
.sym 58088 pulseFifo.fifo.in_length[13]
.sym 58089 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[10]
.sym 58090 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[9]
.sym 58091 pulseFifo.fifo_in_length[5]
.sym 58092 pulseFifo.fifo.in_length[8]
.sym 58093 $abc$16300$n1244
.sym 58102 pp_timestamp[7]
.sym 58110 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[13]
.sym 58112 time_ctr[11]
.sym 58113 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58114 time_ctr[9]
.sym 58116 time_ctr[7]
.sym 58117 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58119 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[15]
.sym 58120 time_ctr[14]
.sym 58121 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[11]
.sym 58128 pp_length[57]
.sym 58129 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58130 $abc$16300$n1148
.sym 58133 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58134 pp_length[63]
.sym 58135 pp_envelope_valid[0]
.sym 58136 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][14]_inv
.sym 58137 $abc$16300$n1236
.sym 58138 $abc$16300$n1149
.sym 58140 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58141 pp_length[62]
.sym 58142 pp_timestamp[9]
.sym 58144 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][9]_inv
.sym 58145 $abc$16300$n1274
.sym 58147 time_ctr[8]
.sym 58148 $abc$16300$n1271
.sym 58149 pp_timestamp[41]
.sym 58150 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][15]_inv
.sym 58151 pp_length[34]
.sym 58152 $abc$16300$n1235
.sym 58154 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 58155 pp_timestamp[68]
.sym 58156 pp_envelope_valid[1]
.sym 58157 pp_timestamp[9]
.sym 58158 $abc$16300$n1256
.sym 58160 pp_timestamp[9]
.sym 58166 pp_length[57]
.sym 58167 $abc$16300$n1256
.sym 58168 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][9]_inv
.sym 58169 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58172 pp_timestamp[41]
.sym 58173 pp_envelope_valid[0]
.sym 58174 pp_envelope_valid[1]
.sym 58175 pp_timestamp[9]
.sym 58178 $abc$16300$n1148
.sym 58179 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58180 pp_timestamp[68]
.sym 58181 $abc$16300$n1149
.sym 58184 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58185 pp_length[62]
.sym 58186 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][14]_inv
.sym 58187 $abc$16300$n1271
.sym 58190 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][15]_inv
.sym 58191 $abc$16300$n1274
.sym 58192 pp_length[63]
.sym 58193 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58196 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58197 $abc$16300$n1236
.sym 58198 $abc$16300$n1235
.sym 58199 pp_length[34]
.sym 58203 time_ctr[8]
.sym 58206 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 58207 clk_$glb_clk
.sym 58209 pp_timestamp[106]
.sym 58210 pulseFifo.fifo_in_ts[10]
.sym 58211 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[8]
.sym 58212 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[14]
.sym 58213 pulseFifo.fifo_in_length[0]
.sym 58214 pp_timestamp[105]
.sym 58215 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[13]
.sym 58216 pulseFifo.fifo_in_ts[9]
.sym 58221 pp_length[38]
.sym 58222 pulseFifo.fifo.in_length[8]
.sym 58223 pulseFifo.fifo.in_length[15]
.sym 58225 pulseFifo.fifo.in_length[9]
.sym 58227 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][12]_inv
.sym 58229 pulseFifo.fifo_in_ts[4]
.sym 58230 pulseFifo.fifo.in_length[10]
.sym 58231 pulseFifo.fifo.in_length[14]
.sym 58233 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][5]_inv
.sym 58234 $abc$16300$n1253
.sym 58235 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58236 pulseFifo.fifo_in_ts[4]
.sym 58237 pp_envelope_valid[1]
.sym 58240 $abc$16300$n1265
.sym 58241 pulseFifo.fifo_in_ts[1]
.sym 58242 pp_length[37]
.sym 58243 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[5]
.sym 58244 $abc$16300$n1142
.sym 58258 pp_timestamp[65]
.sym 58260 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58261 $abc$16300$auto$wreduce.cc:445:run$1392[13]_inv
.sym 58262 pp_timestamp[70]
.sym 58263 $abc$16300$n1139
.sym 58264 $abc$16300$auto$wreduce.cc:445:run$1392[11]_inv
.sym 58270 time_ctr[12]
.sym 58272 pp_timestamp[109]
.sym 58273 $abc$16300$n1138
.sym 58274 time_ctr[10]
.sym 58276 $abc$16300$n1176
.sym 58277 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58279 pp_timestamp[107]
.sym 58280 pp_length[45]
.sym 58281 $abc$16300$n1169
.sym 58283 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58284 $abc$16300$n1138
.sym 58285 $abc$16300$n1139
.sym 58286 pp_timestamp[65]
.sym 58290 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58291 pp_length[45]
.sym 58295 $abc$16300$auto$wreduce.cc:445:run$1392[13]_inv
.sym 58296 $abc$16300$n1176
.sym 58297 pp_timestamp[109]
.sym 58298 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58302 pp_timestamp[107]
.sym 58309 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58310 pp_timestamp[70]
.sym 58315 time_ctr[10]
.sym 58319 time_ctr[12]
.sym 58325 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58326 $abc$16300$n1169
.sym 58327 $abc$16300$auto$wreduce.cc:445:run$1392[11]_inv
.sym 58328 pp_timestamp[107]
.sym 58329 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 58330 clk_$glb_clk
.sym 58332 pp_timestamp[101]
.sym 58333 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.B_buf[14]
.sym 58334 pulseFifo.fifo_in_ts[14]
.sym 58335 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[5]
.sym 58336 pulseFifo.fifo_in_ts[5]
.sym 58337 $abc$16300$n1151
.sym 58338 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[12]
.sym 58339 pp_timestamp[104]
.sym 58344 pulseFifo.fifo_in_ts[1]
.sym 58345 pulseFifo.fifo_in_length[2]
.sym 58349 pulseFifo.fifo_in_ts[9]
.sym 58350 pulseFifo.fifo_in_length[3]
.sym 58352 $abc$16300$auto$wreduce.cc:445:run$1392[11]_inv
.sym 58353 pulseFifo.fifo_in_length[2]
.sym 58356 pp_envelope_valid[2]
.sym 58357 pp_envelope_valid[0]
.sym 58358 $abc$16300$n1259
.sym 58359 $abc$16300$n1180
.sym 58360 pp_envelope_valid[0]
.sym 58363 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14177
.sym 58366 time_ctr[13]
.sym 58367 $abc$16300$n1163
.sym 58382 pp_envelope_valid[2]
.sym 58383 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58386 pp_envelope_valid[0]
.sym 58387 pp_timestamp[66]
.sym 58391 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 58392 time_ctr[0]
.sym 58395 time_ctr[3]
.sym 58396 time_ctr[6]
.sym 58397 pp_envelope_valid[1]
.sym 58398 pp_length[33]
.sym 58402 time_ctr[5]
.sym 58403 time_ctr[1]
.sym 58404 pp_length[47]
.sym 58407 time_ctr[0]
.sym 58414 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58415 pp_length[33]
.sym 58420 time_ctr[3]
.sym 58424 pp_envelope_valid[1]
.sym 58425 pp_envelope_valid[0]
.sym 58426 pp_timestamp[66]
.sym 58427 pp_envelope_valid[2]
.sym 58432 time_ctr[5]
.sym 58437 pp_length[47]
.sym 58438 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58445 time_ctr[1]
.sym 58448 time_ctr[6]
.sym 58452 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 58453 clk_$glb_clk
.sym 58455 $abc$16300$n1253
.sym 58458 $abc$16300$n1265
.sym 58459 $abc$16300$n1229
.sym 58460 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[3]
.sym 58461 pp_length[32]
.sym 58462 $abc$16300$n1259
.sym 58467 $abc$16300$auto$wreduce.cc:445:run$1392[14]_inv
.sym 58472 pulseFifo.fifo_in_ts[13]
.sym 58473 pp_length[36]
.sym 58478 pulseFifo.fifo_in_ts[11]
.sym 58484 pp_envelope_valid[1]
.sym 58487 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 58488 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 58489 $abc$16300$n1166
.sym 58490 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58498 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 58500 pp_timestamp[70]
.sym 58501 pp_timestamp[69]
.sym 58504 pp_timestamp[65]
.sym 58509 pp_envelope_valid[1]
.sym 58511 pp_timestamp[71]
.sym 58513 time_ctr[4]
.sym 58517 pp_envelope_valid[0]
.sym 58518 pp_length[46]
.sym 58520 pp_timestamp[77]
.sym 58521 pp_envelope_valid[2]
.sym 58523 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58531 pp_timestamp[71]
.sym 58535 pp_timestamp[77]
.sym 58536 pp_envelope_valid[2]
.sym 58537 pp_envelope_valid[0]
.sym 58538 pp_envelope_valid[1]
.sym 58550 pp_timestamp[70]
.sym 58553 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58555 pp_length[46]
.sym 58559 time_ctr[4]
.sym 58568 pp_timestamp[69]
.sym 58571 pp_timestamp[65]
.sym 58575 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 58576 clk_$glb_clk
.sym 58578 pp_timestamp[74]
.sym 58579 $abc$16300$n1180
.sym 58580 pp_timestamp[73]
.sym 58581 $abc$16300$n1166
.sym 58583 $abc$16300$n1163
.sym 58584 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[10]
.sym 58585 pp_timestamp[78]
.sym 58596 pp_length[44]
.sym 58609 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58620 time_ctr[10]
.sym 58630 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 58633 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58644 pp_timestamp[75]
.sym 58645 pp_timestamp[73]
.sym 58650 pp_timestamp[78]
.sym 58658 time_ctr[10]
.sym 58665 pp_timestamp[73]
.sym 58671 pp_timestamp[75]
.sym 58682 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58685 pp_timestamp[75]
.sym 58695 pp_timestamp[78]
.sym 58698 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 58699 clk_$glb_clk
.sym 58701 pulseFifo.fifo_in_ts[23]
.sym 58702 $abc$16300$n1193
.sym 58703 $abc$16300$auto$wreduce.cc:445:run$1395[112]
.sym 58705 $abc$16300$auto$wreduce.cc:445:run$1395[119]
.sym 58707 pulseFifo.fifo_in_ts[18]
.sym 58708 $abc$16300$auto$wreduce.cc:445:run$1395[114]
.sym 58714 pulseFifo.fifo_in_ts[26]
.sym 58716 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 58721 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 58726 pp_envelope_valid[2]
.sym 58727 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 58732 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58734 pp_envelope_valid[1]
.sym 58735 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58745 $abc$16300$auto$wreduce.cc:445:run$1395[118]
.sym 58747 $abc$16300$auto$wreduce.cc:445:run$1395[121]
.sym 58749 time_ctr[21]
.sym 58753 $abc$16300$n1205
.sym 58758 time_ctr[24]
.sym 58759 $abc$16300$auto$wreduce.cc:445:run$1392[22]_inv
.sym 58760 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58761 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58763 pp_timestamp[89]
.sym 58764 $abc$16300$auto$wreduce.cc:445:run$1392[25]_inv
.sym 58766 $abc$16300$n1214
.sym 58767 pp_timestamp[86]
.sym 58769 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 58776 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58778 pp_timestamp[89]
.sym 58781 time_ctr[21]
.sym 58793 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58796 pp_timestamp[86]
.sym 58799 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58800 $abc$16300$auto$wreduce.cc:445:run$1395[121]
.sym 58801 $abc$16300$auto$wreduce.cc:445:run$1392[25]_inv
.sym 58802 $abc$16300$n1214
.sym 58808 time_ctr[24]
.sym 58817 $abc$16300$auto$wreduce.cc:445:run$1395[118]
.sym 58818 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 58819 $abc$16300$auto$wreduce.cc:445:run$1392[22]_inv
.sym 58820 $abc$16300$n1205
.sym 58821 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 58822 clk_$glb_clk
.sym 58824 pp_timestamp[82]
.sym 58827 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58829 pp_timestamp[87]
.sym 58830 $abc$16300$n1208
.sym 58837 pulseFifo.fifo_in_ts[18]
.sym 58846 pulseFifo.fifo_in_ts[25]
.sym 58847 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 58850 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14177
.sym 58852 pp_envelope_valid[2]
.sym 58853 pulseFifo.fifo_in_ts[25]
.sym 58856 pp_envelope_valid[0]
.sym 58865 pp_timestamp[83]
.sym 58867 pp_envelope_valid[0]
.sym 58873 pp_timestamp[50]
.sym 58875 time_ctr[17]
.sym 58877 pp_timestamp[90]
.sym 58884 pp_timestamp[18]
.sym 58892 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58894 pp_envelope_valid[1]
.sym 58899 time_ctr[17]
.sym 58904 pp_timestamp[18]
.sym 58905 pp_envelope_valid[1]
.sym 58906 pp_timestamp[50]
.sym 58907 pp_envelope_valid[0]
.sym 58935 pp_timestamp[90]
.sym 58936 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58941 pp_timestamp[83]
.sym 58943 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58944 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 58945 clk_$glb_clk
.sym 58947 pp_envelope_valid[2]
.sym 58949 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$14158_inv
.sym 58953 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14146
.sym 58954 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14177
.sym 58961 time_ctr[17]
.sym 58962 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58970 time_ctr[19]
.sym 58971 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 58973 pulseFifo.fifo_in_ts[27]
.sym 58980 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 58988 time_ctr[26]
.sym 58990 $abc$16300$auto$wreduce.cc:445:run$1395[123]
.sym 58991 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 58992 pp_timestamp[25]
.sym 58993 time_ctr[25]
.sym 58994 $abc$16300$auto$wreduce.cc:445:run$1392[27]_inv
.sym 58995 pp_timestamp[57]
.sym 58999 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 59002 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 59004 pp_envelope_valid[1]
.sym 59005 $abc$16300$n1220
.sym 59014 pp_timestamp[91]
.sym 59016 pp_envelope_valid[0]
.sym 59017 time_ctr[18]
.sym 59023 time_ctr[18]
.sym 59027 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 59029 pp_timestamp[91]
.sym 59035 time_ctr[26]
.sym 59046 time_ctr[25]
.sym 59051 $abc$16300$n1220
.sym 59052 $abc$16300$auto$wreduce.cc:445:run$1392[27]_inv
.sym 59053 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 59054 $abc$16300$auto$wreduce.cc:445:run$1395[123]
.sym 59063 pp_timestamp[57]
.sym 59064 pp_envelope_valid[1]
.sym 59065 pp_envelope_valid[0]
.sym 59066 pp_timestamp[25]
.sym 59067 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 59068 clk_$glb_clk
.sym 59076 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 59082 time_ctr[26]
.sym 59084 pulseFifo.fifo_in_ts[27]
.sym 59086 time_ctr[27]
.sym 59089 time_ctr[25]
.sym 59098 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 59105 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13577[0]
.sym 59140 time_ctr[24]
.sym 59187 time_ctr[24]
.sym 59190 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 59191 clk_$glb_clk
.sym 59197 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 59198 $abc$16300$auto$ice40_ffinit.cc:141:execute$16190
.sym 59206 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 59218 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 59219 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14128[1]
.sym 59317 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.prev_e_1
.sym 59321 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13577[0]
.sym 59323 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14128[1]
.sym 59330 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 59342 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13559
.sym 59351 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 59451 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.e_in_1
.sym 59452 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 59567 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 59589 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 59597 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11984
.sym 59708 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 59709 $abc$16300$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$logic_and$pulseProcessor.v:115$464_Y
.sym 59715 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 59735 configure
.sym 59737 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 59753 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.prev_reconfigure
.sym 59778 configure
.sym 59783 configure
.sym 59785 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.prev_reconfigure
.sym 59805 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 59806 clk_$glb_clk
.sym 59813 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11984
.sym 59838 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13559
.sym 59842 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit
.sym 59851 $PACKER_VCC_NET
.sym 59859 $abc$16300$auto$alumacc.cc:474:replace_alu$1512.BB[0]
.sym 59862 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[1]
.sym 59867 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11984
.sym 59869 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[3]
.sym 59870 $abc$16300$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$sub$pulseProcessor.v:124$468_Y[0]
.sym 59875 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 59879 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[2]
.sym 59888 $abc$16300$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$sub$pulseProcessor.v:124$468_Y[0]
.sym 59889 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[3]
.sym 59890 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[2]
.sym 59891 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[1]
.sym 59895 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 59913 $PACKER_VCC_NET
.sym 59914 $abc$16300$auto$alumacc.cc:474:replace_alu$1512.BB[0]
.sym 59915 $PACKER_VCC_NET
.sym 59928 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$11984
.sym 59929 clk_$glb_clk
.sym 59931 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$2185[1]_inv
.sym 59932 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13559
.sym 59935 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7512[3]
.sym 59936 $abc$16300$n1005
.sym 59938 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 59984 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 59988 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$2185[1]_inv
.sym 60011 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 60014 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$2185[1]_inv
.sym 60059 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$procmux$807.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 60061 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_out
.sym 60066 $abc$16300$n1098
.sym 60434 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1381
.sym 60528 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_prev_d
.sym 60529 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1371
.sym 60530 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1379
.sym 60532 $abc$16300$n1071
.sym 60552 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1371
.sym 60573 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 60604 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 60606 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9410
.sym 60610 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2381[0]
.sym 60611 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 60614 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 60615 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 60628 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 60637 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2381[0]
.sym 60638 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 60639 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 60643 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 60644 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 60645 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 60646 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 60649 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2381[0]
.sym 60650 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 60651 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 60652 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 60655 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 60656 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 60657 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 60658 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 60673 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 60676 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 60683 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9410
.sym 60684 clk_$glb_clk
.sym 60710 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1371
.sym 60729 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9410
.sym 60732 $abc$16300$n1526
.sym 60735 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 60736 $abc$16300$n1117
.sym 60738 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 60739 $abc$16300$n1065
.sym 60740 $abc$16300$n1071
.sym 60747 $abc$16300$n1527
.sym 60749 $abc$16300$n1077
.sym 60753 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 60754 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 60758 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 60767 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 60768 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 60769 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 60772 $abc$16300$n1527
.sym 60773 $abc$16300$n1065
.sym 60778 $abc$16300$n1065
.sym 60779 $abc$16300$n1077
.sym 60781 $abc$16300$n1071
.sym 60784 $abc$16300$n1071
.sym 60785 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 60786 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 60787 $abc$16300$n1526
.sym 60791 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 60792 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 60793 $abc$16300$n1117
.sym 60796 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 60797 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 60798 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 60799 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 60802 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 60803 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 60804 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 60805 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 60806 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9410
.sym 60807 clk_$glb_clk
.sym 60840 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9486
.sym 60843 uart.tx_counter[1]
.sym 60934 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[2]
.sym 60935 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[3]
.sym 60936 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[4]
.sym 60937 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[5]
.sym 60938 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[6]
.sym 60939 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[7]
.sym 60942 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10104
.sym 60943 pp_length[48]
.sym 60946 $PACKER_VCC_NET
.sym 60965 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 61055 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[8]
.sym 61076 uart.tx_counter[0]
.sym 61083 $PACKER_VCC_NET
.sym 61119 $PACKER_VCC_NET
.sym 61123 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9486
.sym 61144 $PACKER_VCC_NET
.sym 61175 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9486
.sym 61176 clk_$glb_clk
.sym 61197 uart_ready
.sym 61201 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14880
.sym 61203 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 61207 fifo_usedSlots[1]
.sym 61332 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 61333 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 61350 fifo_usedSlots[1]
.sym 61353 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$15611
.sym 61376 fifo_usedSlots[1]
.sym 61421 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$15611
.sym 61422 clk_$glb_clk
.sym 61426 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10017[0]
.sym 61427 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.prev_e_1
.sym 61428 $abc$16300$auto$ice40_ffinit.cc:141:execute$16178
.sym 61429 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10055[1]
.sym 61430 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.AA[0]
.sym 61431 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011
.sym 61435 pp_envelope_valid[2]
.sym 61453 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 61473 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 61476 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10073
.sym 61483 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10017[0]
.sym 61485 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10017[0]
.sym 61486 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10055[1]
.sym 61498 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10017[0]
.sym 61501 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10055[1]
.sym 61530 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10055[1]
.sym 61540 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 61542 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10055[1]
.sym 61544 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10073
.sym 61545 clk_$glb_clk
.sym 61546 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10017[0]
.sym 61552 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[0]
.sym 61571 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10017[0]
.sym 61572 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[12]
.sym 61575 $PACKER_VCC_NET
.sym 61579 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.AA[0]
.sym 61581 time_ctr[1]
.sym 61588 byte_ctr[0]
.sym 61591 $abc$16300$n967
.sym 61592 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 61594 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.AA[0]
.sym 61596 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$10085_inv
.sym 61598 byte_ctr[2]
.sym 61599 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10104
.sym 61600 pp_envelope_valid[1]
.sym 61601 pp_envelope_valid[3]
.sym 61602 byte_ctr[1]
.sym 61609 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[0]
.sym 61610 pp_envelope_valid[0]
.sym 61613 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 61616 pp_envelope_valid[2]
.sym 61617 $PACKER_VCC_NET
.sym 61620 $nextpnr_ICESTORM_LC_1$O
.sym 61623 byte_ctr[0]
.sym 61626 $auto$alumacc.cc:474:replace_alu$1472.C[2]
.sym 61629 byte_ctr[1]
.sym 61634 byte_ctr[2]
.sym 61636 $auto$alumacc.cc:474:replace_alu$1472.C[2]
.sym 61645 pp_envelope_valid[3]
.sym 61646 pp_envelope_valid[2]
.sym 61647 pp_envelope_valid[0]
.sym 61648 pp_envelope_valid[1]
.sym 61651 $abc$16300$n967
.sym 61652 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 61653 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$10085_inv
.sym 61654 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 61657 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.AA[0]
.sym 61658 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[0]
.sym 61659 $PACKER_VCC_NET
.sym 61667 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10104
.sym 61668 clk_$glb_clk
.sym 61670 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[7]
.sym 61671 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[3]
.sym 61674 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[2]
.sym 61675 pp_timestamp[98]
.sym 61682 byte_ctr[0]
.sym 61684 byte_ctr[2]
.sym 61687 pulseFifo.fifo.do_shift_out
.sym 61688 pp_envelope_valid[1]
.sym 61690 byte_ctr[1]
.sym 61691 $abc$16300$n948
.sym 61692 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 61696 pp_length[53]
.sym 61697 time_ctr[6]
.sym 61699 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 61715 time_ctr[3]
.sym 61716 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[1]
.sym 61717 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[6]
.sym 61719 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[4]
.sym 61724 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[0]
.sym 61726 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[5]
.sym 61728 time_ctr[4]
.sym 61729 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10104
.sym 61730 time_ctr[5]
.sym 61731 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[2]
.sym 61735 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[7]
.sym 61736 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[3]
.sym 61737 time_ctr[2]
.sym 61738 time_ctr[6]
.sym 61739 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.AA[0]
.sym 61740 time_ctr[0]
.sym 61741 time_ctr[1]
.sym 61743 $auto$alumacc.cc:474:replace_alu$1531.C[1]
.sym 61745 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.AA[0]
.sym 61746 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[0]
.sym 61749 $auto$alumacc.cc:474:replace_alu$1531.C[2]
.sym 61751 time_ctr[0]
.sym 61752 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[1]
.sym 61753 $auto$alumacc.cc:474:replace_alu$1531.C[1]
.sym 61755 $auto$alumacc.cc:474:replace_alu$1531.C[3]
.sym 61757 time_ctr[1]
.sym 61758 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[2]
.sym 61759 $auto$alumacc.cc:474:replace_alu$1531.C[2]
.sym 61761 $auto$alumacc.cc:474:replace_alu$1531.C[4]
.sym 61763 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[3]
.sym 61764 time_ctr[2]
.sym 61765 $auto$alumacc.cc:474:replace_alu$1531.C[3]
.sym 61767 $auto$alumacc.cc:474:replace_alu$1531.C[5]
.sym 61769 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[4]
.sym 61770 time_ctr[3]
.sym 61771 $auto$alumacc.cc:474:replace_alu$1531.C[4]
.sym 61773 $auto$alumacc.cc:474:replace_alu$1531.C[6]
.sym 61775 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[5]
.sym 61776 time_ctr[4]
.sym 61777 $auto$alumacc.cc:474:replace_alu$1531.C[5]
.sym 61779 $auto$alumacc.cc:474:replace_alu$1531.C[7]
.sym 61781 time_ctr[5]
.sym 61782 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[6]
.sym 61783 $auto$alumacc.cc:474:replace_alu$1531.C[6]
.sym 61785 $auto$alumacc.cc:474:replace_alu$1531.C[8]
.sym 61787 time_ctr[6]
.sym 61788 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[7]
.sym 61789 $auto$alumacc.cc:474:replace_alu$1531.C[7]
.sym 61790 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10104
.sym 61791 clk_$glb_clk
.sym 61793 pulseFifo.fifo_in_length[6]
.sym 61794 pulseFifo.fifo_in_length[4]
.sym 61795 pp_timestamp[103]
.sym 61797 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[7]
.sym 61798 $abc$16300$n1158
.sym 61799 pulseFifo.fifo_in_ts[2]
.sym 61818 pulseFifo.fifo.in_length[8]
.sym 61823 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[14]
.sym 61824 pulseFifo.fifo.in_length[10]
.sym 61825 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 61826 pulseFifo.fifo_in_length[6]
.sym 61829 $auto$alumacc.cc:474:replace_alu$1531.C[8]
.sym 61837 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[10]
.sym 61838 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[9]
.sym 61841 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[14]
.sym 61842 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[12]
.sym 61845 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10104
.sym 61850 time_ctr[9]
.sym 61851 time_ctr[8]
.sym 61852 time_ctr[10]
.sym 61854 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[8]
.sym 61855 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[15]
.sym 61856 time_ctr[11]
.sym 61857 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[11]
.sym 61860 time_ctr[7]
.sym 61861 time_ctr[12]
.sym 61862 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[13]
.sym 61863 time_ctr[13]
.sym 61864 time_ctr[14]
.sym 61866 $auto$alumacc.cc:474:replace_alu$1531.C[9]
.sym 61868 time_ctr[7]
.sym 61869 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[8]
.sym 61870 $auto$alumacc.cc:474:replace_alu$1531.C[8]
.sym 61872 $auto$alumacc.cc:474:replace_alu$1531.C[10]
.sym 61874 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[9]
.sym 61875 time_ctr[8]
.sym 61876 $auto$alumacc.cc:474:replace_alu$1531.C[9]
.sym 61878 $auto$alumacc.cc:474:replace_alu$1531.C[11]
.sym 61880 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[10]
.sym 61881 time_ctr[9]
.sym 61882 $auto$alumacc.cc:474:replace_alu$1531.C[10]
.sym 61884 $auto$alumacc.cc:474:replace_alu$1531.C[12]
.sym 61886 time_ctr[10]
.sym 61887 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[11]
.sym 61888 $auto$alumacc.cc:474:replace_alu$1531.C[11]
.sym 61890 $auto$alumacc.cc:474:replace_alu$1531.C[13]
.sym 61892 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[12]
.sym 61893 time_ctr[11]
.sym 61894 $auto$alumacc.cc:474:replace_alu$1531.C[12]
.sym 61896 $auto$alumacc.cc:474:replace_alu$1531.C[14]
.sym 61898 time_ctr[12]
.sym 61899 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[13]
.sym 61900 $auto$alumacc.cc:474:replace_alu$1531.C[13]
.sym 61902 $auto$alumacc.cc:474:replace_alu$1531.C[15]
.sym 61904 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[14]
.sym 61905 time_ctr[13]
.sym 61906 $auto$alumacc.cc:474:replace_alu$1531.C[14]
.sym 61909 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[15]
.sym 61911 time_ctr[14]
.sym 61912 $auto$alumacc.cc:474:replace_alu$1531.C[15]
.sym 61913 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10104
.sym 61914 clk_$glb_clk
.sym 61916 pulseFifo.fifo.pass_out[43]
.sym 61918 pulseFifo.fifo.in_length[11]
.sym 61919 pulseFifo.fifo.pass_out[41]
.sym 61920 $abc$16300$n1247
.sym 61929 pulseFifo.fifo_in_ts[2]
.sym 61933 $abc$16300$n1142
.sym 61937 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][4]_inv
.sym 61942 pp_timestamp[39]
.sym 61943 pulseFifo.fifo_in_ts[9]
.sym 61946 $abc$16300$n1158
.sym 61947 pulseFifo.fifo_in_ts[10]
.sym 61949 $abc$16300$n1241
.sym 61951 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 61957 pp_length[56]
.sym 61961 pp_length[60]
.sym 61962 pp_timestamp[105]
.sym 61963 $abc$16300$n1259
.sym 61965 pp_timestamp[106]
.sym 61966 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][12]_inv
.sym 61967 pp_length[58]
.sym 61968 pp_length[53]
.sym 61969 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 61970 pp_length[61]
.sym 61972 $abc$16300$n1244
.sym 61973 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][10]_inv
.sym 61974 $abc$16300$n1268
.sym 61976 $abc$16300$n1265
.sym 61977 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][8]_inv
.sym 61978 $abc$16300$n1253
.sym 61983 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 61984 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][13]_inv
.sym 61985 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][5]_inv
.sym 61986 pp_length[37]
.sym 61990 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][12]_inv
.sym 61991 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 61992 pp_length[60]
.sym 61993 $abc$16300$n1265
.sym 61996 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 61997 $abc$16300$n1259
.sym 61998 pp_length[58]
.sym 61999 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][10]_inv
.sym 62002 pp_length[61]
.sym 62003 $abc$16300$n1268
.sym 62004 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][13]_inv
.sym 62005 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62010 pp_timestamp[106]
.sym 62017 pp_timestamp[105]
.sym 62020 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][5]_inv
.sym 62021 pp_length[53]
.sym 62022 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62023 $abc$16300$n1244
.sym 62026 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][8]_inv
.sym 62027 $abc$16300$n1253
.sym 62028 pp_length[56]
.sym 62029 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62033 pp_length[37]
.sym 62034 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62040 $abc$16300$n1157
.sym 62044 $abc$16300$n1262
.sym 62046 pp_timestamp[39]
.sym 62051 pulseFifo.fifo.in_length[12]
.sym 62053 pulseFifo.fifo_in_length[5]
.sym 62054 pulseFifo.fifo.do_shift_in
.sym 62055 pulseFifo.fifo_in_length[1]
.sym 62057 pulseFifo.fifo.in_length[13]
.sym 62059 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][11]_inv
.sym 62063 pp_envelope_valid[1]
.sym 62064 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[12]
.sym 62065 $abc$16300$auto$wreduce.cc:445:run$1392[8]_inv
.sym 62066 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 62067 $PACKER_VCC_NET
.sym 62069 $abc$16300$n967
.sym 62071 $abc$16300$n1229
.sym 62081 time_ctr[8]
.sym 62082 $abc$16300$n1229
.sym 62083 time_ctr[9]
.sym 62086 pp_timestamp[109]
.sym 62089 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.B_buf[14]
.sym 62090 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62092 $abc$16300$n1166
.sym 62094 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][0]_inv
.sym 62095 pp_timestamp[104]
.sym 62096 pp_timestamp[106]
.sym 62098 $abc$16300$auto$wreduce.cc:445:run$1392[9]_inv
.sym 62100 pp_length[48]
.sym 62101 pp_timestamp[105]
.sym 62105 $abc$16300$auto$wreduce.cc:445:run$1392[10]_inv
.sym 62111 $abc$16300$n1163
.sym 62116 time_ctr[9]
.sym 62119 $abc$16300$n1166
.sym 62120 $abc$16300$auto$wreduce.cc:445:run$1392[10]_inv
.sym 62121 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62122 pp_timestamp[106]
.sym 62125 pp_timestamp[104]
.sym 62132 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.B_buf[14]
.sym 62137 pp_length[48]
.sym 62138 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][0]_inv
.sym 62139 $abc$16300$n1229
.sym 62140 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62145 time_ctr[8]
.sym 62149 pp_timestamp[109]
.sym 62155 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62156 $abc$16300$n1163
.sym 62157 pp_timestamp[105]
.sym 62158 $abc$16300$auto$wreduce.cc:445:run$1392[9]_inv
.sym 62159 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 62160 clk_$glb_clk
.sym 62162 $abc$16300$n1145
.sym 62164 pulseFifo.fifo_in_ts[3]
.sym 62165 $abc$16300$n1160
.sym 62166 $abc$16300$n1241
.sym 62167 pulseFifo.fifo_in_ts[7]
.sym 62168 pulseFifo.fifo_in_ts[8]
.sym 62169 pp_timestamp[99]
.sym 62174 pulseFifo.fifo_in_ts[6]
.sym 62175 pulseFifo.fifo_in_length[1]
.sym 62177 time_ctr[9]
.sym 62178 pulseFifo.fifo_in_ts[10]
.sym 62179 time_ctr[6]
.sym 62180 $abc$16300$n1166
.sym 62182 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][0]_inv
.sym 62184 pulseFifo.fifo_in_length[0]
.sym 62185 pulseFifo.fifo_in_length[7]
.sym 62189 pulseFifo.fifo_in_ts[7]
.sym 62190 pp_length[43]
.sym 62191 pp_timestamp[72]
.sym 62192 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62193 time_ctr[6]
.sym 62194 pp_length[42]
.sym 62196 pp_length[40]
.sym 62204 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.B_buf[14]
.sym 62206 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62208 $abc$16300$auto$wreduce.cc:445:run$1392[14]_inv
.sym 62209 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62210 time_ctr[7]
.sym 62217 time_ctr[4]
.sym 62218 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62220 $abc$16300$auto$wreduce.cc:445:run$1392[5]_inv
.sym 62221 $abc$16300$n1180
.sym 62224 pp_timestamp[69]
.sym 62227 pp_timestamp[101]
.sym 62229 pp_timestamp[108]
.sym 62230 time_ctr[13]
.sym 62232 $abc$16300$n1151
.sym 62239 time_ctr[4]
.sym 62243 time_ctr[13]
.sym 62248 $abc$16300$n1180
.sym 62249 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.B_buf[14]
.sym 62250 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62251 $abc$16300$auto$wreduce.cc:445:run$1392[14]_inv
.sym 62256 pp_timestamp[101]
.sym 62260 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62261 pp_timestamp[101]
.sym 62262 $abc$16300$n1151
.sym 62263 $abc$16300$auto$wreduce.cc:445:run$1392[5]_inv
.sym 62266 pp_timestamp[69]
.sym 62268 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62275 pp_timestamp[108]
.sym 62280 time_ctr[7]
.sym 62282 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 62283 clk_$glb_clk
.sym 62286 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 62287 pp_timestamp[67]
.sym 62298 pulseFifo.fifo_in_ts[8]
.sym 62300 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62303 pulseFifo.fifo_in_ts[14]
.sym 62304 pulseFifo.fifo.pass_out[1]
.sym 62305 time_ctr[4]
.sym 62306 time_ctr[7]
.sym 62307 pulseFifo.fifo_in_ts[5]
.sym 62308 pulseFifo.fifo.pass_out[15]
.sym 62309 time_ctr[9]
.sym 62311 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 62313 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62314 sync_data[48]
.sym 62319 time_ctr[8]
.sym 62320 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 62327 pp_length[44]
.sym 62331 pp_envelope_valid[2]
.sym 62334 pp_envelope_valid[0]
.sym 62337 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14177
.sym 62339 $PACKER_VCC_NET
.sym 62340 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[0]
.sym 62344 pp_timestamp[67]
.sym 62346 pp_envelope_valid[1]
.sym 62348 pp_length[32]
.sym 62350 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 62353 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62354 pp_length[42]
.sym 62356 pp_length[40]
.sym 62359 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62360 pp_length[40]
.sym 62377 pp_length[44]
.sym 62378 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62383 pp_length[32]
.sym 62384 pp_envelope_valid[2]
.sym 62385 pp_envelope_valid[1]
.sym 62386 pp_envelope_valid[0]
.sym 62392 pp_timestamp[67]
.sym 62395 $PACKER_VCC_NET
.sym 62396 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[0]
.sym 62398 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 62402 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62403 pp_length[42]
.sym 62405 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14177
.sym 62406 clk_$glb_clk
.sym 62409 buffered_measurement[51]
.sym 62424 pulseFifo.fifo_in_ts[4]
.sym 62427 pp_envelope_valid[2]
.sym 62428 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[0]
.sym 62431 pulseFifo.fifo_in_ts[1]
.sym 62432 time_ctr[17]
.sym 62433 time_ctr[22]
.sym 62438 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62456 time_ctr[13]
.sym 62457 pp_timestamp[74]
.sym 62458 pp_envelope_valid[1]
.sym 62460 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 62467 pp_timestamp[73]
.sym 62469 time_ctr[9]
.sym 62470 pp_envelope_valid[0]
.sym 62471 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62472 pp_timestamp[78]
.sym 62478 pp_envelope_valid[2]
.sym 62479 time_ctr[8]
.sym 62484 time_ctr[9]
.sym 62488 pp_envelope_valid[0]
.sym 62489 pp_envelope_valid[2]
.sym 62490 pp_timestamp[78]
.sym 62491 pp_envelope_valid[1]
.sym 62495 time_ctr[8]
.sym 62502 pp_timestamp[74]
.sym 62503 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62513 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62515 pp_timestamp[73]
.sym 62519 pp_timestamp[74]
.sym 62526 time_ctr[13]
.sym 62528 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 62529 clk_$glb_clk
.sym 62533 pulseFifo.fifo_in_ts[16]
.sym 62534 pp_timestamp[80]
.sym 62535 $abc$16300$n1186
.sym 62546 pulseFifo.fifo.memory_out[19]
.sym 62548 pulseFifo.fifo.pass_out[17]
.sym 62549 pulseFifo.fifo_in_ts[25]
.sym 62550 pulseFifo.fifo.memory_out[30]
.sym 62552 time_ctr[13]
.sym 62555 pp_envelope_valid[2]
.sym 62557 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14146
.sym 62559 $PACKER_VCC_NET
.sym 62561 $abc$16300$n967
.sym 62563 pp_envelope_valid[1]
.sym 62564 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 62566 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62572 pp_timestamp[82]
.sym 62573 $abc$16300$n1193
.sym 62574 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62578 $abc$16300$n1208
.sym 62579 $abc$16300$auto$wreduce.cc:445:run$1395[114]
.sym 62582 $abc$16300$auto$wreduce.cc:445:run$1392[23]_inv
.sym 62584 pp_envelope_valid[1]
.sym 62588 pp_envelope_valid[2]
.sym 62589 pp_envelope_valid[0]
.sym 62592 time_ctr[17]
.sym 62593 time_ctr[22]
.sym 62597 $abc$16300$auto$wreduce.cc:445:run$1392[18]_inv
.sym 62599 time_ctr[15]
.sym 62600 $abc$16300$auto$wreduce.cc:445:run$1395[119]
.sym 62605 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62606 $abc$16300$auto$wreduce.cc:445:run$1392[23]_inv
.sym 62607 $abc$16300$n1208
.sym 62608 $abc$16300$auto$wreduce.cc:445:run$1395[119]
.sym 62611 pp_envelope_valid[0]
.sym 62612 pp_timestamp[82]
.sym 62613 pp_envelope_valid[1]
.sym 62614 pp_envelope_valid[2]
.sym 62619 time_ctr[15]
.sym 62632 time_ctr[22]
.sym 62641 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62642 $abc$16300$n1193
.sym 62643 $abc$16300$auto$wreduce.cc:445:run$1392[18]_inv
.sym 62644 $abc$16300$auto$wreduce.cc:445:run$1395[114]
.sym 62650 time_ctr[17]
.sym 62651 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 62652 clk_$glb_clk
.sym 62655 $abc$16300$auto$wreduce.cc:445:run$1392[24]_inv
.sym 62657 pp_timestamp[48]
.sym 62658 pp_timestamp[56]
.sym 62659 $abc$16300$auto$wreduce.cc:445:run$1392[16]_inv
.sym 62660 $abc$16300$n1199
.sym 62661 pp_timestamp[52]
.sym 62662 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 62665 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 62666 pulseFifo.fifo_in_ts[23]
.sym 62670 $abc$16300$auto$wreduce.cc:445:run$1392[23]_inv
.sym 62671 pulseFifo.fifo_in_ts[27]
.sym 62674 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 62676 pulseFifo.fifo_in_ts[17]
.sym 62680 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 62683 pp_envelope_valid[0]
.sym 62684 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 62685 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 62689 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 62702 time_ctr[17]
.sym 62703 pp_envelope_valid[2]
.sym 62706 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 62715 time_ctr[22]
.sym 62720 pp_envelope_valid[0]
.sym 62722 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62723 pp_envelope_valid[1]
.sym 62724 pp_timestamp[87]
.sym 62729 time_ctr[17]
.sym 62746 pp_envelope_valid[1]
.sym 62747 pp_envelope_valid[0]
.sym 62748 pp_envelope_valid[2]
.sym 62761 time_ctr[22]
.sym 62764 pp_timestamp[87]
.sym 62766 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62774 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 62775 clk_$glb_clk
.sym 62778 pp_timestamp[20]
.sym 62779 pp_timestamp[24]
.sym 62780 $abc$16300$n1200
.sym 62781 pp_timestamp[28]
.sym 62782 $abc$16300$auto$wreduce.cc:445:run$1392[28]_inv
.sym 62784 pp_timestamp[16]
.sym 62789 pulseFifo.fifo_in_ts[20]
.sym 62795 time_ctr[15]
.sym 62797 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62801 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 62802 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 62818 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14128[1]
.sym 62821 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62828 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$14158_inv
.sym 62829 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14146
.sym 62833 $abc$16300$n967
.sym 62834 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 62838 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13577[0]
.sym 62844 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 62849 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13577[0]
.sym 62851 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14128[1]
.sym 62863 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14128[1]
.sym 62865 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13577[0]
.sym 62887 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 62888 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 62889 $abc$16300$n967
.sym 62890 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$14158_inv
.sym 62894 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14128[1]
.sym 62895 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 62897 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14146
.sym 62898 clk_$glb_clk
.sym 62899 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13577[0]
.sym 62907 pp_timestamp[60]
.sym 62913 time_ctr[19]
.sym 62920 time_ctr[19]
.sym 62922 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14128[1]
.sym 62923 time_ctr[15]
.sym 62924 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13577[0]
.sym 62931 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 62956 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 62967 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13577[0]
.sym 63010 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 63011 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13577[0]
.sym 63040 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12801
.sym 63056 $PACKER_VCC_NET
.sym 63068 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 63079 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 63091 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 63121 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 63130 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 63143 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 63144 clk_$glb_clk
.sym 63180 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 63191 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 63192 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.e_in_1
.sym 63200 $abc$16300$auto$ice40_ffinit.cc:141:execute$16190
.sym 63204 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.prev_e_1
.sym 63205 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 63228 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.e_in_1
.sym 63250 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.prev_e_1
.sym 63251 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 63252 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.e_in_1
.sym 63253 $abc$16300$auto$ice40_ffinit.cc:141:execute$16190
.sym 63262 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.prev_e_1
.sym 63263 $abc$16300$auto$ice40_ffinit.cc:141:execute$16190
.sym 63264 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.e_in_1
.sym 63265 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 63266 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 63267 clk_$glb_clk
.sym 63298 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 63418 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 63439 $PACKER_VCC_NET
.sym 63444 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13559
.sym 63499 $PACKER_VCC_NET
.sym 63512 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13559
.sym 63513 clk_$glb_clk
.sym 63544 $PACKER_VCC_NET
.sym 63548 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13483
.sym 63683 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7512[3]
.sym 63710 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 63743 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7512[3]
.sym 63745 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 63762 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 63763 $abc$16300$n1538
.sym 63764 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 63765 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13483
.sym 63766 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 63767 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 63768 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13476[1]_inv
.sym 63791 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 63807 $abc$16300$n1005
.sym 63819 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 63823 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 63824 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 63829 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 63830 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 63831 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 63835 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 63836 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 63837 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 63838 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 63841 $abc$16300$n1005
.sym 63842 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 63859 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 63860 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 63861 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 63862 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 63865 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 63866 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 63867 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 63868 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 63877 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 63878 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 63879 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 63880 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 63884 $abc$16300$n1541
.sym 63886 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_prev_d
.sym 63888 $abc$16300$n1536
.sym 63890 $abc$16300$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$logic_and$pulseProcessor.v:116$467_Y
.sym 63897 $abc$16300$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$logic_and$pulseProcessor.v:115$464_Y
.sym 63914 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_out
.sym 63928 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 63930 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 63934 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 63936 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit
.sym 63938 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 63939 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 63954 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$procmux$807.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 63988 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 63989 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 63990 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 63991 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 64001 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit
.sym 64002 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 64003 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$procmux$807.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 64036 $PACKER_VCC_NET
.sym 64162 $PACKER_GND_NET
.sym 64169 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1377
.sym 64174 $PACKER_GND_NET
.sym 64196 $PACKER_GND_NET
.sym 64262 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1371
.sym 64354 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 64355 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in_1
.sym 64390 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 64392 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in_1
.sym 64396 $PACKER_VCC_NET
.sym 64400 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.d_in
.sym 64406 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 64410 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1379
.sym 64436 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2362
.sym 64443 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 64444 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_prev_d
.sym 64449 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2381[0]
.sym 64455 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.d_in
.sym 64458 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 64461 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1371
.sym 64462 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 64466 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 64475 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.d_in
.sym 64480 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 64481 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2381[0]
.sym 64483 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 64486 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1371
.sym 64488 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2362
.sym 64498 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 64499 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_prev_d
.sym 64500 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 64501 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.d_in
.sym 64514 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 64515 clk_$glb_clk
.sym 64537 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 64666 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in_1
.sym 64673 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 64763 uart.tx_counter[3]
.sym 64764 uart.tx_counter[7]
.sym 64765 uart.tx_counter[2]
.sym 64766 uart.tx_counter[5]
.sym 64768 $abc$16300$n1024
.sym 64769 uart.tx_counter[4]
.sym 64770 uart.tx_counter[6]
.sym 64773 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011
.sym 64782 $PACKER_VCC_NET
.sym 64794 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 64814 uart.tx_counter[0]
.sym 64818 uart.tx_counter[1]
.sym 64820 uart.tx_counter[3]
.sym 64827 uart.tx_counter[6]
.sym 64829 uart.tx_counter[7]
.sym 64830 uart.tx_counter[2]
.sym 64831 uart.tx_counter[5]
.sym 64834 uart.tx_counter[4]
.sym 64836 $nextpnr_ICESTORM_LC_17$O
.sym 64838 uart.tx_counter[0]
.sym 64842 $auto$alumacc.cc:474:replace_alu$1558.C[2]
.sym 64845 uart.tx_counter[1]
.sym 64848 $auto$alumacc.cc:474:replace_alu$1558.C[3]
.sym 64850 uart.tx_counter[2]
.sym 64852 $auto$alumacc.cc:474:replace_alu$1558.C[2]
.sym 64854 $auto$alumacc.cc:474:replace_alu$1558.C[4]
.sym 64856 uart.tx_counter[3]
.sym 64858 $auto$alumacc.cc:474:replace_alu$1558.C[3]
.sym 64860 $auto$alumacc.cc:474:replace_alu$1558.C[5]
.sym 64862 uart.tx_counter[4]
.sym 64864 $auto$alumacc.cc:474:replace_alu$1558.C[4]
.sym 64866 $auto$alumacc.cc:474:replace_alu$1558.C[6]
.sym 64868 uart.tx_counter[5]
.sym 64870 $auto$alumacc.cc:474:replace_alu$1558.C[5]
.sym 64872 $auto$alumacc.cc:474:replace_alu$1558.C[7]
.sym 64874 uart.tx_counter[6]
.sym 64876 $auto$alumacc.cc:474:replace_alu$1558.C[6]
.sym 64878 $auto$alumacc.cc:474:replace_alu$1558.C[8]
.sym 64880 uart.tx_counter[7]
.sym 64882 $auto$alumacc.cc:474:replace_alu$1558.C[7]
.sym 64886 uart.tx_counter[8]
.sym 64890 $abc$16300$n1021
.sym 64891 $abc$16300$n1026
.sym 64893 $abc$16300$n1020
.sym 64902 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 64911 $PACKER_VCC_NET
.sym 64922 $auto$alumacc.cc:474:replace_alu$1558.C[8]
.sym 64943 uart.tx_counter[8]
.sym 64962 uart.tx_counter[8]
.sym 64963 $auto$alumacc.cc:474:replace_alu$1558.C[8]
.sym 65021 $abc$16300$techmap\uart.$procmux$1158_Y[0]
.sym 65026 $PACKER_VCC_NET
.sym 65027 $PACKER_VCC_NET
.sym 65029 uart.tx_counter[1]
.sym 65158 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in_1
.sym 65161 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 65256 pp_timestamp[96]
.sym 65290 pp_timestamp[96]
.sym 65298 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10017[0]
.sym 65302 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.AA[0]
.sym 65304 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 65307 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 65308 $abc$16300$auto$ice40_ffinit.cc:141:execute$16178
.sym 65315 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.prev_e_1
.sym 65318 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in_1
.sym 65321 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 65341 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 65342 $abc$16300$auto$ice40_ffinit.cc:141:execute$16178
.sym 65343 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in_1
.sym 65344 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.prev_e_1
.sym 65350 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in_1
.sym 65355 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.AA[0]
.sym 65359 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.prev_e_1
.sym 65360 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 65361 $abc$16300$auto$ice40_ffinit.cc:141:execute$16178
.sym 65362 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in_1
.sym 65367 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 65371 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 65372 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10017[0]
.sym 65375 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 65376 clk_$glb_clk
.sym 65404 $PACKER_VCC_NET
.sym 65406 pp_timestamp[99]
.sym 65428 pp_timestamp[96]
.sym 65485 pp_timestamp[96]
.sym 65528 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 65529 pp_envelope_valid[0]
.sym 65547 pp_timestamp[98]
.sym 65548 time_ctr[1]
.sym 65552 pp_timestamp[103]
.sym 65566 pp_timestamp[99]
.sym 65576 pp_timestamp[103]
.sym 65583 pp_timestamp[99]
.sym 65600 pp_timestamp[98]
.sym 65608 time_ctr[1]
.sym 65621 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 65622 clk_$glb_clk
.sym 65625 pulseFifo.fifo.pass_out[29]
.sym 65649 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 65652 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 65654 pulseFifo.fifo.use_pass_out
.sym 65658 pulseFifo.fifo_in_length[4]
.sym 65659 byte_ctr[2]
.sym 65667 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][4]_inv
.sym 65674 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 65675 pp_timestamp[103]
.sym 65677 $abc$16300$n1247
.sym 65678 pp_timestamp[98]
.sym 65679 $abc$16300$n1142
.sym 65680 time_ctr[6]
.sym 65683 pp_timestamp[7]
.sym 65684 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][6]_inv
.sym 65686 $abc$16300$n1241
.sym 65687 pp_length[54]
.sym 65688 $abc$16300$auto$wreduce.cc:445:run$1392[2]_inv
.sym 65689 pp_envelope_valid[0]
.sym 65693 pp_length[52]
.sym 65695 pp_timestamp[39]
.sym 65698 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 65699 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][6]_inv
.sym 65700 pp_length[54]
.sym 65701 $abc$16300$n1247
.sym 65704 pp_length[52]
.sym 65705 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 65706 $abc$16300$n1241
.sym 65707 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][4]_inv
.sym 65712 time_ctr[6]
.sym 65723 pp_timestamp[39]
.sym 65728 pp_envelope_valid[0]
.sym 65729 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 65730 pp_timestamp[103]
.sym 65731 pp_timestamp[7]
.sym 65734 pp_timestamp[98]
.sym 65735 $abc$16300$auto$wreduce.cc:445:run$1392[2]_inv
.sym 65736 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 65737 $abc$16300$n1142
.sym 65744 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 65745 clk_$glb_clk
.sym 65750 buffered_measurement[41]
.sym 65753 buffered_measurement[43]
.sym 65759 pulseFifo.fifo_in_length[6]
.sym 65763 pulseFifo.fifo_in_length[4]
.sym 65766 pulseFifo.fifo.do_shift_in
.sym 65767 pulseFifo.fifo.pass_out[6]
.sym 65768 pulseFifo.fifo.pass_out[29]
.sym 65782 pp_timestamp[96]
.sym 65790 pulseFifo.fifo.in_length[11]
.sym 65791 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][11]_inv
.sym 65792 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 65801 $abc$16300$n1262
.sym 65806 pulseFifo.fifo.in_length[9]
.sym 65807 pp_length[59]
.sym 65812 pp_length[38]
.sym 65814 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 65821 pulseFifo.fifo.in_length[11]
.sym 65833 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 65834 pp_length[59]
.sym 65835 $abc$16300$n1262
.sym 65836 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][11]_inv
.sym 65842 pulseFifo.fifo.in_length[9]
.sym 65846 pp_length[38]
.sym 65848 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 65868 clk_$glb_clk
.sym 65870 pulseFifo.fifo.pass_out[11]
.sym 65872 pulseFifo.fifo.pass_out[40]
.sym 65873 pulseFifo.fifo.pass_out[10]
.sym 65874 pulseFifo.fifo.pass_out[13]
.sym 65875 pulseFifo.fifo_in_ts[0]
.sym 65877 pulseFifo.fifo.pass_out[0]
.sym 65878 pulseFifo.fifo.pass_out[33]
.sym 65884 pulseFifo.fifo.in_length[15]
.sym 65886 pulseFifo.fifo.pass_out[35]
.sym 65887 pulseFifo.fifo.in_length[14]
.sym 65888 pulseFifo.fifo.in_length[11]
.sym 65889 pulseFifo.fifo_in_length[3]
.sym 65893 pulseFifo.fifo.memory_out[41]
.sym 65895 $abc$16300$auto$wreduce.cc:445:run$1392[3]_inv
.sym 65896 byte_ctr[2]
.sym 65897 pp_timestamp[99]
.sym 65901 $PACKER_VCC_NET
.sym 65903 pulseFifo.fifo_in_ts[3]
.sym 65917 time_ctr[6]
.sym 65918 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 65935 pp_length[43]
.sym 65937 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 65942 pp_timestamp[39]
.sym 65952 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 65953 pp_timestamp[39]
.sym 65974 pp_length[43]
.sym 65976 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 65987 time_ctr[6]
.sym 65990 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 65991 clk_$glb_clk
.sym 65993 $abc$16300$n1135
.sym 65996 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][11]_inv
.sym 65997 buffered_measurement[11]
.sym 66005 pulseFifo.fifo.in_length[8]
.sym 66008 buffered_measurement[45]
.sym 66009 pulseFifo.fifo_in_length[6]
.sym 66013 pulseFifo.fifo.in_length[10]
.sym 66016 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 66018 time_ctr[2]
.sym 66021 pp_envelope_valid[0]
.sym 66024 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 66034 time_ctr[2]
.sym 66035 $abc$16300$n1157
.sym 66036 pp_timestamp[67]
.sym 66040 $abc$16300$auto$wreduce.cc:445:run$1392[8]_inv
.sym 66041 pp_timestamp[104]
.sym 66042 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 66049 $abc$16300$n1158
.sym 66050 $abc$16300$n1145
.sym 66054 pp_length[36]
.sym 66055 $abc$16300$auto$wreduce.cc:445:run$1392[3]_inv
.sym 66056 pp_timestamp[71]
.sym 66057 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 66061 $abc$16300$n1160
.sym 66062 pp_timestamp[72]
.sym 66065 pp_timestamp[99]
.sym 66068 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 66069 pp_timestamp[67]
.sym 66079 $abc$16300$n1145
.sym 66080 $abc$16300$auto$wreduce.cc:445:run$1392[3]_inv
.sym 66081 pp_timestamp[99]
.sym 66082 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 66085 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 66087 pp_timestamp[72]
.sym 66091 pp_length[36]
.sym 66094 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 66097 $abc$16300$n1157
.sym 66098 $abc$16300$n1158
.sym 66099 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 66100 pp_timestamp[71]
.sym 66103 $abc$16300$auto$wreduce.cc:445:run$1392[8]_inv
.sym 66104 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 66105 $abc$16300$n1160
.sym 66106 pp_timestamp[104]
.sym 66110 time_ctr[2]
.sym 66113 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 66114 clk_$glb_clk
.sym 66117 pulseFifo.fifo.pass_out[30]
.sym 66123 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[0]
.sym 66128 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 66130 pulseFifo.fifo_in_ts[7]
.sym 66132 pulseFifo.fifo_in_ts[9]
.sym 66133 pulseFifo.fifo_in_ts[15]
.sym 66134 pulseFifo.fifo_in_ts[3]
.sym 66135 pulseFifo.fifo.memory_out[11]
.sym 66136 pulseFifo.fifo_in_ts[10]
.sym 66137 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 66138 pulseFifo.fifo_in_ts[12]
.sym 66140 byte_ctr[2]
.sym 66144 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 66149 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 66158 pp_envelope_valid[1]
.sym 66178 time_ctr[2]
.sym 66181 pp_envelope_valid[0]
.sym 66184 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 66196 pp_envelope_valid[0]
.sym 66198 pp_envelope_valid[1]
.sym 66203 time_ctr[2]
.sym 66236 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 66237 clk_$glb_clk
.sym 66239 buffered_measurement[30]
.sym 66240 pulseFifo.fifo_in_ts[29]
.sym 66241 buffered_measurement[19]
.sym 66244 pulseFifo.fifo_in_ts[30]
.sym 66246 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][19]_inv
.sym 66249 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011
.sym 66252 $PACKER_VCC_NET
.sym 66253 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 66255 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 66256 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[0]
.sym 66260 $PACKER_VCC_NET
.sym 66272 pulseFifo.fifo_in_ts[19]
.sym 66281 sync_data[48]
.sym 66321 sync_data[48]
.sym 66359 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 66360 clk_$glb_clk
.sym 66362 pulseFifo.fifo.pass_out[22]
.sym 66363 pulseFifo.fifo.pass_out[18]
.sym 66364 pulseFifo.fifo.pass_out[19]
.sym 66365 pulseFifo.fifo.pass_out[16]
.sym 66366 pulseFifo.fifo.pass_out[21]
.sym 66368 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 66369 pulseFifo.fifo.pass_out[24]
.sym 66378 pulseFifo.fifo_in_ts[7]
.sym 66379 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][19]_inv
.sym 66380 byte_ctr[1]
.sym 66382 pulseFifo.fifo.pass_out[25]
.sym 66383 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 66393 $PACKER_VCC_NET
.sym 66405 $abc$16300$auto$wreduce.cc:445:run$1395[112]
.sym 66408 $abc$16300$auto$wreduce.cc:445:run$1392[16]_inv
.sym 66414 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 66415 $abc$16300$n1186
.sym 66416 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 66422 pp_timestamp[80]
.sym 66430 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 66433 time_ctr[15]
.sym 66448 $abc$16300$auto$wreduce.cc:445:run$1395[112]
.sym 66449 $abc$16300$n1186
.sym 66450 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 66451 $abc$16300$auto$wreduce.cc:445:run$1392[16]_inv
.sym 66456 time_ctr[15]
.sym 66460 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 66463 pp_timestamp[80]
.sym 66482 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 66483 clk_$glb_clk
.sym 66486 pp_timestamp[88]
.sym 66489 pulseFifo.fifo_in_ts[20]
.sym 66490 pp_timestamp[84]
.sym 66491 pulseFifo.fifo_in_ts[24]
.sym 66492 $abc$16300$n1211
.sym 66497 sync_data[48]
.sym 66498 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 66500 pulseFifo.fifo.pass_out[16]
.sym 66502 pulseFifo.fifo.pass_out[24]
.sym 66503 pulseFifo.fifo_in_ts[16]
.sym 66505 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][18]_inv
.sym 66507 pulseFifo.fifo_in_ts[17]
.sym 66515 pulseFifo.fifo_in_ts[28]
.sym 66517 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 66520 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 66527 time_ctr[15]
.sym 66528 pp_timestamp[24]
.sym 66531 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 66533 pp_timestamp[16]
.sym 66537 pp_timestamp[48]
.sym 66538 pp_envelope_valid[1]
.sym 66543 time_ctr[19]
.sym 66546 pp_envelope_valid[0]
.sym 66553 time_ctr[23]
.sym 66554 pp_timestamp[56]
.sym 66557 pp_timestamp[52]
.sym 66565 pp_envelope_valid[1]
.sym 66566 pp_envelope_valid[0]
.sym 66567 pp_timestamp[56]
.sym 66568 pp_timestamp[24]
.sym 66577 time_ctr[15]
.sym 66585 time_ctr[23]
.sym 66589 pp_envelope_valid[1]
.sym 66590 pp_envelope_valid[0]
.sym 66591 pp_timestamp[16]
.sym 66592 pp_timestamp[48]
.sym 66596 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 66597 pp_timestamp[52]
.sym 66601 time_ctr[19]
.sym 66605 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 66606 clk_$glb_clk
.sym 66608 $abc$16300$auto$wreduce.cc:445:run$1395[120]
.sym 66609 pulseFifo.fifo_in_ts[28]
.sym 66610 $abc$16300$auto$wreduce.cc:445:run$1395[116]
.sym 66613 $abc$16300$auto$wreduce.cc:445:run$1395[124]
.sym 66614 $abc$16300$n1223
.sym 66625 pulseFifo.fifo_in_ts[19]
.sym 66629 pulseFifo.fifo_in_ts[21]
.sym 66637 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 66650 pp_envelope_valid[0]
.sym 66652 time_ctr[19]
.sym 66653 pp_timestamp[28]
.sym 66656 pp_timestamp[60]
.sym 66658 pp_envelope_valid[1]
.sym 66660 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 66661 time_ctr[15]
.sym 66664 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 66667 time_ctr[27]
.sym 66674 pp_timestamp[20]
.sym 66675 $abc$16300$auto$wreduce.cc:445:run$1395[116]
.sym 66676 time_ctr[23]
.sym 66690 time_ctr[19]
.sym 66696 time_ctr[23]
.sym 66700 pp_envelope_valid[0]
.sym 66701 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 66702 $abc$16300$auto$wreduce.cc:445:run$1395[116]
.sym 66703 pp_timestamp[20]
.sym 66708 time_ctr[27]
.sym 66712 pp_timestamp[60]
.sym 66713 pp_envelope_valid[1]
.sym 66714 pp_envelope_valid[0]
.sym 66715 pp_timestamp[28]
.sym 66724 time_ctr[15]
.sym 66728 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$12245
.sym 66729 clk_$glb_clk
.sym 66736 pp_timestamp[64]
.sym 66737 pp_timestamp[92]
.sym 66749 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 66762 time_ctr[23]
.sym 66797 time_ctr[27]
.sym 66850 time_ctr[27]
.sym 66851 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10881_$glb_ce
.sym 66852 clk_$glb_clk
.sym 66883 time_ctr[27]
.sym 66885 $PACKER_VCC_NET
.sym 67009 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 67378 $PACKER_VCC_NET
.sym 67497 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 67633 $abc$16300$n1541
.sym 67635 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13483
.sym 67637 $abc$16300$n1536
.sym 67642 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 67643 $abc$16300$n1538
.sym 67645 $abc$16300$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$logic_and$pulseProcessor.v:115$464_Y
.sym 67647 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 67649 $abc$16300$n1098
.sym 67650 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 67654 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 67656 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13476[1]_inv
.sym 67657 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 67660 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 67672 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 67673 $abc$16300$n1098
.sym 67674 $abc$16300$n1538
.sym 67675 $abc$16300$n1536
.sym 67678 $abc$16300$n1536
.sym 67679 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 67680 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 67681 $abc$16300$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$logic_and$pulseProcessor.v:115$464_Y
.sym 67684 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 67685 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 67686 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 67687 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 67691 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 67693 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13476[1]_inv
.sym 67696 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 67697 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 67698 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 67699 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 67702 $abc$16300$n1098
.sym 67703 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 67704 $abc$16300$n1541
.sym 67705 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 67708 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 67709 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 67710 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 67711 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 67712 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13483
.sym 67713 clk_$glb_clk
.sym 67720 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1353
.sym 67721 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1363
.sym 67722 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1361
.sym 67731 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13483
.sym 67748 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_in
.sym 67757 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 67758 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 67759 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_in
.sym 67761 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 67765 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 67767 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 67770 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 67772 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_in
.sym 67774 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_prev_d
.sym 67778 $abc$16300$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$logic_and$pulseProcessor.v:116$467_Y
.sym 67789 $abc$16300$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$logic_and$pulseProcessor.v:116$467_Y
.sym 67790 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 67791 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 67792 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 67802 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_in
.sym 67813 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_prev_d
.sym 67814 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 67815 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 67816 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_in
.sym 67825 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_in
.sym 67827 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_prev_d
.sym 67835 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 67836 clk_$glb_clk
.sym 67863 $PACKER_VCC_NET
.sym 67868 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1353
.sym 67961 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_in
.sym 68005 $PACKER_VCC_NET
.sym 68016 $PACKER_VCC_NET
.sym 68032 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_out
.sym 68036 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1381
.sym 68038 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1379
.sym 68042 $PACKER_VCC_NET
.sym 68043 clk_$glb_clk
.sym 68044 clk_$glb_clk
.sym 68055 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1379
.sym 68056 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1381
.sym 68058 $PACKER_VCC_NET
.sym 68077 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 68093 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.d_in
.sym 68185 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.d_in
.sym 68222 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.d_out
.sym 68250 $PACKER_VCC_NET
.sym 68495 uart_ready
.sym 68496 uart_ready
.sym 68599 uart.tx_counter[0]
.sym 68601 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[0]
.sym 68638 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[3]
.sym 68645 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[2]
.sym 68646 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 68647 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[4]
.sym 68648 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[5]
.sym 68649 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[6]
.sym 68650 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[7]
.sym 68651 $abc$16300$n1319
.sym 68655 uart_ready
.sym 68659 uart.tx_counter[3]
.sym 68662 uart.tx_counter[5]
.sym 68666 uart.tx_counter[6]
.sym 68670 $abc$16300$n1319
.sym 68671 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[3]
.sym 68675 $abc$16300$n1319
.sym 68677 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[7]
.sym 68680 $abc$16300$n1319
.sym 68681 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[2]
.sym 68687 $abc$16300$n1319
.sym 68689 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[5]
.sym 68698 uart.tx_counter[3]
.sym 68699 uart.tx_counter[5]
.sym 68701 uart.tx_counter[6]
.sym 68705 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[4]
.sym 68706 $abc$16300$n1319
.sym 68711 $abc$16300$n1319
.sym 68712 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[6]
.sym 68714 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 68715 clk_$glb_clk
.sym 68716 uart_ready
.sym 68717 $abc$16300$n1319
.sym 68718 $abc$16300$n1017
.sym 68719 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4763[0]_inv
.sym 68722 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14713_inv
.sym 68723 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14880
.sym 68724 uart.tx_counter[1]
.sym 68734 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 68748 $PACKER_VCC_NET
.sym 68758 uart.tx_counter[8]
.sym 68759 uart.tx_counter[7]
.sym 68764 uart.tx_counter[4]
.sym 68766 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[8]
.sym 68768 uart.tx_counter[2]
.sym 68769 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 68771 uart.tx_counter[0]
.sym 68773 uart.tx_counter[6]
.sym 68774 uart.tx_counter[8]
.sym 68781 uart.tx_counter[1]
.sym 68782 $abc$16300$n1319
.sym 68787 uart_ready
.sym 68792 $abc$16300$n1319
.sym 68794 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[8]
.sym 68815 uart.tx_counter[0]
.sym 68816 uart.tx_counter[2]
.sym 68817 uart.tx_counter[6]
.sym 68821 uart.tx_counter[2]
.sym 68822 uart.tx_counter[4]
.sym 68823 uart.tx_counter[7]
.sym 68824 uart.tx_counter[8]
.sym 68833 uart.tx_counter[7]
.sym 68834 uart.tx_counter[8]
.sym 68835 uart.tx_counter[1]
.sym 68836 uart.tx_counter[4]
.sym 68837 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 68838 clk_$glb_clk
.sym 68839 uart_ready
.sym 68856 $PACKER_VCC_NET
.sym 68976 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 69120 pulseFifo.fifo.do_shift_out
.sym 69151 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 69166 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 69206 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 69207 clk_$glb_clk
.sym 69212 pulseFifo.fifo.do_shift_out
.sym 69242 $abc$16300$n948
.sym 69346 byte_ctr[2]
.sym 69347 pulseFifo.fifo.do_shift_out
.sym 69350 sync_data[48]
.sym 69352 data_in_buffer
.sym 69363 pulseFifo.fifo_in_ts[4]
.sym 69458 pulseFifo.fifo.pass_out[4]
.sym 69461 pulseFifo.fifo.pass_out[44]
.sym 69462 pulseFifo.fifo.pass_out[6]
.sym 69483 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 69503 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 69525 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 69535 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 69576 clk_$glb_clk
.sym 69577 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 69578 pulseFifo.fifo.pass_out[39]
.sym 69579 pulseFifo.fifo.pass_out[46]
.sym 69580 pulseFifo.fifo.pass_out[37]
.sym 69581 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][9]_inv
.sym 69582 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][10]_inv
.sym 69583 pulseFifo.fifo.pass_out[35]
.sym 69584 pulseFifo.fifo.pass_out[33]
.sym 69585 pulseFifo.fifo.pass_out[45]
.sym 69591 pulseFifo.fifo.pass_out[44]
.sym 69595 byte_ctr[2]
.sym 69606 buffered_measurement[43]
.sym 69610 pulseFifo.fifo_in_ts[6]
.sym 69619 pulseFifo.fifo.pass_out[43]
.sym 69623 pulseFifo.fifo.memory_out[41]
.sym 69627 pulseFifo.fifo.memory_out[43]
.sym 69629 pulseFifo.fifo.use_pass_out
.sym 69630 pulseFifo.fifo.pass_out[41]
.sym 69670 pulseFifo.fifo.use_pass_out
.sym 69671 pulseFifo.fifo.memory_out[41]
.sym 69673 pulseFifo.fifo.pass_out[41]
.sym 69689 pulseFifo.fifo.memory_out[43]
.sym 69690 pulseFifo.fifo.pass_out[43]
.sym 69691 pulseFifo.fifo.use_pass_out
.sym 69698 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 69699 clk_$glb_clk
.sym 69700 sync_data[48]_$glb_sr
.sym 69701 buffered_measurement[46]
.sym 69702 buffered_measurement[40]
.sym 69703 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][13]_inv
.sym 69704 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][8]_inv
.sym 69705 buffered_measurement[10]
.sym 69706 buffered_measurement[0]
.sym 69708 buffered_measurement[13]
.sym 69713 pulseFifo.fifo.memory_out[43]
.sym 69714 buffered_measurement[42]
.sym 69716 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][9]_inv
.sym 69718 pulseFifo.fifo.pass_out[45]
.sym 69721 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 69722 buffered_measurement[29]
.sym 69727 pulseFifo.fifo_in_ts[0]
.sym 69742 $abc$16300$n1135
.sym 69747 pulseFifo.fifo.in_length[8]
.sym 69749 pp_timestamp[96]
.sym 69750 pulseFifo.fifo_in_ts[13]
.sym 69753 $abc$16300$auto$wreduce.cc:445:run$1392[0]_inv
.sym 69754 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 69756 pulseFifo.fifo_in_ts[11]
.sym 69760 pulseFifo.fifo_in_ts[10]
.sym 69763 pulseFifo.fifo_in_ts[0]
.sym 69778 pulseFifo.fifo_in_ts[11]
.sym 69788 pulseFifo.fifo.in_length[8]
.sym 69796 pulseFifo.fifo_in_ts[10]
.sym 69802 pulseFifo.fifo_in_ts[13]
.sym 69805 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 69806 $abc$16300$n1135
.sym 69807 pp_timestamp[96]
.sym 69808 $abc$16300$auto$wreduce.cc:445:run$1392[0]_inv
.sym 69817 pulseFifo.fifo_in_ts[0]
.sym 69822 clk_$glb_clk
.sym 69824 pulseFifo.fifo.pass_out[12]
.sym 69826 pulseFifo.fifo.pass_out[5]
.sym 69827 pulseFifo.fifo.pass_out[7]
.sym 69828 pulseFifo.fifo.pass_out[1]
.sym 69829 pulseFifo.fifo.pass_out[14]
.sym 69830 pulseFifo.fifo.pass_out[15]
.sym 69831 pulseFifo.fifo.pass_out[3]
.sym 69836 pulseFifo.fifo_in_ts[13]
.sym 69841 $abc$16300$auto$wreduce.cc:445:run$1392[0]_inv
.sym 69843 pulseFifo.fifo_in_length[4]
.sym 69844 pulseFifo.fifo_in_ts[11]
.sym 69845 pulseFifo.fifo.use_pass_out
.sym 69847 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][13]_inv
.sym 69851 pulseFifo.fifo.use_pass_out
.sym 69854 pp_timestamp[64]
.sym 69856 pulseFifo.fifo.use_pass_out
.sym 69865 pulseFifo.fifo.memory_out[11]
.sym 69867 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 69873 pulseFifo.fifo.pass_out[11]
.sym 69875 pulseFifo.fifo.use_pass_out
.sym 69877 buffered_measurement[11]
.sym 69878 buffered_measurement[43]
.sym 69879 byte_ctr[2]
.sym 69880 pp_timestamp[64]
.sym 69898 pp_timestamp[64]
.sym 69900 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 69916 byte_ctr[2]
.sym 69918 buffered_measurement[11]
.sym 69919 buffered_measurement[43]
.sym 69923 pulseFifo.fifo.pass_out[11]
.sym 69924 pulseFifo.fifo.memory_out[11]
.sym 69925 pulseFifo.fifo.use_pass_out
.sym 69944 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 69945 clk_$glb_clk
.sym 69946 sync_data[48]_$glb_sr
.sym 69949 pulseFifo.fifo.wptr[0]
.sym 69959 pulseFifo.fifo_in_ts[12]
.sym 69964 pulseFifo.fifo.pass_out[3]
.sym 69967 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][11]_inv
.sym 69970 pulseFifo.fifo.pass_out[5]
.sym 69971 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 69972 pulseFifo.fifo_in_ts[1]
.sym 69980 pulseFifo.fifo_in_ts[25]
.sym 70003 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 70014 pp_timestamp[64]
.sym 70017 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 70030 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 70065 pp_timestamp[64]
.sym 70068 clk_$glb_clk
.sym 70069 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 70070 pulseFifo.fifo.rptr[3]
.sym 70071 pulseFifo.fifo.pass_out[27]
.sym 70072 pulseFifo.fifo.rptr[1]
.sym 70073 pulseFifo.fifo.pass_out[17]
.sym 70074 pulseFifo.fifo.pass_out[23]
.sym 70075 $abc$16300$n1316
.sym 70076 pulseFifo.fifo.rptr[4]
.sym 70077 pulseFifo.fifo.pass_out[25]
.sym 70086 pulseFifo.fifo.memory_out[2]
.sym 70092 pulseFifo.fifo_in_ts[3]
.sym 70093 pulseFifo.fifo.wptr[0]
.sym 70098 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 70112 pulseFifo.fifo.pass_out[30]
.sym 70113 pulseFifo.fifo.pass_out[19]
.sym 70120 buffered_measurement[51]
.sym 70121 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 70123 byte_ctr[2]
.sym 70124 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 70128 pulseFifo.fifo.use_pass_out
.sym 70136 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 70137 buffered_measurement[19]
.sym 70138 pulseFifo.fifo.memory_out[19]
.sym 70140 pulseFifo.fifo.memory_out[30]
.sym 70145 pulseFifo.fifo.pass_out[30]
.sym 70146 pulseFifo.fifo.memory_out[30]
.sym 70147 pulseFifo.fifo.use_pass_out
.sym 70150 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 70151 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 70156 pulseFifo.fifo.pass_out[19]
.sym 70157 pulseFifo.fifo.use_pass_out
.sym 70158 pulseFifo.fifo.memory_out[19]
.sym 70175 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 70176 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 70186 buffered_measurement[19]
.sym 70187 buffered_measurement[51]
.sym 70188 byte_ctr[2]
.sym 70190 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 70191 clk_$glb_clk
.sym 70192 sync_data[48]_$glb_sr
.sym 70195 buffered_measurement[24]
.sym 70196 buffered_measurement[22]
.sym 70197 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][22]_inv
.sym 70198 buffered_measurement[18]
.sym 70199 buffered_measurement[21]
.sym 70200 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][18]_inv
.sym 70205 sync_data[48]
.sym 70206 pulseFifo.fifo.rptr[4]
.sym 70207 pulseFifo.fifo_in_ts[30]
.sym 70208 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 70209 pulseFifo.fifo_in_ts[29]
.sym 70210 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 70211 pulseFifo.fifo.memory_out[25]
.sym 70213 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 70214 pulseFifo.fifo_in_ts[28]
.sym 70216 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 70228 pulseFifo.fifo_in_ts[27]
.sym 70236 pulseFifo.fifo_in_ts[16]
.sym 70239 pulseFifo.fifo_in_ts[19]
.sym 70243 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 70245 pulseFifo.fifo_in_ts[22]
.sym 70247 pulseFifo.fifo_in_ts[21]
.sym 70248 pulseFifo.fifo_in_ts[24]
.sym 70254 pulseFifo.fifo_in_ts[18]
.sym 70269 pulseFifo.fifo_in_ts[22]
.sym 70274 pulseFifo.fifo_in_ts[18]
.sym 70282 pulseFifo.fifo_in_ts[19]
.sym 70288 pulseFifo.fifo_in_ts[16]
.sym 70293 pulseFifo.fifo_in_ts[21]
.sym 70305 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 70309 pulseFifo.fifo_in_ts[24]
.sym 70314 clk_$glb_clk
.sym 70323 buffered_measurement[50]
.sym 70324 buffered_measurement[54]
.sym 70329 buffered_measurement[21]
.sym 70333 pulseFifo.fifo_in_ts[22]
.sym 70335 pulseFifo.fifo_in_ts[21]
.sym 70336 pulseFifo.fifo.use_pass_out
.sym 70337 pulseFifo.fifo.wptr[7]
.sym 70338 pulseFifo.fifo.wptr[5]
.sym 70344 pulseFifo.fifo_in_ts[24]
.sym 70349 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 70350 pp_timestamp[64]
.sym 70358 $abc$16300$auto$wreduce.cc:445:run$1392[24]_inv
.sym 70362 pp_timestamp[84]
.sym 70363 $abc$16300$n1199
.sym 70365 $abc$16300$auto$wreduce.cc:445:run$1395[120]
.sym 70371 time_ctr[23]
.sym 70374 pp_timestamp[88]
.sym 70375 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 70376 $abc$16300$n1200
.sym 70379 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 70382 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 70385 time_ctr[19]
.sym 70388 $abc$16300$n1211
.sym 70398 time_ctr[23]
.sym 70414 $abc$16300$n1199
.sym 70415 $abc$16300$n1200
.sym 70416 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 70417 pp_timestamp[84]
.sym 70420 time_ctr[19]
.sym 70426 $abc$16300$n1211
.sym 70427 $abc$16300$auto$wreduce.cc:445:run$1392[24]_inv
.sym 70428 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 70429 $abc$16300$auto$wreduce.cc:445:run$1395[120]
.sym 70433 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 70434 pp_timestamp[88]
.sym 70436 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 70437 clk_$glb_clk
.sym 70446 pulseFifo.fifo.pass_out[28]
.sym 70453 sync_data[48]
.sym 70457 pulseFifo.fifo_in_ts[26]
.sym 70459 time_ctr[23]
.sym 70461 pulseFifo.fifo_in_ts[20]
.sym 70489 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 70493 $abc$16300$auto$wreduce.cc:445:run$1392[28]_inv
.sym 70494 pp_timestamp[92]
.sym 70497 time_ctr[19]
.sym 70501 $abc$16300$auto$wreduce.cc:445:run$1395[124]
.sym 70502 $abc$16300$n1223
.sym 70503 time_ctr[27]
.sym 70507 time_ctr[23]
.sym 70508 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 70515 time_ctr[23]
.sym 70519 $abc$16300$auto$wreduce.cc:445:run$1395[124]
.sym 70520 $abc$16300$auto$wreduce.cc:445:run$1392[28]_inv
.sym 70521 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 70522 $abc$16300$n1223
.sym 70528 time_ctr[19]
.sym 70543 time_ctr[27]
.sym 70549 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 70550 pp_timestamp[92]
.sym 70559 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$10011_$glb_ce
.sym 70560 clk_$glb_clk
.sym 70588 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 70605 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 70606 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 70620 time_ctr[27]
.sym 70668 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 70675 time_ctr[27]
.sym 70682 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$13590
.sym 70683 clk_$glb_clk
.sym 70837 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 70960 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 71084 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 71085 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.e_in_1
.sym 71335 $PACKER_VCC_NET
.sym 71447 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 71574 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1363
.sym 71575 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 71577 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.e_in_1
.sym 71604 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 71608 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 71609 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 71614 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 71650 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 71651 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 71652 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 71653 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 71656 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 71657 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 71658 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 71659 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 71662 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 71663 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 71664 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 71665 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 71704 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1361
.sym 71794 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 71795 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.e_in_1
.sym 71823 $PACKER_VCC_NET
.sym 71837 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_out
.sym 71839 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1353
.sym 71843 $PACKER_VCC_NET
.sym 71844 clk_$glb_clk
.sym 71845 clk_$glb_clk
.sym 71851 $PACKER_VCC_NET
.sym 71856 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1353
.sym 71859 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_out
.sym 71867 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.d_out
.sym 71869 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1371
.sym 71873 $PACKER_VCC_NET
.sym 71874 clk_$glb_clk
.sym 71875 clk_$glb_clk
.sym 71878 $PACKER_VCC_NET
.sym 71884 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1371
.sym 71885 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.d_out
.sym 72328 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14880
.sym 72453 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 72466 $abc$16300$n1319
.sym 72479 uart_ready
.sym 72484 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 72485 $PACKER_VCC_NET
.sym 72495 uart.tx_counter[0]
.sym 72497 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[0]
.sym 72530 $abc$16300$n1319
.sym 72532 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[0]
.sym 72541 $PACKER_VCC_NET
.sym 72544 uart.tx_counter[0]
.sym 72545 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 72546 clk_$glb_clk
.sym 72547 uart_ready
.sym 72574 $PACKER_VCC_NET
.sym 72593 uart_ready
.sym 72594 uart.tx_counter[0]
.sym 72596 uart_ready
.sym 72597 $abc$16300$n1319
.sym 72600 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14880
.sym 72601 $abc$16300$n1021
.sym 72602 $abc$16300$n1026
.sym 72604 $abc$16300$n1020
.sym 72605 $abc$16300$techmap\uart.$procmux$1158_Y[0]
.sym 72607 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4763[0]_inv
.sym 72610 $abc$16300$n1024
.sym 72612 uart.tx_counter[1]
.sym 72613 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 72618 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14713_inv
.sym 72622 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4763[0]_inv
.sym 72624 $abc$16300$n1026
.sym 72625 $abc$16300$n1024
.sym 72628 $abc$16300$n1024
.sym 72629 $abc$16300$n1020
.sym 72630 $abc$16300$n1021
.sym 72631 $abc$16300$techmap\uart.$procmux$1158_Y[0]
.sym 72635 uart.tx_counter[0]
.sym 72637 uart.tx_counter[1]
.sym 72652 uart_ready
.sym 72653 $abc$16300$n1026
.sym 72654 $abc$16300$n1024
.sym 72655 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4763[0]_inv
.sym 72659 uart.tx_counter[0]
.sym 72660 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14713_inv
.sym 72661 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 72664 $abc$16300$n1319
.sym 72666 uart.tx_counter[1]
.sym 72668 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14880
.sym 72669 clk_$glb_clk
.sym 72670 uart_ready
.sym 72685 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14713_inv
.sym 72687 $abc$16300$n1017
.sym 72689 uart_ready
.sym 72692 uart_ready
.sym 73071 $PACKER_VCC_NET
.sym 73074 $PACKER_VCC_NET
.sym 73084 data_in_buffer
.sym 73085 $abc$16300$n947
.sym 73090 sync_data[48]
.sym 73105 $abc$16300$n948
.sym 73132 data_in_buffer
.sym 73133 sync_data[48]
.sym 73134 $abc$16300$n948
.sym 73135 $abc$16300$n947
.sym 73175 $abc$16300$add$lighthouse.v:178$264_Y[2]
.sym 73178 $abc$16300$n947
.sym 73181 $abc$16300$n947
.sym 73183 pulseFifo.fifo.do_shift_out
.sym 73193 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 73194 pulseFifo.fifo.in_length[12]
.sym 73315 byte_ctr[2]
.sym 73317 byte_ctr[0]
.sym 73318 pulseFifo.fifo_in_length[7]
.sym 73319 buffered_measurement[8]
.sym 73321 byte_ctr[2]
.sym 73330 pulseFifo.fifo_in_ts[4]
.sym 73354 pulseFifo.fifo.in_length[12]
.sym 73355 pulseFifo.fifo_in_ts[6]
.sym 73378 pulseFifo.fifo_in_ts[4]
.sym 73396 pulseFifo.fifo.in_length[12]
.sym 73402 pulseFifo.fifo_in_ts[6]
.sym 73407 clk_$glb_clk
.sym 73409 pulseFifo.fifo.memory_out[47]
.sym 73410 pulseFifo.fifo.memory_out[46]
.sym 73411 pulseFifo.fifo.memory_out[45]
.sym 73412 pulseFifo.fifo.memory_out[44]
.sym 73413 pulseFifo.fifo.memory_out[43]
.sym 73414 pulseFifo.fifo.memory_out[42]
.sym 73415 pulseFifo.fifo.memory_out[41]
.sym 73416 pulseFifo.fifo.memory_out[40]
.sym 73429 pulseFifo.fifo.pass_out[4]
.sym 73439 pulseFifo.fifo.pass_out[7]
.sym 73443 pulseFifo.fifo.pass_out[14]
.sym 73452 buffered_measurement[9]
.sym 73453 buffered_measurement[41]
.sym 73454 buffered_measurement[10]
.sym 73461 pulseFifo.fifo.in_length[14]
.sym 73462 buffered_measurement[42]
.sym 73467 pulseFifo.fifo.in_length[13]
.sym 73473 pulseFifo.fifo_in_length[1]
.sym 73475 byte_ctr[2]
.sym 73478 pulseFifo.fifo_in_length[7]
.sym 73479 pulseFifo.fifo_in_length[3]
.sym 73481 pulseFifo.fifo_in_length[5]
.sym 73484 pulseFifo.fifo_in_length[7]
.sym 73492 pulseFifo.fifo.in_length[14]
.sym 73497 pulseFifo.fifo_in_length[5]
.sym 73502 byte_ctr[2]
.sym 73503 buffered_measurement[41]
.sym 73504 buffered_measurement[9]
.sym 73507 buffered_measurement[10]
.sym 73509 byte_ctr[2]
.sym 73510 buffered_measurement[42]
.sym 73514 pulseFifo.fifo_in_length[3]
.sym 73522 pulseFifo.fifo_in_length[1]
.sym 73527 pulseFifo.fifo.in_length[13]
.sym 73530 clk_$glb_clk
.sym 73532 pulseFifo.fifo.memory_out[39]
.sym 73533 pulseFifo.fifo.memory_out[38]
.sym 73534 pulseFifo.fifo.memory_out[37]
.sym 73535 pulseFifo.fifo.memory_out[36]
.sym 73536 pulseFifo.fifo.memory_out[35]
.sym 73537 pulseFifo.fifo.memory_out[34]
.sym 73538 pulseFifo.fifo.memory_out[33]
.sym 73539 pulseFifo.fifo.memory_out[32]
.sym 73544 pulseFifo.fifo.pass_out[39]
.sym 73545 pulseFifo.fifo.in_length[15]
.sym 73546 buffered_measurement[9]
.sym 73547 pulseFifo.fifo.in_length[14]
.sym 73548 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 73549 pulseFifo.fifo.in_length[10]
.sym 73550 pulseFifo.fifo.pass_out[37]
.sym 73551 pulseFifo.fifo.in_length[9]
.sym 73552 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 73554 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][10]_inv
.sym 73555 pulseFifo.fifo.in_length[8]
.sym 73556 pulseFifo.fifo_in_ts[2]
.sym 73557 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[0]
.sym 73560 pulseFifo.fifo.wptr[0]
.sym 73562 $PACKER_VCC_NET
.sym 73563 pulseFifo.fifo.memory_out[4]
.sym 73564 $PACKER_VCC_NET
.sym 73566 $PACKER_VCC_NET
.sym 73574 pulseFifo.fifo.memory_out[46]
.sym 73575 pulseFifo.fifo.use_pass_out
.sym 73576 pulseFifo.fifo.pass_out[10]
.sym 73580 pulseFifo.fifo.pass_out[0]
.sym 73582 pulseFifo.fifo.pass_out[46]
.sym 73583 pulseFifo.fifo.pass_out[40]
.sym 73585 pulseFifo.fifo.pass_out[13]
.sym 73588 pulseFifo.fifo.memory_out[40]
.sym 73589 buffered_measurement[8]
.sym 73590 buffered_measurement[40]
.sym 73591 byte_ctr[2]
.sym 73592 buffered_measurement[45]
.sym 73595 pulseFifo.fifo.memory_out[0]
.sym 73596 buffered_measurement[13]
.sym 73599 pulseFifo.fifo.memory_out[13]
.sym 73602 pulseFifo.fifo.memory_out[10]
.sym 73604 pulseFifo.fifo.use_pass_out
.sym 73606 pulseFifo.fifo.use_pass_out
.sym 73607 pulseFifo.fifo.memory_out[46]
.sym 73608 pulseFifo.fifo.pass_out[46]
.sym 73613 pulseFifo.fifo.use_pass_out
.sym 73614 pulseFifo.fifo.pass_out[40]
.sym 73615 pulseFifo.fifo.memory_out[40]
.sym 73618 byte_ctr[2]
.sym 73619 buffered_measurement[45]
.sym 73621 buffered_measurement[13]
.sym 73624 buffered_measurement[40]
.sym 73625 buffered_measurement[8]
.sym 73627 byte_ctr[2]
.sym 73630 pulseFifo.fifo.use_pass_out
.sym 73632 pulseFifo.fifo.memory_out[10]
.sym 73633 pulseFifo.fifo.pass_out[10]
.sym 73636 pulseFifo.fifo.pass_out[0]
.sym 73637 pulseFifo.fifo.memory_out[0]
.sym 73639 pulseFifo.fifo.use_pass_out
.sym 73648 pulseFifo.fifo.memory_out[13]
.sym 73650 pulseFifo.fifo.pass_out[13]
.sym 73651 pulseFifo.fifo.use_pass_out
.sym 73652 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 73653 clk_$glb_clk
.sym 73654 sync_data[48]_$glb_sr
.sym 73655 pulseFifo.fifo.memory_out[15]
.sym 73656 pulseFifo.fifo.memory_out[14]
.sym 73657 pulseFifo.fifo.memory_out[13]
.sym 73658 pulseFifo.fifo.memory_out[12]
.sym 73659 pulseFifo.fifo.memory_out[11]
.sym 73660 pulseFifo.fifo.memory_out[10]
.sym 73661 pulseFifo.fifo.memory_out[9]
.sym 73662 pulseFifo.fifo.memory_out[8]
.sym 73667 buffered_measurement[46]
.sym 73669 buffered_measurement[0]
.sym 73672 pulseFifo.fifo_in_ts[9]
.sym 73673 pulseFifo.fifo_in_length[3]
.sym 73674 pulseFifo.fifo.memory_out[39]
.sym 73675 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][8]_inv
.sym 73676 pulseFifo.fifo_in_length[2]
.sym 73678 pulseFifo.fifo_in_length[2]
.sym 73679 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[2]
.sym 73681 pulseFifo.fifo.memory_out[0]
.sym 73683 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 73684 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 73685 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[5]
.sym 73688 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 73689 pulseFifo.fifo.do_shift_in
.sym 73690 pulseFifo.fifo_in_length[5]
.sym 73701 pulseFifo.fifo_in_ts[12]
.sym 73713 pulseFifo.fifo_in_ts[14]
.sym 73717 pulseFifo.fifo_in_ts[5]
.sym 73722 pulseFifo.fifo_in_ts[7]
.sym 73723 pulseFifo.fifo_in_ts[15]
.sym 73724 pulseFifo.fifo_in_ts[3]
.sym 73725 pulseFifo.fifo_in_ts[1]
.sym 73732 pulseFifo.fifo_in_ts[12]
.sym 73744 pulseFifo.fifo_in_ts[5]
.sym 73749 pulseFifo.fifo_in_ts[7]
.sym 73753 pulseFifo.fifo_in_ts[1]
.sym 73759 pulseFifo.fifo_in_ts[14]
.sym 73767 pulseFifo.fifo_in_ts[15]
.sym 73771 pulseFifo.fifo_in_ts[3]
.sym 73776 clk_$glb_clk
.sym 73778 pulseFifo.fifo.memory_out[7]
.sym 73779 pulseFifo.fifo.memory_out[6]
.sym 73780 pulseFifo.fifo.memory_out[5]
.sym 73781 pulseFifo.fifo.memory_out[4]
.sym 73782 pulseFifo.fifo.memory_out[3]
.sym 73783 pulseFifo.fifo.memory_out[2]
.sym 73784 pulseFifo.fifo.memory_out[1]
.sym 73785 pulseFifo.fifo.memory_out[0]
.sym 73790 pulseFifo.fifo.pass_out[12]
.sym 73792 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 73795 pulseFifo.fifo.memory_out[8]
.sym 73796 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 73797 pulseFifo.fifo_in_ts[11]
.sym 73798 pulseFifo.fifo_in_ts[13]
.sym 73803 pulseFifo.fifo_in_ts[6]
.sym 73804 pulseFifo.fifo_in_ts[27]
.sym 73809 pulseFifo.fifo_in_ts[23]
.sym 73810 byte_ctr[0]
.sym 73811 pulseFifo.fifo_in_ts[17]
.sym 73813 byte_ctr[2]
.sym 73845 pulseFifo.fifo.wptr[0]
.sym 73849 pulseFifo.fifo.do_shift_in
.sym 73865 pulseFifo.fifo.do_shift_in
.sym 73867 pulseFifo.fifo.wptr[0]
.sym 73899 clk_$glb_clk
.sym 73901 pulseFifo.fifo.memory_out[31]
.sym 73902 pulseFifo.fifo.memory_out[30]
.sym 73903 pulseFifo.fifo.memory_out[29]
.sym 73904 pulseFifo.fifo.memory_out[28]
.sym 73905 pulseFifo.fifo.memory_out[27]
.sym 73906 pulseFifo.fifo.memory_out[26]
.sym 73907 pulseFifo.fifo.memory_out[25]
.sym 73908 pulseFifo.fifo.memory_out[24]
.sym 73918 pulseFifo.fifo_in_ts[0]
.sym 73919 pulseFifo.fifo.wptr[0]
.sym 73926 pulseFifo.fifo.wptr[0]
.sym 73932 pulseFifo.fifo_in_ts[20]
.sym 73934 pulseFifo.fifo_in_ts[5]
.sym 73946 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][22]_inv
.sym 73948 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 73950 buffered_measurement[30]
.sym 73953 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 73955 pulseFifo.fifo_in_ts[25]
.sym 73956 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 73962 byte_ctr[1]
.sym 73965 pulseFifo.fifo_in_ts[27]
.sym 73969 pulseFifo.fifo_in_ts[23]
.sym 73970 byte_ctr[0]
.sym 73971 pulseFifo.fifo_in_ts[17]
.sym 73978 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 73983 pulseFifo.fifo_in_ts[27]
.sym 73987 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 73994 pulseFifo.fifo_in_ts[17]
.sym 74001 pulseFifo.fifo_in_ts[23]
.sym 74005 buffered_measurement[30]
.sym 74006 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][22]_inv
.sym 74007 byte_ctr[0]
.sym 74008 byte_ctr[1]
.sym 74013 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 74018 pulseFifo.fifo_in_ts[25]
.sym 74022 clk_$glb_clk
.sym 74024 pulseFifo.fifo.memory_out[23]
.sym 74025 pulseFifo.fifo.memory_out[22]
.sym 74026 pulseFifo.fifo.memory_out[21]
.sym 74027 pulseFifo.fifo.memory_out[20]
.sym 74028 pulseFifo.fifo.memory_out[19]
.sym 74029 pulseFifo.fifo.memory_out[18]
.sym 74030 pulseFifo.fifo.memory_out[17]
.sym 74031 pulseFifo.fifo.memory_out[16]
.sym 74036 pulseFifo.fifo.rptr[3]
.sym 74037 pulseFifo.fifo_in_ts[26]
.sym 74038 $abc$16300$n1316
.sym 74039 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 74040 pulseFifo.fifo.pass_out[27]
.sym 74042 pulseFifo.fifo.rptr[1]
.sym 74043 pulseFifo.fifo_in_ts[24]
.sym 74045 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 74046 pulseFifo.fifo.pass_out[23]
.sym 74047 pulseFifo.fifo.use_pass_out
.sym 74049 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[0]
.sym 74065 pulseFifo.fifo.pass_out[22]
.sym 74068 buffered_measurement[54]
.sym 74070 buffered_measurement[18]
.sym 74072 pulseFifo.fifo.memory_out[24]
.sym 74074 pulseFifo.fifo.pass_out[18]
.sym 74076 pulseFifo.fifo.use_pass_out
.sym 74077 pulseFifo.fifo.pass_out[21]
.sym 74080 buffered_measurement[50]
.sym 74082 pulseFifo.fifo.memory_out[22]
.sym 74083 byte_ctr[2]
.sym 74084 pulseFifo.fifo.pass_out[24]
.sym 74086 pulseFifo.fifo.memory_out[18]
.sym 74091 pulseFifo.fifo.memory_out[21]
.sym 74092 buffered_measurement[22]
.sym 74111 pulseFifo.fifo.pass_out[24]
.sym 74112 pulseFifo.fifo.use_pass_out
.sym 74113 pulseFifo.fifo.memory_out[24]
.sym 74116 pulseFifo.fifo.memory_out[22]
.sym 74117 pulseFifo.fifo.pass_out[22]
.sym 74119 pulseFifo.fifo.use_pass_out
.sym 74122 byte_ctr[2]
.sym 74124 buffered_measurement[22]
.sym 74125 buffered_measurement[54]
.sym 74128 pulseFifo.fifo.memory_out[18]
.sym 74129 pulseFifo.fifo.use_pass_out
.sym 74131 pulseFifo.fifo.pass_out[18]
.sym 74134 pulseFifo.fifo.use_pass_out
.sym 74135 pulseFifo.fifo.pass_out[21]
.sym 74137 pulseFifo.fifo.memory_out[21]
.sym 74140 buffered_measurement[18]
.sym 74141 buffered_measurement[50]
.sym 74143 byte_ctr[2]
.sym 74144 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 74145 clk_$glb_clk
.sym 74146 sync_data[48]_$glb_sr
.sym 74160 pulseFifo.fifo_in_ts[18]
.sym 74165 buffered_measurement[24]
.sym 74175 pulseFifo.fifo.memory_out[19]
.sym 74195 sync_data[48]
.sym 74263 sync_data[48]
.sym 74267 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 74268 clk_$glb_clk
.sym 74300 pulseFifo.fifo.pass_out[28]
.sym 74320 pulseFifo.fifo_in_ts[28]
.sym 74387 pulseFifo.fifo_in_ts[28]
.sym 74391 clk_$glb_clk
.sym 75022 $PACKER_VCC_NET
.sym 75655 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 75671 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1363
.sym 75673 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1361
.sym 75674 $PACKER_VCC_NET
.sym 75675 clk_$glb_clk
.sym 75676 clk_$glb_clk
.sym 75679 $PACKER_VCC_NET
.sym 75682 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1363
.sym 75692 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1361
.sym 76100 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 76243 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14999
.sym 76245 $abc$16300$techmap\uart.$procmux$1158_Y[0]
.sym 76248 uart.tx_state[1]
.sym 76250 uart.tx_state[0]
.sym 76301 $PACKER_VCC_NET
.sym 76345 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 76391 uart_ready
.sym 76398 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14975[0]
.sym 76402 data_in_buffer
.sym 76408 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 76496 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 76503 $PACKER_VCC_NET
.sym 76505 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 76508 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 76509 $PACKER_VCC_NET
.sym 76510 $PACKER_VCC_NET
.sym 76549 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8844
.sym 76550 data_in_buffer
.sym 76554 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 76651 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 76654 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 76656 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9225
.sym 76658 byte_ctr[1]
.sym 76699 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14790
.sym 76705 $PACKER_VCC_NET
.sym 76708 pulseFifo.fifo_in_length[4]
.sym 76714 $PACKER_VCC_NET
.sym 76758 pulseFifo.fifo.pass_out[36]
.sym 76795 byte_ctr[0]
.sym 76797 byte_ctr[2]
.sym 76800 byte_ctr[1]
.sym 76804 $abc$16300$n948
.sym 76810 pulseFifo.fifo.memory_out[6]
.sym 76816 pulseFifo.fifo.memory_out[29]
.sym 76817 byte_ctr[1]
.sym 76855 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][12]_inv
.sym 76856 buffered_measurement[4]
.sym 76857 buffered_measurement[36]
.sym 76858 buffered_measurement[38]
.sym 76859 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][6]_inv
.sym 76860 buffered_measurement[6]
.sym 76861 buffered_measurement[44]
.sym 76862 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][4]_inv
.sym 76909 byte_ctr[2]
.sym 76910 pulseFifo.fifo.wptr[6]
.sym 76911 pulseFifo.fifo.memory_out[38]
.sym 76913 $PACKER_VCC_NET
.sym 76915 pulseFifo.fifo.memory_out[36]
.sym 76916 $PACKER_VCC_NET
.sym 76918 $PACKER_VCC_NET
.sym 76919 buffered_measurement[45]
.sym 76957 $abc$16300$n1313
.sym 76958 buffered_measurement[9]
.sym 76959 buffered_measurement[42]
.sym 76960 buffered_measurement[45]
.sym 76961 buffered_measurement[34]
.sym 76962 buffered_measurement[29]
.sym 76963 buffered_measurement[33]
.sym 76964 buffered_measurement[37]
.sym 77002 pulseFifo.fifo.memory_out[4]
.sym 77005 pulseFifo.fifo_in_ts[2]
.sym 77016 buffered_measurement[33]
.sym 77027 pulseFifo.fifo.in_length[12]
.sym 77030 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[2]
.sym 77031 pulseFifo.fifo.in_length[8]
.sym 77033 pulseFifo.fifo.in_length[10]
.sym 77034 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 77035 pulseFifo.fifo.in_length[9]
.sym 77036 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 77038 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 77039 pulseFifo.fifo.in_length[13]
.sym 77040 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[5]
.sym 77042 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 77044 pulseFifo.fifo.in_length[11]
.sym 77048 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[0]
.sym 77049 pulseFifo.fifo.in_length[14]
.sym 77050 pulseFifo.fifo.in_length[15]
.sym 77054 $PACKER_VCC_NET
.sym 77056 $PACKER_VCC_NET
.sym 77057 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 77059 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][5]_inv
.sym 77060 pulseFifo.fifo.pass_out[34]
.sym 77061 pulseFifo.fifo.pass_out[9]
.sym 77062 $abc$16300$n1307
.sym 77063 pulseFifo.fifo.pass_out[42]
.sym 77064 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][0]_inv
.sym 77065 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][14]_inv
.sym 77066 $abc$16300$n1277
.sym 77075 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[0]
.sym 77076 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 77078 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[2]
.sym 77079 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 77080 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 77081 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[5]
.sym 77082 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 77083 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 77086 clk_$glb_clk
.sym 77087 $PACKER_VCC_NET
.sym 77088 $PACKER_VCC_NET
.sym 77089 pulseFifo.fifo.in_length[10]
.sym 77090 pulseFifo.fifo.in_length[11]
.sym 77091 pulseFifo.fifo.in_length[12]
.sym 77092 pulseFifo.fifo.in_length[13]
.sym 77093 pulseFifo.fifo.in_length[14]
.sym 77094 pulseFifo.fifo.in_length[15]
.sym 77095 pulseFifo.fifo.in_length[8]
.sym 77096 pulseFifo.fifo.in_length[9]
.sym 77101 pulseFifo.fifo.memory_out[47]
.sym 77104 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[2]
.sym 77107 pulseFifo.fifo.in_length[13]
.sym 77108 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[5]
.sym 77110 pulseFifo.fifo.pass_out[32]
.sym 77111 pulseFifo.fifo.in_length[12]
.sym 77112 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 77113 buffered_measurement[12]
.sym 77114 pulseFifo.fifo.memory_out[9]
.sym 77115 buffered_measurement[14]
.sym 77116 pulseFifo.fifo.wptr[1]
.sym 77117 pulseFifo.fifo.do_shift_in
.sym 77119 pulseFifo.fifo.pass_out[29]
.sym 77120 pulseFifo.fifo.wptr[3]
.sym 77121 $PACKER_VCC_NET
.sym 77122 pulseFifo.fifo.wptr[4]
.sym 77123 $PACKER_VCC_NET
.sym 77124 pulseFifo.fifo.wptr[5]
.sym 77129 pulseFifo.fifo_in_length[0]
.sym 77130 pulseFifo.fifo_in_length[3]
.sym 77131 pulseFifo.fifo.wptr[1]
.sym 77132 pulseFifo.fifo.wptr[4]
.sym 77133 pulseFifo.fifo_in_length[2]
.sym 77134 pulseFifo.fifo_in_length[7]
.sym 77135 pulseFifo.fifo.wptr[3]
.sym 77137 pulseFifo.fifo.wptr[6]
.sym 77141 pulseFifo.fifo_in_length[1]
.sym 77142 $PACKER_VCC_NET
.sym 77147 pulseFifo.fifo.wptr[5]
.sym 77150 pulseFifo.fifo.wptr[0]
.sym 77151 pulseFifo.fifo.wptr[7]
.sym 77152 pulseFifo.fifo_in_length[5]
.sym 77156 $PACKER_VCC_NET
.sym 77157 pulseFifo.fifo.wptr[2]
.sym 77158 pulseFifo.fifo_in_length[4]
.sym 77160 pulseFifo.fifo_in_length[6]
.sym 77161 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][1]_inv
.sym 77162 buffered_measurement[5]
.sym 77163 buffered_measurement[7]
.sym 77164 buffered_measurement[15]
.sym 77165 buffered_measurement[1]
.sym 77166 buffered_measurement[3]
.sym 77167 buffered_measurement[12]
.sym 77168 buffered_measurement[14]
.sym 77177 pulseFifo.fifo.wptr[0]
.sym 77178 pulseFifo.fifo.wptr[1]
.sym 77180 pulseFifo.fifo.wptr[2]
.sym 77181 pulseFifo.fifo.wptr[3]
.sym 77182 pulseFifo.fifo.wptr[4]
.sym 77183 pulseFifo.fifo.wptr[5]
.sym 77184 pulseFifo.fifo.wptr[6]
.sym 77185 pulseFifo.fifo.wptr[7]
.sym 77188 clk_$glb_clk
.sym 77189 $PACKER_VCC_NET
.sym 77190 pulseFifo.fifo_in_length[0]
.sym 77191 pulseFifo.fifo_in_length[1]
.sym 77192 pulseFifo.fifo_in_length[2]
.sym 77193 pulseFifo.fifo_in_length[3]
.sym 77194 pulseFifo.fifo_in_length[4]
.sym 77195 pulseFifo.fifo_in_length[5]
.sym 77196 pulseFifo.fifo_in_length[6]
.sym 77197 pulseFifo.fifo_in_length[7]
.sym 77198 $PACKER_VCC_NET
.sym 77208 buffered_measurement[8]
.sym 77209 pulseFifo.fifo_in_length[1]
.sym 77210 pulseFifo.fifo_in_length[7]
.sym 77213 pulseFifo.fifo_in_length[0]
.sym 77215 pulseFifo.fifo.use_pass_out
.sym 77217 pulseFifo.fifo.wptr[7]
.sym 77218 pulseFifo.fifo_in_ts[7]
.sym 77219 pulseFifo.fifo.memory_out[29]
.sym 77220 pulseFifo.fifo.memory_out[35]
.sym 77222 pulseFifo.fifo.memory_out[6]
.sym 77223 pulseFifo.fifo.wptr[2]
.sym 77225 byte_ctr[1]
.sym 77226 pulseFifo.fifo.memory_out[32]
.sym 77231 pulseFifo.fifo_in_ts[14]
.sym 77232 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 77233 $PACKER_VCC_NET
.sym 77234 pulseFifo.fifo_in_ts[13]
.sym 77235 $PACKER_VCC_NET
.sym 77236 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[0]
.sym 77239 pulseFifo.fifo_in_ts[11]
.sym 77240 pulseFifo.fifo_in_ts[8]
.sym 77246 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 77247 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 77248 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[2]
.sym 77251 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 77252 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 77254 pulseFifo.fifo_in_ts[9]
.sym 77258 pulseFifo.fifo_in_ts[10]
.sym 77260 pulseFifo.fifo_in_ts[12]
.sym 77261 pulseFifo.fifo_in_ts[15]
.sym 77262 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[5]
.sym 77264 pulseFifo.fifo.wptr[1]
.sym 77265 pulseFifo.fifo.wptr[2]
.sym 77266 pulseFifo.fifo.wptr[3]
.sym 77267 pulseFifo.fifo.wptr[4]
.sym 77268 pulseFifo.fifo.wptr[5]
.sym 77269 pulseFifo.fifo.wptr[6]
.sym 77270 pulseFifo.fifo.wptr[7]
.sym 77279 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[0]
.sym 77280 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 77282 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[2]
.sym 77283 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 77284 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 77285 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[5]
.sym 77286 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 77287 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 77290 clk_$glb_clk
.sym 77291 $PACKER_VCC_NET
.sym 77292 $PACKER_VCC_NET
.sym 77293 pulseFifo.fifo_in_ts[10]
.sym 77294 pulseFifo.fifo_in_ts[11]
.sym 77295 pulseFifo.fifo_in_ts[12]
.sym 77296 pulseFifo.fifo_in_ts[13]
.sym 77297 pulseFifo.fifo_in_ts[14]
.sym 77298 pulseFifo.fifo_in_ts[15]
.sym 77299 pulseFifo.fifo_in_ts[8]
.sym 77300 pulseFifo.fifo_in_ts[9]
.sym 77305 pulseFifo.fifo_in_ts[14]
.sym 77308 pulseFifo.fifo.pass_out[14]
.sym 77312 pulseFifo.fifo.pass_out[15]
.sym 77314 pulseFifo.fifo.pass_out[7]
.sym 77315 pulseFifo.fifo.pass_out[1]
.sym 77316 pulseFifo.fifo_in_ts[8]
.sym 77322 pulseFifo.fifo.wptr[6]
.sym 77324 $PACKER_VCC_NET
.sym 77326 $PACKER_VCC_NET
.sym 77328 pulseFifo.fifo.wptr[1]
.sym 77334 pulseFifo.fifo_in_ts[1]
.sym 77339 pulseFifo.fifo_in_ts[0]
.sym 77342 pulseFifo.fifo_in_ts[2]
.sym 77343 pulseFifo.fifo.wptr[0]
.sym 77346 pulseFifo.fifo_in_ts[4]
.sym 77349 pulseFifo.fifo_in_ts[6]
.sym 77351 $PACKER_VCC_NET
.sym 77353 $PACKER_VCC_NET
.sym 77354 pulseFifo.fifo_in_ts[5]
.sym 77356 pulseFifo.fifo_in_ts[7]
.sym 77357 pulseFifo.fifo_in_ts[3]
.sym 77358 pulseFifo.fifo.wptr[1]
.sym 77359 pulseFifo.fifo.wptr[2]
.sym 77360 pulseFifo.fifo.wptr[3]
.sym 77361 pulseFifo.fifo.wptr[4]
.sym 77362 pulseFifo.fifo.wptr[5]
.sym 77363 pulseFifo.fifo.wptr[6]
.sym 77364 pulseFifo.fifo.wptr[7]
.sym 77365 $abc$16300$n1286
.sym 77366 buffered_measurement[23]
.sym 77367 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4911[2]_inv
.sym 77368 buffered_measurement[25]
.sym 77369 $abc$16300$n1298
.sym 77370 buffered_measurement[17]
.sym 77371 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][17]_inv
.sym 77372 buffered_measurement[27]
.sym 77381 pulseFifo.fifo.wptr[0]
.sym 77382 pulseFifo.fifo.wptr[1]
.sym 77384 pulseFifo.fifo.wptr[2]
.sym 77385 pulseFifo.fifo.wptr[3]
.sym 77386 pulseFifo.fifo.wptr[4]
.sym 77387 pulseFifo.fifo.wptr[5]
.sym 77388 pulseFifo.fifo.wptr[6]
.sym 77389 pulseFifo.fifo.wptr[7]
.sym 77392 clk_$glb_clk
.sym 77393 $PACKER_VCC_NET
.sym 77394 pulseFifo.fifo_in_ts[0]
.sym 77395 pulseFifo.fifo_in_ts[1]
.sym 77396 pulseFifo.fifo_in_ts[2]
.sym 77397 pulseFifo.fifo_in_ts[3]
.sym 77398 pulseFifo.fifo_in_ts[4]
.sym 77399 pulseFifo.fifo_in_ts[5]
.sym 77400 pulseFifo.fifo_in_ts[6]
.sym 77401 pulseFifo.fifo_in_ts[7]
.sym 77402 $PACKER_VCC_NET
.sym 77407 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[0]
.sym 77414 pulseFifo.fifo_in_ts[4]
.sym 77418 pulseFifo.fifo_in_ts[1]
.sym 77421 pulseFifo.fifo.wptr[3]
.sym 77423 pulseFifo.fifo.wptr[4]
.sym 77425 pulseFifo.fifo_in_ts[21]
.sym 77427 pulseFifo.fifo_in_ts[19]
.sym 77435 pulseFifo.fifo_in_ts[24]
.sym 77436 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[2]
.sym 77437 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 77439 pulseFifo.fifo_in_ts[26]
.sym 77440 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 77446 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 77447 pulseFifo.fifo_in_ts[25]
.sym 77449 pulseFifo.fifo_in_ts[27]
.sym 77450 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[5]
.sym 77452 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 77453 pulseFifo.fifo_in_ts[30]
.sym 77456 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[0]
.sym 77457 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 77461 pulseFifo.fifo_in_ts[29]
.sym 77462 $PACKER_VCC_NET
.sym 77464 $PACKER_VCC_NET
.sym 77466 pulseFifo.fifo_in_ts[28]
.sym 77468 buffered_measurement[20]
.sym 77470 buffered_measurement[28]
.sym 77471 buffered_measurement[16]
.sym 77472 $abc$16300$n1292
.sym 77474 buffered_measurement[26]
.sym 77483 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[0]
.sym 77484 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 77486 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[2]
.sym 77487 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 77488 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 77489 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[5]
.sym 77490 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 77491 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 77494 clk_$glb_clk
.sym 77495 $PACKER_VCC_NET
.sym 77496 $PACKER_VCC_NET
.sym 77497 pulseFifo.fifo_in_ts[26]
.sym 77498 pulseFifo.fifo_in_ts[27]
.sym 77499 pulseFifo.fifo_in_ts[28]
.sym 77500 pulseFifo.fifo_in_ts[29]
.sym 77501 pulseFifo.fifo_in_ts[30]
.sym 77503 pulseFifo.fifo_in_ts[24]
.sym 77504 pulseFifo.fifo_in_ts[25]
.sym 77509 pulseFifo.fifo.memory_out[31]
.sym 77510 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[2]
.sym 77512 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 77513 pulseFifo.fifo.memory_out[30]
.sym 77514 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 77515 pulseFifo.fifo_in_ts[25]
.sym 77516 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 77517 pulseFifo.fifo.pass_out[17]
.sym 77518 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[5]
.sym 77524 $PACKER_VCC_NET
.sym 77525 $PACKER_VCC_NET
.sym 77532 pulseFifo.fifo.wptr[2]
.sym 77538 pulseFifo.fifo.wptr[2]
.sym 77539 $PACKER_VCC_NET
.sym 77541 pulseFifo.fifo_in_ts[18]
.sym 77542 pulseFifo.fifo.wptr[0]
.sym 77545 pulseFifo.fifo_in_ts[23]
.sym 77548 pulseFifo.fifo_in_ts[20]
.sym 77549 pulseFifo.fifo.wptr[6]
.sym 77550 $PACKER_VCC_NET
.sym 77553 pulseFifo.fifo.wptr[5]
.sym 77555 pulseFifo.fifo.wptr[1]
.sym 77558 pulseFifo.fifo_in_ts[17]
.sym 77559 pulseFifo.fifo.wptr[3]
.sym 77561 pulseFifo.fifo.wptr[4]
.sym 77562 pulseFifo.fifo_in_ts[16]
.sym 77563 pulseFifo.fifo_in_ts[21]
.sym 77564 pulseFifo.fifo_in_ts[22]
.sym 77565 pulseFifo.fifo_in_ts[19]
.sym 77568 pulseFifo.fifo.wptr[7]
.sym 77575 pulseFifo.fifo.pass_out[26]
.sym 77576 pulseFifo.fifo.pass_out[20]
.sym 77585 pulseFifo.fifo.wptr[0]
.sym 77586 pulseFifo.fifo.wptr[1]
.sym 77588 pulseFifo.fifo.wptr[2]
.sym 77589 pulseFifo.fifo.wptr[3]
.sym 77590 pulseFifo.fifo.wptr[4]
.sym 77591 pulseFifo.fifo.wptr[5]
.sym 77592 pulseFifo.fifo.wptr[6]
.sym 77593 pulseFifo.fifo.wptr[7]
.sym 77596 clk_$glb_clk
.sym 77597 $PACKER_VCC_NET
.sym 77598 pulseFifo.fifo_in_ts[16]
.sym 77599 pulseFifo.fifo_in_ts[17]
.sym 77600 pulseFifo.fifo_in_ts[18]
.sym 77601 pulseFifo.fifo_in_ts[19]
.sym 77602 pulseFifo.fifo_in_ts[20]
.sym 77603 pulseFifo.fifo_in_ts[21]
.sym 77604 pulseFifo.fifo_in_ts[22]
.sym 77605 pulseFifo.fifo_in_ts[23]
.sym 77606 $PACKER_VCC_NET
.sym 77611 pulseFifo.fifo_in_ts[23]
.sym 77620 pulseFifo.fifo.pass_out[28]
.sym 79368 uart_ready
.sym 79480 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 79485 uart.tx_buffer[0]
.sym 79582 uart_tx
.sym 79584 uart_ready
.sym 79589 byte_ctr[1]
.sym 79611 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14999
.sym 79622 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14999
.sym 79624 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14975[0]
.sym 79628 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 79630 $abc$16300$techmap\uart.$procmux$1158_Y[0]
.sym 79635 uart.tx_state[0]
.sym 79638 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14713_inv
.sym 79641 uart.tx_state[1]
.sym 79646 $abc$16300$n1017
.sym 79649 uart_ready
.sym 79653 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14713_inv
.sym 79654 $abc$16300$n1017
.sym 79655 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14975[0]
.sym 79656 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 79667 uart.tx_state[0]
.sym 79668 uart.tx_state[1]
.sym 79685 uart.tx_state[1]
.sym 79686 uart.tx_state[0]
.sym 79697 $abc$16300$techmap\uart.$procmux$1158_Y[0]
.sym 79699 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14999
.sym 79700 clk_$glb_clk
.sym 79701 uart_ready
.sym 79720 $abc$16300$techmap\uart.$procmux$1158_Y[0]
.sym 79732 uart_ready
.sym 79734 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 79756 uart_ready
.sym 79761 data_in_buffer
.sym 79776 data_in_buffer
.sym 79778 uart_ready
.sym 79849 uart_ready
.sym 79852 $PACKER_VCC_NET
.sym 79854 uart_ready
.sym 79856 data_in_buffer
.sym 79948 uart.tx_bitcount[0]
.sym 79950 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 79954 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14790
.sym 79975 byte_ctr[1]
.sym 79977 uart.tx_buffer[0]
.sym 79978 byte_ctr[2]
.sym 79980 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8844
.sym 79991 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8844
.sym 79997 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 80000 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 80004 uart_ready
.sym 80014 data_in_buffer
.sym 80022 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 80025 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 80028 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 80053 uart_ready
.sym 80055 data_in_buffer
.sym 80068 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8844
.sym 80069 clk_$glb_clk
.sym 80071 $abc$16300$add$lighthouse.v:178$264_Y[0]
.sym 80072 byte_ctr[2]
.sym 80075 byte_ctr[0]
.sym 80076 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9189
.sym 80094 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 80095 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 80096 byte_ctr[0]
.sym 80101 byte_ctr[1]
.sym 80106 byte_ctr[2]
.sym 80114 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9225
.sym 80117 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 80119 byte_ctr[1]
.sym 80121 data_in_buffer
.sym 80122 $abc$16300$n948
.sym 80123 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 80125 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 80129 sync_data[48]
.sym 80132 byte_ctr[0]
.sym 80136 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 80137 byte_ctr[2]
.sym 80139 $abc$16300$n947
.sym 80140 byte_ctr[0]
.sym 80146 byte_ctr[0]
.sym 80147 byte_ctr[2]
.sym 80148 byte_ctr[1]
.sym 80163 sync_data[48]
.sym 80164 data_in_buffer
.sym 80165 $abc$16300$n948
.sym 80166 $abc$16300$n947
.sym 80175 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 80176 byte_ctr[0]
.sym 80177 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 80178 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 80187 byte_ctr[1]
.sym 80189 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 80191 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9225
.sym 80192 clk_$glb_clk
.sym 80193 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 80206 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 80208 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$9225
.sym 80215 byte_ctr[2]
.sym 80217 $PACKER_VCC_NET
.sym 80222 byte_ctr[0]
.sym 80229 byte_ctr[1]
.sym 80242 pulseFifo.fifo_in_length[4]
.sym 80300 pulseFifo.fifo_in_length[4]
.sym 80315 clk_$glb_clk
.sym 80319 pulseFifo.fifo.pass_out[2]
.sym 80322 $abc$16300$n1301
.sym 80324 pulseFifo.fifo.pass_out[38]
.sym 80341 pulseFifo.fifo.use_pass_out
.sym 80344 byte_ctr[2]
.sym 80346 uart_ready
.sym 80349 uart_ready
.sym 80350 byte_ctr[0]
.sym 80359 pulseFifo.fifo.use_pass_out
.sym 80360 pulseFifo.fifo.pass_out[6]
.sym 80364 pulseFifo.fifo.memory_out[4]
.sym 80368 buffered_measurement[36]
.sym 80369 buffered_measurement[38]
.sym 80371 pulseFifo.fifo.pass_out[36]
.sym 80372 buffered_measurement[12]
.sym 80373 pulseFifo.fifo.memory_out[6]
.sym 80375 buffered_measurement[4]
.sym 80376 byte_ctr[2]
.sym 80377 pulseFifo.fifo.memory_out[44]
.sym 80378 pulseFifo.fifo.pass_out[44]
.sym 80379 buffered_measurement[6]
.sym 80380 pulseFifo.fifo.pass_out[4]
.sym 80381 pulseFifo.fifo.memory_out[36]
.sym 80385 pulseFifo.fifo.memory_out[38]
.sym 80388 buffered_measurement[44]
.sym 80389 pulseFifo.fifo.pass_out[38]
.sym 80392 buffered_measurement[12]
.sym 80393 byte_ctr[2]
.sym 80394 buffered_measurement[44]
.sym 80397 pulseFifo.fifo.use_pass_out
.sym 80398 pulseFifo.fifo.pass_out[4]
.sym 80400 pulseFifo.fifo.memory_out[4]
.sym 80404 pulseFifo.fifo.use_pass_out
.sym 80405 pulseFifo.fifo.pass_out[36]
.sym 80406 pulseFifo.fifo.memory_out[36]
.sym 80409 pulseFifo.fifo.use_pass_out
.sym 80410 pulseFifo.fifo.pass_out[38]
.sym 80412 pulseFifo.fifo.memory_out[38]
.sym 80415 buffered_measurement[38]
.sym 80417 byte_ctr[2]
.sym 80418 buffered_measurement[6]
.sym 80421 pulseFifo.fifo.use_pass_out
.sym 80422 pulseFifo.fifo.memory_out[6]
.sym 80424 pulseFifo.fifo.pass_out[6]
.sym 80428 pulseFifo.fifo.use_pass_out
.sym 80429 pulseFifo.fifo.pass_out[44]
.sym 80430 pulseFifo.fifo.memory_out[44]
.sym 80433 buffered_measurement[4]
.sym 80435 buffered_measurement[36]
.sym 80436 byte_ctr[2]
.sym 80437 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 80438 clk_$glb_clk
.sym 80439 sync_data[48]_$glb_sr
.sym 80440 buffered_measurement[47]
.sym 80441 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][2]_inv
.sym 80442 $abc$16300$n1289
.sym 80443 buffered_measurement[39]
.sym 80444 buffered_measurement[35]
.sym 80446 buffered_measurement[2]
.sym 80447 buffered_measurement[32]
.sym 80452 pulseFifo.fifo_in_length[6]
.sym 80456 pulseFifo.fifo.pass_out[6]
.sym 80460 buffered_measurement[12]
.sym 80464 uart.tx_buffer[0]
.sym 80466 $abc$16300$n1304
.sym 80468 byte_ctr[1]
.sym 80470 $abc$16300$n1301
.sym 80473 buffered_measurement[47]
.sym 80475 byte_ctr[2]
.sym 80481 pulseFifo.fifo.pass_out[33]
.sym 80482 pulseFifo.fifo.pass_out[34]
.sym 80483 pulseFifo.fifo.pass_out[9]
.sym 80485 pulseFifo.fifo.pass_out[42]
.sym 80486 pulseFifo.fifo.memory_out[42]
.sym 80489 pulseFifo.fifo.memory_out[29]
.sym 80491 pulseFifo.fifo.memory_out[45]
.sym 80492 byte_ctr[1]
.sym 80493 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][6]_inv
.sym 80494 byte_ctr[0]
.sym 80495 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][14]_inv
.sym 80499 pulseFifo.fifo.pass_out[29]
.sym 80501 pulseFifo.fifo.use_pass_out
.sym 80502 pulseFifo.fifo.memory_out[9]
.sym 80503 pulseFifo.fifo.pass_out[45]
.sym 80507 pulseFifo.fifo.memory_out[37]
.sym 80509 pulseFifo.fifo.pass_out[37]
.sym 80510 pulseFifo.fifo.memory_out[34]
.sym 80511 pulseFifo.fifo.memory_out[33]
.sym 80514 byte_ctr[0]
.sym 80515 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][6]_inv
.sym 80516 byte_ctr[1]
.sym 80517 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][14]_inv
.sym 80521 pulseFifo.fifo.use_pass_out
.sym 80522 pulseFifo.fifo.memory_out[9]
.sym 80523 pulseFifo.fifo.pass_out[9]
.sym 80526 pulseFifo.fifo.use_pass_out
.sym 80528 pulseFifo.fifo.pass_out[42]
.sym 80529 pulseFifo.fifo.memory_out[42]
.sym 80532 pulseFifo.fifo.memory_out[45]
.sym 80533 pulseFifo.fifo.use_pass_out
.sym 80535 pulseFifo.fifo.pass_out[45]
.sym 80538 pulseFifo.fifo.memory_out[34]
.sym 80539 pulseFifo.fifo.pass_out[34]
.sym 80540 pulseFifo.fifo.use_pass_out
.sym 80544 pulseFifo.fifo.memory_out[29]
.sym 80545 pulseFifo.fifo.pass_out[29]
.sym 80547 pulseFifo.fifo.use_pass_out
.sym 80550 pulseFifo.fifo.use_pass_out
.sym 80551 pulseFifo.fifo.memory_out[33]
.sym 80552 pulseFifo.fifo.pass_out[33]
.sym 80556 pulseFifo.fifo.memory_out[37]
.sym 80557 pulseFifo.fifo.use_pass_out
.sym 80558 pulseFifo.fifo.pass_out[37]
.sym 80560 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 80561 clk_$glb_clk
.sym 80562 sync_data[48]_$glb_sr
.sym 80563 $abc$16300$auto$simplemap.cc:168:logic_reduce$4787
.sym 80564 uart.tx_buffer[1]
.sym 80565 uart.tx_buffer[3]
.sym 80566 uart.tx_buffer[4]
.sym 80567 uart.tx_buffer[6]
.sym 80568 uart.tx_buffer[2]
.sym 80569 uart.tx_buffer[0]
.sym 80570 uart.tx_buffer[5]
.sym 80577 pulseFifo.fifo.pass_out[35]
.sym 80580 pulseFifo.fifo.memory_out[32]
.sym 80581 pulseFifo.fifo.memory_out[35]
.sym 80587 byte_ctr[2]
.sym 80588 byte_ctr[0]
.sym 80589 buffered_measurement[39]
.sym 80590 pulseFifo.fifo.memory_out[2]
.sym 80593 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 80594 $abc$16300$n1292
.sym 80596 $abc$16300$auto$simplemap.cc:168:logic_reduce$4787
.sym 80598 byte_ctr[1]
.sym 80604 byte_ctr[0]
.sym 80605 byte_ctr[2]
.sym 80609 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][0]_inv
.sym 80611 buffered_measurement[32]
.sym 80612 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][5]_inv
.sym 80613 buffered_measurement[5]
.sym 80618 pulseFifo.fifo.in_length[10]
.sym 80619 buffered_measurement[37]
.sym 80620 buffered_measurement[46]
.sym 80622 buffered_measurement[0]
.sym 80623 buffered_measurement[14]
.sym 80624 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][13]_inv
.sym 80626 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][8]_inv
.sym 80628 byte_ctr[1]
.sym 80631 pulseFifo.fifo_in_ts[9]
.sym 80635 pulseFifo.fifo_in_length[2]
.sym 80637 buffered_measurement[37]
.sym 80638 byte_ctr[2]
.sym 80639 buffered_measurement[5]
.sym 80644 pulseFifo.fifo_in_length[2]
.sym 80649 pulseFifo.fifo_in_ts[9]
.sym 80655 byte_ctr[1]
.sym 80656 byte_ctr[0]
.sym 80657 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][5]_inv
.sym 80658 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][13]_inv
.sym 80664 pulseFifo.fifo.in_length[10]
.sym 80667 buffered_measurement[32]
.sym 80669 byte_ctr[2]
.sym 80670 buffered_measurement[0]
.sym 80673 buffered_measurement[46]
.sym 80674 byte_ctr[2]
.sym 80676 buffered_measurement[14]
.sym 80679 byte_ctr[1]
.sym 80680 byte_ctr[0]
.sym 80681 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][0]_inv
.sym 80682 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][8]_inv
.sym 80684 clk_$glb_clk
.sym 80686 uart.tx_buffer[7]
.sym 80687 $abc$16300$n1295
.sym 80688 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$10\buffer[119:0][7]_inv
.sym 80689 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][15]_inv
.sym 80690 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][3]_inv
.sym 80691 $abc$16300$n1283
.sym 80692 $abc$16300$n1392
.sym 80693 $abc$16300$n1310
.sym 80706 pulseFifo.fifo.in_length[10]
.sym 80710 $abc$16300$n1286
.sym 80711 sync_data[48]
.sym 80714 byte_ctr[0]
.sym 80715 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][9]_inv
.sym 80716 buffered_measurement[29]
.sym 80717 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 80718 $abc$16300$n1298
.sym 80719 byte_ctr[0]
.sym 80721 byte_ctr[1]
.sym 80727 pulseFifo.fifo.memory_out[15]
.sym 80729 pulseFifo.fifo.pass_out[7]
.sym 80731 buffered_measurement[1]
.sym 80735 pulseFifo.fifo.pass_out[15]
.sym 80736 pulseFifo.fifo.memory_out[14]
.sym 80738 pulseFifo.fifo.memory_out[12]
.sym 80739 buffered_measurement[33]
.sym 80740 pulseFifo.fifo.pass_out[1]
.sym 80741 pulseFifo.fifo.pass_out[14]
.sym 80743 pulseFifo.fifo.memory_out[7]
.sym 80744 pulseFifo.fifo.use_pass_out
.sym 80745 byte_ctr[2]
.sym 80747 pulseFifo.fifo.pass_out[5]
.sym 80749 pulseFifo.fifo.pass_out[3]
.sym 80751 pulseFifo.fifo.pass_out[12]
.sym 80752 pulseFifo.fifo.use_pass_out
.sym 80753 pulseFifo.fifo.memory_out[5]
.sym 80755 pulseFifo.fifo.memory_out[3]
.sym 80757 pulseFifo.fifo.memory_out[1]
.sym 80760 buffered_measurement[1]
.sym 80761 buffered_measurement[33]
.sym 80762 byte_ctr[2]
.sym 80767 pulseFifo.fifo.pass_out[5]
.sym 80768 pulseFifo.fifo.memory_out[5]
.sym 80769 pulseFifo.fifo.use_pass_out
.sym 80772 pulseFifo.fifo.memory_out[7]
.sym 80774 pulseFifo.fifo.pass_out[7]
.sym 80775 pulseFifo.fifo.use_pass_out
.sym 80778 pulseFifo.fifo.pass_out[15]
.sym 80779 pulseFifo.fifo.memory_out[15]
.sym 80780 pulseFifo.fifo.use_pass_out
.sym 80784 pulseFifo.fifo.pass_out[1]
.sym 80785 pulseFifo.fifo.memory_out[1]
.sym 80787 pulseFifo.fifo.use_pass_out
.sym 80790 pulseFifo.fifo.memory_out[3]
.sym 80791 pulseFifo.fifo.pass_out[3]
.sym 80793 pulseFifo.fifo.use_pass_out
.sym 80797 pulseFifo.fifo.pass_out[12]
.sym 80798 pulseFifo.fifo.memory_out[12]
.sym 80799 pulseFifo.fifo.use_pass_out
.sym 80802 pulseFifo.fifo.use_pass_out
.sym 80804 pulseFifo.fifo.pass_out[14]
.sym 80805 pulseFifo.fifo.memory_out[14]
.sym 80806 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 80807 clk_$glb_clk
.sym 80808 sync_data[48]_$glb_sr
.sym 80812 $abc$16300$n1391
.sym 80813 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[0]
.sym 80815 buffered_measurement[55]
.sym 80833 pulseFifo.fifo.use_pass_out
.sym 80835 pulseFifo.fifo.wptr[5]
.sym 80836 byte_ctr[2]
.sym 80838 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][21]_inv
.sym 80839 pulseFifo.fifo.wptr[7]
.sym 80842 byte_ctr[0]
.sym 80844 $abc$16300$n1280
.sym 80855 pulseFifo.fifo.do_shift_in
.sym 80859 pulseFifo.fifo.wptr[1]
.sym 80862 pulseFifo.fifo.wptr[4]
.sym 80864 pulseFifo.fifo.wptr[6]
.sym 80868 pulseFifo.fifo.wptr[2]
.sym 80870 pulseFifo.fifo.wptr[0]
.sym 80871 pulseFifo.fifo.wptr[5]
.sym 80877 pulseFifo.fifo.wptr[3]
.sym 80881 pulseFifo.fifo.wptr[7]
.sym 80882 $auto$alumacc.cc:474:replace_alu$1534.C[1]
.sym 80884 pulseFifo.fifo.do_shift_in
.sym 80885 pulseFifo.fifo.wptr[0]
.sym 80888 $auto$alumacc.cc:474:replace_alu$1534.C[2]
.sym 80890 pulseFifo.fifo.wptr[1]
.sym 80892 $auto$alumacc.cc:474:replace_alu$1534.C[1]
.sym 80894 $auto$alumacc.cc:474:replace_alu$1534.C[3]
.sym 80897 pulseFifo.fifo.wptr[2]
.sym 80898 $auto$alumacc.cc:474:replace_alu$1534.C[2]
.sym 80900 $auto$alumacc.cc:474:replace_alu$1534.C[4]
.sym 80902 pulseFifo.fifo.wptr[3]
.sym 80904 $auto$alumacc.cc:474:replace_alu$1534.C[3]
.sym 80906 $auto$alumacc.cc:474:replace_alu$1534.C[5]
.sym 80908 pulseFifo.fifo.wptr[4]
.sym 80910 $auto$alumacc.cc:474:replace_alu$1534.C[4]
.sym 80912 $auto$alumacc.cc:474:replace_alu$1534.C[6]
.sym 80915 pulseFifo.fifo.wptr[5]
.sym 80916 $auto$alumacc.cc:474:replace_alu$1534.C[5]
.sym 80918 $auto$alumacc.cc:474:replace_alu$1534.C[7]
.sym 80920 pulseFifo.fifo.wptr[6]
.sym 80922 $auto$alumacc.cc:474:replace_alu$1534.C[6]
.sym 80926 pulseFifo.fifo.wptr[7]
.sym 80928 $auto$alumacc.cc:474:replace_alu$1534.C[7]
.sym 80930 clk_$glb_clk
.sym 80932 $abc$16300$n1128
.sym 80933 $abc$16300$n1127
.sym 80934 $abc$16300$n1130
.sym 80935 pulseFifo.fifo.rptr[6]
.sym 80936 pulseFifo.fifo.rptr[5]
.sym 80937 pulseFifo.fifo.rptr[0]
.sym 80938 pulseFifo.fifo.use_pass_out
.sym 80939 pulseFifo.fifo.rptr[2]
.sym 80950 pulseFifo.fifo.wptr[2]
.sym 80958 $abc$16300$n1304
.sym 80960 byte_ctr[1]
.sym 80963 buffered_measurement[49]
.sym 80965 byte_ctr[1]
.sym 80975 pulseFifo.fifo.pass_out[25]
.sym 80976 pulseFifo.fifo.pass_out[17]
.sym 80977 pulseFifo.fifo.wptr[4]
.sym 80978 pulseFifo.fifo.wptr[5]
.sym 80979 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][17]_inv
.sym 80980 buffered_measurement[27]
.sym 80984 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][19]_inv
.sym 80985 pulseFifo.fifo.memory_out[27]
.sym 80986 byte_ctr[0]
.sym 80987 buffered_measurement[49]
.sym 80989 pulseFifo.fifo.memory_out[23]
.sym 80990 byte_ctr[1]
.sym 80991 pulseFifo.fifo.pass_out[27]
.sym 80992 buffered_measurement[25]
.sym 80993 pulseFifo.fifo.rptr[4]
.sym 80995 pulseFifo.fifo.memory_out[17]
.sym 80996 byte_ctr[2]
.sym 80997 pulseFifo.fifo.pass_out[23]
.sym 80998 pulseFifo.fifo.memory_out[25]
.sym 81001 pulseFifo.fifo.rptr[5]
.sym 81002 buffered_measurement[17]
.sym 81003 pulseFifo.fifo.use_pass_out
.sym 81006 byte_ctr[0]
.sym 81007 byte_ctr[1]
.sym 81008 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][17]_inv
.sym 81009 buffered_measurement[25]
.sym 81012 pulseFifo.fifo.pass_out[23]
.sym 81014 pulseFifo.fifo.use_pass_out
.sym 81015 pulseFifo.fifo.memory_out[23]
.sym 81018 pulseFifo.fifo.wptr[4]
.sym 81019 pulseFifo.fifo.wptr[5]
.sym 81020 pulseFifo.fifo.rptr[4]
.sym 81021 pulseFifo.fifo.rptr[5]
.sym 81024 pulseFifo.fifo.use_pass_out
.sym 81025 pulseFifo.fifo.pass_out[25]
.sym 81027 pulseFifo.fifo.memory_out[25]
.sym 81030 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][19]_inv
.sym 81031 byte_ctr[1]
.sym 81032 byte_ctr[0]
.sym 81033 buffered_measurement[27]
.sym 81036 pulseFifo.fifo.pass_out[17]
.sym 81038 pulseFifo.fifo.use_pass_out
.sym 81039 pulseFifo.fifo.memory_out[17]
.sym 81043 byte_ctr[2]
.sym 81044 buffered_measurement[17]
.sym 81045 buffered_measurement[49]
.sym 81048 pulseFifo.fifo.use_pass_out
.sym 81050 pulseFifo.fifo.memory_out[27]
.sym 81051 pulseFifo.fifo.pass_out[27]
.sym 81052 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 81053 clk_$glb_clk
.sym 81054 sync_data[48]_$glb_sr
.sym 81055 buffered_measurement[54]
.sym 81056 buffered_measurement[48]
.sym 81057 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][21]_inv
.sym 81058 buffered_measurement[53]
.sym 81059 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][20]_inv
.sym 81060 $abc$16300$n1280
.sym 81061 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][16]_inv
.sym 81062 $abc$16300$n1304
.sym 81068 pulseFifo.fifo.use_pass_out
.sym 81071 pulseFifo.fifo.pass_out[25]
.sym 81072 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][19]_inv
.sym 81081 $abc$16300$n1292
.sym 81087 pulseFifo.fifo.wptr[0]
.sym 81098 pulseFifo.fifo.pass_out[28]
.sym 81099 pulseFifo.fifo.memory_out[20]
.sym 81102 pulseFifo.fifo.use_pass_out
.sym 81103 pulseFifo.fifo.memory_out[16]
.sym 81105 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][18]_inv
.sym 81107 pulseFifo.fifo.pass_out[16]
.sym 81110 pulseFifo.fifo.pass_out[26]
.sym 81111 pulseFifo.fifo.pass_out[20]
.sym 81112 byte_ctr[0]
.sym 81115 pulseFifo.fifo.memory_out[28]
.sym 81119 buffered_measurement[26]
.sym 81120 byte_ctr[1]
.sym 81125 pulseFifo.fifo.memory_out[26]
.sym 81135 pulseFifo.fifo.memory_out[20]
.sym 81136 pulseFifo.fifo.pass_out[20]
.sym 81138 pulseFifo.fifo.use_pass_out
.sym 81148 pulseFifo.fifo.use_pass_out
.sym 81149 pulseFifo.fifo.memory_out[28]
.sym 81150 pulseFifo.fifo.pass_out[28]
.sym 81153 pulseFifo.fifo.use_pass_out
.sym 81154 pulseFifo.fifo.memory_out[16]
.sym 81155 pulseFifo.fifo.pass_out[16]
.sym 81159 byte_ctr[1]
.sym 81160 byte_ctr[0]
.sym 81161 buffered_measurement[26]
.sym 81162 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][18]_inv
.sym 81172 pulseFifo.fifo.memory_out[26]
.sym 81173 pulseFifo.fifo.pass_out[26]
.sym 81174 pulseFifo.fifo.use_pass_out
.sym 81175 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 81176 clk_$glb_clk
.sym 81177 sync_data[48]_$glb_sr
.sym 81180 buffered_measurement[52]
.sym 81181 buffered_measurement[49]
.sym 81193 pulseFifo.fifo.pass_out[16]
.sym 81195 sync_data[48]
.sym 81201 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][18]_inv
.sym 81236 pulseFifo.fifo_in_ts[26]
.sym 81240 pulseFifo.fifo_in_ts[20]
.sym 81289 pulseFifo.fifo_in_ts[26]
.sym 81294 pulseFifo.fifo_in_ts[20]
.sym 81299 clk_$glb_clk
.sym 82776 uart_ready
.sym 82916 uart_tx
.sym 83194 uart_tx
.sym 83198 uart_ready
.sym 83456 uart.tx_state[1]
.sym 83460 uart.tx_buffer[0]
.sym 83466 uart.tx_state[0]
.sym 83503 uart.tx_buffer[0]
.sym 83504 uart.tx_state[1]
.sym 83505 uart.tx_state[0]
.sym 83514 uart.tx_state[1]
.sym 83515 uart.tx_state[0]
.sym 83547 uart_ready
.sym 83564 uart_ready
.sym 83666 byte_ctr[2]
.sym 83667 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 83683 $abc$16300$n1017
.sym 83780 uart.tx_bitcount[1]
.sym 83822 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 83828 uart.tx_bitcount[0]
.sym 83833 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 83835 $PACKER_VCC_NET
.sym 83843 $abc$16300$n1017
.sym 83849 uart_ready
.sym 83854 uart.tx_bitcount[0]
.sym 83855 $PACKER_VCC_NET
.sym 83866 $abc$16300$n1017
.sym 83867 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 83889 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 83890 $abc$16300$n1017
.sym 83892 uart.tx_bitcount[0]
.sym 83899 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 83900 clk_$glb_clk
.sym 83901 uart_ready
.sym 83914 uart.tx_bitcount[0]
.sym 83915 uart_ready
.sym 83926 byte_ctr[0]
.sym 83943 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 83945 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9189
.sym 83946 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 83947 $PACKER_VCC_NET
.sym 83956 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 83963 byte_ctr[0]
.sym 83964 $abc$16300$add$lighthouse.v:178$264_Y[2]
.sym 83967 $abc$16300$add$lighthouse.v:178$264_Y[0]
.sym 83972 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 83976 byte_ctr[0]
.sym 83978 $PACKER_VCC_NET
.sym 83982 $abc$16300$add$lighthouse.v:178$264_Y[2]
.sym 83985 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 84001 $abc$16300$add$lighthouse.v:178$264_Y[0]
.sym 84002 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 84006 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 84007 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 84009 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 84022 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9189
.sym 84023 clk_$glb_clk
.sym 84024 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 84039 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9189
.sym 84041 byte_ctr[2]
.sym 84047 byte_ctr[0]
.sym 84179 pulseFifo.fifo.do_shift_out
.sym 84182 pulseFifo.fifo.memory_out[39]
.sym 84189 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][12]_inv
.sym 84196 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][4]_inv
.sym 84197 byte_ctr[0]
.sym 84202 pulseFifo.fifo_in_length[6]
.sym 84204 byte_ctr[1]
.sym 84217 pulseFifo.fifo_in_ts[2]
.sym 84235 pulseFifo.fifo_in_ts[2]
.sym 84252 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][4]_inv
.sym 84253 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][12]_inv
.sym 84254 byte_ctr[0]
.sym 84255 byte_ctr[1]
.sym 84267 pulseFifo.fifo_in_length[6]
.sym 84269 clk_$glb_clk
.sym 84273 pulseFifo.fifo.pass_out[47]
.sym 84276 pulseFifo.fifo.pass_out[32]
.sym 84292 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 84303 pulseFifo.fifo.memory_out[8]
.sym 84313 pulseFifo.fifo.memory_out[35]
.sym 84314 pulseFifo.fifo.pass_out[2]
.sym 84316 pulseFifo.fifo.use_pass_out
.sym 84319 byte_ctr[2]
.sym 84321 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][2]_inv
.sym 84322 byte_ctr[1]
.sym 84324 buffered_measurement[34]
.sym 84325 byte_ctr[0]
.sym 84326 pulseFifo.fifo.memory_out[32]
.sym 84327 pulseFifo.fifo.pass_out[35]
.sym 84328 pulseFifo.fifo.memory_out[47]
.sym 84333 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][10]_inv
.sym 84334 buffered_measurement[2]
.sym 84335 pulseFifo.fifo.memory_out[2]
.sym 84338 pulseFifo.fifo.pass_out[47]
.sym 84341 pulseFifo.fifo.pass_out[39]
.sym 84342 pulseFifo.fifo.memory_out[39]
.sym 84343 pulseFifo.fifo.pass_out[32]
.sym 84345 pulseFifo.fifo.memory_out[47]
.sym 84346 pulseFifo.fifo.pass_out[47]
.sym 84347 pulseFifo.fifo.use_pass_out
.sym 84351 buffered_measurement[34]
.sym 84352 buffered_measurement[2]
.sym 84353 byte_ctr[2]
.sym 84357 byte_ctr[0]
.sym 84358 byte_ctr[1]
.sym 84359 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][2]_inv
.sym 84360 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][10]_inv
.sym 84363 pulseFifo.fifo.memory_out[39]
.sym 84364 pulseFifo.fifo.pass_out[39]
.sym 84366 pulseFifo.fifo.use_pass_out
.sym 84369 pulseFifo.fifo.pass_out[35]
.sym 84370 pulseFifo.fifo.memory_out[35]
.sym 84371 pulseFifo.fifo.use_pass_out
.sym 84381 pulseFifo.fifo.pass_out[2]
.sym 84382 pulseFifo.fifo.memory_out[2]
.sym 84383 pulseFifo.fifo.use_pass_out
.sym 84387 pulseFifo.fifo.memory_out[32]
.sym 84388 pulseFifo.fifo.pass_out[32]
.sym 84390 pulseFifo.fifo.use_pass_out
.sym 84391 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 84392 clk_$glb_clk
.sym 84393 sync_data[48]_$glb_sr
.sym 84397 buffered_measurement[8]
.sym 84418 byte_ctr[0]
.sym 84423 buffered_measurement[35]
.sym 84436 uart_ready
.sym 84437 $abc$16300$n1301
.sym 84438 $abc$16300$n1307
.sym 84439 uart_ready
.sym 84441 $abc$16300$n1304
.sym 84442 $abc$16300$n1277
.sym 84443 uart.tx_buffer[7]
.sym 84444 $abc$16300$n1295
.sym 84445 $abc$16300$n1289
.sym 84446 $abc$16300$n1280
.sym 84447 uart.tx_buffer[6]
.sym 84448 $abc$16300$n1283
.sym 84450 $abc$16300$n1310
.sym 84452 uart.tx_buffer[1]
.sym 84453 uart.tx_buffer[3]
.sym 84454 uart.tx_buffer[4]
.sym 84455 $abc$16300$n1298
.sym 84456 uart.tx_buffer[2]
.sym 84458 uart.tx_buffer[5]
.sym 84459 $abc$16300$n1313
.sym 84462 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 84463 $abc$16300$n1286
.sym 84465 $abc$16300$n1292
.sym 84466 $abc$16300$n1316
.sym 84468 uart_ready
.sym 84474 $abc$16300$n1286
.sym 84475 $abc$16300$n1283
.sym 84476 uart.tx_buffer[2]
.sym 84477 uart_ready
.sym 84480 $abc$16300$n1295
.sym 84481 uart_ready
.sym 84482 $abc$16300$n1298
.sym 84483 uart.tx_buffer[4]
.sym 84486 uart.tx_buffer[5]
.sym 84487 $abc$16300$n1304
.sym 84488 uart_ready
.sym 84489 $abc$16300$n1301
.sym 84492 $abc$16300$n1316
.sym 84493 uart.tx_buffer[7]
.sym 84494 uart_ready
.sym 84495 $abc$16300$n1313
.sym 84498 $abc$16300$n1292
.sym 84499 uart_ready
.sym 84500 $abc$16300$n1289
.sym 84501 uart.tx_buffer[3]
.sym 84504 uart_ready
.sym 84505 $abc$16300$n1277
.sym 84506 $abc$16300$n1280
.sym 84507 uart.tx_buffer[1]
.sym 84510 uart.tx_buffer[6]
.sym 84511 $abc$16300$n1310
.sym 84512 $abc$16300$n1307
.sym 84513 uart_ready
.sym 84514 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 84515 clk_$glb_clk
.sym 84519 pulseFifo.fifo.rptr[7]
.sym 84521 pulseFifo.fifo.pass_out[8]
.sym 84534 $abc$16300$n1280
.sym 84544 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 84548 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 84550 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 84552 $abc$16300$n1316
.sym 84558 buffered_measurement[47]
.sym 84560 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 84561 buffered_measurement[15]
.sym 84562 byte_ctr[2]
.sym 84563 buffered_measurement[3]
.sym 84564 $abc$16300$n1392
.sym 84566 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][1]_inv
.sym 84567 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][11]_inv
.sym 84568 buffered_measurement[7]
.sym 84569 $abc$16300$n1391
.sym 84570 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][3]_inv
.sym 84571 $abc$16300$auto$simplemap.cc:168:logic_reduce$4787
.sym 84572 buffered_measurement[39]
.sym 84573 byte_ctr[1]
.sym 84575 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][21]_inv
.sym 84578 byte_ctr[0]
.sym 84581 buffered_measurement[31]
.sym 84582 byte_ctr[0]
.sym 84583 buffered_measurement[35]
.sym 84584 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$10\buffer[119:0][7]_inv
.sym 84585 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][15]_inv
.sym 84586 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][9]_inv
.sym 84589 buffered_measurement[29]
.sym 84591 $abc$16300$n1392
.sym 84592 byte_ctr[0]
.sym 84593 $abc$16300$n1391
.sym 84594 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$10\buffer[119:0][7]_inv
.sym 84597 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][3]_inv
.sym 84598 byte_ctr[1]
.sym 84599 byte_ctr[0]
.sym 84600 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][11]_inv
.sym 84603 byte_ctr[1]
.sym 84604 buffered_measurement[31]
.sym 84605 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][15]_inv
.sym 84609 buffered_measurement[15]
.sym 84610 buffered_measurement[47]
.sym 84612 byte_ctr[2]
.sym 84615 buffered_measurement[35]
.sym 84617 byte_ctr[2]
.sym 84618 buffered_measurement[3]
.sym 84621 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][1]_inv
.sym 84622 byte_ctr[1]
.sym 84623 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][9]_inv
.sym 84624 byte_ctr[0]
.sym 84627 byte_ctr[1]
.sym 84628 buffered_measurement[39]
.sym 84629 byte_ctr[2]
.sym 84630 buffered_measurement[7]
.sym 84633 byte_ctr[0]
.sym 84634 buffered_measurement[29]
.sym 84635 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][21]_inv
.sym 84636 byte_ctr[1]
.sym 84637 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 84638 clk_$glb_clk
.sym 84639 $abc$16300$auto$simplemap.cc:168:logic_reduce$4787
.sym 84647 buffered_measurement[31]
.sym 84663 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][11]_inv
.sym 84664 pulseFifo.fifo.rptr[7]
.sym 84665 pulseFifo.fifo.use_pass_out
.sym 84666 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 84667 pulseFifo.fifo.do_shift_out
.sym 84672 pulseFifo.fifo.do_shift_out
.sym 84682 byte_ctr[2]
.sym 84686 pulseFifo.fifo.rptr[0]
.sym 84694 sync_data[48]
.sym 84696 byte_ctr[1]
.sym 84698 pulseFifo.fifo.do_shift_out
.sym 84706 buffered_measurement[23]
.sym 84711 buffered_measurement[55]
.sym 84732 byte_ctr[2]
.sym 84733 buffered_measurement[23]
.sym 84734 buffered_measurement[55]
.sym 84735 byte_ctr[1]
.sym 84739 pulseFifo.fifo.rptr[0]
.sym 84741 pulseFifo.fifo.do_shift_out
.sym 84750 sync_data[48]
.sym 84760 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 84761 clk_$glb_clk
.sym 84764 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 84765 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[2]
.sym 84766 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 84767 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 84768 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[5]
.sym 84769 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 84770 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 84792 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 84798 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 84806 $abc$16300$n1130
.sym 84808 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[0]
.sym 84812 $abc$16300$n1128
.sym 84813 $abc$16300$n1127
.sym 84814 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4911[2]_inv
.sym 84815 pulseFifo.fifo.rptr[6]
.sym 84817 pulseFifo.fifo.rptr[0]
.sym 84821 pulseFifo.fifo.rptr[1]
.sym 84822 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[2]
.sym 84824 pulseFifo.fifo.rptr[7]
.sym 84825 pulseFifo.fifo.rptr[3]
.sym 84826 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 84827 pulseFifo.fifo.wptr[7]
.sym 84829 pulseFifo.fifo.wptr[1]
.sym 84830 pulseFifo.fifo.wptr[2]
.sym 84831 pulseFifo.fifo.wptr[3]
.sym 84832 pulseFifo.fifo.wptr[0]
.sym 84833 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[5]
.sym 84834 pulseFifo.fifo.wptr[6]
.sym 84835 pulseFifo.fifo.rptr[2]
.sym 84837 pulseFifo.fifo.rptr[6]
.sym 84838 pulseFifo.fifo.wptr[0]
.sym 84839 pulseFifo.fifo.rptr[0]
.sym 84840 pulseFifo.fifo.wptr[6]
.sym 84843 pulseFifo.fifo.wptr[7]
.sym 84844 pulseFifo.fifo.wptr[3]
.sym 84845 pulseFifo.fifo.rptr[3]
.sym 84846 pulseFifo.fifo.rptr[7]
.sym 84849 pulseFifo.fifo.rptr[2]
.sym 84850 pulseFifo.fifo.rptr[1]
.sym 84851 pulseFifo.fifo.wptr[1]
.sym 84852 pulseFifo.fifo.wptr[2]
.sym 84858 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 84863 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[5]
.sym 84870 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[0]
.sym 84873 $abc$16300$n1127
.sym 84874 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4911[2]_inv
.sym 84875 $abc$16300$n1130
.sym 84876 $abc$16300$n1128
.sym 84882 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[2]
.sym 84884 clk_$glb_clk
.sym 84899 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 84901 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 84903 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 84904 pulseFifo.fifo.rptr[4]
.sym 84907 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 84928 buffered_measurement[20]
.sym 84929 buffered_measurement[52]
.sym 84930 buffered_measurement[53]
.sym 84931 buffered_measurement[21]
.sym 84935 byte_ctr[0]
.sym 84936 buffered_measurement[48]
.sym 84938 buffered_measurement[28]
.sym 84939 buffered_measurement[16]
.sym 84940 byte_ctr[1]
.sym 84941 sync_data[48]
.sym 84952 buffered_measurement[24]
.sym 84953 byte_ctr[2]
.sym 84955 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][20]_inv
.sym 84957 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][16]_inv
.sym 84963 sync_data[48]
.sym 84966 sync_data[48]
.sym 84972 buffered_measurement[21]
.sym 84973 byte_ctr[2]
.sym 84975 buffered_measurement[53]
.sym 84980 sync_data[48]
.sym 84984 buffered_measurement[52]
.sym 84985 buffered_measurement[20]
.sym 84987 byte_ctr[2]
.sym 84990 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][16]_inv
.sym 84991 byte_ctr[1]
.sym 84992 byte_ctr[0]
.sym 84993 buffered_measurement[24]
.sym 84996 buffered_measurement[48]
.sym 84997 buffered_measurement[16]
.sym 84999 byte_ctr[2]
.sym 85002 byte_ctr[0]
.sym 85003 buffered_measurement[28]
.sym 85004 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][20]_inv
.sym 85005 byte_ctr[1]
.sym 85006 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 85007 clk_$glb_clk
.sym 85027 buffered_measurement[21]
.sym 85064 sync_data[48]
.sym 85098 sync_data[48]
.sym 85103 sync_data[48]
.sym 85129 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 85130 clk_$glb_clk
.sym 85152 sync_data[48]
.sym 86019 $PACKER_VCC_NET
.sym 86563 uart_tx
.sym 86579 uart_tx
.sym 87399 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14790
.sym 87513 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14975[0]
.sym 87612 uart.tx_bitcount[2]
.sym 87617 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14975[0]
.sym 87652 uart.tx_bitcount[1]
.sym 87655 uart_ready
.sym 87669 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14790
.sym 87692 uart.tx_bitcount[1]
.sym 87730 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14790
.sym 87731 clk_$glb_clk
.sym 87732 uart_ready
.sym 87745 uart_ready
.sym 88006 pulseFifo.fifo_in_length[0]
.sym 88152 pulseFifo.fifo.in_length[15]
.sym 88166 pulseFifo.fifo_in_length[0]
.sym 88190 pulseFifo.fifo.in_length[15]
.sym 88208 pulseFifo.fifo_in_length[0]
.sym 88223 clk_$glb_clk
.sym 88248 pulseFifo.fifo.in_length[15]
.sym 88270 pulseFifo.fifo.pass_out[8]
.sym 88278 pulseFifo.fifo.memory_out[8]
.sym 88279 pulseFifo.fifo.use_pass_out
.sym 88318 pulseFifo.fifo.pass_out[8]
.sym 88319 pulseFifo.fifo.memory_out[8]
.sym 88320 pulseFifo.fifo.use_pass_out
.sym 88345 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 88346 clk_$glb_clk
.sym 88347 sync_data[48]_$glb_sr
.sym 88367 pulseFifo.fifo.use_pass_out
.sym 88374 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 88376 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[2]
.sym 88379 pulseFifo.fifo.memory_out[31]
.sym 88382 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[5]
.sym 88417 pulseFifo.fifo_in_ts[8]
.sym 88419 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 88437 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 88449 pulseFifo.fifo_in_ts[8]
.sym 88469 clk_$glb_clk
.sym 88496 pulseFifo.fifo.rptr[7]
.sym 88534 pulseFifo.fifo.use_pass_out
.sym 88539 pulseFifo.fifo.memory_out[31]
.sym 88588 pulseFifo.fifo.use_pass_out
.sym 88590 pulseFifo.fifo.memory_out[31]
.sym 88591 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853_$glb_ce
.sym 88592 clk_$glb_clk
.sym 88593 sync_data[48]_$glb_sr
.sym 88636 pulseFifo.fifo.rptr[4]
.sym 88638 pulseFifo.fifo.rptr[6]
.sym 88639 pulseFifo.fifo.rptr[5]
.sym 88640 pulseFifo.fifo.rptr[0]
.sym 88642 pulseFifo.fifo.rptr[2]
.sym 88646 pulseFifo.fifo.rptr[3]
.sym 88647 pulseFifo.fifo.rptr[1]
.sym 88650 pulseFifo.fifo.do_shift_out
.sym 88656 pulseFifo.fifo.rptr[7]
.sym 88667 $auto$alumacc.cc:474:replace_alu$1537.C[1]
.sym 88669 pulseFifo.fifo.rptr[0]
.sym 88670 pulseFifo.fifo.do_shift_out
.sym 88673 $auto$alumacc.cc:474:replace_alu$1537.C[2]
.sym 88676 pulseFifo.fifo.rptr[1]
.sym 88677 $auto$alumacc.cc:474:replace_alu$1537.C[1]
.sym 88679 $auto$alumacc.cc:474:replace_alu$1537.C[3]
.sym 88681 pulseFifo.fifo.rptr[2]
.sym 88683 $auto$alumacc.cc:474:replace_alu$1537.C[2]
.sym 88685 $auto$alumacc.cc:474:replace_alu$1537.C[4]
.sym 88687 pulseFifo.fifo.rptr[3]
.sym 88689 $auto$alumacc.cc:474:replace_alu$1537.C[3]
.sym 88691 $auto$alumacc.cc:474:replace_alu$1537.C[5]
.sym 88693 pulseFifo.fifo.rptr[4]
.sym 88695 $auto$alumacc.cc:474:replace_alu$1537.C[4]
.sym 88697 $auto$alumacc.cc:474:replace_alu$1537.C[6]
.sym 88699 pulseFifo.fifo.rptr[5]
.sym 88701 $auto$alumacc.cc:474:replace_alu$1537.C[5]
.sym 88703 $auto$alumacc.cc:474:replace_alu$1537.C[7]
.sym 88705 pulseFifo.fifo.rptr[6]
.sym 88707 $auto$alumacc.cc:474:replace_alu$1537.C[6]
.sym 88712 pulseFifo.fifo.rptr[7]
.sym 88713 $auto$alumacc.cc:474:replace_alu$1537.C[7]
.sym 88734 pulseFifo.fifo.rptr[3]
.sym 88735 pulseFifo.fifo.rptr[1]
.sym 88739 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 90210 $PACKER_VCC_NET
.sym 91221 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 91484 uart.tx_bitcount[2]
.sym 91491 uart.tx_bitcount[1]
.sym 91493 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 91495 uart_ready
.sym 91506 uart.tx_bitcount[0]
.sym 91514 $nextpnr_ICESTORM_LC_16$O
.sym 91516 uart.tx_bitcount[0]
.sym 91520 $auto$alumacc.cc:474:replace_alu$1555.C[2]
.sym 91522 uart.tx_bitcount[1]
.sym 91529 uart.tx_bitcount[2]
.sym 91530 $auto$alumacc.cc:474:replace_alu$1555.C[2]
.sym 91557 uart.tx_bitcount[0]
.sym 91558 uart.tx_bitcount[2]
.sym 91560 uart.tx_bitcount[1]
.sym 91561 $abc$16300$auto$dff2dffe.cc:175:make_patterns_logic$14722
.sym 91562 clk_$glb_clk
.sym 91563 uart_ready
.sym 103055 $PACKER_VCC_NET
.sym 103077 $PACKER_VCC_NET
.sym 104330 pll.locked
.sym 104584 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10624
.sym 104589 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[1]
.sym 104593 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[2]
.sym 104594 $auto$alumacc.cc:474:replace_alu$1495.C[2]
.sym 104597 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[3]
.sym 104598 $auto$alumacc.cc:474:replace_alu$1495.C[3]
.sym 104601 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[4]
.sym 104602 $auto$alumacc.cc:474:replace_alu$1495.C[4]
.sym 104605 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[5]
.sym 104606 $auto$alumacc.cc:474:replace_alu$1495.C[5]
.sym 104607 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[5]
.sym 104608 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[1]
.sym 104609 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[2]
.sym 104610 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[4]
.sym 104611 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[3]
.sym 104612 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10624
.sym 104613 $abc$16300$n957
.sym 104935 synchronizer.ctr[12]
.sym 104936 synchronizer.ctr[13]
.sym 104937 synchronizer.ctr[14]
.sym 104938 synchronizer.ctr[18]
.sym 105540 $PACKER_VCC_NET
.sym 105541 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10624
.sym 105559 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_enable_crt[1]
.sym 105704 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11988
.sym 105709 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[1]
.sym 105713 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[2]
.sym 105714 $auto$alumacc.cc:474:replace_alu$1481.C[2]
.sym 105717 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[3]
.sym 105718 $auto$alumacc.cc:474:replace_alu$1481.C[3]
.sym 105721 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[4]
.sym 105722 $auto$alumacc.cc:474:replace_alu$1481.C[4]
.sym 105725 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[5]
.sym 105726 $auto$alumacc.cc:474:replace_alu$1481.C[5]
.sym 105727 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[5]
.sym 105728 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[1]
.sym 105729 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[2]
.sym 105730 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[4]
.sym 105731 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[3]
.sym 105732 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11988
.sym 105733 $abc$16300$n959
.sym 105743 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_enable_crt[1]
.sym 105864 synchronizer.ctr[0]
.sym 105869 synchronizer.ctr[1]
.sym 105873 synchronizer.ctr[2]
.sym 105874 $auto$alumacc.cc:474:replace_alu$1552.C[2]
.sym 105877 synchronizer.ctr[3]
.sym 105878 $auto$alumacc.cc:474:replace_alu$1552.C[3]
.sym 105881 synchronizer.ctr[4]
.sym 105882 $auto$alumacc.cc:474:replace_alu$1552.C[4]
.sym 105885 synchronizer.ctr[5]
.sym 105886 $auto$alumacc.cc:474:replace_alu$1552.C[5]
.sym 105889 synchronizer.ctr[6]
.sym 105890 $auto$alumacc.cc:474:replace_alu$1552.C[6]
.sym 105893 synchronizer.ctr[7]
.sym 105894 $auto$alumacc.cc:474:replace_alu$1552.C[7]
.sym 105897 synchronizer.ctr[8]
.sym 105898 $auto$alumacc.cc:474:replace_alu$1552.C[8]
.sym 105901 synchronizer.ctr[9]
.sym 105902 $auto$alumacc.cc:474:replace_alu$1552.C[9]
.sym 105905 synchronizer.ctr[10]
.sym 105906 $auto$alumacc.cc:474:replace_alu$1552.C[10]
.sym 105909 synchronizer.ctr[11]
.sym 105910 $auto$alumacc.cc:474:replace_alu$1552.C[11]
.sym 105913 synchronizer.ctr[12]
.sym 105914 $auto$alumacc.cc:474:replace_alu$1552.C[12]
.sym 105917 synchronizer.ctr[13]
.sym 105918 $auto$alumacc.cc:474:replace_alu$1552.C[13]
.sym 105921 synchronizer.ctr[14]
.sym 105922 $auto$alumacc.cc:474:replace_alu$1552.C[14]
.sym 105925 synchronizer.ctr[15]
.sym 105926 $auto$alumacc.cc:474:replace_alu$1552.C[15]
.sym 105929 synchronizer.ctr[16]
.sym 105930 $auto$alumacc.cc:474:replace_alu$1552.C[16]
.sym 105933 synchronizer.ctr[17]
.sym 105934 $auto$alumacc.cc:474:replace_alu$1552.C[17]
.sym 105937 synchronizer.ctr[18]
.sym 105938 $auto$alumacc.cc:474:replace_alu$1552.C[18]
.sym 105941 synchronizer.ctr[19]
.sym 105942 $auto$alumacc.cc:474:replace_alu$1552.C[19]
.sym 105945 synchronizer.ctr[20]
.sym 105946 $auto$alumacc.cc:474:replace_alu$1552.C[20]
.sym 105949 synchronizer.ctr[21]
.sym 105950 $auto$alumacc.cc:474:replace_alu$1552.C[21]
.sym 105953 synchronizer.ctr[22]
.sym 105954 $auto$alumacc.cc:474:replace_alu$1552.C[22]
.sym 105957 synchronizer.ctr[23]
.sym 105958 $auto$alumacc.cc:474:replace_alu$1552.C[23]
.sym 106640 $PACKER_VCC_NET
.sym 106641 configCtn[0]
.sym 106684 $PACKER_VCC_NET
.sym 106685 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11988
.sym 106795 synchronizer.ctr[1]
.sym 106823 synchronizer.ctr[0]
.sym 106824 synchronizer.ctr[1]
.sym 106825 synchronizer.ctr[2]
.sym 106826 synchronizer.ctr[3]
.sym 106831 $abc$16300$n1119
.sym 106832 $abc$16300$n1124
.sym 106833 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$1843[0]_inv
.sym 106847 synchronizer.ctr[4]
.sym 106848 synchronizer.ctr[5]
.sym 106849 synchronizer.ctr[6]
.sym 106850 synchronizer.ctr[9]
.sym 106852 $PACKER_VCC_NET
.sym 106853 synchronizer.ctr[0]
.sym 106859 $abc$16300$n1120
.sym 106860 $abc$16300$n1121
.sym 106861 $abc$16300$n1122
.sym 106862 $abc$16300$n1123
.sym 106863 synchronizer.ctr[10]
.sym 106864 synchronizer.ctr[11]
.sym 106865 synchronizer.ctr[15]
.sym 106866 synchronizer.ctr[16]
.sym 106871 synchronizer.ctr[21]
.sym 106872 synchronizer.ctr[23]
.sym 106873 synchronizer.ctr[7]
.sym 106874 synchronizer.ctr[8]
.sym 106891 synchronizer.ctr[17]
.sym 106892 synchronizer.ctr[19]
.sym 106893 synchronizer.ctr[20]
.sym 106894 synchronizer.ctr[22]
.sym 107367 $abc$16300$auto$rtlil.cc:1819:NotGate$16234
.sym 107599 configCtn[1]
.sym 107855 time_ctr[26]
.sym 108203 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1343
.sym 108204 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3096
.sym 108552 configCtn[0]
.sym 108557 configCtn[1]
.sym 108561 configCtn[2]
.sym 108562 $auto$alumacc.cc:474:replace_alu$1469.C[2]
.sym 108565 configCtn[3]
.sym 108566 $auto$alumacc.cc:474:replace_alu$1469.C[3]
.sym 108571 configCtn[1]
.sym 108572 configCtn[0]
.sym 108573 configCtn[2]
.sym 108574 configCtn[3]
.sym 109195 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.d_in
.sym 109196 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_prev_d
.sym 109197 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 109199 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.d_in
.sym 109203 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 109204 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 109205 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 109206 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 109207 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 109208 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit
.sym 109209 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$247[1].\pulseProcessor.$procmux$928.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 109211 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 109212 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 109213 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 109214 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 109215 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 109216 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 109217 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 109218 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 109219 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 109220 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 109221 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 109222 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 109227 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10761[0]_inv
.sym 109228 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 109239 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 109240 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 109241 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 109242 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 109243 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 109244 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 109245 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 109246 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 109247 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 109248 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 109249 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 109250 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 109251 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4718[1]_inv
.sym 109252 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 109448 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13333
.sym 109453 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[1]
.sym 109457 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[2]
.sym 109458 $auto$alumacc.cc:474:replace_alu$1509.C[2]
.sym 109461 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[3]
.sym 109462 $auto$alumacc.cc:474:replace_alu$1509.C[3]
.sym 109465 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[4]
.sym 109466 $auto$alumacc.cc:474:replace_alu$1509.C[4]
.sym 109469 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[5]
.sym 109470 $auto$alumacc.cc:474:replace_alu$1509.C[5]
.sym 109471 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[5]
.sym 109472 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[1]
.sym 109473 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[2]
.sym 109474 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[4]
.sym 109475 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[3]
.sym 109476 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13333
.sym 109477 $abc$16300$n961
.sym 109499 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_enable_crt[1]
.sym 109516 $PACKER_VCC_NET
.sym 109517 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13333
.sym 109691 $abc$16300$auto$rtlil.cc:1819:NotGate$16246
.sym 109884 $PACKER_VCC_NET
.sym 109885 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9260
.sym 109919 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[1]
.sym 109928 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9260
.sym 109933 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[1]
.sym 109937 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[2]
.sym 109938 $auto$alumacc.cc:474:replace_alu$1523.C[2]
.sym 109941 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[3]
.sym 109942 $auto$alumacc.cc:474:replace_alu$1523.C[3]
.sym 109945 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[4]
.sym 109946 $auto$alumacc.cc:474:replace_alu$1523.C[4]
.sym 109949 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[5]
.sym 109950 $auto$alumacc.cc:474:replace_alu$1523.C[5]
.sym 109951 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[3]
.sym 109952 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[5]
.sym 109953 $abc$16300$n955
.sym 109955 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$9260
.sym 109956 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[1]
.sym 109957 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[2]
.sym 109958 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_enable_crt[4]
.sym 110151 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[3]
.sym 110152 $abc$16300$techmap$genblock$lighthouse.v:50$247[1].\pulseProcessor.$sub$pulseProcessor.v:124$426_Y[0]
.sym 110153 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[2]
.sym 110154 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[1]
.sym 110156 $PACKER_VCC_NET
.sym 110157 $abc$16300$auto$alumacc.cc:474:replace_alu$1498.BB[0]
.sym 110158 $PACKER_VCC_NET
.sym 110159 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[4]
.sym 110160 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[5]
.sym 110161 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[2]
.sym 110162 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[3]
.sym 110163 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$5112[3]
.sym 110164 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 110167 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 110168 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 110169 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 110170 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 110171 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[0]
.sym 110175 $abc$16300$n1054
.sym 110176 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 110177 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4042[15]
.sym 110178 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3096
.sym 110179 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[1]
.sym 110180 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[0]
.sym 110183 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 110184 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 110185 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 110186 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10633
.sym 110187 $abc$16300$n1524
.sym 110188 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 110189 $abc$16300$n1051
.sym 110191 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 110192 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 110193 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 110194 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 110195 $abc$16300$n1056
.sym 110196 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 110197 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 110198 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 110199 $abc$16300$n1055
.sym 110200 $abc$16300$techmap$genblock$lighthouse.v:50$247[1].\pulseProcessor.$procmux$975.B_AND_S[36]
.sym 110201 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$5112[3]
.sym 110202 $abc$16300$n1051
.sym 110203 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 110204 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 110205 $abc$16300$n1058
.sym 110206 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 110207 $abc$16300$n1058
.sym 110208 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 110209 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 110210 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 110211 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[0]
.sym 110212 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[1]
.sym 110213 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 110214 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[2]
.sym 110215 $abc$16300$n978
.sym 110216 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 110219 configure
.sym 110235 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.prev_reconfigure
.sym 110236 configure
.sym 110237 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_state[3]
.sym 110259 $PACKER_VCC_NET
.sym 110344 pulseFifo.free[0]
.sym 110349 pulseFifo.free[1]
.sym 110353 pulseFifo.free[2]
.sym 110354 $auto$alumacc.cc:474:replace_alu$1543.C[2]
.sym 110357 pulseFifo.free[3]
.sym 110358 $auto$alumacc.cc:474:replace_alu$1543.C[3]
.sym 110361 pulseFifo.free[4]
.sym 110362 $auto$alumacc.cc:474:replace_alu$1543.C[4]
.sym 110365 pulseFifo.free[5]
.sym 110366 $auto$alumacc.cc:474:replace_alu$1543.C[5]
.sym 110369 pulseFifo.free[6]
.sym 110370 $auto$alumacc.cc:474:replace_alu$1543.C[6]
.sym 110373 pulseFifo.free[7]
.sym 110374 $auto$alumacc.cc:474:replace_alu$1543.C[7]
.sym 110411 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in_1
.sym 110412 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 110413 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.prev_e_1
.sym 110414 $abc$16300$auto$ice40_ffinit.cc:141:execute$16182
.sym 110415 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in_1
.sym 110423 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 110431 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in_1
.sym 110432 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 110433 $abc$16300$auto$ice40_ffinit.cc:141:execute$16182
.sym 110434 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.prev_e_1
.sym 110435 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.AA[0]
.sym 110459 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.e_in
.sym 110475 $PACKER_VCC_NET
.sym 110667 time_ctr[21]
.sym 110683 time_ctr[22]
.sym 110956 $PACKER_VCC_NET
.sym 110957 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 110971 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 110972 $abc$16300$auto$wreduce.cc:445:run$1384[2]
.sym 110979 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 110980 $abc$16300$auto$wreduce.cc:445:run$1384[0]
.sym 110987 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7019[3]
.sym 110988 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 110992 $PACKER_VCC_NET
.sym 110993 $abc$16300$auto$alumacc.cc:474:replace_alu$1484.BB[0]
.sym 110994 $PACKER_VCC_NET
.sym 111003 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 111007 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[3]
.sym 111008 $abc$16300$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$sub$pulseProcessor.v:124$384_Y[0]
.sym 111009 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[2]
.sym 111010 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[1]
.sym 111015 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 111016 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 111017 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 111018 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 111027 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$2273[1]_inv
.sym 111028 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 111035 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 111036 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 111037 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 111038 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 111047 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 111048 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 111049 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 111050 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 111055 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 111056 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 111057 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 111058 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 111067 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_in
.sym 111075 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 111076 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit
.sym 111077 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$procmux$1049.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 111112 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[0]
.sym 111117 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[1]
.sym 111121 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[2]
.sym 111122 $auto$alumacc.cc:474:replace_alu$1492.C[2]
.sym 111125 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[3]
.sym 111126 $auto$alumacc.cc:474:replace_alu$1492.C[3]
.sym 111129 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[4]
.sym 111130 $auto$alumacc.cc:474:replace_alu$1492.C[4]
.sym 111133 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[5]
.sym 111134 $auto$alumacc.cc:474:replace_alu$1492.C[5]
.sym 111135 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 111136 $abc$16300$auto$wreduce.cc:445:run$1387[4]
.sym 111139 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 111140 $abc$16300$auto$wreduce.cc:445:run$1387[2]
.sym 111151 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 111152 $abc$16300$auto$wreduce.cc:445:run$1387[5]
.sym 111155 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 111156 $abc$16300$auto$wreduce.cc:445:run$1387[0]
.sym 111159 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 111160 $abc$16300$auto$wreduce.cc:445:run$1387[3]
.sym 111167 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[1]
.sym 111168 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[0]
.sym 111169 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3172
.sym 111172 $PACKER_VCC_NET
.sym 111173 $abc$16300$genblock$lighthouse.v:50$247[1].\pulseProcessor.config_bit_counter[0]
.sym 111291 pulseFifo.fifo.do_shift_in
.sym 111292 pulseFifo.fifo.do_shift_out
.sym 111303 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[5]
.sym 111304 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[5]
.sym 111305 pulseFifo.fifo.do_shift_in
.sym 111306 pulseFifo.fifo.do_shift_out
.sym 111307 pulseFifo.free[0]
.sym 111308 $abc$16300$auto$ice40_ffinit.cc:141:execute$16214
.sym 111309 $abc$16300$auto$ice40_ffinit.cc:141:execute$16218
.sym 111310 $abc$16300$auto$ice40_ffinit.cc:141:execute$16210
.sym 111311 $abc$16300$auto$ice40_ffinit.cc:141:execute$16214
.sym 111315 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[7]
.sym 111316 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[7]
.sym 111317 pulseFifo.fifo.do_shift_in
.sym 111318 pulseFifo.fifo.do_shift_out
.sym 111319 $abc$16300$auto$ice40_ffinit.cc:141:execute$16210
.sym 111327 $abc$16300$auto$ice40_ffinit.cc:141:execute$16218
.sym 111331 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[6]
.sym 111332 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[6]
.sym 111333 pulseFifo.fifo.do_shift_in
.sym 111334 pulseFifo.fifo.do_shift_out
.sym 111375 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$11419[1]
.sym 111376 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 111399 pp_timestamp[38]
.sym 111403 pp_timestamp[34]
.sym 111408 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.AA[0]
.sym 111409 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[0]
.sym 111410 $PACKER_VCC_NET
.sym 111415 pp_timestamp[32]
.sym 111432 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.AA[0]
.sym 111433 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[0]
.sym 111436 time_ctr[0]
.sym 111437 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[1]
.sym 111438 $auto$alumacc.cc:474:replace_alu$1503.C[1]
.sym 111440 time_ctr[1]
.sym 111441 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[2]
.sym 111442 $auto$alumacc.cc:474:replace_alu$1503.C[2]
.sym 111444 time_ctr[2]
.sym 111445 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[3]
.sym 111446 $auto$alumacc.cc:474:replace_alu$1503.C[3]
.sym 111448 time_ctr[3]
.sym 111449 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[4]
.sym 111450 $auto$alumacc.cc:474:replace_alu$1503.C[4]
.sym 111452 time_ctr[4]
.sym 111453 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[5]
.sym 111454 $auto$alumacc.cc:474:replace_alu$1503.C[5]
.sym 111456 time_ctr[5]
.sym 111457 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[6]
.sym 111458 $auto$alumacc.cc:474:replace_alu$1503.C[6]
.sym 111460 time_ctr[6]
.sym 111461 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[7]
.sym 111462 $auto$alumacc.cc:474:replace_alu$1503.C[7]
.sym 111464 time_ctr[7]
.sym 111465 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[8]
.sym 111466 $auto$alumacc.cc:474:replace_alu$1503.C[8]
.sym 111468 time_ctr[8]
.sym 111469 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[9]
.sym 111470 $auto$alumacc.cc:474:replace_alu$1503.C[9]
.sym 111472 time_ctr[9]
.sym 111473 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[10]
.sym 111474 $auto$alumacc.cc:474:replace_alu$1503.C[10]
.sym 111476 time_ctr[10]
.sym 111477 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[11]
.sym 111478 $auto$alumacc.cc:474:replace_alu$1503.C[11]
.sym 111480 time_ctr[11]
.sym 111481 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[12]
.sym 111482 $auto$alumacc.cc:474:replace_alu$1503.C[12]
.sym 111484 time_ctr[12]
.sym 111485 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[13]
.sym 111486 $auto$alumacc.cc:474:replace_alu$1503.C[13]
.sym 111488 time_ctr[13]
.sym 111489 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[14]
.sym 111490 $auto$alumacc.cc:474:replace_alu$1503.C[14]
.sym 111492 time_ctr[14]
.sym 111493 $abc$16300$auto$alumacc.cc:474:replace_alu$1503.BB[15]
.sym 111494 $auto$alumacc.cc:474:replace_alu$1503.C[15]
.sym 111495 pp_timestamp[42]
.sym 111499 pp_timestamp[43]
.sym 111503 time_ctr[9]
.sym 111507 pp_timestamp[40]
.sym 111511 time_ctr[10]
.sym 111515 pp_timestamp[33]
.sym 111519 time_ctr[0]
.sym 111523 time_ctr[7]
.sym 111527 pp_timestamp[44]
.sym 111535 time_ctr[4]
.sym 111543 pp_timestamp[37]
.sym 111592 time_ctr[0]
.sym 111597 time_ctr[1]
.sym 111601 time_ctr[2]
.sym 111602 $auto$alumacc.cc:474:replace_alu$1475.C[2]
.sym 111605 time_ctr[3]
.sym 111606 $auto$alumacc.cc:474:replace_alu$1475.C[3]
.sym 111609 time_ctr[4]
.sym 111610 $auto$alumacc.cc:474:replace_alu$1475.C[4]
.sym 111613 time_ctr[5]
.sym 111614 $auto$alumacc.cc:474:replace_alu$1475.C[5]
.sym 111617 time_ctr[6]
.sym 111618 $auto$alumacc.cc:474:replace_alu$1475.C[6]
.sym 111621 time_ctr[7]
.sym 111622 $auto$alumacc.cc:474:replace_alu$1475.C[7]
.sym 111625 time_ctr[8]
.sym 111626 $auto$alumacc.cc:474:replace_alu$1475.C[8]
.sym 111629 time_ctr[9]
.sym 111630 $auto$alumacc.cc:474:replace_alu$1475.C[9]
.sym 111633 time_ctr[10]
.sym 111634 $auto$alumacc.cc:474:replace_alu$1475.C[10]
.sym 111637 time_ctr[11]
.sym 111638 $auto$alumacc.cc:474:replace_alu$1475.C[11]
.sym 111641 time_ctr[12]
.sym 111642 $auto$alumacc.cc:474:replace_alu$1475.C[12]
.sym 111645 time_ctr[13]
.sym 111646 $auto$alumacc.cc:474:replace_alu$1475.C[13]
.sym 111649 time_ctr[14]
.sym 111650 $auto$alumacc.cc:474:replace_alu$1475.C[14]
.sym 111653 time_ctr[15]
.sym 111654 $auto$alumacc.cc:474:replace_alu$1475.C[15]
.sym 111657 time_ctr[16]
.sym 111658 $auto$alumacc.cc:474:replace_alu$1475.C[16]
.sym 111661 time_ctr[17]
.sym 111662 $auto$alumacc.cc:474:replace_alu$1475.C[17]
.sym 111665 time_ctr[18]
.sym 111666 $auto$alumacc.cc:474:replace_alu$1475.C[18]
.sym 111669 time_ctr[19]
.sym 111670 $auto$alumacc.cc:474:replace_alu$1475.C[19]
.sym 111673 time_ctr[20]
.sym 111674 $auto$alumacc.cc:474:replace_alu$1475.C[20]
.sym 111677 time_ctr[21]
.sym 111678 $auto$alumacc.cc:474:replace_alu$1475.C[21]
.sym 111681 time_ctr[22]
.sym 111682 $auto$alumacc.cc:474:replace_alu$1475.C[22]
.sym 111685 time_ctr[23]
.sym 111686 $auto$alumacc.cc:474:replace_alu$1475.C[23]
.sym 111689 time_ctr[24]
.sym 111690 $auto$alumacc.cc:474:replace_alu$1475.C[24]
.sym 111693 time_ctr[25]
.sym 111694 $auto$alumacc.cc:474:replace_alu$1475.C[25]
.sym 111697 time_ctr[26]
.sym 111698 $auto$alumacc.cc:474:replace_alu$1475.C[26]
.sym 111701 time_ctr[27]
.sym 111702 $auto$alumacc.cc:474:replace_alu$1475.C[27]
.sym 111887 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.prev_reconfigure
.sym 111888 configure
.sym 111907 configure
.sym 111912 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 111917 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[1]
.sym 111921 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[2]
.sym 111922 $auto$alumacc.cc:474:replace_alu$1478.C[2]
.sym 111925 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[3]
.sym 111926 $auto$alumacc.cc:474:replace_alu$1478.C[3]
.sym 111929 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[4]
.sym 111930 $auto$alumacc.cc:474:replace_alu$1478.C[4]
.sym 111933 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[5]
.sym 111934 $auto$alumacc.cc:474:replace_alu$1478.C[5]
.sym 111935 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 111936 $abc$16300$auto$wreduce.cc:445:run$1384[5]
.sym 111939 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 111940 $abc$16300$auto$wreduce.cc:445:run$1384[3]
.sym 111951 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[4]
.sym 111952 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[5]
.sym 111953 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[3]
.sym 111954 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[2]
.sym 111955 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[1]
.sym 111956 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 111957 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 111963 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 111964 $abc$16300$n1081
.sym 111965 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[1]
.sym 111966 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_bit_counter[0]
.sym 111971 $abc$16300$auto$simplemap.cc:309:simplemap_lut$3628
.sym 111972 $abc$16300$auto$wreduce.cc:445:run$1384[4]
.sym 111975 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 111976 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 111977 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 111978 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 111983 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12131[1]_inv
.sym 111984 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 111987 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 111988 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 111989 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 111990 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10605
.sym 111995 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 111996 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 111997 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 111998 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 111999 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 112000 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 112001 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 112002 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 112003 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 112004 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 112005 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 112006 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 112007 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_in
.sym 112008 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_prev_d
.sym 112015 $abc$16300$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$logic_and$pulseProcessor.v:116$383_Y
.sym 112016 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 112017 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 112018 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 112019 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7019[2]
.sym 112020 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 112021 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 112022 $abc$16300$n1534
.sym 112023 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 112024 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7019[2]
.sym 112025 $abc$16300$n1529
.sym 112026 $abc$16300$n1531
.sym 112031 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.d_in
.sym 112032 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_prev_d
.sym 112033 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 112034 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 112035 $abc$16300$techmap$genblock$lighthouse.v:50$246[0].\pulseProcessor.$logic_and$pulseProcessor.v:115$380_Y
.sym 112036 $abc$16300$n1529
.sym 112037 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 112038 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 112231 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[0]
.sym 112232 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[0]
.sym 112233 pulseFifo.fifo.do_shift_in
.sym 112234 pulseFifo.fifo.do_shift_out
.sym 112240 $PACKER_VCC_NET
.sym 112241 pulseFifo.free[0]
.sym 112260 pulseFifo.free[0]
.sym 112262 $PACKER_VCC_NET
.sym 112264 pulseFifo.free[0]
.sym 112268 pulseFifo.free[1]
.sym 112269 $PACKER_VCC_NET
.sym 112272 pulseFifo.free[2]
.sym 112273 $PACKER_VCC_NET
.sym 112274 $auto$alumacc.cc:474:replace_alu$1546.C[2]
.sym 112276 pulseFifo.free[3]
.sym 112277 $PACKER_VCC_NET
.sym 112278 $auto$alumacc.cc:474:replace_alu$1546.C[3]
.sym 112280 pulseFifo.free[4]
.sym 112281 $PACKER_VCC_NET
.sym 112282 $auto$alumacc.cc:474:replace_alu$1546.C[4]
.sym 112284 pulseFifo.free[5]
.sym 112285 $PACKER_VCC_NET
.sym 112286 $auto$alumacc.cc:474:replace_alu$1546.C[5]
.sym 112288 pulseFifo.free[6]
.sym 112289 $PACKER_VCC_NET
.sym 112290 $auto$alumacc.cc:474:replace_alu$1546.C[6]
.sym 112292 pulseFifo.free[7]
.sym 112293 $PACKER_VCC_NET
.sym 112294 $auto$alumacc.cc:474:replace_alu$1546.C[7]
.sym 112295 $abc$16300$auto$ice40_ffinit.cc:141:execute$16202
.sym 112299 $abc$16300$auto$ice40_ffinit.cc:141:execute$16206
.sym 112307 $abc$16300$auto$ice40_ffinit.cc:141:execute$16198
.sym 112311 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[3]
.sym 112312 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[3]
.sym 112313 pulseFifo.fifo.do_shift_in
.sym 112314 pulseFifo.fifo.do_shift_out
.sym 112315 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[4]
.sym 112316 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[4]
.sym 112317 pulseFifo.fifo.do_shift_in
.sym 112318 pulseFifo.fifo.do_shift_out
.sym 112319 $abc$16300$techmap\pulseFifo.fifo.$add$pulseFifo.v:57$567_Y[2]
.sym 112320 $abc$16300$techmap\pulseFifo.fifo.$procmux$621_Y[2]
.sym 112321 pulseFifo.fifo.do_shift_in
.sym 112322 pulseFifo.fifo.do_shift_out
.sym 112323 $abc$16300$auto$ice40_ffinit.cc:141:execute$16194
.sym 112324 $abc$16300$auto$ice40_ffinit.cc:141:execute$16198
.sym 112325 $abc$16300$auto$ice40_ffinit.cc:141:execute$16202
.sym 112326 $abc$16300$auto$ice40_ffinit.cc:141:execute$16206
.sym 112327 $abc$16300$n967
.sym 112328 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 112329 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$11449_inv
.sym 112330 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 112339 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10868[0]
.sym 112340 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10854
.sym 112343 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$11419[1]
.sym 112347 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10868[0]
.sym 112348 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$11419[1]
.sym 112351 $abc$16300$n945
.sym 112352 $abc$16300$n944
.sym 112353 $abc$16300$pulseFifo.fifo.in_valid_inv
.sym 112355 $abc$16300$n944
.sym 112356 $abc$16300$n945
.sym 112367 time_ctr[5]
.sym 112387 time_ctr[1]
.sym 112395 pp_envelope_valid[1]
.sym 112396 pp_length[23]
.sym 112397 pp_length[7]
.sym 112398 pp_envelope_valid[0]
.sym 112399 time_ctr[2]
.sym 112403 pp_envelope_valid[1]
.sym 112404 pp_length[17]
.sym 112405 pp_length[1]
.sym 112406 pp_envelope_valid[0]
.sym 112407 pp_envelope_valid[1]
.sym 112408 pp_length[21]
.sym 112409 pp_length[5]
.sym 112410 pp_envelope_valid[0]
.sym 112415 pp_timestamp[35]
.sym 112419 time_ctr[8]
.sym 112423 pp_envelope_valid[1]
.sym 112424 pp_length[26]
.sym 112425 pp_length[10]
.sym 112426 pp_envelope_valid[0]
.sym 112427 pp_envelope_valid[1]
.sym 112428 pp_length[31]
.sym 112429 pp_length[15]
.sym 112430 pp_envelope_valid[0]
.sym 112431 pp_envelope_valid[1]
.sym 112432 pp_length[25]
.sym 112433 pp_length[9]
.sym 112434 pp_envelope_valid[0]
.sym 112435 pp_timestamp[45]
.sym 112439 pp_envelope_valid[1]
.sym 112440 pp_length[29]
.sym 112441 pp_length[13]
.sym 112442 pp_envelope_valid[0]
.sym 112443 pp_envelope_valid[1]
.sym 112444 pp_length[30]
.sym 112445 pp_length[14]
.sym 112446 pp_envelope_valid[0]
.sym 112447 pp_envelope_valid[1]
.sym 112448 pp_length[28]
.sym 112449 pp_length[12]
.sym 112450 pp_envelope_valid[0]
.sym 112451 pp_timestamp[41]
.sym 112455 time_ctr[7]
.sym 112459 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 112460 pp_timestamp[33]
.sym 112463 pp_timestamp[8]
.sym 112467 pp_timestamp[11]
.sym 112471 time_ctr[9]
.sym 112475 pp_envelope_valid[1]
.sym 112476 pp_timestamp[40]
.sym 112477 pp_timestamp[8]
.sym 112478 pp_envelope_valid[0]
.sym 112479 time_ctr[10]
.sym 112483 pp_envelope_valid[1]
.sym 112484 pp_timestamp[43]
.sym 112485 pp_timestamp[11]
.sym 112486 pp_envelope_valid[0]
.sym 112495 time_ctr[4]
.sym 112499 pp_timestamp[47]
.sym 112503 time_ctr[14]
.sym 112511 time_ctr[11]
.sym 112539 time_ctr[1]
.sym 112556 $PACKER_VCC_NET
.sym 112557 time_ctr[0]
.sym 112587 pp_envelope_valid[1]
.sym 112588 pp_timestamp[55]
.sym 112589 pp_timestamp[23]
.sym 112590 pp_envelope_valid[0]
.sym 112591 pp_envelope_valid[1]
.sym 112592 pp_timestamp[54]
.sym 112593 pp_timestamp[22]
.sym 112594 pp_envelope_valid[0]
.sym 112595 time_ctr[22]
.sym 112599 time_ctr[16]
.sym 112603 time_ctr[21]
.sym 112623 pp_envelope_valid[1]
.sym 112624 pp_timestamp[53]
.sym 112625 pp_timestamp[21]
.sym 112626 pp_envelope_valid[0]
.sym 112627 time_ctr[17]
.sym 112639 time_ctr[20]
.sym 112651 time_ctr[20]
.sym 112655 time_ctr[26]
.sym 112671 time_ctr[25]
.sym 112767 $PACKER_VCC_NET
.sym 112955 $abc$16300$n993
.sym 112956 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 112971 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 112972 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 112973 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 112974 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 112979 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[2]
.sym 112980 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[0]
.sym 112981 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[3]
.sym 112982 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.config_state[1]
.sym 113227 $abc$16300$auto$ice40_ffinit.cc:141:execute$16194
.sym 113243 pulseFifo.free[1]
.sym 113247 pulseFifo.fifo.do_shift_in
.sym 113248 pulseFifo.fifo.do_shift_out
.sym 113249 pulseFifo.free[0]
.sym 113319 time_ctr[5]
.sym 113323 pp_envelope_valid[1]
.sym 113324 pp_timestamp[38]
.sym 113325 pp_timestamp[6]
.sym 113326 pp_envelope_valid[0]
.sym 113327 pp_timestamp[2]
.sym 113331 pp_envelope_valid[1]
.sym 113332 pp_timestamp[34]
.sym 113333 pp_timestamp[2]
.sym 113334 pp_envelope_valid[0]
.sym 113339 pp_timestamp[6]
.sym 113343 time_ctr[1]
.sym 113352 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.AA[0]
.sym 113353 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[0]
.sym 113356 time_ctr[0]
.sym 113357 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[1]
.sym 113358 $auto$alumacc.cc:474:replace_alu$1489.C[1]
.sym 113360 time_ctr[1]
.sym 113361 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[2]
.sym 113362 $auto$alumacc.cc:474:replace_alu$1489.C[2]
.sym 113364 time_ctr[2]
.sym 113365 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[3]
.sym 113366 $auto$alumacc.cc:474:replace_alu$1489.C[3]
.sym 113368 time_ctr[3]
.sym 113369 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[4]
.sym 113370 $auto$alumacc.cc:474:replace_alu$1489.C[4]
.sym 113372 time_ctr[4]
.sym 113373 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[5]
.sym 113374 $auto$alumacc.cc:474:replace_alu$1489.C[5]
.sym 113376 time_ctr[5]
.sym 113377 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[6]
.sym 113378 $auto$alumacc.cc:474:replace_alu$1489.C[6]
.sym 113380 time_ctr[6]
.sym 113381 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[7]
.sym 113382 $auto$alumacc.cc:474:replace_alu$1489.C[7]
.sym 113384 time_ctr[7]
.sym 113385 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[8]
.sym 113386 $auto$alumacc.cc:474:replace_alu$1489.C[8]
.sym 113388 time_ctr[8]
.sym 113389 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[9]
.sym 113390 $auto$alumacc.cc:474:replace_alu$1489.C[9]
.sym 113392 time_ctr[9]
.sym 113393 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[10]
.sym 113394 $auto$alumacc.cc:474:replace_alu$1489.C[10]
.sym 113396 time_ctr[10]
.sym 113397 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[11]
.sym 113398 $auto$alumacc.cc:474:replace_alu$1489.C[11]
.sym 113400 time_ctr[11]
.sym 113401 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[12]
.sym 113402 $auto$alumacc.cc:474:replace_alu$1489.C[12]
.sym 113404 time_ctr[12]
.sym 113405 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[13]
.sym 113406 $auto$alumacc.cc:474:replace_alu$1489.C[13]
.sym 113408 time_ctr[13]
.sym 113409 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[14]
.sym 113410 $auto$alumacc.cc:474:replace_alu$1489.C[14]
.sym 113412 time_ctr[14]
.sym 113413 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[15]
.sym 113414 $auto$alumacc.cc:474:replace_alu$1489.C[15]
.sym 113416 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.AA[0]
.sym 113417 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.BB[0]
.sym 113418 $PACKER_VCC_NET
.sym 113419 pp_timestamp[14]
.sym 113423 pp_envelope_valid[1]
.sym 113424 pp_timestamp[42]
.sym 113425 pp_timestamp[10]
.sym 113426 pp_envelope_valid[0]
.sym 113427 pp_timestamp[10]
.sym 113431 pp_timestamp[0]
.sym 113435 pp_timestamp[15]
.sym 113443 pp_envelope_valid[1]
.sym 113444 pp_length[16]
.sym 113445 pp_length[0]
.sym 113446 pp_envelope_valid[0]
.sym 113447 time_ctr[14]
.sym 113451 pp_timestamp[12]
.sym 113455 pp_envelope_valid[1]
.sym 113456 pp_timestamp[37]
.sym 113457 pp_timestamp[5]
.sym 113458 pp_envelope_valid[0]
.sym 113459 pp_timestamp[5]
.sym 113463 pp_envelope_valid[1]
.sym 113464 pp_timestamp[44]
.sym 113465 pp_timestamp[12]
.sym 113466 pp_envelope_valid[0]
.sym 113467 pp_envelope_valid[1]
.sym 113468 pp_timestamp[47]
.sym 113469 pp_timestamp[15]
.sym 113470 pp_envelope_valid[0]
.sym 113475 time_ctr[11]
.sym 113483 pp_timestamp[76]
.sym 113487 time_ctr[11]
.sym 113495 time_ctr[12]
.sym 113499 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 113500 pp_timestamp[79]
.sym 113503 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 113504 pp_timestamp[76]
.sym 113511 pp_timestamp[79]
.sym 113515 time_ctr[14]
.sym 113523 pp_timestamp[77]
.sym 113531 time_ctr[7]
.sym 113535 pp_timestamp[72]
.sym 113543 $abc$16300$auto$wreduce.cc:445:run$1395[113]
.sym 113544 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 113545 $abc$16300$n1189
.sym 113546 $abc$16300$auto$wreduce.cc:445:run$1392[17]_inv
.sym 113551 pp_envelope_valid[1]
.sym 113552 pp_timestamp[49]
.sym 113553 pp_timestamp[17]
.sym 113554 pp_envelope_valid[0]
.sym 113563 time_ctr[16]
.sym 113571 time_ctr[18]
.sym 113583 $abc$16300$auto$wreduce.cc:445:run$1395[117]
.sym 113584 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 113585 $abc$16300$n1202
.sym 113586 $abc$16300$auto$wreduce.cc:445:run$1392[21]_inv
.sym 113587 time_ctr[16]
.sym 113591 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 113592 pp_timestamp[85]
.sym 113599 time_ctr[20]
.sym 113603 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 113604 pp_timestamp[81]
.sym 113611 time_ctr[20]
.sym 113639 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12232[0]
.sym 113640 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$12218
.sym 113647 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12783[1]
.sym 113655 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12783[1]
.sym 113656 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$12218
.sym 113663 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12232[0]
.sym 113664 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$12783[1]
.sym 113667 $abc$16300$n967
.sym 113668 pp_envelope_valid[0]
.sym 113669 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$12813_inv
.sym 113670 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$12218
.sym 113703 $abc$16300$auto$rtlil.cc:1819:NotGate$16222
.sym 113832 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 113837 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[1]
.sym 113841 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[2]
.sym 113842 $auto$alumacc.cc:474:replace_alu$1506.C[2]
.sym 113845 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[3]
.sym 113846 $auto$alumacc.cc:474:replace_alu$1506.C[3]
.sym 113849 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[4]
.sym 113850 $auto$alumacc.cc:474:replace_alu$1506.C[4]
.sym 113853 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[5]
.sym 113854 $auto$alumacc.cc:474:replace_alu$1506.C[5]
.sym 113855 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 113856 $abc$16300$auto$wreduce.cc:445:run$1389[3]
.sym 113859 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 113860 $abc$16300$auto$wreduce.cc:445:run$1389[2]
.sym 113867 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 113868 $abc$16300$auto$wreduce.cc:445:run$1389[0]
.sym 113872 $PACKER_VCC_NET
.sym 113873 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 114027 configure
.sym 114051 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[5]
.sym 114052 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[4]
.sym 114053 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[3]
.sym 114054 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[2]
.sym 114056 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 114061 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[1]
.sym 114065 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[2]
.sym 114066 $auto$alumacc.cc:474:replace_alu$1520.C[2]
.sym 114069 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[3]
.sym 114070 $auto$alumacc.cc:474:replace_alu$1520.C[3]
.sym 114073 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[4]
.sym 114074 $auto$alumacc.cc:474:replace_alu$1520.C[4]
.sym 114077 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[5]
.sym 114078 $auto$alumacc.cc:474:replace_alu$1520.C[5]
.sym 114079 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 114080 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[4]
.sym 114083 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 114084 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[5]
.sym 114184 fifo_usedSlots[0]
.sym 114189 fifo_usedSlots[1]
.sym 114193 fifo_usedSlots[2]
.sym 114194 $auto$alumacc.cc:474:replace_alu$1540.C[2]
.sym 114197 fifo_usedSlots[3]
.sym 114198 $auto$alumacc.cc:474:replace_alu$1540.C[3]
.sym 114201 fifo_usedSlots[4]
.sym 114202 $auto$alumacc.cc:474:replace_alu$1540.C[4]
.sym 114205 fifo_usedSlots[5]
.sym 114206 $auto$alumacc.cc:474:replace_alu$1540.C[5]
.sym 114209 fifo_usedSlots[6]
.sym 114210 $auto$alumacc.cc:474:replace_alu$1540.C[6]
.sym 114213 fifo_usedSlots[7]
.sym 114214 $auto$alumacc.cc:474:replace_alu$1540.C[7]
.sym 114215 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[5]
.sym 114216 $abc$16300$auto$wreduce.cc:445:run$1394[5]
.sym 114217 pulseFifo.fifo.do_shift_in
.sym 114218 pulseFifo.fifo.do_shift_out
.sym 114219 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[2]
.sym 114220 $abc$16300$auto$wreduce.cc:445:run$1394[2]
.sym 114221 pulseFifo.fifo.do_shift_in
.sym 114222 pulseFifo.fifo.do_shift_out
.sym 114223 fifo_usedSlots[4]
.sym 114224 fifo_usedSlots[3]
.sym 114225 fifo_usedSlots[2]
.sym 114226 fifo_usedSlots[1]
.sym 114235 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[7]
.sym 114236 $abc$16300$auto$wreduce.cc:445:run$1394[7]
.sym 114237 pulseFifo.fifo.do_shift_in
.sym 114238 pulseFifo.fifo.do_shift_out
.sym 114239 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[4]
.sym 114240 $abc$16300$auto$wreduce.cc:445:run$1394[4]
.sym 114241 pulseFifo.fifo.do_shift_in
.sym 114242 pulseFifo.fifo.do_shift_out
.sym 114283 pp_timestamp[1]
.sym 114303 time_ctr[0]
.sym 114311 pp_envelope_valid[1]
.sym 114312 pp_timestamp[35]
.sym 114313 pp_timestamp[3]
.sym 114314 pp_envelope_valid[0]
.sym 114315 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 114316 pp_length[18]
.sym 114319 pp_envelope_valid[1]
.sym 114320 pp_length[19]
.sym 114321 pp_length[3]
.sym 114322 pp_envelope_valid[0]
.sym 114323 pp_envelope_valid[1]
.sym 114324 pp_length[22]
.sym 114325 pp_length[6]
.sym 114326 pp_envelope_valid[0]
.sym 114327 pp_timestamp[3]
.sym 114331 time_ctr[2]
.sym 114335 pp_envelope_valid[1]
.sym 114336 pp_length[20]
.sym 114337 pp_length[4]
.sym 114338 pp_envelope_valid[0]
.sym 114339 pp_timestamp[36]
.sym 114343 pp_length[51]
.sym 114344 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 114345 $abc$16300$n1238
.sym 114346 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][3]_inv
.sym 114347 pp_timestamp[46]
.sym 114351 pp_envelope_valid[1]
.sym 114352 pp_length[24]
.sym 114353 pp_length[8]
.sym 114354 pp_envelope_valid[0]
.sym 114355 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 114356 pp_timestamp[36]
.sym 114359 time_ctr[3]
.sym 114363 time_ctr[13]
.sym 114367 time_ctr[12]
.sym 114371 pp_envelope_valid[1]
.sym 114372 pp_length[27]
.sym 114373 pp_length[11]
.sym 114374 pp_envelope_valid[0]
.sym 114375 pp_envelope_valid[1]
.sym 114376 pp_timestamp[32]
.sym 114377 pp_timestamp[0]
.sym 114378 pp_envelope_valid[0]
.sym 114379 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 114380 pp_length[39]
.sym 114383 pp_timestamp[13]
.sym 114387 pp_envelope_valid[1]
.sym 114388 pp_timestamp[45]
.sym 114389 pp_timestamp[13]
.sym 114390 pp_envelope_valid[0]
.sym 114391 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 114392 pp_length[35]
.sym 114395 time_ctr[12]
.sym 114399 pp_envelope_valid[1]
.sym 114400 pp_timestamp[46]
.sym 114401 pp_timestamp[14]
.sym 114402 pp_envelope_valid[0]
.sym 114403 time_ctr[13]
.sym 114407 pp_timestamp[108]
.sym 114408 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 114409 $abc$16300$n1172
.sym 114410 $abc$16300$auto$wreduce.cc:445:run$1392[12]_inv
.sym 114411 time_ctr[11]
.sym 114415 time_ctr[14]
.sym 114419 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 114420 pp_length[41]
.sym 114423 pp_timestamp[66]
.sym 114427 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.B_buf[15]
.sym 114431 pp_timestamp[68]
.sym 114435 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.B_buf[15]
.sym 114436 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 114437 $abc$16300$n1183
.sym 114438 $abc$16300$auto$wreduce.cc:445:run$1392[15]_inv
.sym 114440 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 114441 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[0]
.sym 114444 time_ctr[0]
.sym 114445 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[1]
.sym 114446 $auto$alumacc.cc:474:replace_alu$1517.C[1]
.sym 114448 time_ctr[1]
.sym 114449 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[2]
.sym 114450 $auto$alumacc.cc:474:replace_alu$1517.C[2]
.sym 114452 time_ctr[2]
.sym 114453 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[3]
.sym 114454 $auto$alumacc.cc:474:replace_alu$1517.C[3]
.sym 114456 time_ctr[3]
.sym 114457 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[4]
.sym 114458 $auto$alumacc.cc:474:replace_alu$1517.C[4]
.sym 114460 time_ctr[4]
.sym 114461 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[5]
.sym 114462 $auto$alumacc.cc:474:replace_alu$1517.C[5]
.sym 114464 time_ctr[5]
.sym 114465 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[6]
.sym 114466 $auto$alumacc.cc:474:replace_alu$1517.C[6]
.sym 114468 time_ctr[6]
.sym 114469 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[7]
.sym 114470 $auto$alumacc.cc:474:replace_alu$1517.C[7]
.sym 114472 time_ctr[7]
.sym 114473 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[8]
.sym 114474 $auto$alumacc.cc:474:replace_alu$1517.C[8]
.sym 114476 time_ctr[8]
.sym 114477 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[9]
.sym 114478 $auto$alumacc.cc:474:replace_alu$1517.C[9]
.sym 114480 time_ctr[9]
.sym 114481 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[10]
.sym 114482 $auto$alumacc.cc:474:replace_alu$1517.C[10]
.sym 114484 time_ctr[10]
.sym 114485 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[11]
.sym 114486 $auto$alumacc.cc:474:replace_alu$1517.C[11]
.sym 114488 time_ctr[11]
.sym 114489 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[12]
.sym 114490 $auto$alumacc.cc:474:replace_alu$1517.C[12]
.sym 114492 time_ctr[12]
.sym 114493 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[13]
.sym 114494 $auto$alumacc.cc:474:replace_alu$1517.C[13]
.sym 114496 time_ctr[13]
.sym 114497 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[14]
.sym 114498 $auto$alumacc.cc:474:replace_alu$1517.C[14]
.sym 114500 time_ctr[14]
.sym 114501 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[15]
.sym 114502 $auto$alumacc.cc:474:replace_alu$1517.C[15]
.sym 114515 time_ctr[21]
.sym 114519 time_ctr[16]
.sym 114523 time_ctr[24]
.sym 114539 $abc$16300$auto$wreduce.cc:445:run$1395[115]
.sym 114540 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 114541 $abc$16300$n1196
.sym 114542 $abc$16300$auto$wreduce.cc:445:run$1392[19]_inv
.sym 114543 time_ctr[25]
.sym 114551 $abc$16300$auto$wreduce.cc:445:run$1395[122]
.sym 114552 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 114553 $abc$16300$n1217
.sym 114554 $abc$16300$auto$wreduce.cc:445:run$1392[26]_inv
.sym 114559 pp_envelope_valid[1]
.sym 114560 pp_timestamp[51]
.sym 114561 pp_timestamp[19]
.sym 114562 pp_envelope_valid[0]
.sym 114563 time_ctr[18]
.sym 114567 time_ctr[18]
.sym 114571 time_ctr[26]
.sym 114579 $abc$16300$auto$wreduce.cc:445:run$1383[0]
.sym 114583 time_ctr[24]
.sym 114587 time_ctr[25]
.sym 114591 pp_envelope_valid[1]
.sym 114592 pp_timestamp[59]
.sym 114593 pp_timestamp[27]
.sym 114594 pp_envelope_valid[0]
.sym 114595 pp_envelope_valid[1]
.sym 114596 pp_timestamp[58]
.sym 114597 pp_timestamp[26]
.sym 114598 pp_envelope_valid[0]
.sym 114623 $abc$16300$auto$wreduce.cc:445:run$1383[0]
.sym 114635 $abc$16300$auto$alumacc.cc:474:replace_alu$1489.AA[0]
.sym 114643 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.e_in_1
.sym 114644 $abc$16300$auto$wreduce.cc:445:run$1383[0]
.sym 114645 $abc$16300$auto$ice40_ffinit.cc:141:execute$16186
.sym 114646 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.prev_e_1
.sym 114651 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.e_in_1
.sym 114659 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.e_in_1
.sym 114660 $abc$16300$auto$wreduce.cc:445:run$1383[0]
.sym 114661 $abc$16300$genblock$lighthouse.v:50$246[0].\pulseProcessor.prev_e_1
.sym 114662 $abc$16300$auto$ice40_ffinit.cc:141:execute$16186
.sym 114799 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[4]
.sym 114800 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[5]
.sym 114801 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[2]
.sym 114802 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[3]
.sym 114807 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 114808 $abc$16300$auto$wreduce.cc:445:run$1389[5]
.sym 114811 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[1]
.sym 114812 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 114813 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 114815 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 114816 $abc$16300$n1100
.sym 114817 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[1]
.sym 114818 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 114819 $abc$16300$auto$simplemap.cc:309:simplemap_lut$4175
.sym 114820 $abc$16300$auto$wreduce.cc:445:run$1389[4]
.sym 114959 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 114960 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 114963 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 114964 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 114965 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 114966 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 114971 $abc$16300$n1070
.sym 114972 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit
.sym 114973 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$procmux$686.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 114975 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 114976 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 114977 $abc$16300$n1070
.sym 114978 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 114983 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 114984 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 114985 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 114986 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 114988 $PACKER_VCC_NET
.sym 114989 $abc$16300$auto$alumacc.cc:474:replace_alu$1526.BB[0]
.sym 114990 $PACKER_VCC_NET
.sym 114991 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[1]
.sym 114992 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 114995 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[3]
.sym 114996 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[2]
.sym 114997 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[1]
.sym 114998 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$sub$pulseProcessor.v:124$510_Y[0]
.sym 114999 $abc$16300$n1068
.sym 115000 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 115001 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$2309[15]
.sym 115002 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2362
.sym 115003 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.prev_reconfigure
.sym 115004 configure
.sym 115005 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 115006 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 115007 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 115008 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 115009 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 115010 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 115011 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 115015 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[1]
.sym 115016 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 115017 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 115019 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 115020 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[2]
.sym 115023 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9271[0]_inv
.sym 115024 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 115031 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 115032 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[3]
.sym 115036 $PACKER_VCC_NET
.sym 115037 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_bit_counter[0]
.sym 115043 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2446
.sym 115044 $abc$16300$techmap$genblock$lighthouse.v:50$249[3].\pulseProcessor.$add$pulseProcessor.v:130$512_Y[0]
.sym 115116 fifo_usedSlots[0]
.sym 115118 $PACKER_VCC_NET
.sym 115135 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[0]
.sym 115136 $abc$16300$auto$wreduce.cc:445:run$1394[0]
.sym 115137 pulseFifo.fifo.do_shift_in
.sym 115138 pulseFifo.fifo.do_shift_out
.sym 115140 $PACKER_VCC_NET
.sym 115141 fifo_usedSlots[0]
.sym 115159 fifo_usedSlots[0]
.sym 115160 fifo_usedSlots[7]
.sym 115161 fifo_usedSlots[6]
.sym 115162 fifo_usedSlots[5]
.sym 115163 pulseFifo.fifo.do_shift_in
.sym 115164 fifo_usedSlots[0]
.sym 115165 pulseFifo.fifo.do_shift_out
.sym 115167 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[3]
.sym 115168 $abc$16300$auto$wreduce.cc:445:run$1394[3]
.sym 115169 pulseFifo.fifo.do_shift_in
.sym 115170 pulseFifo.fifo.do_shift_out
.sym 115171 $abc$16300$techmap\pulseFifo.fifo.$sub$pulseFifo.v:56$566_Y[6]
.sym 115172 $abc$16300$auto$wreduce.cc:445:run$1394[6]
.sym 115173 pulseFifo.fifo.do_shift_in
.sym 115174 pulseFifo.fifo.do_shift_out
.sym 115176 fifo_usedSlots[0]
.sym 115180 fifo_usedSlots[1]
.sym 115181 $PACKER_VCC_NET
.sym 115184 fifo_usedSlots[2]
.sym 115185 $PACKER_VCC_NET
.sym 115186 $auto$alumacc.cc:474:replace_alu$1549.C[2]
.sym 115188 fifo_usedSlots[3]
.sym 115189 $PACKER_VCC_NET
.sym 115190 $auto$alumacc.cc:474:replace_alu$1549.C[3]
.sym 115192 fifo_usedSlots[4]
.sym 115193 $PACKER_VCC_NET
.sym 115194 $auto$alumacc.cc:474:replace_alu$1549.C[4]
.sym 115196 fifo_usedSlots[5]
.sym 115197 $PACKER_VCC_NET
.sym 115198 $auto$alumacc.cc:474:replace_alu$1549.C[5]
.sym 115200 fifo_usedSlots[6]
.sym 115201 $PACKER_VCC_NET
.sym 115202 $auto$alumacc.cc:474:replace_alu$1549.C[6]
.sym 115204 fifo_usedSlots[7]
.sym 115205 $PACKER_VCC_NET
.sym 115206 $auto$alumacc.cc:474:replace_alu$1549.C[7]
.sym 115235 pp_envelope_valid[3]
.sym 115236 pp_envelope_valid[1]
.sym 115237 pp_envelope_valid[0]
.sym 115238 pp_envelope_valid[2]
.sym 115239 pp_timestamp[100]
.sym 115243 time_ctr[5]
.sym 115247 pp_timestamp[102]
.sym 115248 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 115249 $abc$16300$n1154
.sym 115250 $abc$16300$auto$wreduce.cc:445:run$1392[6]_inv
.sym 115251 time_ctr[3]
.sym 115255 pp_timestamp[1]
.sym 115256 pp_envelope_valid[0]
.sym 115257 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 115258 pp_timestamp[97]
.sym 115259 pp_timestamp[97]
.sym 115263 pp_timestamp[102]
.sym 115267 time_ctr[0]
.sym 115271 pp_length[55]
.sym 115272 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 115273 $abc$16300$n1250
.sym 115274 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][7]_inv
.sym 115275 time_ctr[6]
.sym 115279 pp_length[2]
.sym 115280 pp_envelope_valid[0]
.sym 115281 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 115282 pp_length[50]
.sym 115283 pp_timestamp[4]
.sym 115284 pp_envelope_valid[0]
.sym 115285 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 115286 pp_timestamp[100]
.sym 115287 pp_timestamp[7]
.sym 115291 pp_timestamp[4]
.sym 115295 time_ctr[3]
.sym 115299 pp_length[49]
.sym 115300 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 115301 $abc$16300$n1232
.sym 115302 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][1]_inv
.sym 115303 pp_timestamp[9]
.sym 115307 pp_length[57]
.sym 115308 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 115309 $abc$16300$n1256
.sym 115310 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][9]_inv
.sym 115311 pp_envelope_valid[1]
.sym 115312 pp_timestamp[41]
.sym 115313 pp_timestamp[9]
.sym 115314 pp_envelope_valid[0]
.sym 115315 pp_timestamp[68]
.sym 115316 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 115317 $abc$16300$n1148
.sym 115318 $abc$16300$n1149
.sym 115319 pp_length[62]
.sym 115320 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 115321 $abc$16300$n1271
.sym 115322 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][14]_inv
.sym 115323 pp_length[63]
.sym 115324 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 115325 $abc$16300$n1274
.sym 115326 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][15]_inv
.sym 115327 pp_length[34]
.sym 115328 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 115329 $abc$16300$n1235
.sym 115330 $abc$16300$n1236
.sym 115331 time_ctr[8]
.sym 115335 pp_timestamp[65]
.sym 115336 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 115337 $abc$16300$n1138
.sym 115338 $abc$16300$n1139
.sym 115339 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 115340 pp_length[45]
.sym 115343 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 115344 pp_timestamp[109]
.sym 115345 $abc$16300$n1176
.sym 115346 $abc$16300$auto$wreduce.cc:445:run$1392[13]_inv
.sym 115347 pp_timestamp[107]
.sym 115351 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 115352 pp_timestamp[70]
.sym 115355 time_ctr[10]
.sym 115359 time_ctr[12]
.sym 115363 pp_timestamp[107]
.sym 115364 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 115365 $abc$16300$n1169
.sym 115366 $abc$16300$auto$wreduce.cc:445:run$1392[11]_inv
.sym 115367 time_ctr[0]
.sym 115371 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 115372 pp_length[33]
.sym 115375 time_ctr[3]
.sym 115379 pp_envelope_valid[1]
.sym 115380 pp_envelope_valid[0]
.sym 115381 pp_envelope_valid[2]
.sym 115382 pp_timestamp[66]
.sym 115383 time_ctr[5]
.sym 115387 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 115388 pp_length[47]
.sym 115391 time_ctr[1]
.sym 115395 time_ctr[6]
.sym 115399 pp_timestamp[71]
.sym 115403 pp_envelope_valid[1]
.sym 115404 pp_envelope_valid[0]
.sym 115405 pp_envelope_valid[2]
.sym 115406 pp_timestamp[77]
.sym 115411 pp_timestamp[70]
.sym 115415 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 115416 pp_length[46]
.sym 115419 time_ctr[4]
.sym 115423 pp_timestamp[69]
.sym 115427 pp_timestamp[65]
.sym 115435 time_ctr[10]
.sym 115439 pp_timestamp[73]
.sym 115443 pp_timestamp[75]
.sym 115451 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 115452 pp_timestamp[75]
.sym 115459 pp_timestamp[78]
.sym 115463 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 115464 pp_timestamp[89]
.sym 115467 time_ctr[21]
.sym 115475 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 115476 pp_timestamp[86]
.sym 115479 $abc$16300$auto$wreduce.cc:445:run$1395[121]
.sym 115480 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 115481 $abc$16300$n1214
.sym 115482 $abc$16300$auto$wreduce.cc:445:run$1392[25]_inv
.sym 115483 time_ctr[24]
.sym 115491 $abc$16300$auto$wreduce.cc:445:run$1395[118]
.sym 115492 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 115493 $abc$16300$n1205
.sym 115494 $abc$16300$auto$wreduce.cc:445:run$1392[22]_inv
.sym 115495 time_ctr[17]
.sym 115499 pp_envelope_valid[1]
.sym 115500 pp_timestamp[50]
.sym 115501 pp_timestamp[18]
.sym 115502 pp_envelope_valid[0]
.sym 115519 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 115520 pp_timestamp[90]
.sym 115523 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 115524 pp_timestamp[83]
.sym 115527 time_ctr[18]
.sym 115531 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 115532 pp_timestamp[91]
.sym 115535 time_ctr[26]
.sym 115543 time_ctr[25]
.sym 115547 $abc$16300$auto$wreduce.cc:445:run$1395[123]
.sym 115548 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 115549 $abc$16300$n1220
.sym 115550 $abc$16300$auto$wreduce.cc:445:run$1392[27]_inv
.sym 115555 pp_envelope_valid[1]
.sym 115556 pp_timestamp[57]
.sym 115557 pp_timestamp[25]
.sym 115558 pp_envelope_valid[0]
.sym 115587 time_ctr[24]
.sym 115731 configure
.sym 115735 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.prev_reconfigure
.sym 115736 configure
.sym 115755 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[3]
.sym 115756 $abc$16300$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$sub$pulseProcessor.v:124$468_Y[0]
.sym 115757 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[2]
.sym 115758 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[1]
.sym 115759 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit_counter[0]
.sym 115772 $PACKER_VCC_NET
.sym 115773 $abc$16300$auto$alumacc.cc:474:replace_alu$1512.BB[0]
.sym 115774 $PACKER_VCC_NET
.sym 115787 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$2185[1]_inv
.sym 115788 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 115911 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 115912 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2381[0]
.sym 115913 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 115915 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 115916 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 115917 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 115918 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 115919 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 115920 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2381[0]
.sym 115921 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 115922 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 115923 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 115924 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 115925 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 115926 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 115935 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 115936 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 115947 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 115948 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8801
.sym 115949 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 115951 $abc$16300$n1527
.sym 115952 $abc$16300$n1065
.sym 115955 $abc$16300$n1071
.sym 115956 $abc$16300$n1077
.sym 115957 $abc$16300$n1065
.sym 115959 $abc$16300$n1526
.sym 115960 $abc$16300$n1071
.sym 115961 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 115962 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 115963 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 115964 $abc$16300$n1117
.sym 115965 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 115967 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 115968 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 115969 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 115970 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 115971 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[0]
.sym 115972 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 115973 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 115974 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[1]
.sym 116047 $PACKER_VCC_NET
.sym 116103 fifo_usedSlots[1]
.sym 116135 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10017[0]
.sym 116136 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10055[1]
.sym 116155 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10055[1]
.sym 116163 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10055[1]
.sym 116164 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 116168 byte_ctr[0]
.sym 116173 byte_ctr[1]
.sym 116177 byte_ctr[2]
.sym 116178 $auto$alumacc.cc:474:replace_alu$1472.C[2]
.sym 116183 pp_envelope_valid[1]
.sym 116184 pp_envelope_valid[0]
.sym 116185 pp_envelope_valid[2]
.sym 116186 pp_envelope_valid[3]
.sym 116187 $abc$16300$n967
.sym 116188 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 116189 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$10085_inv
.sym 116190 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 116192 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.AA[0]
.sym 116193 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[0]
.sym 116194 $PACKER_VCC_NET
.sym 116200 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.AA[0]
.sym 116201 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[0]
.sym 116204 time_ctr[0]
.sym 116205 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[1]
.sym 116206 $auto$alumacc.cc:474:replace_alu$1531.C[1]
.sym 116208 time_ctr[1]
.sym 116209 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[2]
.sym 116210 $auto$alumacc.cc:474:replace_alu$1531.C[2]
.sym 116212 time_ctr[2]
.sym 116213 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[3]
.sym 116214 $auto$alumacc.cc:474:replace_alu$1531.C[3]
.sym 116216 time_ctr[3]
.sym 116217 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[4]
.sym 116218 $auto$alumacc.cc:474:replace_alu$1531.C[4]
.sym 116220 time_ctr[4]
.sym 116221 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[5]
.sym 116222 $auto$alumacc.cc:474:replace_alu$1531.C[5]
.sym 116224 time_ctr[5]
.sym 116225 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[6]
.sym 116226 $auto$alumacc.cc:474:replace_alu$1531.C[6]
.sym 116228 time_ctr[6]
.sym 116229 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[7]
.sym 116230 $auto$alumacc.cc:474:replace_alu$1531.C[7]
.sym 116232 time_ctr[7]
.sym 116233 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[8]
.sym 116234 $auto$alumacc.cc:474:replace_alu$1531.C[8]
.sym 116236 time_ctr[8]
.sym 116237 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[9]
.sym 116238 $auto$alumacc.cc:474:replace_alu$1531.C[9]
.sym 116240 time_ctr[9]
.sym 116241 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[10]
.sym 116242 $auto$alumacc.cc:474:replace_alu$1531.C[10]
.sym 116244 time_ctr[10]
.sym 116245 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[11]
.sym 116246 $auto$alumacc.cc:474:replace_alu$1531.C[11]
.sym 116248 time_ctr[11]
.sym 116249 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[12]
.sym 116250 $auto$alumacc.cc:474:replace_alu$1531.C[12]
.sym 116252 time_ctr[12]
.sym 116253 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[13]
.sym 116254 $auto$alumacc.cc:474:replace_alu$1531.C[13]
.sym 116256 time_ctr[13]
.sym 116257 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[14]
.sym 116258 $auto$alumacc.cc:474:replace_alu$1531.C[14]
.sym 116260 time_ctr[14]
.sym 116261 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.BB[15]
.sym 116262 $auto$alumacc.cc:474:replace_alu$1531.C[15]
.sym 116263 pp_length[60]
.sym 116264 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 116265 $abc$16300$n1265
.sym 116266 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][12]_inv
.sym 116267 pp_length[58]
.sym 116268 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 116269 $abc$16300$n1259
.sym 116270 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][10]_inv
.sym 116271 pp_length[61]
.sym 116272 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 116273 $abc$16300$n1268
.sym 116274 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][13]_inv
.sym 116275 pp_timestamp[106]
.sym 116279 pp_timestamp[105]
.sym 116283 pp_length[53]
.sym 116284 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 116285 $abc$16300$n1244
.sym 116286 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][5]_inv
.sym 116287 pp_length[56]
.sym 116288 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 116289 $abc$16300$n1253
.sym 116290 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][8]_inv
.sym 116291 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 116292 pp_length[37]
.sym 116295 time_ctr[9]
.sym 116299 pp_timestamp[106]
.sym 116300 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 116301 $abc$16300$n1166
.sym 116302 $abc$16300$auto$wreduce.cc:445:run$1392[10]_inv
.sym 116303 pp_timestamp[104]
.sym 116307 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.B_buf[14]
.sym 116311 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 116312 pp_length[48]
.sym 116313 $abc$16300$n1229
.sym 116314 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][0]_inv
.sym 116315 time_ctr[8]
.sym 116319 pp_timestamp[109]
.sym 116323 pp_timestamp[105]
.sym 116324 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 116325 $abc$16300$n1163
.sym 116326 $abc$16300$auto$wreduce.cc:445:run$1392[9]_inv
.sym 116327 time_ctr[4]
.sym 116331 time_ctr[13]
.sym 116335 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 116336 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.B_buf[14]
.sym 116337 $abc$16300$n1180
.sym 116338 $abc$16300$auto$wreduce.cc:445:run$1392[14]_inv
.sym 116339 pp_timestamp[101]
.sym 116343 pp_timestamp[101]
.sym 116344 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 116345 $abc$16300$n1151
.sym 116346 $abc$16300$auto$wreduce.cc:445:run$1392[5]_inv
.sym 116347 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 116348 pp_timestamp[69]
.sym 116351 pp_timestamp[108]
.sym 116355 time_ctr[7]
.sym 116359 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 116360 pp_length[40]
.sym 116371 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 116372 pp_length[44]
.sym 116375 pp_envelope_valid[1]
.sym 116376 pp_envelope_valid[0]
.sym 116377 pp_envelope_valid[2]
.sym 116378 pp_length[32]
.sym 116379 pp_timestamp[67]
.sym 116384 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 116385 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.BB[0]
.sym 116386 $PACKER_VCC_NET
.sym 116387 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 116388 pp_length[42]
.sym 116391 time_ctr[9]
.sym 116395 pp_envelope_valid[1]
.sym 116396 pp_envelope_valid[0]
.sym 116397 pp_envelope_valid[2]
.sym 116398 pp_timestamp[78]
.sym 116399 time_ctr[8]
.sym 116403 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 116404 pp_timestamp[74]
.sym 116411 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 116412 pp_timestamp[73]
.sym 116415 pp_timestamp[74]
.sym 116419 time_ctr[13]
.sym 116423 $abc$16300$auto$wreduce.cc:445:run$1395[119]
.sym 116424 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 116425 $abc$16300$n1208
.sym 116426 $abc$16300$auto$wreduce.cc:445:run$1392[23]_inv
.sym 116427 pp_envelope_valid[1]
.sym 116428 pp_envelope_valid[0]
.sym 116429 pp_envelope_valid[2]
.sym 116430 pp_timestamp[82]
.sym 116431 time_ctr[15]
.sym 116439 time_ctr[22]
.sym 116447 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 116448 $abc$16300$auto$wreduce.cc:445:run$1395[114]
.sym 116449 $abc$16300$n1193
.sym 116450 $abc$16300$auto$wreduce.cc:445:run$1392[18]_inv
.sym 116451 time_ctr[17]
.sym 116455 time_ctr[17]
.sym 116467 pp_envelope_valid[1]
.sym 116468 pp_envelope_valid[0]
.sym 116469 pp_envelope_valid[2]
.sym 116475 time_ctr[22]
.sym 116479 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 116480 pp_timestamp[87]
.sym 116487 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14128[1]
.sym 116495 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13577[0]
.sym 116496 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14128[1]
.sym 116511 $abc$16300$n967
.sym 116512 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 116513 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$14158_inv
.sym 116514 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 116515 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14128[1]
.sym 116516 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 116543 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13577[0]
.sym 116544 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$13563
.sym 116567 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 116571 $abc$16300$auto$alumacc.cc:474:replace_alu$1517.AA[0]
.sym 116587 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.e_in_1
.sym 116603 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.e_in_1
.sym 116604 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 116605 $abc$16300$auto$ice40_ffinit.cc:141:execute$16190
.sym 116606 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.prev_e_1
.sym 116611 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.e_in_1
.sym 116612 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 116613 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.prev_e_1
.sym 116614 $abc$16300$auto$ice40_ffinit.cc:141:execute$16190
.sym 116667 $PACKER_VCC_NET
.sym 116731 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$7512[3]
.sym 116732 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 116743 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 116744 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 116745 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 116746 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 116747 $abc$16300$n1005
.sym 116748 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 116759 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 116760 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 116761 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 116762 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 116763 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 116764 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 116765 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 116766 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 116771 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 116772 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 116773 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 116774 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 116795 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 116796 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 116797 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 116798 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 116803 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 116804 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_bit
.sym 116805 $abc$16300$techmap$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$procmux$807.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:445$2367_Y_inv
.sym 116875 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.d_in
.sym 116879 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2381[0]
.sym 116880 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 116881 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 116883 $abc$16300$auto$opt_reduce.cc:132:opt_mux$1371
.sym 116884 $abc$16300$auto$simplemap.cc:309:simplemap_lut$2362
.sym 116891 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.d_in
.sym 116892 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_prev_d
.sym 116893 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[2]
.sym 116894 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.config_state[3]
.sym 116968 uart.tx_counter[0]
.sym 116973 uart.tx_counter[1]
.sym 116977 uart.tx_counter[2]
.sym 116978 $auto$alumacc.cc:474:replace_alu$1558.C[2]
.sym 116981 uart.tx_counter[3]
.sym 116982 $auto$alumacc.cc:474:replace_alu$1558.C[3]
.sym 116985 uart.tx_counter[4]
.sym 116986 $auto$alumacc.cc:474:replace_alu$1558.C[4]
.sym 116989 uart.tx_counter[5]
.sym 116990 $auto$alumacc.cc:474:replace_alu$1558.C[5]
.sym 116993 uart.tx_counter[6]
.sym 116994 $auto$alumacc.cc:474:replace_alu$1558.C[6]
.sym 116997 uart.tx_counter[7]
.sym 116998 $auto$alumacc.cc:474:replace_alu$1558.C[7]
.sym 117001 uart.tx_counter[8]
.sym 117002 $auto$alumacc.cc:474:replace_alu$1558.C[8]
.sym 117103 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in_1
.sym 117104 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 117105 $abc$16300$auto$ice40_ffinit.cc:141:execute$16178
.sym 117106 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.prev_e_1
.sym 117107 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in_1
.sym 117111 $abc$16300$auto$alumacc.cc:474:replace_alu$1531.AA[0]
.sym 117115 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in_1
.sym 117116 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 117117 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.prev_e_1
.sym 117118 $abc$16300$auto$ice40_ffinit.cc:141:execute$16178
.sym 117119 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 117123 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$10017[0]
.sym 117124 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$10005
.sym 117147 pp_timestamp[96]
.sym 117159 pp_timestamp[103]
.sym 117163 pp_timestamp[99]
.sym 117175 pp_timestamp[98]
.sym 117179 time_ctr[1]
.sym 117191 pp_length[54]
.sym 117192 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 117193 $abc$16300$n1247
.sym 117194 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][6]_inv
.sym 117195 pp_length[52]
.sym 117196 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 117197 $abc$16300$n1241
.sym 117198 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][4]_inv
.sym 117199 time_ctr[6]
.sym 117207 pp_timestamp[39]
.sym 117211 pp_timestamp[7]
.sym 117212 pp_envelope_valid[0]
.sym 117213 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 117214 pp_timestamp[103]
.sym 117215 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 117216 pp_timestamp[98]
.sym 117217 $abc$16300$n1142
.sym 117218 $abc$16300$auto$wreduce.cc:445:run$1392[2]_inv
.sym 117223 pulseFifo.fifo.in_length[11]
.sym 117231 pp_length[59]
.sym 117232 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 117233 $abc$16300$n1262
.sym 117234 $abc$16300$techmap\pulseFifo.$2\fifo_in_length[15:0][11]_inv
.sym 117235 pulseFifo.fifo.in_length[9]
.sym 117239 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 117240 pp_length[38]
.sym 117259 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 117260 pp_timestamp[39]
.sym 117275 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 117276 pp_length[43]
.sym 117283 time_ctr[6]
.sym 117287 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 117288 pp_timestamp[67]
.sym 117295 pp_timestamp[99]
.sym 117296 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 117297 $abc$16300$n1145
.sym 117298 $abc$16300$auto$wreduce.cc:445:run$1392[3]_inv
.sym 117299 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 117300 pp_timestamp[72]
.sym 117303 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 117304 pp_length[36]
.sym 117307 pp_timestamp[71]
.sym 117308 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 117309 $abc$16300$n1157
.sym 117310 $abc$16300$n1158
.sym 117311 pp_timestamp[104]
.sym 117312 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 117313 $abc$16300$n1160
.sym 117314 $abc$16300$auto$wreduce.cc:445:run$1392[8]_inv
.sym 117315 time_ctr[2]
.sym 117323 pp_envelope_valid[0]
.sym 117324 pp_envelope_valid[1]
.sym 117327 time_ctr[2]
.sym 117355 sync_data[48]
.sym 117391 $abc$16300$auto$wreduce.cc:445:run$1395[112]
.sym 117392 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 117393 $abc$16300$n1186
.sym 117394 $abc$16300$auto$wreduce.cc:445:run$1392[16]_inv
.sym 117395 time_ctr[15]
.sym 117399 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 117400 pp_timestamp[80]
.sym 117419 pp_envelope_valid[1]
.sym 117420 pp_timestamp[56]
.sym 117421 pp_timestamp[24]
.sym 117422 pp_envelope_valid[0]
.sym 117427 time_ctr[15]
.sym 117431 time_ctr[23]
.sym 117435 pp_envelope_valid[1]
.sym 117436 pp_timestamp[48]
.sym 117437 pp_timestamp[16]
.sym 117438 pp_envelope_valid[0]
.sym 117439 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 117440 pp_timestamp[52]
.sym 117443 time_ctr[19]
.sym 117451 time_ctr[19]
.sym 117455 time_ctr[23]
.sym 117459 pp_timestamp[20]
.sym 117460 pp_envelope_valid[0]
.sym 117461 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 117462 $abc$16300$auto$wreduce.cc:445:run$1395[116]
.sym 117463 time_ctr[27]
.sym 117467 pp_envelope_valid[1]
.sym 117468 pp_timestamp[60]
.sym 117469 pp_timestamp[28]
.sym 117470 pp_envelope_valid[0]
.sym 117475 time_ctr[15]
.sym 117507 time_ctr[27]
.sym 117707 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 117708 $abc$16300$n1098
.sym 117709 $abc$16300$n1536
.sym 117710 $abc$16300$n1538
.sym 117711 $abc$16300$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$logic_and$pulseProcessor.v:115$464_Y
.sym 117712 $abc$16300$n1536
.sym 117713 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 117714 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 117715 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 117716 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 117717 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 117718 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 117719 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$13476[1]_inv
.sym 117720 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$11969
.sym 117723 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 117724 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 117725 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 117726 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 117727 $abc$16300$n1098
.sym 117728 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 117729 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 117730 $abc$16300$n1541
.sym 117731 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 117732 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 117733 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 117734 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 117735 $abc$16300$techmap$genblock$lighthouse.v:50$248[2].\pulseProcessor.$logic_and$pulseProcessor.v:116$467_Y
.sym 117736 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 117737 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 117738 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 117743 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_in
.sym 117751 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_in
.sym 117752 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_prev_d
.sym 117753 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 117754 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 117759 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.d_in
.sym 117760 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_prev_d
.sym 117927 $abc$16300$n1319
.sym 117928 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[3]
.sym 117931 $abc$16300$n1319
.sym 117932 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[7]
.sym 117935 $abc$16300$n1319
.sym 117936 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[2]
.sym 117939 $abc$16300$n1319
.sym 117940 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[5]
.sym 117947 uart.tx_counter[3]
.sym 117948 uart.tx_counter[5]
.sym 117949 uart.tx_counter[6]
.sym 117951 $abc$16300$n1319
.sym 117952 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[4]
.sym 117955 $abc$16300$n1319
.sym 117956 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[6]
.sym 117959 $abc$16300$n1319
.sym 117960 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[8]
.sym 117975 uart.tx_counter[0]
.sym 117976 uart.tx_counter[2]
.sym 117977 uart.tx_counter[6]
.sym 117979 uart.tx_counter[2]
.sym 117980 uart.tx_counter[4]
.sym 117981 uart.tx_counter[7]
.sym 117982 uart.tx_counter[8]
.sym 117987 uart.tx_counter[1]
.sym 117988 uart.tx_counter[4]
.sym 117989 uart.tx_counter[7]
.sym 117990 uart.tx_counter[8]
.sym 118059 $abc$16300$genblock$lighthouse.v:50$249[3].\pulseProcessor.e_in
.sym 118155 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 118195 pulseFifo.fifo.memory_out[41]
.sym 118196 pulseFifo.fifo.pass_out[41]
.sym 118197 pulseFifo.fifo.use_pass_out
.sym 118207 pulseFifo.fifo.memory_out[43]
.sym 118208 pulseFifo.fifo.pass_out[43]
.sym 118209 pulseFifo.fifo.use_pass_out
.sym 118215 pulseFifo.fifo_in_ts[11]
.sym 118223 pulseFifo.fifo.in_length[8]
.sym 118227 pulseFifo.fifo_in_ts[10]
.sym 118231 pulseFifo.fifo_in_ts[13]
.sym 118235 pp_timestamp[96]
.sym 118236 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 118237 $abc$16300$n1135
.sym 118238 $abc$16300$auto$wreduce.cc:445:run$1392[0]_inv
.sym 118243 pulseFifo.fifo_in_ts[0]
.sym 118247 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 118248 pp_timestamp[64]
.sym 118259 buffered_measurement[11]
.sym 118260 buffered_measurement[43]
.sym 118261 byte_ctr[2]
.sym 118263 pulseFifo.fifo.memory_out[11]
.sym 118264 pulseFifo.fifo.pass_out[11]
.sym 118265 pulseFifo.fifo.use_pass_out
.sym 118283 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 118307 pp_timestamp[64]
.sym 118311 pulseFifo.fifo.memory_out[30]
.sym 118312 pulseFifo.fifo.pass_out[30]
.sym 118313 pulseFifo.fifo.use_pass_out
.sym 118315 $abc$16300$auto$wreduce.cc:445:run$1393[29]
.sym 118316 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 118319 pulseFifo.fifo.memory_out[19]
.sym 118320 pulseFifo.fifo.pass_out[19]
.sym 118321 pulseFifo.fifo.use_pass_out
.sym 118331 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 118332 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 118339 buffered_measurement[19]
.sym 118340 buffered_measurement[51]
.sym 118341 byte_ctr[2]
.sym 118343 pulseFifo.fifo_in_ts[22]
.sym 118347 pulseFifo.fifo_in_ts[18]
.sym 118351 pulseFifo.fifo_in_ts[19]
.sym 118355 pulseFifo.fifo_in_ts[16]
.sym 118359 pulseFifo.fifo_in_ts[21]
.sym 118367 $abc$16300$auto$rtlil.cc:1819:NotGate$16258
.sym 118371 pulseFifo.fifo_in_ts[24]
.sym 118379 time_ctr[23]
.sym 118391 pp_timestamp[84]
.sym 118392 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 118393 $abc$16300$n1199
.sym 118394 $abc$16300$n1200
.sym 118395 time_ctr[19]
.sym 118399 $abc$16300$auto$wreduce.cc:445:run$1395[120]
.sym 118400 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 118401 $abc$16300$n1211
.sym 118402 $abc$16300$auto$wreduce.cc:445:run$1392[24]_inv
.sym 118403 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 118404 pp_timestamp[88]
.sym 118407 time_ctr[23]
.sym 118411 $abc$16300$auto$wreduce.cc:445:run$1395[124]
.sym 118412 $abc$16300$techmap\pulseFifo.$logic_and$multiPulseFifo.v:59$320_Y
.sym 118413 $abc$16300$n1223
.sym 118414 $abc$16300$auto$wreduce.cc:445:run$1392[28]_inv
.sym 118415 time_ctr[19]
.sym 118427 time_ctr[27]
.sym 118431 $abc$16300$auto$wreduce.cc:445:run$1393[30]
.sym 118432 pp_timestamp[92]
.sym 118459 $abc$16300$auto$wreduce.cc:445:run$1388[0]
.sym 118463 time_ctr[27]
.sym 118715 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 118716 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 118717 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 118718 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 118719 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 118720 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 118721 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 118722 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 118723 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[0]
.sym 118724 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[2]
.sym 118725 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[1]
.sym 118726 $abc$16300$genblock$lighthouse.v:50$248[2].\pulseProcessor.config_state[3]
.sym 118907 $abc$16300$n1319
.sym 118908 $abc$16300$techmap\uart.$add$uart.v:129$365_Y[0]
.sym 118916 $PACKER_VCC_NET
.sym 118917 uart.tx_counter[0]
.sym 118919 $abc$16300$n1024
.sym 118920 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4763[0]_inv
.sym 118921 $abc$16300$n1026
.sym 118923 $abc$16300$techmap\uart.$procmux$1158_Y[0]
.sym 118924 $abc$16300$n1020
.sym 118925 $abc$16300$n1021
.sym 118926 $abc$16300$n1024
.sym 118927 uart.tx_counter[0]
.sym 118928 uart.tx_counter[1]
.sym 118939 $abc$16300$n1026
.sym 118940 $abc$16300$n1024
.sym 118941 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4763[0]_inv
.sym 118942 uart_ready
.sym 118943 uart.tx_counter[0]
.sym 118944 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14713_inv
.sym 118945 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 118947 $abc$16300$n1319
.sym 118948 uart.tx_counter[1]
.sym 119059 $abc$16300$n948
.sym 119060 $abc$16300$n947
.sym 119061 data_in_buffer
.sym 119062 sync_data[48]
.sym 119123 pulseFifo.fifo_in_ts[4]
.sym 119135 pulseFifo.fifo.in_length[12]
.sym 119139 pulseFifo.fifo_in_ts[6]
.sym 119143 pulseFifo.fifo_in_length[7]
.sym 119147 pulseFifo.fifo.in_length[14]
.sym 119151 pulseFifo.fifo_in_length[5]
.sym 119155 buffered_measurement[9]
.sym 119156 buffered_measurement[41]
.sym 119157 byte_ctr[2]
.sym 119159 buffered_measurement[10]
.sym 119160 buffered_measurement[42]
.sym 119161 byte_ctr[2]
.sym 119163 pulseFifo.fifo_in_length[3]
.sym 119167 pulseFifo.fifo_in_length[1]
.sym 119171 pulseFifo.fifo.in_length[13]
.sym 119175 pulseFifo.fifo.memory_out[46]
.sym 119176 pulseFifo.fifo.pass_out[46]
.sym 119177 pulseFifo.fifo.use_pass_out
.sym 119179 pulseFifo.fifo.memory_out[40]
.sym 119180 pulseFifo.fifo.pass_out[40]
.sym 119181 pulseFifo.fifo.use_pass_out
.sym 119183 buffered_measurement[13]
.sym 119184 buffered_measurement[45]
.sym 119185 byte_ctr[2]
.sym 119187 buffered_measurement[8]
.sym 119188 buffered_measurement[40]
.sym 119189 byte_ctr[2]
.sym 119191 pulseFifo.fifo.memory_out[10]
.sym 119192 pulseFifo.fifo.pass_out[10]
.sym 119193 pulseFifo.fifo.use_pass_out
.sym 119195 pulseFifo.fifo.memory_out[0]
.sym 119196 pulseFifo.fifo.pass_out[0]
.sym 119197 pulseFifo.fifo.use_pass_out
.sym 119203 pulseFifo.fifo.memory_out[13]
.sym 119204 pulseFifo.fifo.pass_out[13]
.sym 119205 pulseFifo.fifo.use_pass_out
.sym 119207 pulseFifo.fifo_in_ts[12]
.sym 119215 pulseFifo.fifo_in_ts[5]
.sym 119219 pulseFifo.fifo_in_ts[7]
.sym 119223 pulseFifo.fifo_in_ts[1]
.sym 119227 pulseFifo.fifo_in_ts[14]
.sym 119231 pulseFifo.fifo_in_ts[15]
.sym 119235 pulseFifo.fifo_in_ts[3]
.sym 119248 pulseFifo.fifo.do_shift_in
.sym 119249 pulseFifo.fifo.wptr[0]
.sym 119271 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[3]
.sym 119275 pulseFifo.fifo_in_ts[27]
.sym 119279 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[1]
.sym 119283 pulseFifo.fifo_in_ts[17]
.sym 119287 pulseFifo.fifo_in_ts[23]
.sym 119291 buffered_measurement[30]
.sym 119292 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][22]_inv
.sym 119293 byte_ctr[0]
.sym 119294 byte_ctr[1]
.sym 119295 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[4]
.sym 119299 pulseFifo.fifo_in_ts[25]
.sym 119311 pulseFifo.fifo.memory_out[24]
.sym 119312 pulseFifo.fifo.pass_out[24]
.sym 119313 pulseFifo.fifo.use_pass_out
.sym 119315 pulseFifo.fifo.memory_out[22]
.sym 119316 pulseFifo.fifo.pass_out[22]
.sym 119317 pulseFifo.fifo.use_pass_out
.sym 119319 buffered_measurement[22]
.sym 119320 buffered_measurement[54]
.sym 119321 byte_ctr[2]
.sym 119323 pulseFifo.fifo.memory_out[18]
.sym 119324 pulseFifo.fifo.pass_out[18]
.sym 119325 pulseFifo.fifo.use_pass_out
.sym 119327 pulseFifo.fifo.memory_out[21]
.sym 119328 pulseFifo.fifo.pass_out[21]
.sym 119329 pulseFifo.fifo.use_pass_out
.sym 119331 buffered_measurement[18]
.sym 119332 buffered_measurement[50]
.sym 119333 byte_ctr[2]
.sym 119363 sync_data[48]
.sym 119395 pulseFifo.fifo_in_ts[28]
.sym 119879 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$14975[0]
.sym 119880 $abc$16300$n1017
.sym 119881 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14713_inv
.sym 119882 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$14678
.sym 119887 uart.tx_state[0]
.sym 119888 uart.tx_state[1]
.sym 119899 uart.tx_state[0]
.sym 119900 uart.tx_state[1]
.sym 119907 $abc$16300$techmap\uart.$procmux$1158_Y[0]
.sym 119911 data_in_buffer
.sym 119912 uart_ready
.sym 119975 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 119976 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 119979 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 119995 uart_ready
.sym 119996 data_in_buffer
.sym 120007 byte_ctr[0]
.sym 120008 byte_ctr[1]
.sym 120009 byte_ctr[2]
.sym 120019 sync_data[48]
.sym 120020 $abc$16300$n947
.sym 120021 $abc$16300$n948
.sym 120022 data_in_buffer
.sym 120027 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 120028 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 120029 byte_ctr[0]
.sym 120030 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 120035 byte_ctr[1]
.sym 120036 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 120059 pulseFifo.fifo_in_length[4]
.sym 120071 buffered_measurement[12]
.sym 120072 buffered_measurement[44]
.sym 120073 byte_ctr[2]
.sym 120075 pulseFifo.fifo.memory_out[4]
.sym 120076 pulseFifo.fifo.pass_out[4]
.sym 120077 pulseFifo.fifo.use_pass_out
.sym 120079 pulseFifo.fifo.memory_out[36]
.sym 120080 pulseFifo.fifo.pass_out[36]
.sym 120081 pulseFifo.fifo.use_pass_out
.sym 120083 pulseFifo.fifo.memory_out[38]
.sym 120084 pulseFifo.fifo.pass_out[38]
.sym 120085 pulseFifo.fifo.use_pass_out
.sym 120087 buffered_measurement[6]
.sym 120088 buffered_measurement[38]
.sym 120089 byte_ctr[2]
.sym 120091 pulseFifo.fifo.memory_out[6]
.sym 120092 pulseFifo.fifo.pass_out[6]
.sym 120093 pulseFifo.fifo.use_pass_out
.sym 120095 pulseFifo.fifo.memory_out[44]
.sym 120096 pulseFifo.fifo.pass_out[44]
.sym 120097 pulseFifo.fifo.use_pass_out
.sym 120099 buffered_measurement[4]
.sym 120100 buffered_measurement[36]
.sym 120101 byte_ctr[2]
.sym 120103 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][6]_inv
.sym 120104 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][14]_inv
.sym 120105 byte_ctr[1]
.sym 120106 byte_ctr[0]
.sym 120107 pulseFifo.fifo.memory_out[9]
.sym 120108 pulseFifo.fifo.pass_out[9]
.sym 120109 pulseFifo.fifo.use_pass_out
.sym 120111 pulseFifo.fifo.memory_out[42]
.sym 120112 pulseFifo.fifo.pass_out[42]
.sym 120113 pulseFifo.fifo.use_pass_out
.sym 120115 pulseFifo.fifo.memory_out[45]
.sym 120116 pulseFifo.fifo.pass_out[45]
.sym 120117 pulseFifo.fifo.use_pass_out
.sym 120119 pulseFifo.fifo.memory_out[34]
.sym 120120 pulseFifo.fifo.pass_out[34]
.sym 120121 pulseFifo.fifo.use_pass_out
.sym 120123 pulseFifo.fifo.memory_out[29]
.sym 120124 pulseFifo.fifo.pass_out[29]
.sym 120125 pulseFifo.fifo.use_pass_out
.sym 120127 pulseFifo.fifo.memory_out[33]
.sym 120128 pulseFifo.fifo.pass_out[33]
.sym 120129 pulseFifo.fifo.use_pass_out
.sym 120131 pulseFifo.fifo.memory_out[37]
.sym 120132 pulseFifo.fifo.pass_out[37]
.sym 120133 pulseFifo.fifo.use_pass_out
.sym 120135 buffered_measurement[5]
.sym 120136 buffered_measurement[37]
.sym 120137 byte_ctr[2]
.sym 120139 pulseFifo.fifo_in_length[2]
.sym 120143 pulseFifo.fifo_in_ts[9]
.sym 120147 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][5]_inv
.sym 120148 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][13]_inv
.sym 120149 byte_ctr[1]
.sym 120150 byte_ctr[0]
.sym 120151 pulseFifo.fifo.in_length[10]
.sym 120155 buffered_measurement[32]
.sym 120156 buffered_measurement[0]
.sym 120157 byte_ctr[2]
.sym 120159 buffered_measurement[14]
.sym 120160 buffered_measurement[46]
.sym 120161 byte_ctr[2]
.sym 120163 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][0]_inv
.sym 120164 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][8]_inv
.sym 120165 byte_ctr[1]
.sym 120166 byte_ctr[0]
.sym 120167 buffered_measurement[1]
.sym 120168 buffered_measurement[33]
.sym 120169 byte_ctr[2]
.sym 120171 pulseFifo.fifo.memory_out[5]
.sym 120172 pulseFifo.fifo.pass_out[5]
.sym 120173 pulseFifo.fifo.use_pass_out
.sym 120175 pulseFifo.fifo.memory_out[7]
.sym 120176 pulseFifo.fifo.pass_out[7]
.sym 120177 pulseFifo.fifo.use_pass_out
.sym 120179 pulseFifo.fifo.memory_out[15]
.sym 120180 pulseFifo.fifo.pass_out[15]
.sym 120181 pulseFifo.fifo.use_pass_out
.sym 120183 pulseFifo.fifo.memory_out[1]
.sym 120184 pulseFifo.fifo.pass_out[1]
.sym 120185 pulseFifo.fifo.use_pass_out
.sym 120187 pulseFifo.fifo.memory_out[3]
.sym 120188 pulseFifo.fifo.pass_out[3]
.sym 120189 pulseFifo.fifo.use_pass_out
.sym 120191 pulseFifo.fifo.memory_out[12]
.sym 120192 pulseFifo.fifo.pass_out[12]
.sym 120193 pulseFifo.fifo.use_pass_out
.sym 120195 pulseFifo.fifo.memory_out[14]
.sym 120196 pulseFifo.fifo.pass_out[14]
.sym 120197 pulseFifo.fifo.use_pass_out
.sym 120200 pulseFifo.fifo.do_shift_in
.sym 120201 pulseFifo.fifo.wptr[0]
.sym 120205 pulseFifo.fifo.wptr[1]
.sym 120206 $auto$alumacc.cc:474:replace_alu$1534.C[1]
.sym 120209 pulseFifo.fifo.wptr[2]
.sym 120210 $auto$alumacc.cc:474:replace_alu$1534.C[2]
.sym 120213 pulseFifo.fifo.wptr[3]
.sym 120214 $auto$alumacc.cc:474:replace_alu$1534.C[3]
.sym 120217 pulseFifo.fifo.wptr[4]
.sym 120218 $auto$alumacc.cc:474:replace_alu$1534.C[4]
.sym 120221 pulseFifo.fifo.wptr[5]
.sym 120222 $auto$alumacc.cc:474:replace_alu$1534.C[5]
.sym 120225 pulseFifo.fifo.wptr[6]
.sym 120226 $auto$alumacc.cc:474:replace_alu$1534.C[6]
.sym 120229 pulseFifo.fifo.wptr[7]
.sym 120230 $auto$alumacc.cc:474:replace_alu$1534.C[7]
.sym 120231 buffered_measurement[25]
.sym 120232 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][17]_inv
.sym 120233 byte_ctr[0]
.sym 120234 byte_ctr[1]
.sym 120235 pulseFifo.fifo.memory_out[23]
.sym 120236 pulseFifo.fifo.pass_out[23]
.sym 120237 pulseFifo.fifo.use_pass_out
.sym 120239 pulseFifo.fifo.wptr[4]
.sym 120240 pulseFifo.fifo.rptr[4]
.sym 120241 pulseFifo.fifo.wptr[5]
.sym 120242 pulseFifo.fifo.rptr[5]
.sym 120243 pulseFifo.fifo.memory_out[25]
.sym 120244 pulseFifo.fifo.pass_out[25]
.sym 120245 pulseFifo.fifo.use_pass_out
.sym 120247 buffered_measurement[27]
.sym 120248 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][19]_inv
.sym 120249 byte_ctr[0]
.sym 120250 byte_ctr[1]
.sym 120251 pulseFifo.fifo.memory_out[17]
.sym 120252 pulseFifo.fifo.pass_out[17]
.sym 120253 pulseFifo.fifo.use_pass_out
.sym 120255 buffered_measurement[17]
.sym 120256 buffered_measurement[49]
.sym 120257 byte_ctr[2]
.sym 120259 pulseFifo.fifo.memory_out[27]
.sym 120260 pulseFifo.fifo.pass_out[27]
.sym 120261 pulseFifo.fifo.use_pass_out
.sym 120267 pulseFifo.fifo.memory_out[20]
.sym 120268 pulseFifo.fifo.pass_out[20]
.sym 120269 pulseFifo.fifo.use_pass_out
.sym 120275 pulseFifo.fifo.memory_out[28]
.sym 120276 pulseFifo.fifo.pass_out[28]
.sym 120277 pulseFifo.fifo.use_pass_out
.sym 120279 pulseFifo.fifo.memory_out[16]
.sym 120280 pulseFifo.fifo.pass_out[16]
.sym 120281 pulseFifo.fifo.use_pass_out
.sym 120283 buffered_measurement[26]
.sym 120284 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][18]_inv
.sym 120285 byte_ctr[0]
.sym 120286 byte_ctr[1]
.sym 120291 pulseFifo.fifo.memory_out[26]
.sym 120292 pulseFifo.fifo.pass_out[26]
.sym 120293 pulseFifo.fifo.use_pass_out
.sym 120319 pulseFifo.fifo_in_ts[26]
.sym 120323 pulseFifo.fifo_in_ts[20]
.sym 120851 uart.tx_buffer[0]
.sym 120852 uart.tx_state[0]
.sym 120853 uart.tx_state[1]
.sym 120859 uart.tx_state[0]
.sym 120860 uart.tx_state[1]
.sym 120936 $PACKER_VCC_NET
.sym 120937 uart.tx_bitcount[0]
.sym 120943 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 120944 $abc$16300$n1017
.sym 120959 uart.tx_bitcount[0]
.sym 120960 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 120961 $abc$16300$n1017
.sym 120968 $PACKER_VCC_NET
.sym 120969 byte_ctr[0]
.sym 120971 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 120972 $abc$16300$add$lighthouse.v:178$264_Y[2]
.sym 120983 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 120984 $abc$16300$add$lighthouse.v:178$264_Y[0]
.sym 120987 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$9191[1]
.sym 120988 $abc$16300$auto$dff2dffe.cc:158:make_patterns_logic$8853
.sym 120989 $abc$16300$auto$simplemap.cc:250:simplemap_eqne$8846[1]
.sym 121039 pulseFifo.fifo_in_ts[2]
.sym 121051 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][4]_inv
.sym 121052 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][12]_inv
.sym 121053 byte_ctr[1]
.sym 121054 byte_ctr[0]
.sym 121059 pulseFifo.fifo_in_length[6]
.sym 121063 pulseFifo.fifo.memory_out[47]
.sym 121064 pulseFifo.fifo.pass_out[47]
.sym 121065 pulseFifo.fifo.use_pass_out
.sym 121067 buffered_measurement[2]
.sym 121068 buffered_measurement[34]
.sym 121069 byte_ctr[2]
.sym 121071 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][2]_inv
.sym 121072 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][10]_inv
.sym 121073 byte_ctr[1]
.sym 121074 byte_ctr[0]
.sym 121075 pulseFifo.fifo.memory_out[39]
.sym 121076 pulseFifo.fifo.pass_out[39]
.sym 121077 pulseFifo.fifo.use_pass_out
.sym 121079 pulseFifo.fifo.memory_out[35]
.sym 121080 pulseFifo.fifo.pass_out[35]
.sym 121081 pulseFifo.fifo.use_pass_out
.sym 121087 pulseFifo.fifo.memory_out[2]
.sym 121088 pulseFifo.fifo.pass_out[2]
.sym 121089 pulseFifo.fifo.use_pass_out
.sym 121091 pulseFifo.fifo.pass_out[32]
.sym 121092 pulseFifo.fifo.memory_out[32]
.sym 121093 pulseFifo.fifo.use_pass_out
.sym 121095 uart_ready
.sym 121099 $abc$16300$n1286
.sym 121100 $abc$16300$n1283
.sym 121101 uart.tx_buffer[2]
.sym 121102 uart_ready
.sym 121103 $abc$16300$n1298
.sym 121104 $abc$16300$n1295
.sym 121105 uart.tx_buffer[4]
.sym 121106 uart_ready
.sym 121107 $abc$16300$n1304
.sym 121108 $abc$16300$n1301
.sym 121109 uart.tx_buffer[5]
.sym 121110 uart_ready
.sym 121111 $abc$16300$n1316
.sym 121112 $abc$16300$n1313
.sym 121113 uart.tx_buffer[7]
.sym 121114 uart_ready
.sym 121115 $abc$16300$n1292
.sym 121116 $abc$16300$n1289
.sym 121117 uart.tx_buffer[3]
.sym 121118 uart_ready
.sym 121119 $abc$16300$n1280
.sym 121120 $abc$16300$n1277
.sym 121121 uart.tx_buffer[1]
.sym 121122 uart_ready
.sym 121123 $abc$16300$n1310
.sym 121124 $abc$16300$n1307
.sym 121125 uart.tx_buffer[6]
.sym 121126 uart_ready
.sym 121127 $abc$16300$n1391
.sym 121128 $abc$16300$n1392
.sym 121129 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$10\buffer[119:0][7]_inv
.sym 121130 byte_ctr[0]
.sym 121131 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][3]_inv
.sym 121132 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][11]_inv
.sym 121133 byte_ctr[1]
.sym 121134 byte_ctr[0]
.sym 121135 buffered_measurement[31]
.sym 121136 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][15]_inv
.sym 121137 byte_ctr[1]
.sym 121139 buffered_measurement[15]
.sym 121140 buffered_measurement[47]
.sym 121141 byte_ctr[2]
.sym 121143 buffered_measurement[3]
.sym 121144 buffered_measurement[35]
.sym 121145 byte_ctr[2]
.sym 121147 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][1]_inv
.sym 121148 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][9]_inv
.sym 121149 byte_ctr[1]
.sym 121150 byte_ctr[0]
.sym 121151 buffered_measurement[7]
.sym 121152 buffered_measurement[39]
.sym 121153 byte_ctr[1]
.sym 121154 byte_ctr[2]
.sym 121155 buffered_measurement[29]
.sym 121156 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][21]_inv
.sym 121157 byte_ctr[0]
.sym 121158 byte_ctr[1]
.sym 121171 buffered_measurement[23]
.sym 121172 buffered_measurement[55]
.sym 121173 byte_ctr[2]
.sym 121174 byte_ctr[1]
.sym 121176 pulseFifo.fifo.do_shift_out
.sym 121177 pulseFifo.fifo.rptr[0]
.sym 121183 sync_data[48]
.sym 121191 pulseFifo.fifo.wptr[0]
.sym 121192 pulseFifo.fifo.rptr[0]
.sym 121193 pulseFifo.fifo.wptr[6]
.sym 121194 pulseFifo.fifo.rptr[6]
.sym 121195 pulseFifo.fifo.wptr[3]
.sym 121196 pulseFifo.fifo.rptr[3]
.sym 121197 pulseFifo.fifo.wptr[7]
.sym 121198 pulseFifo.fifo.rptr[7]
.sym 121199 pulseFifo.fifo.wptr[1]
.sym 121200 pulseFifo.fifo.rptr[1]
.sym 121201 pulseFifo.fifo.wptr[2]
.sym 121202 pulseFifo.fifo.rptr[2]
.sym 121203 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[6]
.sym 121207 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[5]
.sym 121211 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[0]
.sym 121215 $abc$16300$n1127
.sym 121216 $abc$16300$n1128
.sym 121217 $abc$16300$auto$simplemap.cc:127:simplemap_reduce$4911[2]_inv
.sym 121218 $abc$16300$n1130
.sym 121219 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[2]
.sym 121223 sync_data[48]
.sym 121227 sync_data[48]
.sym 121231 buffered_measurement[21]
.sym 121232 buffered_measurement[53]
.sym 121233 byte_ctr[2]
.sym 121235 sync_data[48]
.sym 121239 buffered_measurement[20]
.sym 121240 buffered_measurement[52]
.sym 121241 byte_ctr[2]
.sym 121243 buffered_measurement[24]
.sym 121244 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][16]_inv
.sym 121245 byte_ctr[0]
.sym 121246 byte_ctr[1]
.sym 121247 buffered_measurement[16]
.sym 121248 buffered_measurement[48]
.sym 121249 byte_ctr[2]
.sym 121251 buffered_measurement[28]
.sym 121252 $abc$16300$techmap$shiftx$lighthouse.v:166$259.$3\buffer[119:0][20]_inv
.sym 121253 byte_ctr[0]
.sym 121254 byte_ctr[1]
.sym 121263 sync_data[48]
.sym 121267 sync_data[48]
.sym 121899 uart.tx_bitcount[1]
.sym 122031 pulseFifo.fifo.in_length[15]
.sym 122043 pulseFifo.fifo_in_length[0]
.sym 122067 pulseFifo.fifo.memory_out[8]
.sym 122068 pulseFifo.fifo.pass_out[8]
.sym 122069 pulseFifo.fifo.use_pass_out
.sym 122095 $techmap1571\pulseFifo.fifo.memory.2.0.0.A1ADDR_11[7]
.sym 122103 pulseFifo.fifo_in_ts[8]
.sym 122147 pulseFifo.fifo.use_pass_out
.sym 122148 pulseFifo.fifo.memory_out[31]
.sym 122152 pulseFifo.fifo.do_shift_out
.sym 122153 pulseFifo.fifo.rptr[0]
.sym 122157 pulseFifo.fifo.rptr[1]
.sym 122158 $auto$alumacc.cc:474:replace_alu$1537.C[1]
.sym 122161 pulseFifo.fifo.rptr[2]
.sym 122162 $auto$alumacc.cc:474:replace_alu$1537.C[2]
.sym 122165 pulseFifo.fifo.rptr[3]
.sym 122166 $auto$alumacc.cc:474:replace_alu$1537.C[3]
.sym 122169 pulseFifo.fifo.rptr[4]
.sym 122170 $auto$alumacc.cc:474:replace_alu$1537.C[4]
.sym 122173 pulseFifo.fifo.rptr[5]
.sym 122174 $auto$alumacc.cc:474:replace_alu$1537.C[5]
.sym 122177 pulseFifo.fifo.rptr[6]
.sym 122178 $auto$alumacc.cc:474:replace_alu$1537.C[6]
.sym 122181 pulseFifo.fifo.rptr[7]
.sym 122182 $auto$alumacc.cc:474:replace_alu$1537.C[7]
.sym 122856 uart.tx_bitcount[0]
.sym 122861 uart.tx_bitcount[1]
.sym 122865 uart.tx_bitcount[2]
.sym 122866 $auto$alumacc.cc:474:replace_alu$1555.C[2]
.sym 122883 uart.tx_bitcount[0]
.sym 122884 uart.tx_bitcount[1]
.sym 122885 uart.tx_bitcount[2]
