Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,21
design__inferred_latch__count,0
design__instance__count,1468
design__instance__area,40526.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0017688883235678077
power__switching__total,0.00021727268176618963
power__leakage__total,0.000001554204118292546
power__total,0.0019877152517437935
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,0.0
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.0
timing__hold__ws__corner:nom_fast_1p32V_m40C,8.0227853298234
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.460567930163418
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.0
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.0
timing__hold__ws__corner:nom_slow_1p08V_125C,8.407701439703953
timing__setup__ws__corner:nom_slow_1p08V_125C,11.0461651840933
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,0.0
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.0
timing__hold__ws__corner:nom_typ_1p20V_25C,8.160543582971798
timing__setup__ws__corner:nom_typ_1p20V_25C,11.306735423520674
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.0
clock__skew__worst_setup,0.0
timing__hold__ws,8.0227853298234
timing__setup__ws,11.0461651840933
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 313.74
design__core__bbox,2.88 3.78 199.2 309.96
design__io,45
design__die__area,63400.6
design__core__area,60109.3
design__instance__count__stdcell,1468
design__instance__area__stdcell,40526.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.674213
design__instance__utilization__stdcell,0.674213
design__rows,81
design__rows:CoreSite,81
design__sites,33129
design__sites:CoreSite,33129
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,30
design__instance__area__class:inverter,163.296
design__instance__count__class:sequential_cell,677
design__instance__area__class:sequential_cell,31664.9
design__instance__count__class:multi_input_combinational_cell,486
design__instance__area__class:multi_input_combinational_cell,5731.69
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,272
design__instance__area__class:timing_repair_buffer,2944.77
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,33982.2
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2149
route__net__special,2
route__drc_errors__iter:0,474
route__wirelength__iter:0,34714
route__drc_errors__iter:1,124
route__wirelength__iter:1,34343
route__drc_errors__iter:2,150
route__wirelength__iter:2,34253
route__drc_errors__iter:3,10
route__wirelength__iter:3,34220
route__drc_errors__iter:4,0
route__wirelength__iter:4,34219
route__drc_errors,0
route__wirelength,34219
route__vias,9153
route__vias__singlecut,9153
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,311.835
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,662
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,662
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,662
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,662
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19998
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.000022819
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000231967
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000122335
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000231967
design_powergrid__voltage__worst,0.0000231967
design_powergrid__voltage__worst__net:VPWR,1.19998
design_powergrid__drop__worst,0.0000231967
design_powergrid__drop__worst__net:VPWR,0.000022819
design_powergrid__voltage__worst__net:VGND,0.0000231967
design_powergrid__drop__worst__net:VGND,0.0000231967
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00001239999999999999986239306026813977723577409051358699798583984375
ir__drop__worst,0.000022799999999999998544740476003056528497836552560329437255859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
