
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.6 Build EDK_P.68d
# Wed Sep 18 14:41:49 2013
# Target Board:  em.avnet.com ZedBoard Rev C
# Family:    zynq
# Device:    xc7z020
# Package:   clg484
# Speed Grade:  -1
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT SWs_4Bits_TRI_IO = SWs_8Bits_TRI_IO, DIR = IO, VEC = [3:0]
 PORT BTNs_4Bits_TRI_IO = BTNs_5Bits_TRI_IO, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
 PORT hdmi_rx_0_LED_pin = hdmi_rx_0_LED, DIR = O, VEC = [3:0]
 PORT hdmi_rx_0_HDMI_OUT_EN_pin = hdmi_rx_0_HDMI_OUT_EN, DIR = O
 PORT hdmi_rx_0_HDMI_HPD_pin = hdmi_rx_0_HDMI_HPD, DIR = O
 PORT hdmi_rx_0_HDMI_CLK_P = hdmi_rx_0_HDMI_CLK_P, DIR = I, SIGIS = CLK, CLK_FREQ = 40000000
 PORT hdmi_rx_0_HDMI_CLK_N = hdmi_rx_0_HDMI_CLK_N, DIR = I, SIGIS = CLK, CLK_FREQ = 40000000
 PORT hdmi_rx_0_HDMI_SCL = hdmi_rx_0_HDMI_SCL, DIR = I
 PORT hdmi_rx_0_HDMI_D_P = hdmi_rx_0_HDMI_D_P, DIR = I, VEC = [2:0]
 PORT hdmi_rx_0_HDMI_D_N = hdmi_rx_0_HDMI_D_N, DIR = I, VEC = [2:0]
 PORT hdmi_rx_0_HDMI_SDA = hdmi_rx_0_HDMI_SDA, DIR = IO
 PORT VGA_RED = util_bus_split_0_Out1, DIR = O, VEC = [4:0]
 PORT VGA_GREEN = util_bus_split_1_Out1, DIR = O, VEC = [5:0]
 PORT VGA_BLUE = util_bus_split_2_Out1, DIR = O, VEC = [4:0]
 PORT axi_linearfilter_0_HSYNC_O_pin = axi_linearfilter_0_HSYNC_O, DIR = O
 PORT axi_linearfilter_0_VSYNC_O_pin = axi_linearfilter_0_VSYNC_O, DIR = O
 PORT hdmi_rx_0_JE_pin = hdmi_rx_0_JE, DIR = O, VEC = [7:0]


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 100000000
 PARAMETER C_FCLK_CLK1_FREQ = 200000000
 PARAMETER C_FCLK_CLK2_FREQ = 100000000
 PARAMETER C_FCLK_CLK3_FREQ = 100000000
 PARAMETER C_EN_EMIO_GPIO = 0
 PARAMETER C_USE_S_AXI_HP0 = 0
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = axi_vdma_0.M_AXI_MM2S
 BUS_INTERFACE M_AXI_GP0 = axi4lite_0
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N_0
 PORT M_AXI_GP0_ACLK = processing_system7_0_FCLK_CLK0
 PORT FCLK_CLK1 = processing_system7_0_FCLK_CLK1
END

BEGIN hdmi_rx
 PARAMETER INSTANCE = hdmi_rx_0
 PARAMETER HW_VER = 1.00.a
 PORT SYSCLK = processing_system7_0_FCLK_CLK1
 PORT LED = hdmi_rx_0_LED
 PORT HDMI_OUT_EN = hdmi_rx_0_HDMI_OUT_EN
 PORT VGA_VS = hdmi_rx_0_VGA_VS
 PORT VGA_R = hdmi_rx_0_VGA_R
 PORT VGA_B = hdmi_rx_0_VGA_B
 PORT VGA_HS = hdmi_rx_0_VGA_HS
 PORT HDMI_HPD = hdmi_rx_0_HDMI_HPD
 PORT VGA_G = hdmi_rx_0_VGA_G
 PORT HDMI_CLK_P = hdmi_rx_0_HDMI_CLK_P
 PORT HDMI_CLK_N = hdmi_rx_0_HDMI_CLK_N
 PORT HDMI_SCL = hdmi_rx_0_HDMI_SCL
 PORT HDMI_D_P = hdmi_rx_0_HDMI_D_P
 PORT HDMI_D_N = hdmi_rx_0_HDMI_D_N
 PORT HDMI_SDA = hdmi_rx_0_HDMI_SDA
 PORT PXL_CLK = hdmi_rx_0_PXL_CLK
 PORT PXL_CLK_LOCKED = hdmi_rx_0_PXL_CLK_LOCKED
 PORT VGA_DE = hdmi_rx_0_VGA_DE
 PORT VGA_DATA = hdmi_rx_0_VGA_DATA
 PORT BTN = net_gnd
 PORT JE = hdmi_rx_0_JE
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT interconnect_aclk = processing_system7_0_FCLK_CLK0
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET0_N_0
END

BEGIN axi_gpio
 PARAMETER INSTANCE = SWs_4Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT GPIO_IO = SWs_8Bits_TRI_IO
END

BEGIN axi_gpio
 PARAMETER INSTANCE = BTNs_4Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 4
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x41240000
 PARAMETER C_HIGHADDR = 0x4124ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT GPIO_IO = BTNs_5Bits_TRI_IO
END

BEGIN axi_linearfilter
 PARAMETER INSTANCE = axi_linearfilter_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x6f400000
 PARAMETER C_HIGHADDR = 0x6f40ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT DE_O = axi_linearfilter_0_DE_O
 PORT HSYNC_O = axi_linearfilter_0_HSYNC_O
 PORT VSYNC_O = axi_linearfilter_0_VSYNC_O
 PORT PIX_CLK_I = hdmi_rx_0_PXL_CLK
 PORT PLL_LOCKED_I = hdmi_rx_0_PXL_CLK_LOCKED
 PORT VSYNC_I = axi_color_space_0_VSYNC_O
 PORT DE_I = axi_color_space_0_DE_O
 PORT HSYNC_I = axi_color_space_0_HSYNC_O
 PORT DATA_I = axi_color_space_0_DATA_O
 PORT DATA_O = axi_linearfilter_0_DATA_O
END

BEGIN axi_color_space
 PARAMETER INSTANCE = axi_color_space_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x70e00000
 PARAMETER C_HIGHADDR = 0x70e0ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = processing_system7_0_FCLK_CLK0
 PORT PIX_CLK_I = hdmi_rx_0_PXL_CLK
 PORT PLL_LOCKED_I = hdmi_rx_0_PXL_CLK_LOCKED
 PORT HSYNC_O = axi_color_space_0_HSYNC_O
 PORT DATA_O = axi_color_space_0_DATA_O
 PORT VSYNC_O = axi_color_space_0_VSYNC_O
 PORT DE_O = axi_color_space_0_DE_O
 PORT VSYNC_I = hdmi_rx_0_VGA_VS
 PORT HSYNC_I = hdmi_rx_0_VGA_HS
 PORT DE_I = hdmi_rx_0_VGA_DE
 PORT DATA_I = hdmi_rx_0_VGA_DATA
END

BEGIN util_bus_split
 PARAMETER INSTANCE = util_bus_split_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SIZE_IN = 24
 PARAMETER C_SPLIT = 5
 PORT Sig = axi_linearfilter_0_DATA_O
 PORT Out1 = util_bus_split_0_Out1
END

BEGIN util_bus_split
 PARAMETER INSTANCE = util_bus_split_1
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SIZE_IN = 24
 PARAMETER C_LEFT_POS = 8
 PARAMETER C_SPLIT = 14
 PORT Sig = axi_linearfilter_0_DATA_O
 PORT Out1 = util_bus_split_1_Out1
END

BEGIN util_bus_split
 PARAMETER INSTANCE = util_bus_split_2
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_SIZE_IN = 24
 PARAMETER C_LEFT_POS = 16
 PARAMETER C_SPLIT = 21
 PORT Out1 = util_bus_split_2_Out1
 PORT Sig = axi_linearfilter_0_DATA_O
END

