{
  "module_name": "pinctrl-lakefield.c",
  "hash_id": "cde0ab49de47557335aeca336882a6f3a810d613f9f20a5083a9650c573efba7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/intel/pinctrl-lakefield.c",
  "human_readable_source": "\n \n\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n\n#include <linux/pinctrl/pinctrl.h>\n\n#include \"pinctrl-intel.h\"\n\n#define LKF_PAD_OWN\t0x020\n#define LKF_PADCFGLOCK\t0x070\n#define LKF_HOSTSW_OWN\t0x090\n#define LKF_GPI_IS\t0x100\n#define LKF_GPI_IE\t0x110\n\n#define LKF_GPP(r, s, e, g)\t\t\t\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.reg_num = (r),\t\t\t\t\\\n\t\t.base = (s),\t\t\t\t\\\n\t\t.size = ((e) - (s) + 1),\t\t\\\n\t\t.gpio_base = (g),\t\t\t\\\n\t}\n\n#define LKF_COMMUNITY(b, s, e, g)\t\t\t\\\n\tINTEL_COMMUNITY_GPPS(b, s, e, g, LKF)\n\n \nstatic const struct pinctrl_pin_desc lkf_pins[] = {\n\t \n\tPINCTRL_PIN(0, \"MDSI_A_TE0\"),\n\tPINCTRL_PIN(1, \"MDSI_A_TE1\"),\n\tPINCTRL_PIN(2, \"PANEL0_AVDD_EN\"),\n\tPINCTRL_PIN(3, \"PANEL0_BKLTEN\"),\n\tPINCTRL_PIN(4, \"PANEL0_BKLTCTL\"),\n\tPINCTRL_PIN(5, \"PANEL1_AVDD_EN\"),\n\tPINCTRL_PIN(6, \"PANEL1_BKLTEN\"),\n\tPINCTRL_PIN(7, \"PANEL1_BKLTCTL\"),\n\tPINCTRL_PIN(8, \"THC0_SPI1_IO_0\"),\n\tPINCTRL_PIN(9, \"THC0_SPI1_IO_1\"),\n\tPINCTRL_PIN(10, \"THC0_SPI1_IO_2\"),\n\tPINCTRL_PIN(11, \"THC0_SPI1_IO_3\"),\n\tPINCTRL_PIN(12, \"THC0_SPI1_CSB\"),\n\tPINCTRL_PIN(13, \"THC0_SPI1_CLK\"),\n\tPINCTRL_PIN(14, \"THC0_SPI1_RESETB\"),\n\tPINCTRL_PIN(15, \"THC0_SPI1_CLK_FB\"),\n\tPINCTRL_PIN(16, \"SPI_TOUCH_CLK_FB\"),\n\tPINCTRL_PIN(17, \"THC1_SPI2_IO_0\"),\n\tPINCTRL_PIN(18, \"THC1_SPI2_IO_1\"),\n\tPINCTRL_PIN(19, \"THC1_SPI2_IO_2\"),\n\tPINCTRL_PIN(20, \"THC1_SPI2_IO_3\"),\n\tPINCTRL_PIN(21, \"THC1_SPI2_CSB\"),\n\tPINCTRL_PIN(22, \"THC1_SPI2_CLK\"),\n\tPINCTRL_PIN(23, \"THC1_SPI2_RESETB\"),\n\tPINCTRL_PIN(24, \"THC1_SPI2_CLK_FB\"),\n\tPINCTRL_PIN(25, \"eSPI_IO_0\"),\n\tPINCTRL_PIN(26, \"eSPI_IO_1\"),\n\tPINCTRL_PIN(27, \"eSPI_IO_2\"),\n\tPINCTRL_PIN(28, \"eSPI_IO_3\"),\n\tPINCTRL_PIN(29, \"eSPI_CSB\"),\n\tPINCTRL_PIN(30, \"eSPI_RESETB\"),\n\tPINCTRL_PIN(31, \"eSPI_CLK\"),\n\tPINCTRL_PIN(32, \"eSPI_CLK_FB\"),\n\tPINCTRL_PIN(33, \"FAST_SPI0_IO_0\"),\n\tPINCTRL_PIN(34, \"FAST_SPI0_IO_1\"),\n\tPINCTRL_PIN(35, \"FAST_SPI0_IO_2\"),\n\tPINCTRL_PIN(36, \"FAST_SPI0_IO_3\"),\n\tPINCTRL_PIN(37, \"FAST_SPI0_CSB_0\"),\n\tPINCTRL_PIN(38, \"FAST_SPI0_CSB_2\"),\n\tPINCTRL_PIN(39, \"FAST_SPI0_CLK\"),\n\tPINCTRL_PIN(40, \"FAST_SPI_CLK_FB\"),\n\tPINCTRL_PIN(41, \"FAST_SPI0_CSB_1\"),\n\tPINCTRL_PIN(42, \"ISH_GP_12\"),\n\tPINCTRL_PIN(43, \"THC0_SPI1_INTB\"),\n\tPINCTRL_PIN(44, \"THC1_SPI2_INTB\"),\n\tPINCTRL_PIN(45, \"PANEL0_AVEE_EN\"),\n\tPINCTRL_PIN(46, \"PANEL0_VIO_EN\"),\n\tPINCTRL_PIN(47, \"PANEL1_AVEE_EN\"),\n\tPINCTRL_PIN(48, \"PANEL1_VIO_EN\"),\n\tPINCTRL_PIN(49, \"PANEL0_RESET\"),\n\tPINCTRL_PIN(50, \"PANEL1_RESET\"),\n\tPINCTRL_PIN(51, \"ISH_GP_15\"),\n\tPINCTRL_PIN(52, \"ISH_GP_16\"),\n\tPINCTRL_PIN(53, \"ISH_GP_17\"),\n\tPINCTRL_PIN(54, \"ISH_GP_18\"),\n\tPINCTRL_PIN(55, \"ISH_GP_19\"),\n\tPINCTRL_PIN(56, \"ISH_GP_20\"),\n\tPINCTRL_PIN(57, \"ISH_GP_21\"),\n\tPINCTRL_PIN(58, \"ISH_GP_22\"),\n\tPINCTRL_PIN(59, \"ISH_GP_23\"),\n\t \n\tPINCTRL_PIN(60, \"MCSI_GPIO_0\"),\n\tPINCTRL_PIN(61, \"MCSI_GPIO_1\"),\n\tPINCTRL_PIN(62, \"MCSI_GPIO_2\"),\n\tPINCTRL_PIN(63, \"MCSI_GPIO_3\"),\n\tPINCTRL_PIN(64, \"LPSS_I2C0_SDA\"),\n\tPINCTRL_PIN(65, \"LPSS_I2C0_SCL\"),\n\tPINCTRL_PIN(66, \"LPSS_I2C1_SDA\"),\n\tPINCTRL_PIN(67, \"LPSS_I2C1_SCL\"),\n\tPINCTRL_PIN(68, \"LPSS_I2C2_SDA\"),\n\tPINCTRL_PIN(69, \"LPSS_I2C2_SCL\"),\n\tPINCTRL_PIN(70, \"LPSS_I2C3_SDA\"),\n\tPINCTRL_PIN(71, \"LPSS_I2C3_SCL\"),\n\tPINCTRL_PIN(72, \"LPSS_I2C4_SDA\"),\n\tPINCTRL_PIN(73, \"LPSS_I2C4_SCL\"),\n\tPINCTRL_PIN(74, \"LPSS_I2C5_SDA\"),\n\tPINCTRL_PIN(75, \"LPSS_I2C5_SCL\"),\n\tPINCTRL_PIN(76, \"LPSS_I3C0_SDA\"),\n\tPINCTRL_PIN(77, \"LPSS_I3C0_SCL\"),\n\tPINCTRL_PIN(78, \"LPSS_I3C0_SCL_FB\"),\n\tPINCTRL_PIN(79, \"LPSS_I3C1_SDA\"),\n\tPINCTRL_PIN(80, \"LPSS_I3C1_SCL\"),\n\tPINCTRL_PIN(81, \"LPSS_I3C1_SCL_FB\"),\n\tPINCTRL_PIN(82, \"ISH_I2C0_SDA\"),\n\tPINCTRL_PIN(83, \"ISH_I2C0_SCL\"),\n\tPINCTRL_PIN(84, \"ISH_I2C1_SCL\"),\n\tPINCTRL_PIN(85, \"ISH_I2C1_SDA\"),\n\tPINCTRL_PIN(86, \"DBG_PMODE\"),\n\tPINCTRL_PIN(87, \"BJTAG_TCK\"),\n\tPINCTRL_PIN(88, \"BJTAG_TDI\"),\n\tPINCTRL_PIN(89, \"BJTAGX\"),\n\tPINCTRL_PIN(90, \"BPREQ_B\"),\n\tPINCTRL_PIN(91, \"BJTAG_TMS\"),\n\tPINCTRL_PIN(92, \"BPRDY_B\"),\n\tPINCTRL_PIN(93, \"BJTAG_TDO\"),\n\tPINCTRL_PIN(94, \"BJTAG_TRST_B_0\"),\n\tPINCTRL_PIN(95, \"ISH_I3C0_SDA\"),\n\tPINCTRL_PIN(96, \"ISH_I3C0_SCL\"),\n\tPINCTRL_PIN(97, \"ISH_I3C0_SCL_FB\"),\n\tPINCTRL_PIN(98, \"AVS_I2S_BCLK_0\"),\n\tPINCTRL_PIN(99, \"AVS_I2S_MCLK_0\"),\n\tPINCTRL_PIN(100, \"AVS_I2S_SFRM_0\"),\n\tPINCTRL_PIN(101, \"AVS_I2S_RXD_0\"),\n\tPINCTRL_PIN(102, \"AVS_I2S_TXD_0\"),\n\tPINCTRL_PIN(103, \"AVS_I2S_BCLK_1\"),\n\tPINCTRL_PIN(104, \"AVS_I2S_SFRM_1\"),\n\tPINCTRL_PIN(105, \"AVS_I2S_RXD_1\"),\n\tPINCTRL_PIN(106, \"AVS_I2S_TXD_1\"),\n\tPINCTRL_PIN(107, \"AVS_I2S_BCLK_2\"),\n\tPINCTRL_PIN(108, \"AVS_I2S_SFRM_2\"),\n\tPINCTRL_PIN(109, \"AVS_I2S_RXD_2\"),\n\tPINCTRL_PIN(110, \"AVS_I2S_TXD_2\"),\n\tPINCTRL_PIN(111, \"AVS_I2S_BCLK_3\"),\n\tPINCTRL_PIN(112, \"AVS_I2S_SFRM_3\"),\n\tPINCTRL_PIN(113, \"AVS_I2S_RXD_3\"),\n\tPINCTRL_PIN(114, \"AVS_I2S_TXD_3\"),\n\tPINCTRL_PIN(115, \"AVS_I2S_BCLK_4\"),\n\tPINCTRL_PIN(116, \"AVS_I2S_SFRM_4\"),\n\tPINCTRL_PIN(117, \"AVS_I2S_RXD_4\"),\n\tPINCTRL_PIN(118, \"AVS_I2S_TXD_4\"),\n\tPINCTRL_PIN(119, \"AVS_I2S_SFRM_5\"),\n\tPINCTRL_PIN(120, \"AVS_I2S_RXD_5\"),\n\tPINCTRL_PIN(121, \"AVS_I2S_TXD_5\"),\n\tPINCTRL_PIN(122, \"AVS_I2S_BCLK_5\"),\n\tPINCTRL_PIN(123, \"AVS_SNDW_CLK_0\"),\n\tPINCTRL_PIN(124, \"AVS_SNDW_DATA_0\"),\n\tPINCTRL_PIN(125, \"AVS_SNDW_CLK_1\"),\n\tPINCTRL_PIN(126, \"AVS_SNDW_DATA_1\"),\n\tPINCTRL_PIN(127, \"AVS_SNDW_CLK_2\"),\n\tPINCTRL_PIN(128, \"AVS_SNDW_DATA_2\"),\n\tPINCTRL_PIN(129, \"AVS_SNDW_CLK_3\"),\n\tPINCTRL_PIN(130, \"AVS_SNDW_DATA_3\"),\n\tPINCTRL_PIN(131, \"VISA_PTI_CH0_D0_internal\"),\n\tPINCTRL_PIN(132, \"VISA_PTI_CH0_D1_internal\"),\n\tPINCTRL_PIN(133, \"VISA_PTI_CH0_D2_internal\"),\n\tPINCTRL_PIN(134, \"VISA_PTI_CH0_D3_internal\"),\n\tPINCTRL_PIN(135, \"VISA_PTI_CH0_D4_internal\"),\n\tPINCTRL_PIN(136, \"VISA_PTI_CH0_D5_internal\"),\n\tPINCTRL_PIN(137, \"VISA_PTI_CH0_D6_internal\"),\n\tPINCTRL_PIN(138, \"VISA_PTI_CH0_D7_internal\"),\n\tPINCTRL_PIN(139, \"VISA_PTI_CH0_CLK_internal\"),\n\tPINCTRL_PIN(140, \"VISA_PTI_CH1_D0_internal\"),\n\tPINCTRL_PIN(141, \"VISA_PTI_CH1_D1_internal\"),\n\tPINCTRL_PIN(142, \"VISA_PTI_CH1_D2_internal\"),\n\tPINCTRL_PIN(143, \"VISA_PTI_CH1_D3_internal\"),\n\tPINCTRL_PIN(144, \"VISA_PTI_CH1_D4_internal\"),\n\tPINCTRL_PIN(145, \"VISA_PTI_CH1_D5_internal\"),\n\tPINCTRL_PIN(146, \"VISA_PTI_CH1_D6_internal\"),\n\tPINCTRL_PIN(147, \"VISA_PTI_CH1_D7_internal\"),\n\tPINCTRL_PIN(148, \"VISA_PTI_CH1_CLK_internal\"),\n\t \n\tPINCTRL_PIN(149, \"LPSS_UART0_TXD\"),\n\tPINCTRL_PIN(150, \"LPSS_UART0_RXD\"),\n\tPINCTRL_PIN(151, \"LPSS_UART0_RTS_B\"),\n\tPINCTRL_PIN(152, \"LPSS_UART0_CTS_B\"),\n\tPINCTRL_PIN(153, \"LPSS_UART1_RXD\"),\n\tPINCTRL_PIN(154, \"LPSS_UART1_TXD\"),\n\tPINCTRL_PIN(155, \"LPSS_UART1_RTS_B\"),\n\tPINCTRL_PIN(156, \"LPSS_UART1_CTS_B\"),\n\tPINCTRL_PIN(157, \"ISH_UART0_RXD\"),\n\tPINCTRL_PIN(158, \"ISH_UART0_TXD\"),\n\tPINCTRL_PIN(159, \"ISH_UART0_RTSB\"),\n\tPINCTRL_PIN(160, \"ISH_UART0_CTSB\"),\n\tPINCTRL_PIN(161, \"LPSS_SSP_0_CLK\"),\n\tPINCTRL_PIN(162, \"LPSS_SSP_0_CLK_FB\"),\n\tPINCTRL_PIN(163, \"LPSS_SSP_0_FS0\"),\n\tPINCTRL_PIN(164, \"LPSS_SSP_0_FS1\"),\n\tPINCTRL_PIN(165, \"LPSS_SSP_0_RXD\"),\n\tPINCTRL_PIN(166, \"LPSS_SSP_0_TXD\"),\n\tPINCTRL_PIN(167, \"ISH_UART1_RXD\"),\n\tPINCTRL_PIN(168, \"ISH_UART1_TXD\"),\n\tPINCTRL_PIN(169, \"ISH_UART1_RTSB\"),\n\tPINCTRL_PIN(170, \"ISH_UART1_CTSB\"),\n\tPINCTRL_PIN(171, \"LPSS_SSP_1_FS0\"),\n\tPINCTRL_PIN(172, \"LPSS_SSP_1_FS1\"),\n\tPINCTRL_PIN(173, \"LPSS_SSP_1_CLK\"),\n\tPINCTRL_PIN(174, \"LPSS_SSP_1_CLK_FB\"),\n\tPINCTRL_PIN(175, \"LPSS_SSP_1_RXD\"),\n\tPINCTRL_PIN(176, \"LPSS_SSP_1_TXD\"),\n\tPINCTRL_PIN(177, \"LPSS_SSP_2_CLK\"),\n\tPINCTRL_PIN(178, \"LPSS_SSP_2_CLK_FB\"),\n\tPINCTRL_PIN(179, \"LPSS_SSP_2_FS0\"),\n\tPINCTRL_PIN(180, \"LPSS_SSP_2_FS1\"),\n\tPINCTRL_PIN(181, \"LPSS_SSP_2_RXD\"),\n\tPINCTRL_PIN(182, \"LPSS_SSP_2_TXD\"),\n\tPINCTRL_PIN(183, \"ISH_SPI0_CSB0\"),\n\tPINCTRL_PIN(184, \"ISH_SPI0_CSB1\"),\n\tPINCTRL_PIN(185, \"ISH_SPI0_CLK\"),\n\tPINCTRL_PIN(186, \"ISH_SPI0_MISO\"),\n\tPINCTRL_PIN(187, \"ISH_SPI0_MOSI\"),\n\tPINCTRL_PIN(188, \"ISH_GP_0\"),\n\tPINCTRL_PIN(189, \"ISH_GP_1\"),\n\tPINCTRL_PIN(190, \"ISH_GP_2\"),\n\tPINCTRL_PIN(191, \"ISH_GP_13\"),\n\tPINCTRL_PIN(192, \"ISH_GP_3\"),\n\tPINCTRL_PIN(193, \"ISH_GP_4\"),\n\tPINCTRL_PIN(194, \"ISH_GP_5\"),\n\tPINCTRL_PIN(195, \"ISH_GP_6\"),\n\tPINCTRL_PIN(196, \"ISH_GP_7\"),\n\tPINCTRL_PIN(197, \"ISH_GP_8\"),\n\tPINCTRL_PIN(198, \"ISH_GP_9\"),\n\tPINCTRL_PIN(199, \"ISH_GP_10\"),\n\tPINCTRL_PIN(200, \"ISH_GP_11\"),\n\tPINCTRL_PIN(201, \"ISH_GP_14\"),\n\tPINCTRL_PIN(202, \"ISH_GP_15\"),\n\tPINCTRL_PIN(203, \"ISH_GP_22\"),\n\tPINCTRL_PIN(204, \"ISH_GP_12\"),\n\tPINCTRL_PIN(205, \"ISH_GP_30_USB_OC\"),\n\tPINCTRL_PIN(206, \"LPDDRx_RESET0_n\"),\n\tPINCTRL_PIN(207, \"UFS_RESET_B\"),\n\tPINCTRL_PIN(208, \"UFS_REFCLK0\"),\n\tPINCTRL_PIN(209, \"EMMC_SD_CLK\"),\n\tPINCTRL_PIN(210, \"EMMC_SD_D0\"),\n\tPINCTRL_PIN(211, \"EMMC_SD_D1\"),\n\tPINCTRL_PIN(212, \"EMMC_SD_D2\"),\n\tPINCTRL_PIN(213, \"EMMC_SD_D3\"),\n\tPINCTRL_PIN(214, \"EMMC_D4\"),\n\tPINCTRL_PIN(215, \"EMMC_D5\"),\n\tPINCTRL_PIN(216, \"EMMC_D6\"),\n\tPINCTRL_PIN(217, \"EMMC_D7\"),\n\tPINCTRL_PIN(218, \"EMMC_SD_CMD\"),\n\tPINCTRL_PIN(219, \"EMMC_RCLK\"),\n\tPINCTRL_PIN(220, \"SDCARD_CLK_FB\"),\n\tPINCTRL_PIN(221, \"SD_Virtual_GPIO\"),\n\tPINCTRL_PIN(222, \"OSC_CLK_OUT_NFC\"),\n\tPINCTRL_PIN(223, \"OSC_CLK_OUT_CAM_0\"),\n\tPINCTRL_PIN(224, \"OSC_CLK_OUT_CAM_1\"),\n\tPINCTRL_PIN(225, \"OSC_CLK_OUT_CAM_2\"),\n\tPINCTRL_PIN(226, \"OSC_CLK_OUT_CAM_3\"),\n\tPINCTRL_PIN(227, \"PCIe_LINKDOWN\"),\n\tPINCTRL_PIN(228, \"NFC_CLK_REQ\"),\n\tPINCTRL_PIN(229, \"PCIE_CLKREQ_N_DEV2\"),\n\tPINCTRL_PIN(230, \"PCIE_CLKREQ_N_DEV3\"),\n\tPINCTRL_PIN(231, \"PCIE_CLKREQ_N_DEV4\"),\n\tPINCTRL_PIN(232, \"PCIE_CLKREQ_N_DEV1\"),\n\tPINCTRL_PIN(233, \"PCIE_CLKREQ_N_DEV0\"),\n\tPINCTRL_PIN(234, \"GMBUS_1_SCL\"),\n\tPINCTRL_PIN(235, \"GMBUS_1_SDA\"),\n\tPINCTRL_PIN(236, \"GMBUS_0_SCL\"),\n\tPINCTRL_PIN(237, \"GMBUS_0_SDA\"),\n\t \n\tPINCTRL_PIN(238, \"COMPUTE_PMIC_SVID_DATA\"),\n\tPINCTRL_PIN(239, \"COMPUTE_PMIC_SVID_CLK\"),\n\tPINCTRL_PIN(240, \"COMPUTE_PMIC_SVID_ALERT_B\"),\n\tPINCTRL_PIN(241, \"ROP_PMIC_I2C_SCL\"),\n\tPINCTRL_PIN(242, \"ROP_PMIC_I2C_SDA\"),\n\tPINCTRL_PIN(243, \"ISH_TYPEC_I2C2_SDA\"),\n\tPINCTRL_PIN(244, \"ISH_TYPEC_I2C2_SCL\"),\n\tPINCTRL_PIN(245, \"COMPUTE_PMU_PROCHOT_B\"),\n\tPINCTRL_PIN(246, \"PMU_CATERR_B\"),\n\tPINCTRL_PIN(247, \"COMPUTE_PMIC_VR_READY\"),\n\tPINCTRL_PIN(248, \"FORCE_FW_RELOAD\"),\n\tPINCTRL_PIN(249, \"ROP_PMIC_IRQ_ISH_GPIO31_TPC_ALERT_B\"),\n\tPINCTRL_PIN(250, \"ROP_PMIC_RESET_B\"),\n\tPINCTRL_PIN(251, \"ROP_PMIC_STNBY_SLP_S0_B\"),\n\tPINCTRL_PIN(252, \"ROP_PMIC_THERMTRIP_B\"),\n\tPINCTRL_PIN(253, \"MODEM_CLKREQ\"),\n\tPINCTRL_PIN(254, \"TPC0_BSSB_SBU1\"),\n\tPINCTRL_PIN(255, \"TPC0_BSSB_SBU2\"),\n\tPINCTRL_PIN(256, \"OSC_CLK_OUT_CAM_4\"),\n\tPINCTRL_PIN(257, \"HPD1\"),\n\tPINCTRL_PIN(258, \"HPD0\"),\n\tPINCTRL_PIN(259, \"PMC_TIME_SYNC_0\"),\n\tPINCTRL_PIN(260, \"PMC_TIME_SYNC_1\"),\n\tPINCTRL_PIN(261, \"OSC_CLK_OUT_CAM_5\"),\n\tPINCTRL_PIN(262, \"ISH_GP_20\"),\n\tPINCTRL_PIN(263, \"ISH_GP_16\"),\n\tPINCTRL_PIN(264, \"ISH_GP_17\"),\n\tPINCTRL_PIN(265, \"ISH_GP_18\"),\n\tPINCTRL_PIN(266, \"ISH_GP_19\"),\n};\n\nstatic const struct intel_padgroup lkf_community0_gpps[] = {\n\tLKF_GPP(0, 0, 31, 0),\t\t \n\tLKF_GPP(1, 32, 59, 32),\t\t \n};\n\nstatic const struct intel_padgroup lkf_community1_gpps[] = {\n\tLKF_GPP(0, 60, 91, 64),\t\t \n\tLKF_GPP(1, 92, 123, 96),\t \n\tLKF_GPP(2, 124, 148, 128),\t \n};\n\nstatic const struct intel_padgroup lkf_community2_gpps[] = {\n\tLKF_GPP(0, 149, 180, 160),\t \n\tLKF_GPP(1, 181, 212, 192),\t \n\tLKF_GPP(2, 213, 237, 224),\t \n};\n\nstatic const struct intel_padgroup lkf_community3_gpps[] = {\n\tLKF_GPP(0, 238, 266, 256),\t \n};\n\nstatic const struct intel_community lkf_communities[] = {\n\tLKF_COMMUNITY(0, 0, 59, lkf_community0_gpps),\t\t \n\tLKF_COMMUNITY(1, 60, 148, lkf_community1_gpps),\t\t \n\tLKF_COMMUNITY(2, 149, 237, lkf_community2_gpps),\t \n\tLKF_COMMUNITY(3, 238, 266, lkf_community3_gpps),\t \n};\n\nstatic const struct intel_pinctrl_soc_data lkf_soc_data = {\n\t.pins = lkf_pins,\n\t.npins = ARRAY_SIZE(lkf_pins),\n\t.communities = lkf_communities,\n\t.ncommunities = ARRAY_SIZE(lkf_communities),\n};\n\nstatic const struct acpi_device_id lkf_pinctrl_acpi_match[] = {\n\t{ \"INT34C4\", (kernel_ulong_t)&lkf_soc_data },\n\t{ }\n};\nMODULE_DEVICE_TABLE(acpi, lkf_pinctrl_acpi_match);\n\nstatic INTEL_PINCTRL_PM_OPS(lkf_pinctrl_pm_ops);\n\nstatic struct platform_driver lkf_pinctrl_driver = {\n\t.probe = intel_pinctrl_probe_by_hid,\n\t.driver = {\n\t\t.name = \"lakefield-pinctrl\",\n\t\t.acpi_match_table = lkf_pinctrl_acpi_match,\n\t\t.pm = &lkf_pinctrl_pm_ops,\n\t},\n};\nmodule_platform_driver(lkf_pinctrl_driver);\n\nMODULE_AUTHOR(\"Andy Shevchenko <andriy.shevchenko@linux.intel.com>\");\nMODULE_DESCRIPTION(\"Intel Lakefield PCH pinctrl/GPIO driver\");\nMODULE_LICENSE(\"GPL v2\");\nMODULE_IMPORT_NS(PINCTRL_INTEL);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}