<annotationInfo>
<annotationInfo>
<item  id="19" filename="pool/pooling.cpp" linenumber="10" name="icmp_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln10_fu_2359_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="20" filename="pool/pooling.cpp" linenumber="10" name="add_ln10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln10_fu_2365_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="23" filename="pool/pooling.cpp" linenumber="10" name="f" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="f_fu_2371_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="26" filename="pool/pooling.cpp" linenumber="13" name="icmp_ln13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln13_fu_2377_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="27" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_52_fu_2383_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="28" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_53_fu_2391_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="6" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="29" filename="pool/pooling.cpp" linenumber="14" name="zext_ln14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln14_fu_2496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="30" filename="pool/pooling.cpp" linenumber="14" name="zext_ln14_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln14_1_fu_3792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="34" filename="pool/pooling.cpp" linenumber="25" name="shl_ln" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="shl_ln_fu_2399_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="35" filename="pool/pooling.cpp" linenumber="35" name="tmp" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_fu_3795_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="36" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_fu_3802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="37" filename="pool/pooling.cpp" linenumber="35" name="tmp_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_144_fu_3806_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="38" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_1_fu_3813_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="39" filename="pool/pooling.cpp" linenumber="35" name="add_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_fu_3817_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="40" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_1_fu_3823_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="41" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_3_fu_3829_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="43" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_2_fu_7032_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="44" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_3_fu_7037_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="45" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_4_fu_7042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="47" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_4_fu_7253_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="48" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_5_fu_7258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="49" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_5_fu_7263_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="51" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_6_fu_7647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="52" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_7_fu_7652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="53" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_6_fu_7657_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="55" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_8_fu_7662_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="56" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_9_fu_7667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_7_fu_7672_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="59" filename="pool/pooling.cpp" linenumber="35" name="tmp_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_145_fu_6836_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_2_fu_6844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="62" filename="pool/pooling.cpp" linenumber="35" name="or_ln35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln35_fu_7047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="63" filename="pool/pooling.cpp" linenumber="35" name="tmp_148_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_148_cast_fu_7052_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="64" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_10_fu_7060_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="65" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_8_fu_7065_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="67" filename="pool/pooling.cpp" linenumber="35" name="or_ln35_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln35_1_fu_7450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="pool/pooling.cpp" linenumber="35" name="tmp_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_146_fu_7455_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="pool/pooling.cpp" linenumber="35" name="or_ln35_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln35_2_fu_7677_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="71" filename="pool/pooling.cpp" linenumber="35" name="tmp_150_cast" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_150_cast_fu_7682_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="pool/pooling.cpp" linenumber="35" name="add_ln35_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln35_11_fu_7690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="pool/pooling.cpp" linenumber="35" name="zext_ln35_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln35_9_fu_7695_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="79" filename="pool/pooling.cpp" linenumber="28" name="urem_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_urem_5cud_U5" latency="8" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_fu_2499_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="81" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln28_fu_2417_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="82" filename="pool/pooling.cpp" linenumber="28" name="mul_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln28_fu_2417_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="83" filename="pool/pooling.cpp" linenumber="28" name="tmp_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_147_fu_2423_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="84" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln28_1_fu_8065_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="pool/pooling.cpp" linenumber="28" name="mul_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mul_mudEe_U6" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="86" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_1_fu_2437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_2_fu_2440_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="pool/pooling.cpp" linenumber="28" name="tmp_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_148_reg_8173" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="pool/pooling.cpp" linenumber="28" name="tmp_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_149_fu_2503_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_fu_2509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_91_fu_3616_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="pool/pooling.cpp" linenumber="28" name="add_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_fu_3621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_1_fu_3626_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="96" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_1_fu_2516_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="97" filename="pool/pooling.cpp" linenumber="28" name="tmp_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_150_fu_2521_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="pool/pooling.cpp" linenumber="28" name="tmp_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_151_fu_2531_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="99" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_2_fu_2538_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="101" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_2_fu_3834_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="102" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_3_fu_3839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="103" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_2_fu_3844_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_4_fu_2576_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="106" filename="pool/pooling.cpp" linenumber="28" name="tmp_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_152_fu_2581_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="107" filename="pool/pooling.cpp" linenumber="28" name="tmp_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_153_fu_2591_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="108" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_3_fu_2598_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="110" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_5_fu_3851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="111" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_6_fu_3856_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="112" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_3_fu_3861_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="114" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_7_fu_2605_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="115" filename="pool/pooling.cpp" linenumber="28" name="tmp_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_154_fu_2610_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="116" filename="pool/pooling.cpp" linenumber="28" name="tmp_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_155_fu_2620_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="117" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_4_fu_2627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="119" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_8_fu_4241_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_9_fu_4246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="121" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_4_fu_4251_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="123" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_10_fu_2780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="pool/pooling.cpp" linenumber="28" name="tmp_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_156_fu_2785_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="pool/pooling.cpp" linenumber="28" name="tmp_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_157_fu_2795_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="126" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_5_fu_2802_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_11_fu_4258_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="129" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_12_fu_4263_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="130" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_5_fu_4268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="132" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_13_fu_2809_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="133" filename="pool/pooling.cpp" linenumber="28" name="tmp_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_158_fu_2814_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="134" filename="pool/pooling.cpp" linenumber="28" name="tmp_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_159_fu_2824_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="135" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_6_fu_2831_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="137" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_14_fu_4687_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="138" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_15_fu_4692_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="139" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_6_fu_4697_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="141" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_16_fu_2984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="pool/pooling.cpp" linenumber="28" name="tmp_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_160_fu_2989_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="143" filename="pool/pooling.cpp" linenumber="28" name="tmp_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_161_fu_2999_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="144" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_7_fu_3006_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="146" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_17_fu_4704_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="147" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_18_fu_4709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="148" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_7_fu_4714_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="150" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_19_fu_3013_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="151" filename="pool/pooling.cpp" linenumber="28" name="tmp_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_162_fu_3018_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="152" filename="pool/pooling.cpp" linenumber="28" name="tmp_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_163_fu_3028_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="153" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_8_fu_3035_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="155" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_20_fu_5133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="156" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_21_fu_5138_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="157" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_8_fu_5143_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="159" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_22_fu_3188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="160" filename="pool/pooling.cpp" linenumber="28" name="tmp_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_164_fu_3193_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="161" filename="pool/pooling.cpp" linenumber="28" name="tmp_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_165_fu_3203_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="162" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_9_fu_3210_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="164" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_23_fu_5150_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="165" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_24_fu_5155_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="166" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_9_fu_5160_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="168" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_25_fu_3217_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="169" filename="pool/pooling.cpp" linenumber="28" name="tmp_166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_166_fu_3222_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="170" filename="pool/pooling.cpp" linenumber="28" name="tmp_167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_167_fu_3232_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="171" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_10_fu_3239_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="173" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_26_fu_5579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="174" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_27_fu_5584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="175" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_10_fu_5589_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="177" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_28_fu_3397_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="178" filename="pool/pooling.cpp" linenumber="28" name="tmp_168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_168_fu_3402_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="179" filename="pool/pooling.cpp" linenumber="28" name="tmp_169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_169_fu_3412_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="180" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_11_fu_3419_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="182" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_29_fu_5596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="183" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_30_fu_5601_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="184" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_11_fu_5606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="186" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_31_fu_3426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="187" filename="pool/pooling.cpp" linenumber="28" name="tmp_170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_170_fu_3431_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="188" filename="pool/pooling.cpp" linenumber="28" name="tmp_171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_171_fu_3441_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="189" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_12_fu_3448_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="191" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_32_fu_6040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="192" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_33_fu_6045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="193" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_12_fu_6050_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="195" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_34_fu_3455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="196" filename="pool/pooling.cpp" linenumber="28" name="tmp_172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_172_reg_8740" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="197" filename="pool/pooling.cpp" linenumber="28" name="tmp_173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_173_fu_3633_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="198" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_13_fu_3639_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="200" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_35_fu_6057_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="201" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_36_fu_6062_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="202" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_13_fu_6067_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="268" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_fu_2634_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="269" filename="pool/pooling.cpp" linenumber="28" name="tmp_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_2_fu_2638_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="270" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_3_fu_2648_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="271" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_fu_2652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="272" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_1_fu_2658_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="273" filename="pool/pooling.cpp" linenumber="28" name="or_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_fu_2664_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="274" filename="pool/pooling.cpp" linenumber="28" name="tmp_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="275" filename="pool/pooling.cpp" linenumber="28" name="and_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_fu_2670_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="276" filename="pool/pooling.cpp" linenumber="28" name="select_ln28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_fu_2676_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="289" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_1_fu_3868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="290" filename="pool/pooling.cpp" linenumber="28" name="tmp_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_4_fu_3872_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="291" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_4_fu_3882_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="292" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_2_fu_3886_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="293" filename="pool/pooling.cpp" linenumber="28" name="tmp_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_5_fu_3889_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="294" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_5_fu_3899_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="295" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_2_fu_3903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="296" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_3_fu_3909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="297" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_1_fu_3915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="298" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_4_fu_3921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="299" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_5_fu_3927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="300" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_2_fu_3933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="301" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_1_fu_3939_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="302" filename="pool/pooling.cpp" linenumber="28" name="tmp_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="303" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_2_fu_3945_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="304" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_1" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_1_fu_3951_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="305" filename="pool/pooling.cpp" linenumber="25" name="or_ln25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln25_fu_2452_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="5" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="306" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln28_2_fu_2461_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="307" filename="pool/pooling.cpp" linenumber="28" name="mul_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln28_2_fu_2461_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="26" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="308" filename="pool/pooling.cpp" linenumber="28" name="tmp_174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_174_fu_2467_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="309" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="mul_ln28_3_fu_8074_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="310" filename="pool/pooling.cpp" linenumber="28" name="mul_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_mul_mudEe_U7" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="311" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_6_fu_2481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="312" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_7_fu_2484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="313" filename="pool/pooling.cpp" linenumber="28" name="tmp_175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_175_reg_8211" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="314" filename="pool/pooling.cpp" linenumber="28" name="tmp_176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_176_fu_2545_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="315" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_14_fu_2551_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="317" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_92_fu_2558_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="318" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_37_fu_2563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="319" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_15_fu_2569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="321" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_38_fu_2684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="322" filename="pool/pooling.cpp" linenumber="28" name="tmp_177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_177_fu_2689_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="323" filename="pool/pooling.cpp" linenumber="28" name="tmp_178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_178_fu_2699_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="324" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_16_fu_2706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="326" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_39_fu_2713_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="327" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_40_fu_2718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="328" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_16_fu_2723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="330" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_41_fu_2838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="331" filename="pool/pooling.cpp" linenumber="28" name="tmp_179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_179_fu_2843_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="332" filename="pool/pooling.cpp" linenumber="28" name="tmp_180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_180_fu_2853_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="333" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_17_fu_2860_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="335" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_42_fu_2867_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="336" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_43_fu_2872_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="337" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_17_fu_2877_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="339" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_44_fu_3042_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="340" filename="pool/pooling.cpp" linenumber="28" name="tmp_181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_181_fu_3047_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="341" filename="pool/pooling.cpp" linenumber="28" name="tmp_182" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_182_fu_3057_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="342" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_18_fu_3064_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="344" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_45_fu_3071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="345" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_46_fu_3076_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="346" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_18_fu_3081_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="348" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_47_fu_3246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="349" filename="pool/pooling.cpp" linenumber="28" name="tmp_183" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_183_fu_3251_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="350" filename="pool/pooling.cpp" linenumber="28" name="tmp_184" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_184_fu_3261_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="351" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_19_fu_3268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="353" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_48_fu_3275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="354" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_49_fu_3280_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="355" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_19_fu_3285_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="357" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_50_fu_3470_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="358" filename="pool/pooling.cpp" linenumber="28" name="tmp_185" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_185_fu_3475_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="359" filename="pool/pooling.cpp" linenumber="28" name="tmp_186" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_186_fu_3485_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="360" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_20_fu_3492_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="362" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_51_fu_3499_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="363" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_52_fu_3504_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="364" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_20_fu_3509_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="366" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_53_fu_3646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="367" filename="pool/pooling.cpp" linenumber="28" name="tmp_187" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_187_fu_3651_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="368" filename="pool/pooling.cpp" linenumber="28" name="tmp_188" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_188_fu_3661_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="369" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_21_fu_3668_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="371" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_54_fu_3675_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="372" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_55_fu_3680_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="373" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_21_fu_3685_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="375" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_56_fu_3959_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="376" filename="pool/pooling.cpp" linenumber="28" name="tmp_189" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_189_fu_3964_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="377" filename="pool/pooling.cpp" linenumber="28" name="tmp_190" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_190_fu_3974_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="378" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_22_fu_3981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="380" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_57_fu_3988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="381" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_58_fu_3993_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="382" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_22_fu_3998_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="384" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_59_fu_4275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="385" filename="pool/pooling.cpp" linenumber="28" name="tmp_191" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_191_fu_4280_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="386" filename="pool/pooling.cpp" linenumber="28" name="tmp_192" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_192_fu_4290_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="387" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_23_fu_4297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="389" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_60_fu_4304_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="390" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_61_fu_4309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="391" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_23_fu_4314_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="393" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_62_fu_4721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="394" filename="pool/pooling.cpp" linenumber="28" name="tmp_193" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_193_fu_4726_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="395" filename="pool/pooling.cpp" linenumber="28" name="tmp_194" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_194_fu_4736_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="396" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_24_fu_4743_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="398" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_63_fu_4750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="399" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_64_fu_4755_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="400" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_24_fu_4760_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="402" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_65_fu_5167_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="403" filename="pool/pooling.cpp" linenumber="28" name="tmp_195" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_195_fu_5172_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="404" filename="pool/pooling.cpp" linenumber="28" name="tmp_196" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_196_fu_5182_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="405" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_25_fu_5189_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="407" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_66_fu_5196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="408" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_67_fu_5201_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="409" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_25_fu_5206_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="411" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_68_fu_5613_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="412" filename="pool/pooling.cpp" linenumber="28" name="tmp_197" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_197_fu_5618_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="413" filename="pool/pooling.cpp" linenumber="28" name="tmp_198" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_198_fu_5628_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="414" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_26_fu_5635_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="416" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_69_fu_5642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="417" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_70_fu_5647_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="418" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_26_fu_5652_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="420" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_71_fu_5659_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="421" filename="pool/pooling.cpp" linenumber="28" name="tmp_199" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_199_reg_9416" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="422" filename="pool/pooling.cpp" linenumber="28" name="tmp_200" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_200_fu_6074_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="423" filename="pool/pooling.cpp" linenumber="28" name="zext_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="zext_ln28_27_fu_6080_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="425" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_72_fu_6087_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="426" filename="pool/pooling.cpp" linenumber="28" name="add_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="add_ln28_73_fu_6092_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="427" filename="pool/pooling.cpp" linenumber="28" name="sext_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="sext_ln28_27_fu_6097_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="493" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_3_fu_4005_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="494" filename="pool/pooling.cpp" linenumber="28" name="tmp_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_7_fu_4009_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="495" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_8_fu_4019_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="496" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_4_fu_4023_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="497" filename="pool/pooling.cpp" linenumber="28" name="tmp_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_8_fu_4027_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="498" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_9_fu_4037_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="499" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_6_fu_4041_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="500" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_7_fu_4047_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="501" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_3_fu_4053_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="502" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_8_fu_4059_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="503" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_9_fu_4065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="504" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_4_fu_4071_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="505" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_3_fu_4077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="506" filename="pool/pooling.cpp" linenumber="28" name="tmp_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="507" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_4_fu_4083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="508" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_2" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_2_fu_4089_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="521" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_5_fu_4098_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="522" filename="pool/pooling.cpp" linenumber="28" name="tmp_s" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_s_fu_4102_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="523" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_10_fu_4112_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="524" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_6_fu_4116_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="525" filename="pool/pooling.cpp" linenumber="28" name="tmp_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_10_fu_4120_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="526" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_11_fu_4130_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="527" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_10_fu_4134_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="528" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_11_fu_4140_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="529" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_5_fu_4146_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="530" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_12_fu_4152_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="531" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_13_fu_4158_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="532" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_6_fu_4164_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="533" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_5_fu_4170_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="534" filename="pool/pooling.cpp" linenumber="28" name="tmp_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="535" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_6_fu_4176_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="536" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_3" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_3_fu_4182_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="550" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_7_fu_2730_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="551" filename="pool/pooling.cpp" linenumber="28" name="tmp_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_12_fu_2734_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="552" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_12_fu_2744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="553" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_14_fu_2748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="554" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_15_fu_2754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="555" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_7_fu_2760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="556" filename="pool/pooling.cpp" linenumber="28" name="tmp_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="557" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_7_fu_2766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="558" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_4" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_4_fu_2772_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="571" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_8_fu_4321_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="572" filename="pool/pooling.cpp" linenumber="28" name="tmp_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_14_fu_4325_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="573" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_13_fu_4335_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="574" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_9_fu_4339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="575" filename="pool/pooling.cpp" linenumber="28" name="tmp_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_15_fu_4342_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="576" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_14_fu_4352_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="577" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_16_fu_4356_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="578" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_17_fu_4362_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="579" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_8_fu_4368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="580" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_18_fu_4374_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="581" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_19_fu_4380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="582" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_9_fu_4386_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="583" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_8_fu_4392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="584" filename="pool/pooling.cpp" linenumber="28" name="tmp_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="585" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_9_fu_4398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="586" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_5" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_5_fu_4404_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="599" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_10_fu_4412_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="600" filename="pool/pooling.cpp" linenumber="28" name="tmp_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_17_fu_4416_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="601" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_15_fu_4426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="602" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_11_fu_4430_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="603" filename="pool/pooling.cpp" linenumber="28" name="tmp_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_18_fu_4434_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="604" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_16_fu_4444_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="605" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_20_fu_4448_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="606" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_21_fu_4454_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="607" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_10_fu_4460_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="608" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_22_fu_4466_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="609" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_23_fu_4472_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="610" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_11_fu_4478_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="611" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_10_fu_4484_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="612" filename="pool/pooling.cpp" linenumber="28" name="tmp_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="613" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_11_fu_4490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="614" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_6" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_6_fu_4496_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="627" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_12_fu_6850_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="628" filename="pool/pooling.cpp" linenumber="28" name="tmp_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_20_fu_6854_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="629" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_17_fu_6864_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="630" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_13_fu_6868_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="631" filename="pool/pooling.cpp" linenumber="28" name="tmp_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_21_fu_6871_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="632" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_18_fu_6881_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="633" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_24_fu_6885_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="634" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_25_fu_6891_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="635" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_12_fu_6897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="636" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_26_fu_6903_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="637" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_27_fu_6909_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="638" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_13_fu_6915_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="639" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_12_fu_6921_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="640" filename="pool/pooling.cpp" linenumber="28" name="tmp_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="641" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_13_fu_6927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="642" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_7" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_7_fu_6933_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="656" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_14_fu_2884_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="657" filename="pool/pooling.cpp" linenumber="28" name="tmp_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_23_fu_2888_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="658" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_19_fu_2898_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="659" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_28_fu_2902_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="660" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_29_fu_2908_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="661" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_14_fu_2914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="662" filename="pool/pooling.cpp" linenumber="28" name="tmp_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="663" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_14_fu_2920_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="664" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_8" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_8_fu_2926_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="677" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_15_fu_4504_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="678" filename="pool/pooling.cpp" linenumber="28" name="tmp_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_25_fu_4508_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="679" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_20_fu_4518_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="680" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_16_fu_4522_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="681" filename="pool/pooling.cpp" linenumber="28" name="tmp_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_26_fu_4525_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="682" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_21_fu_4535_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="683" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_30_fu_4539_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="684" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_31_fu_4545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="685" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_15_fu_4551_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="686" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_32_fu_4557_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="687" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_33_fu_4563_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="688" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_16_fu_4569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="689" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_15_fu_4575_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="690" filename="pool/pooling.cpp" linenumber="28" name="tmp_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="691" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_16_fu_4581_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="692" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_9" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_9_fu_4587_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="705" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_17_fu_4595_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="706" filename="pool/pooling.cpp" linenumber="28" name="tmp_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_28_fu_4599_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="707" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_22_fu_4609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="708" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_18_fu_4613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="709" filename="pool/pooling.cpp" linenumber="28" name="tmp_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_29_fu_4617_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="710" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_23_fu_4627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="711" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_34_fu_4631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="712" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_35_fu_4637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="713" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_17_fu_4643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="714" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_36_fu_4649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="715" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_37_fu_4655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="716" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_18_fu_4661_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="717" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_17_fu_4667_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="718" filename="pool/pooling.cpp" linenumber="28" name="tmp_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="719" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_18_fu_4673_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="720" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_10" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_10_fu_4679_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="733" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_19_fu_6941_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="734" filename="pool/pooling.cpp" linenumber="28" name="tmp_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_31_fu_6945_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="735" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_24_fu_6955_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="736" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_20_fu_6959_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="737" filename="pool/pooling.cpp" linenumber="28" name="tmp_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_32_fu_6962_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="738" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_25_fu_6972_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="739" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_38_fu_6976_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="740" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_39_fu_6982_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="741" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_19_fu_6988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="742" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_40_fu_6994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="743" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_41_fu_7000_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="744" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_20_fu_7006_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="745" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_19_fu_7012_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="746" filename="pool/pooling.cpp" linenumber="28" name="tmp_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="747" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_20_fu_7018_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="748" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_11" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_11_fu_7024_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="762" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_21_fu_2934_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="763" filename="pool/pooling.cpp" linenumber="28" name="tmp_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_34_fu_2938_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="764" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_26_fu_2948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="765" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_42_fu_2952_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="766" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_43_fu_2958_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="767" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_21_fu_2964_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="768" filename="pool/pooling.cpp" linenumber="28" name="tmp_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="769" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_21_fu_2970_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="770" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_12" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_12_fu_2976_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="783" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_22_fu_4767_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="784" filename="pool/pooling.cpp" linenumber="28" name="tmp_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_36_fu_4771_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="785" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_27_fu_4781_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="786" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_23_fu_4785_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="787" filename="pool/pooling.cpp" linenumber="28" name="tmp_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_37_fu_4788_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="788" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_28_fu_4798_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="789" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_44_fu_4802_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="790" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_45_fu_4808_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="791" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_22_fu_4814_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="792" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_46_fu_4820_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="793" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_47_fu_4826_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="794" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_23_fu_4832_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="795" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_22_fu_4838_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="796" filename="pool/pooling.cpp" linenumber="28" name="tmp_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="797" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_23_fu_4844_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="798" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_13" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_13_fu_4850_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="811" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_24_fu_4858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="812" filename="pool/pooling.cpp" linenumber="28" name="tmp_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_39_fu_4862_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="813" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_29_fu_4872_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="814" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_25_fu_4876_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="815" filename="pool/pooling.cpp" linenumber="28" name="tmp_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_40_fu_4880_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="816" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_30_fu_4890_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="817" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_48_fu_4894_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="818" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_49_fu_4900_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="819" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_24_fu_4906_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="820" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_50_fu_4912_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="821" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_51_fu_4918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="822" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_25_fu_4924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="823" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_24_fu_4930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="824" filename="pool/pooling.cpp" linenumber="28" name="tmp_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="825" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_25_fu_4936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="826" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_14" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_14_fu_4942_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="839" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_26_fu_7071_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="840" filename="pool/pooling.cpp" linenumber="28" name="tmp_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_42_fu_7075_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="841" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_31_fu_7085_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="842" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_27_fu_7089_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="843" filename="pool/pooling.cpp" linenumber="28" name="tmp_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_43_fu_7092_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="844" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_32_fu_7102_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="845" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_52_fu_7106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="846" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_53_fu_7112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="847" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_26_fu_7118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="848" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_54_fu_7124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="849" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_55_fu_7130_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="850" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_27_fu_7136_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="851" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_26_fu_7142_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="852" filename="pool/pooling.cpp" linenumber="28" name="tmp_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="853" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_27_fu_7148_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="854" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_15" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_15_fu_7154_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="868" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_28_fu_3088_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="869" filename="pool/pooling.cpp" linenumber="28" name="tmp_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_45_fu_3092_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="870" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_33_fu_3102_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="871" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_56_fu_3106_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="872" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_57_fu_3112_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="873" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_28_fu_3118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="874" filename="pool/pooling.cpp" linenumber="28" name="tmp_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="875" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_28_fu_3124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="876" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_16" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_16_fu_3130_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="889" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_29_fu_4950_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="890" filename="pool/pooling.cpp" linenumber="28" name="tmp_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_47_fu_4954_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="891" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_34_fu_4964_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="892" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_30_fu_4968_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="893" filename="pool/pooling.cpp" linenumber="28" name="tmp_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_48_fu_4971_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="894" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_35_fu_4981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="895" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_58_fu_4985_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="896" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_59_fu_4991_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="897" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_29_fu_4997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="898" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_60_fu_5003_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="899" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_61_fu_5009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="900" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_30_fu_5015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="901" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_29_fu_5021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="902" filename="pool/pooling.cpp" linenumber="28" name="tmp_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="903" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_30_fu_5027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="904" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_17" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_17_fu_5033_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="917" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_31_fu_5041_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="918" filename="pool/pooling.cpp" linenumber="28" name="tmp_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_50_fu_5045_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="919" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_36_fu_5055_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="920" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_32_fu_5059_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="921" filename="pool/pooling.cpp" linenumber="28" name="tmp_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_51_fu_5063_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="922" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_37_fu_5073_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="923" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_62_fu_5077_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="924" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_63_fu_5083_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="925" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_31_fu_5089_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="926" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_64_fu_5095_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="927" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_65_fu_5101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="928" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_32_fu_5107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="929" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_31_fu_5113_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="930" filename="pool/pooling.cpp" linenumber="28" name="tmp_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="931" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_32_fu_5119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="932" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_18" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_18_fu_5125_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="945" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_33_fu_7162_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="946" filename="pool/pooling.cpp" linenumber="28" name="tmp_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_53_fu_7166_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="947" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_38_fu_7176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="948" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_34_fu_7180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="949" filename="pool/pooling.cpp" linenumber="28" name="tmp_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_54_fu_7183_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="950" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_39_fu_7193_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="951" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_66_fu_7197_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="952" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_67_fu_7203_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="953" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_33_fu_7209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="954" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_68_fu_7215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="955" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_69_fu_7221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="956" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_34_fu_7227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="957" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_33_fu_7233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="958" filename="pool/pooling.cpp" linenumber="28" name="tmp_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="959" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_34_fu_7239_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="960" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_19" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_19_fu_7245_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="974" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_35_fu_3138_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="975" filename="pool/pooling.cpp" linenumber="28" name="tmp_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_56_fu_3142_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="976" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_40_fu_3152_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="977" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_70_fu_3156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="978" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_71_fu_3162_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="979" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_35_fu_3168_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="980" filename="pool/pooling.cpp" linenumber="28" name="tmp_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="981" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_35_fu_3174_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="982" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_20" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_20_fu_3180_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="995" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_36_fu_5213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="996" filename="pool/pooling.cpp" linenumber="28" name="tmp_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_58_fu_5217_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="997" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_41_fu_5227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="998" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_37_fu_5231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="999" filename="pool/pooling.cpp" linenumber="28" name="tmp_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_59_fu_5234_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1000" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_42_fu_5244_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1001" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_72_fu_5248_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1002" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_73_fu_5254_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1003" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_36_fu_5260_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1004" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_74_fu_5266_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1005" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_75_fu_5272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1006" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_37_fu_5278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1007" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_36_fu_5284_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1008" filename="pool/pooling.cpp" linenumber="28" name="tmp_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1009" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_37_fu_5290_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1010" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_21" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_21_fu_5296_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1023" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_38_fu_5304_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1024" filename="pool/pooling.cpp" linenumber="28" name="tmp_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_61_fu_5308_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1025" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_43_fu_5318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1026" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_39_fu_5322_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1027" filename="pool/pooling.cpp" linenumber="28" name="tmp_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_62_fu_5326_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1028" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_44_fu_5336_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1029" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_76_fu_5340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1030" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_77_fu_5346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1031" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_38_fu_5352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1032" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_78_fu_5358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1033" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_79_fu_5364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1034" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_39_fu_5370_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1035" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_38_fu_5376_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1036" filename="pool/pooling.cpp" linenumber="28" name="tmp_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1037" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_39_fu_5382_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1038" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_22" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_22_fu_5388_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1051" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_40_fu_7268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1052" filename="pool/pooling.cpp" linenumber="28" name="tmp_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_64_fu_7272_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1053" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_45_fu_7282_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1054" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_41_fu_7286_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1055" filename="pool/pooling.cpp" linenumber="28" name="tmp_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_65_fu_7289_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1056" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_46_fu_7299_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1057" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_80_fu_7303_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1058" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_81_fu_7309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1059" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_40_fu_7315_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1060" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_82_fu_7321_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1061" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_83_fu_7327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1062" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_41_fu_7333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1063" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_40_fu_7339_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1064" filename="pool/pooling.cpp" linenumber="28" name="tmp_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1065" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_41_fu_7345_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1066" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_23" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_23_fu_7351_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1080" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_42_fu_3292_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1081" filename="pool/pooling.cpp" linenumber="28" name="tmp_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_67_fu_3296_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1082" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_47_fu_3306_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1083" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_84_fu_3310_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1084" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_85_fu_3316_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1085" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_42_fu_3322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1086" filename="pool/pooling.cpp" linenumber="28" name="tmp_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1087" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_42_fu_3328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1088" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_24" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_24_fu_3334_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1101" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_43_fu_5396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1102" filename="pool/pooling.cpp" linenumber="28" name="tmp_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_69_fu_5400_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1103" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_48_fu_5410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1104" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_44_fu_5414_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1105" filename="pool/pooling.cpp" linenumber="28" name="tmp_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_70_fu_5417_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1106" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_49_fu_5427_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1107" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_86_fu_5431_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1108" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_87_fu_5437_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1109" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_43_fu_5443_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1110" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_88_fu_5449_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1111" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_89_fu_5455_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1112" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_44_fu_5461_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1113" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_43_fu_5467_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1114" filename="pool/pooling.cpp" linenumber="28" name="tmp_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1115" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_44_fu_5473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1116" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_25" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_25_fu_5479_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1129" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_45_fu_5487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1130" filename="pool/pooling.cpp" linenumber="28" name="tmp_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_72_fu_5491_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1131" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_50_fu_5501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1132" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_46_fu_5505_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1133" filename="pool/pooling.cpp" linenumber="28" name="tmp_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_73_fu_5509_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1134" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_51_fu_5519_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1135" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_90_fu_5523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1136" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_91_fu_5529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1137" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_45_fu_5535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1138" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_92_fu_5541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1139" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_93_fu_5547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1140" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_46_fu_5553_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1141" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_45_fu_5559_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1142" filename="pool/pooling.cpp" linenumber="28" name="tmp_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1143" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_46_fu_5565_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1144" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_26" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_26_fu_5571_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1157" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_47_fu_7359_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1158" filename="pool/pooling.cpp" linenumber="28" name="tmp_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_75_fu_7363_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1159" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_52_fu_7373_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1160" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_48_fu_7377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1161" filename="pool/pooling.cpp" linenumber="28" name="tmp_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_76_fu_7380_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1162" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_53_fu_7390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1163" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_94_fu_7394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1164" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_95_fu_7400_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1165" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_47_fu_7406_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1166" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_96_fu_7412_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1167" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_97_fu_7418_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1168" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_48_fu_7424_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1169" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_47_fu_7430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1170" filename="pool/pooling.cpp" linenumber="28" name="tmp_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1171" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_48_fu_7436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1172" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_27" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_27_fu_7442_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1186" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_49_fu_3342_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1187" filename="pool/pooling.cpp" linenumber="28" name="tmp_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_78_fu_3346_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1188" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_54_fu_3356_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1189" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_98_fu_3360_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1190" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_99_fu_3366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1191" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_49_fu_3372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1192" filename="pool/pooling.cpp" linenumber="28" name="tmp_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1193" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_49_fu_3378_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1194" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_28" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_28_fu_3384_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1207" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_50_fu_5674_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1208" filename="pool/pooling.cpp" linenumber="28" name="tmp_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_80_fu_5678_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1209" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_55_fu_5688_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1210" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_51_fu_5692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1211" filename="pool/pooling.cpp" linenumber="28" name="tmp_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_81_fu_5695_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1212" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_56_fu_5705_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1213" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_100_fu_5709_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1214" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_101_fu_5715_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1215" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_50_fu_5721_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1216" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_102_fu_5727_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1217" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_103_fu_5733_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1218" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_51_fu_5739_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1219" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_50_fu_5745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1220" filename="pool/pooling.cpp" linenumber="28" name="tmp_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1221" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_51_fu_5751_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1222" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_29" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_29_fu_5757_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1235" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_52_fu_5765_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1236" filename="pool/pooling.cpp" linenumber="28" name="tmp_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_83_fu_5769_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1237" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_57_fu_5779_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1238" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_53_fu_5783_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1239" filename="pool/pooling.cpp" linenumber="28" name="tmp_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_84_fu_5787_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1240" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_58_fu_5797_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1241" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_104_fu_5801_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1242" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_105_fu_5807_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1243" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_52_fu_5813_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1244" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_106_fu_5819_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1245" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_107_fu_5825_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1246" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_53_fu_5831_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1247" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_52" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_52_fu_5837_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1248" filename="pool/pooling.cpp" linenumber="28" name="tmp_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1249" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_53" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_53_fu_5843_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1250" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_30" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_30_fu_5849_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1263" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_54_fu_7465_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1264" filename="pool/pooling.cpp" linenumber="28" name="tmp_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_86_fu_7469_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1265" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_59_fu_7479_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1266" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_55_fu_7483_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1267" filename="pool/pooling.cpp" linenumber="28" name="tmp_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_87_fu_7486_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1268" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_60_fu_7496_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1269" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_108_fu_7500_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1270" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_109_fu_7506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1271" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_54_fu_7512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1272" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_110_fu_7518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1273" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_111_fu_7524_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1274" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_55_fu_7530_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1275" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_54" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_54_fu_7536_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1276" filename="pool/pooling.cpp" linenumber="28" name="tmp_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1277" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_55" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_55_fu_7542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1278" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_31" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_31_fu_7548_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1292" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_56_fu_3516_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1293" filename="pool/pooling.cpp" linenumber="28" name="tmp_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_89_fu_3520_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1294" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_61_fu_3530_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1295" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_112_fu_3534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1296" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_113_fu_3540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1297" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_56_fu_3546_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1298" filename="pool/pooling.cpp" linenumber="28" name="tmp_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1299" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_56" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_56_fu_3552_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1300" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_32" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_32_fu_3558_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1313" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_57_fu_5857_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1314" filename="pool/pooling.cpp" linenumber="28" name="tmp_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_91_fu_5861_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1315" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_62_fu_5871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1316" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_58_fu_5875_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1317" filename="pool/pooling.cpp" linenumber="28" name="tmp_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_92_fu_5878_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1318" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_63_fu_5888_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1319" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_114_fu_5892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1320" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_115_fu_5898_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1321" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_57_fu_5904_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1322" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_116_fu_5910_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1323" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_117_fu_5916_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1324" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_58_fu_5922_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1325" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_57" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_57_fu_5928_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1326" filename="pool/pooling.cpp" linenumber="28" name="tmp_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1327" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_58" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_58_fu_5934_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1328" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_33" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_33_fu_5940_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1341" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_59_fu_5948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1342" filename="pool/pooling.cpp" linenumber="28" name="tmp_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_94_fu_5952_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1343" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_64_fu_5962_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1344" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_60_fu_5966_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1345" filename="pool/pooling.cpp" linenumber="28" name="tmp_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_95_fu_5970_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1346" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_65_fu_5980_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1347" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_118_fu_5984_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1348" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_119_fu_5990_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1349" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_59_fu_5996_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1350" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_120_fu_6002_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1351" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_121_fu_6008_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1352" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_60_fu_6014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1353" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_59" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_59_fu_6020_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1354" filename="pool/pooling.cpp" linenumber="28" name="tmp_96" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1355" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_60" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_60_fu_6026_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1356" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_34" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_34_fu_6032_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1369" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_61_fu_7556_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1370" filename="pool/pooling.cpp" linenumber="28" name="tmp_97" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_97_fu_7560_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1371" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_66_fu_7570_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1372" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_62_fu_7574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1373" filename="pool/pooling.cpp" linenumber="28" name="tmp_98" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_98_fu_7577_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1374" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_67_fu_7587_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1375" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_122_fu_7591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1376" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_123_fu_7597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1377" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_61_fu_7603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1378" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_124_fu_7609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1379" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_125_fu_7615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1380" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_62_fu_7621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1381" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_61" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_61_fu_7627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1382" filename="pool/pooling.cpp" linenumber="28" name="tmp_99" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1383" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_62" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_62_fu_7633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1384" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_35" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_35_fu_7639_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1398" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_63_fu_3566_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1399" filename="pool/pooling.cpp" linenumber="28" name="tmp_100" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_100_fu_3570_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1400" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_68_fu_3580_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1401" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_126_fu_3584_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1402" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_127_fu_3590_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1403" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_63_fu_3596_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1404" filename="pool/pooling.cpp" linenumber="28" name="tmp_101" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1405" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_63" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_63_fu_3602_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1406" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_36" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_36_fu_3608_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1419" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_64_fu_6104_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1420" filename="pool/pooling.cpp" linenumber="28" name="tmp_102" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_102_fu_6108_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1421" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_69_fu_6118_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1422" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_65_fu_6122_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1423" filename="pool/pooling.cpp" linenumber="28" name="tmp_103" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_103_fu_6125_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1424" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_70_fu_6135_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1425" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_128_fu_6139_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1426" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_129_fu_6145_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1427" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_64_fu_6151_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1428" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_130_fu_6157_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1429" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_131_fu_6163_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1430" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_65_fu_6169_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1431" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_64" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_64_fu_6175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1432" filename="pool/pooling.cpp" linenumber="28" name="tmp_104" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1433" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_65" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_65_fu_6181_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1434" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_37" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_37_fu_6187_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1447" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_66_fu_6195_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1448" filename="pool/pooling.cpp" linenumber="28" name="tmp_105" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_105_fu_6199_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1449" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_71_fu_6209_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1450" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_67_fu_6213_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1451" filename="pool/pooling.cpp" linenumber="28" name="tmp_106" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_106_fu_6217_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1452" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_72_fu_6227_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1453" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_132_fu_6231_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1454" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_133_fu_6237_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1455" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_66_fu_6243_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1456" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_134_fu_6249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1457" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_135_fu_6255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1458" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_67_fu_6261_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1459" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_66" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_66_fu_6267_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1460" filename="pool/pooling.cpp" linenumber="28" name="tmp_107" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1461" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_67" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_67_fu_6273_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1462" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_38" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_38_fu_6279_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1475" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_68_fu_7701_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1476" filename="pool/pooling.cpp" linenumber="28" name="tmp_108" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_108_fu_7705_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1477" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_73_fu_7715_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1478" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_69_fu_7719_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1479" filename="pool/pooling.cpp" linenumber="28" name="tmp_109" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_109_fu_7722_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1480" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_74_fu_7732_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1481" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_136_fu_7736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1482" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_137_fu_7742_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1483" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_68_fu_7748_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1484" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_138_fu_7754_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1485" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_139_fu_7760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1486" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_69_fu_7766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1487" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_68" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_68_fu_7772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1488" filename="pool/pooling.cpp" linenumber="28" name="tmp_110" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1489" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_69" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_69_fu_7778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1490" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_39" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_39_fu_7784_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1504" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_70_fu_3692_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1505" filename="pool/pooling.cpp" linenumber="28" name="tmp_111" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_111_fu_3696_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1506" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_75_fu_3706_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1507" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_140_fu_3710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1508" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_141_fu_3716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1509" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_70_fu_3722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1510" filename="pool/pooling.cpp" linenumber="28" name="tmp_112" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1511" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_70" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_70_fu_3728_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1512" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_40" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_40_fu_3734_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1525" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_71_fu_6287_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1526" filename="pool/pooling.cpp" linenumber="28" name="tmp_113" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_113_fu_6291_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1527" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_76_fu_6301_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1528" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_72_fu_6305_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1529" filename="pool/pooling.cpp" linenumber="28" name="tmp_114" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_114_fu_6308_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1530" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_77_fu_6318_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1531" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_142_fu_6322_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1532" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_143_fu_6328_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1533" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_71_fu_6334_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1534" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_144" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_144_fu_6340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1535" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_145" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_145_fu_6346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1536" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_72_fu_6352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1537" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_71" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_71_fu_6358_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1538" filename="pool/pooling.cpp" linenumber="28" name="tmp_115" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1539" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_72" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_72_fu_6364_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1540" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_41" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_41_fu_6370_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1553" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_73_fu_6378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1554" filename="pool/pooling.cpp" linenumber="28" name="tmp_116" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_116_fu_6382_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1555" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_78_fu_6392_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1556" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_74_fu_6396_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1557" filename="pool/pooling.cpp" linenumber="28" name="tmp_117" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_117_fu_6400_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1558" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_79_fu_6410_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1559" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_146" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_146_fu_6414_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1560" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_147" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_147_fu_6420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1561" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_73_fu_6426_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1562" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_148" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_148_fu_6432_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1563" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_149" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_149_fu_6438_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1564" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_74_fu_6444_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1565" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_73" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_73_fu_6450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1566" filename="pool/pooling.cpp" linenumber="28" name="tmp_118" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1567" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_74" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_74_fu_6456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1568" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_42" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_42_fu_6462_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1581" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_75_fu_7792_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1582" filename="pool/pooling.cpp" linenumber="28" name="tmp_119" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_119_fu_7796_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1583" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_80_fu_7806_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1584" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_76_fu_7810_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1585" filename="pool/pooling.cpp" linenumber="28" name="tmp_120" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_120_fu_7813_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1586" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_81_fu_7823_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1587" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_150" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_150_fu_7827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1588" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_151" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_151_fu_7833_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1589" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_75_fu_7839_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1590" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_152" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_152_fu_7845_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1591" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_153" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_153_fu_7851_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1592" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_76_fu_7857_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1593" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_75" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_75_fu_7863_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1594" filename="pool/pooling.cpp" linenumber="28" name="tmp_121" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1595" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_76" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_76_fu_7869_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1596" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_43" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_43_fu_7875_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1610" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_77_fu_3742_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1611" filename="pool/pooling.cpp" linenumber="28" name="tmp_122" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_122_fu_3746_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1612" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_82_fu_3756_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1613" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_154" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_154_fu_3760_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1614" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_155" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_155_fu_3766_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1615" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_77_fu_3772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1616" filename="pool/pooling.cpp" linenumber="28" name="tmp_123" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1617" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_77" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_77_fu_3778_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1618" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_44" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_44_fu_3784_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1631" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_78_fu_6470_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1632" filename="pool/pooling.cpp" linenumber="28" name="tmp_124" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_124_fu_6474_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1633" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_83_fu_6484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1634" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_79_fu_6488_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1635" filename="pool/pooling.cpp" linenumber="28" name="tmp_125" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_125_fu_6491_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1636" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_84_fu_6501_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1637" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_156" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_156_fu_6505_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1638" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_157" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_157_fu_6511_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1639" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_78_fu_6517_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1640" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_158" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_158_fu_6523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1641" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_159" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_159_fu_6529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1642" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_79_fu_6535_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1643" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_78" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_78_fu_6541_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1644" filename="pool/pooling.cpp" linenumber="28" name="tmp_126" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1645" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_79" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_79_fu_6547_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1646" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_45" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_45_fu_6553_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1659" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_80_fu_6561_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1660" filename="pool/pooling.cpp" linenumber="28" name="tmp_127" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_127_fu_6565_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1661" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_85_fu_6575_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1662" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_81_fu_6579_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1663" filename="pool/pooling.cpp" linenumber="28" name="tmp_128" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_128_fu_6583_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1664" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_86_fu_6593_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1665" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_160" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_160_fu_6597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1666" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_161" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_161_fu_6603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1667" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_80_fu_6609_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1668" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_162" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_162_fu_6615_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1669" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_163" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_163_fu_6621_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1670" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_81_fu_6627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1671" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_80" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_80_fu_6633_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1672" filename="pool/pooling.cpp" linenumber="28" name="tmp_129" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U2" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1673" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_81" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_81_fu_6639_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1674" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_46" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_46_fu_6645_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1687" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_82_fu_7883_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1688" filename="pool/pooling.cpp" linenumber="28" name="tmp_130" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_130_fu_7887_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1689" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_87_fu_7897_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1690" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_83_fu_7901_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1691" filename="pool/pooling.cpp" linenumber="28" name="tmp_131" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_131_fu_7904_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1692" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_88_fu_7914_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1693" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_164" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_164_fu_7918_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1694" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_165" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_165_fu_7924_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1695" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_82_fu_7930_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1696" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_166" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_166_fu_7936_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1697" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_167" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_167_fu_7942_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1698" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_83_fu_7948_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1699" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_82" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_82_fu_7954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1700" filename="pool/pooling.cpp" linenumber="28" name="tmp_132" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1701" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_83" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_83_fu_7960_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1702" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_47" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_47_fu_7966_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1716" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_84_fu_4191_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1717" filename="pool/pooling.cpp" linenumber="28" name="tmp_133" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_133_fu_4195_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1718" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_89_fu_4205_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1719" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_168" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_168_fu_4209_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1720" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_169" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_169_fu_4215_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1721" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_84_fu_4221_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1722" filename="pool/pooling.cpp" linenumber="28" name="tmp_134" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1723" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_84" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_84_fu_4227_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1724" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_48" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_48_fu_4233_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1737" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_85_fu_6653_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1738" filename="pool/pooling.cpp" linenumber="28" name="tmp_135" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_135_fu_6657_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1739" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_90_fu_6667_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1740" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_86_fu_6671_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1741" filename="pool/pooling.cpp" linenumber="28" name="tmp_136" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_136_fu_6674_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1742" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_91" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_91_fu_6684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1743" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_170" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_170_fu_6688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1744" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_171" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_171_fu_6694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1745" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_85_fu_6700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1746" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_172" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_172_fu_6706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1747" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_173" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_173_fu_6712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1748" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_86_fu_6718_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1749" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_85" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_85_fu_6724_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1750" filename="pool/pooling.cpp" linenumber="28" name="tmp_137" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1751" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_86" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_86_fu_6730_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1752" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_49" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_49_fu_6736_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1765" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_87_fu_6744_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1766" filename="pool/pooling.cpp" linenumber="28" name="tmp_138" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_138_fu_6748_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1767" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_92" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_92_fu_6758_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1768" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_88_fu_6762_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1769" filename="pool/pooling.cpp" linenumber="28" name="tmp_139" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_139_fu_6766_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1770" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_93" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_93_fu_6776_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1771" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_174" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_174_fu_6780_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1772" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_175" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_175_fu_6786_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1773" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_87_fu_6792_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1774" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_176" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_176_fu_6798_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1775" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_177" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_177_fu_6804_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1776" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_88_fu_6810_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1777" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_87" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_87_fu_6816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1778" filename="pool/pooling.cpp" linenumber="28" name="tmp_140" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1779" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_88" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_88_fu_6822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1780" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_50" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_50_fu_6828_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1793" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_89_fu_7974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1794" filename="pool/pooling.cpp" linenumber="28" name="tmp_141" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_141_fu_7978_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1795" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_94" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_94_fu_7988_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1796" filename="pool/pooling.cpp" linenumber="28" name="bitcast_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="bitcast_ln28_90_fu_7992_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1797" filename="pool/pooling.cpp" linenumber="28" name="tmp_142" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="tmp_142_fu_7995_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1798" filename="pool/pooling.cpp" linenumber="28" name="trunc_ln28_95" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="trunc_ln28_95_fu_8005_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1799" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_178" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_178_fu_8009_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1800" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_179" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_179_fu_8015_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1801" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_89_fu_8021_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1802" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_180" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_180_fu_8027_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1803" filename="pool/pooling.cpp" linenumber="28" name="icmp_ln28_181" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="icmp_ln28_181_fu_8033_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1804" filename="pool/pooling.cpp" linenumber="28" name="or_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="or_ln28_90_fu_8039_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1805" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_89" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_89_fu_8045_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1806" filename="pool/pooling.cpp" linenumber="28" name="tmp_143" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="max_pool_1_fcmp_3bkb_U4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1807" filename="pool/pooling.cpp" linenumber="28" name="and_ln28_90" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="and_ln28_90_fu_8051_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1808" filename="pool/pooling.cpp" linenumber="28" name="select_ln28_51" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="select_ln28_51_fu_8057_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="1811" filename="pool/pooling.cpp" linenumber="13" name="r" contextFuncName="max_pool_1" moduleName="max_pool_1" rtlName="r_fu_3392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
