{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764651538455 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764651538456 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  2 10:28:58 2025 " "Processing started: Tue Dec  2 10:28:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764651538456 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651538456 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ads_bus_system -c ads_bus_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off ads_bus_system -c ads_bus_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651538456 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651538556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764651538587 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764651538587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ads_bus_top " "Found entity 1: ads_bus_top" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764651543310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651543310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s3 " "Found entity 1: bus_m2_s3" {  } { { "../rtl/core/bus_m2_s3.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764651543310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651543310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(64) " "Verilog HDL Declaration information at master_port.v(64): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764651543311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(66) " "Verilog HDL Declaration information at master_port.v(66): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764651543311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(63) " "Verilog HDL Declaration information at master_port.v(63): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764651543311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764651543311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651543311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR slave_port.v(56) " "Verilog HDL Declaration information at slave_port.v(56): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764651543312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA slave_port.v(57) " "Verilog HDL Declaration information at slave_port.v(57): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764651543312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA slave_port.v(55) " "Verilog HDL Declaration information at slave_port.v(55): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764651543312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sready SREADY slave_port.v(49) " "Verilog HDL Declaration information at slave_port.v(49): object \"sready\" differs only in case from object \"SREADY\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764651543312 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rvalid RVALID slave_port.v(36) " "Verilog HDL Declaration information at slave_port.v(36): object \"rvalid\" differs only in case from object \"RVALID\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1764651543312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764651543312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651543312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "../rtl/core/slave.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764651543312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651543312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory_bram " "Found entity 1: slave_memory_bram" {  } { { "../rtl/core/slave_memory_bram.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_memory_bram.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764651543313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651543313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../rtl/core/arbiter.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764651543314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651543314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../rtl/core/addr_decoder.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764651543315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651543315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../rtl/core/mux2.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/mux2.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764651543315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651543315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../rtl/core/mux3.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/mux3.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764651543316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651543316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/Serial-System-Bus/rtl/core/dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/Serial-System-Bus/rtl/core/dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "../rtl/core/dec3.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/dec3.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764651543316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651543316 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ads_bus_top " "Elaborating entity \"ads_bus_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764651543357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port master_port:master1_port " "Elaborating entity \"master_port\" for hierarchy \"master_port:master1_port\"" {  } { { "../rtl/ads_bus_top.v" "master1_port" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651543377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(175) " "Verilog HDL assignment warning at master_port.v(175): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543379 "|ads_bus_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(181) " "Verilog HDL assignment warning at master_port.v(181): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543379 "|ads_bus_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(190) " "Verilog HDL assignment warning at master_port.v(190): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543379 "|ads_bus_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(205) " "Verilog HDL assignment warning at master_port.v(205): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543379 "|ads_bus_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(231) " "Verilog HDL assignment warning at master_port.v(231): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/master_port.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543379 "|ads_bus_top|master_port:master1_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_m2_s3 bus_m2_s3:bus_inst " "Elaborating entity \"bus_m2_s3\" for hierarchy \"bus_m2_s3:bus_inst\"" {  } { { "../rtl/ads_bus_top.v" "bus_inst" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651543390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter bus_m2_s3:bus_inst\|arbiter:bus_arbiter " "Elaborating entity \"arbiter\" for hierarchy \"bus_m2_s3:bus_inst\|arbiter:bus_arbiter\"" {  } { { "../rtl/core/bus_m2_s3.v" "bus_arbiter" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651543394 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter.v(130) " "Verilog HDL Case Statement information at arbiter.v(130): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/arbiter.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/arbiter.v" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1764651543395 "|ads_bus_top|bus_m2_s3:bus_inst|arbiter:bus_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder bus_m2_s3:bus_inst\|addr_decoder:decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"bus_m2_s3:bus_inst\|addr_decoder:decoder\"" {  } { { "../rtl/core/bus_m2_s3.v" "decoder" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651543397 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_decoder.v(141) " "Verilog HDL assignment warning at addr_decoder.v(141): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/addr_decoder.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543398 "|ads_bus_top|bus_m2_s3:bus_inst|addr_decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3 bus_m2_s3:bus_inst\|addr_decoder:decoder\|dec3:mvalid_decoder " "Elaborating entity \"dec3\" for hierarchy \"bus_m2_s3:bus_inst\|addr_decoder:decoder\|dec3:mvalid_decoder\"" {  } { { "../rtl/core/addr_decoder.v" "mvalid_decoder" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/addr_decoder.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651543402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bus_m2_s3:bus_inst\|mux2:wdata_mux " "Elaborating entity \"mux2\" for hierarchy \"bus_m2_s3:bus_inst\|mux2:wdata_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "wdata_mux" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651543404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bus_m2_s3:bus_inst\|mux2:mctrl_mux " "Elaborating entity \"mux2\" for hierarchy \"bus_m2_s3:bus_inst\|mux2:mctrl_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "mctrl_mux" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651543407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 bus_m2_s3:bus_inst\|mux3:rdata_mux " "Elaborating entity \"mux3\" for hierarchy \"bus_m2_s3:bus_inst\|mux3:rdata_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "rdata_mux" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/bus_m2_s3.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651543408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave1_inst " "Elaborating entity \"slave\" for hierarchy \"slave:slave1_inst\"" {  } { { "../rtl/ads_bus_top.v" "slave1_inst" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651543410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave:slave1_inst\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave:slave1_inst\|slave_port:sp\"" {  } { { "../rtl/core/slave.v" "sp" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651543413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543415 "|ads_bus_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543415 "|ads_bus_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543415 "|ads_bus_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543415 "|ads_bus_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(260) " "Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543415 "|ads_bus_top|slave:slave1_inst|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram slave:slave1_inst\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"slave:slave1_inst\|slave_memory_bram:sm\"" {  } { { "../rtl/core/slave.v" "sm" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651543425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave2_inst " "Elaborating entity \"slave\" for hierarchy \"slave:slave2_inst\"" {  } { { "../rtl/ads_bus_top.v" "slave2_inst" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651543885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave:slave2_inst\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave:slave2_inst\|slave_port:sp\"" {  } { { "../rtl/core/slave.v" "sp" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651543887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543888 "|ads_bus_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543888 "|ads_bus_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543888 "|ads_bus_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543889 "|ads_bus_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(260) " "Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651543889 "|ads_bus_top|slave:slave2_inst|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram slave:slave2_inst\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"slave:slave2_inst\|slave_memory_bram:sm\"" {  } { { "../rtl/core/slave.v" "sm" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651543898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave3_inst " "Elaborating entity \"slave\" for hierarchy \"slave:slave3_inst\"" {  } { { "../rtl/ads_bus_top.v" "slave3_inst" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651545663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave:slave3_inst\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave:slave3_inst\|slave_port:sp\"" {  } { { "../rtl/core/slave.v" "sp" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651545665 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651545666 "|ads_bus_top|slave:slave3_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651545667 "|ads_bus_top|slave:slave3_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651545667 "|ads_bus_top|slave:slave3_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651545667 "|ads_bus_top|slave:slave3_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(260) " "Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/core/slave_port.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764651545667 "|ads_bus_top|slave:slave3_inst|slave_port:sp"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred dual-clock RAM node \"slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1764651545960 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred dual-clock RAM node \"slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1764651545960 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "slave:slave3_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred dual-clock RAM node \"slave:slave3_inst\|slave_memory_bram:sm\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1764651545960 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif " "Parameter INIT_FILE set to db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif " "Parameter INIT_FILE set to db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave3_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave3_inst\|slave_memory_bram:sm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif " "Parameter INIT_FILE set to db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1764651546175 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1764651546175 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1764651546175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651546231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546231 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764651546231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kck1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kck1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kck1 " "Found entity 1: altsyncram_kck1" {  } { { "db/altsyncram_kck1.tdf" "" { Text "/home/prabathbk/Serial-System-Bus/quartus/db/altsyncram_kck1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764651546260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651546260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651546265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"slave:slave2_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1764651546265 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1764651546265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jbk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jbk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jbk1 " "Found entity 1: altsyncram_jbk1" {  } { { "db/altsyncram_jbk1.tdf" "" { Text "/home/prabathbk/Serial-System-Bus/quartus/db/altsyncram_jbk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764651546290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651546290 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 balanced 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"balanced\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1764651546510 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1764651546845 "|ads_bus_top|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1764651546845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764651546938 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "75 " "75 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1764651547849 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651547984 ""}
{ "Info" "ISTA_SDC_FOUND" "../constraints/ads_bus_system.sdc " "Reading SDC File: '../constraints/ads_bus_system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Analysis & Synthesis" 0 -1 1764651548175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_RDATA is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_RDATA is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764651548178 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SVALID is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SVALID is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BGRANT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BGRANT is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_ACK is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_ACK is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SPLIT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SPLIT is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_RDATA is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_RDATA is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764651548178 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SVALID is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SVALID is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BGRANT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BGRANT is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_ACK is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_ACK is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SPLIT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SPLIT is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_RDATA is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_RDATA is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764651548178 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SVALID is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SVALID is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BGRANT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BGRANT is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_ACK is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_ACK is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SPLIT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SPLIT is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548178 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_RDATA is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_RDATA is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764651548179 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SVALID is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SVALID is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BGRANT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BGRANT is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_ACK is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_ACK is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SPLIT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SPLIT is not an input port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_WDATA is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_WDATA is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764651548179 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MODE is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MODE is not an output port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MVALID is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MVALID is not an output port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BREQ is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BREQ is not an output port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_WDATA is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_WDATA is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764651548179 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MODE is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MODE is not an output port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MVALID is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MVALID is not an output port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BREQ is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BREQ is not an output port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_WDATA is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_WDATA is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764651548179 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MODE is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MODE is not an output port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MVALID is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MVALID is not an output port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BREQ is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BREQ is not an output port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_WDATA is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_WDATA is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1764651548179 ""}  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MODE is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MODE is not an output port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MVALID is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MVALID is not an output port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BREQ is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BREQ is not an output port." {  } { { "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/Serial-System-Bus/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548179 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Analysis & Synthesis" 0 -1 1764651548184 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1764651548185 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764651548185 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764651548185 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1764651548185 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548185 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548210 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1764651548412 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548414 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1764651548436 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548437 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/prabathbk/Serial-System-Bus/quartus/ads_bus_system.map.smsg " "Generated suppressed messages file /home/prabathbk/Serial-System-Bus/quartus/ads_bus_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764651548574 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764651548574 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M1_WDATA " "No output dependent on input pin \"GPIO_M1_WDATA\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764651548642 "|ads_bus_top|GPIO_M1_WDATA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M1_MODE " "No output dependent on input pin \"GPIO_M1_MODE\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764651548642 "|ads_bus_top|GPIO_M1_MODE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M1_MVALID " "No output dependent on input pin \"GPIO_M1_MVALID\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764651548642 "|ads_bus_top|GPIO_M1_MVALID"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M1_BREQ " "No output dependent on input pin \"GPIO_M1_BREQ\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764651548642 "|ads_bus_top|GPIO_M1_BREQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M2_WDATA " "No output dependent on input pin \"GPIO_M2_WDATA\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764651548642 "|ads_bus_top|GPIO_M2_WDATA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M2_MODE " "No output dependent on input pin \"GPIO_M2_MODE\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764651548642 "|ads_bus_top|GPIO_M2_MODE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M2_MVALID " "No output dependent on input pin \"GPIO_M2_MVALID\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764651548642 "|ads_bus_top|GPIO_M2_MVALID"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M2_BREQ " "No output dependent on input pin \"GPIO_M2_BREQ\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/Serial-System-Bus/rtl/ads_bus_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1764651548642 "|ads_bus_top|GPIO_M2_BREQ"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1764651548642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "836 " "Implemented 836 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764651548643 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764651548643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "784 " "Implemented 784 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764651548643 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1764651548643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764651548643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764651548653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  2 10:29:08 2025 " "Processing ended: Tue Dec  2 10:29:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764651548653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764651548653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764651548653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764651548653 ""}
