# Hardware Overheads (Table 4, 5)

# Synthesis setup
- Compiler: Synopsys Design Compiler
- Logic libraries: UMC 28nm SVT cells
- Clock uncertainty 60% (40% margin)
- Budget of gate delay: 0.6ns
- Activity factor switching: 10%
- Target frequency: 1000MHz
- Corner: ss
- PVT (28nm, 0.9V, 125'C)
