<stg><name>sha256_transform</name>


<trans_list>

<trans id="192" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader2532.preheader:0  %data_V_offset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %data_V_offset)

]]></Node>
<StgValue><ssdm name="data_V_offset_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2532.preheader:1  %state_V_addr = getelementptr [8 x i32]* %state_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="state_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="64">
<![CDATA[
.preheader2532.preheader:2  %m_V = alloca [64 x i32], align 4

]]></Node>
<StgValue><ssdm name="m_V"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
.preheader2532.preheader:3  br label %.preheader2532

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2532:0  %p_0262_0 = phi i7 [ %j_V, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203 ], [ 0, %.preheader2532.preheader ]

]]></Node>
<StgValue><ssdm name="p_0262_0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2532:1  %p_01115_0 = phi i5 [ %add_ln700, %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203 ], [ 0, %.preheader2532.preheader ]

]]></Node>
<StgValue><ssdm name="p_01115_0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2532:2  %icmp_ln887 = icmp eq i5 %p_01115_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2532:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader2532:4  %add_ln700 = add i5 %p_01115_0, 1

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2532:5  br i1 %icmp_ln887, label %.preheader.preheader, label %_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="7">
<![CDATA[
_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203:1  %trunc_ln215 = trunc i7 %p_0262_0 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203:2  %ret_V = or i6 %trunc_ln215, 3

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203:3  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 %data_V_offset_read, i6 %ret_V)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203:4  %zext_ln1356 = zext i7 %tmp to i64

]]></Node>
<StgValue><ssdm name="zext_ln1356"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203:5  %data_V_addr = getelementptr [128 x i8]* %data_V, i64 0, i64 %zext_ln1356

]]></Node>
<StgValue><ssdm name="data_V_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="7">
<![CDATA[
_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203:6  %rhs_V_31 = load i8* %data_V_addr, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_31"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203:10  %j_V = add i7 4, %p_0262_0

]]></Node>
<StgValue><ssdm name="j_V"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203:0  %zext_ln544 = zext i5 %p_01115_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="7">
<![CDATA[
_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203:6  %rhs_V_31 = load i8* %data_V_addr, align 1

]]></Node>
<StgValue><ssdm name="rhs_V_31"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203:7  %zext_ln209 = zext i8 %rhs_V_31 to i32

]]></Node>
<StgValue><ssdm name="zext_ln209"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203:8  %m_V_addr = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="m_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203:9  store i32 %zext_ln209, i32* %m_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi8ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit203:11  br label %.preheader2532

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %p_01115_1 = phi i7 [ %i_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177 ], [ 16, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_01115_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:1  %icmp_ln40 = icmp eq i7 %p_01115_1, -64

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %icmp_ln40, label %0, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:1  %trunc_ln215_2 = trunc i7 %p_01115_1 to i6

]]></Node>
<StgValue><ssdm name="trunc_ln215_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:2  %ret_V_41 = add i6 -2, %trunc_ln215_2

]]></Node>
<StgValue><ssdm name="ret_V_41"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:3  %zext_ln544_8 = zext i6 %ret_V_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_8"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:4  %m_V_addr_1 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_8

]]></Node>
<StgValue><ssdm name="m_V_addr_1"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:5  %m_V_load = load i32* %m_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="m_V_load"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:16  %ret_V_45 = add i6 -7, %trunc_ln215_2

]]></Node>
<StgValue><ssdm name="ret_V_45"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:17  %zext_ln544_9 = zext i6 %ret_V_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_9"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:18  %m_V_addr_2 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_9

]]></Node>
<StgValue><ssdm name="m_V_addr_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:19  %m_V_load_1 = load i32* %m_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="3">
<![CDATA[
:0  %a_V = load i32* %state_V_addr, align 4

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %state_V_addr_8 = getelementptr [8 x i32]* %state_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_V_addr_8"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="3">
<![CDATA[
:2  %b_V = load i32* %state_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:5  %m_V_load = load i32* %m_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="m_V_load"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:19  %m_V_load_1 = load i32* %m_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_1"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:20  %ret_V_46 = add i6 -15, %trunc_ln215_2

]]></Node>
<StgValue><ssdm name="ret_V_46"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:21  %zext_ln544_10 = zext i6 %ret_V_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_10"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:22  %m_V_addr_3 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_10

]]></Node>
<StgValue><ssdm name="m_V_addr_3"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:23  %m_V_load_2 = load i32* %m_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_2"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:34  %ret_V_50 = add i6 -16, %trunc_ln215_2

]]></Node>
<StgValue><ssdm name="ret_V_50"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:35  %zext_ln544_11 = zext i6 %ret_V_50 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_11"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:36  %m_V_addr_4 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_11

]]></Node>
<StgValue><ssdm name="m_V_addr_4"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:37  %m_V_load_3 = load i32* %m_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:0  %zext_ln544_5 = zext i7 %p_01115_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_5"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="15" op_0_bw="15" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:6  %r_V = call i15 @_ssdm_op_PartSelect.i15.i32.i32.i32(i32 %m_V_load, i32 17, i32 31)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:7  %trunc_ln1503 = trunc i32 %m_V_load to i17

]]></Node>
<StgValue><ssdm name="trunc_ln1503"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:8  %ret_V_65 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %trunc_ln1503, i15 %r_V)

]]></Node>
<StgValue><ssdm name="ret_V_65"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:9  %r_V_s = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %m_V_load, i32 19, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:10  %trunc_ln1503_10 = trunc i32 %m_V_load to i19

]]></Node>
<StgValue><ssdm name="trunc_ln1503_10"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:11  %ret_V_66 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %trunc_ln1503_10, i13 %r_V_s)

]]></Node>
<StgValue><ssdm name="ret_V_66"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:12  %r_V_11 = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %m_V_load, i32 10, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="22">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:13  %r_V_24 = zext i22 %r_V_11 to i32

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:14  %xor_ln1357 = xor i32 %r_V_24, %ret_V_66

]]></Node>
<StgValue><ssdm name="xor_ln1357"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:15  %ret_V_44 = xor i32 %xor_ln1357, %ret_V_65

]]></Node>
<StgValue><ssdm name="ret_V_44"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:23  %m_V_load_2 = load i32* %m_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_2"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="25" op_0_bw="25" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:24  %r_V_12 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %m_V_load_2, i32 7, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:25  %trunc_ln1503_11 = trunc i32 %m_V_load_2 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln1503_11"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="7" op_2_bw="25">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:26  %ret_V_67 = call i32 @_ssdm_op_BitConcatenate.i32.i7.i25(i7 %trunc_ln1503_11, i25 %r_V_12)

]]></Node>
<StgValue><ssdm name="ret_V_67"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="14" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:27  %r_V_13 = call i14 @_ssdm_op_PartSelect.i14.i32.i32.i32(i32 %m_V_load_2, i32 18, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:28  %trunc_ln1503_12 = trunc i32 %m_V_load_2 to i18

]]></Node>
<StgValue><ssdm name="trunc_ln1503_12"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="18" op_2_bw="14">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:29  %ret_V_68 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 %trunc_ln1503_12, i14 %r_V_13)

]]></Node>
<StgValue><ssdm name="ret_V_68"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:30  %r_V_14 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %m_V_load_2, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="29">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:31  %r_V_25 = zext i29 %r_V_14 to i32

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:32  %xor_ln1357_12 = xor i32 %r_V_25, %ret_V_68

]]></Node>
<StgValue><ssdm name="xor_ln1357_12"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:33  %ret_V_49 = xor i32 %xor_ln1357_12, %ret_V_67

]]></Node>
<StgValue><ssdm name="ret_V_49"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:37  %m_V_load_3 = load i32* %m_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_3"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:38  %add_ln209 = add i32 %m_V_load_1, %m_V_load_3

]]></Node>
<StgValue><ssdm name="add_ln209"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:39  %add_ln209_10 = add i32 %ret_V_44, %ret_V_49

]]></Node>
<StgValue><ssdm name="add_ln209_10"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:40  %add_ln209_2 = add i32 %add_ln209_10, %add_ln209

]]></Node>
<StgValue><ssdm name="add_ln209_2"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:41  %m_V_addr_5 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_5

]]></Node>
<StgValue><ssdm name="m_V_addr_5"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:42  store i32 %add_ln209_2, i32* %m_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:43  %i_V = add i7 1, %p_01115_1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit177:44  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="3">
<![CDATA[
:0  %a_V = load i32* %state_V_addr, align 4

]]></Node>
<StgValue><ssdm name="a_V"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="3">
<![CDATA[
:2  %b_V = load i32* %state_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="b_V"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %state_V_addr_9 = getelementptr [8 x i32]* %state_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="state_V_addr_9"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="3">
<![CDATA[
:4  %c_V = load i32* %state_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %state_V_addr_10 = getelementptr [8 x i32]* %state_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="state_V_addr_10"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="3">
<![CDATA[
:6  %d_V = load i32* %state_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="102" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="3">
<![CDATA[
:4  %c_V = load i32* %state_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="3">
<![CDATA[
:6  %d_V = load i32* %state_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="d_V"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %state_V_addr_11 = getelementptr [8 x i32]* %state_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="state_V_addr_11"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="3">
<![CDATA[
:8  %e_V = load i32* %state_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="e_V"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %state_V_addr_12 = getelementptr [8 x i32]* %state_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="state_V_addr_12"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="3">
<![CDATA[
:10  %f_V = load i32* %state_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="f_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="3">
<![CDATA[
:8  %e_V = load i32* %state_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="e_V"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="3">
<![CDATA[
:10  %f_V = load i32* %state_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="f_V"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %state_V_addr_13 = getelementptr [8 x i32]* %state_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="state_V_addr_13"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="3">
<![CDATA[
:12  %g_V = load i32* %state_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="g_V"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %state_V_addr_14 = getelementptr [8 x i32]* %state_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="state_V_addr_14"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="3">
<![CDATA[
:14  %h_V = load i32* %state_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="h_V"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="114" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="3">
<![CDATA[
:12  %g_V = load i32* %state_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="g_V"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="3">
<![CDATA[
:14  %h_V = load i32* %state_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="h_V"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %p_01115_2 = phi i7 [ 0, %0 ], [ %i_V_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]

]]></Node>
<StgValue><ssdm name="p_01115_2"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  %lhs_V_20 = phi i32 [ %a_V, %0 ], [ %a_V_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]

]]></Node>
<StgValue><ssdm name="lhs_V_20"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2  %rhs_V_33 = phi i32 [ %b_V, %0 ], [ %lhs_V_20, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]

]]></Node>
<StgValue><ssdm name="rhs_V_33"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3  %rhs_V_34 = phi i32 [ %c_V, %0 ], [ %rhs_V_33, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]

]]></Node>
<StgValue><ssdm name="rhs_V_34"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  %p_01587_0 = phi i32 [ %d_V, %0 ], [ %rhs_V_34, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]

]]></Node>
<StgValue><ssdm name="p_01587_0"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:5  %lhs_V = phi i32 [ %e_V, %0 ], [ %e_V_2, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:6  %rhs_V = phi i32 [ %f_V, %0 ], [ %lhs_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:7  %rhs_V_32 = phi i32 [ %g_V, %0 ], [ %rhs_V, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]

]]></Node>
<StgValue><ssdm name="rhs_V_32"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:8  %p_01439_0 = phi i32 [ %h_V, %0 ], [ %rhs_V_32, %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94 ]

]]></Node>
<StgValue><ssdm name="p_01439_0"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %icmp_ln887_1 = icmp eq i7 %p_01115_2, -64

]]></Node>
<StgValue><ssdm name="icmp_ln887_1"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:10  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:11  %i_V_2 = add i7 %p_01115_2, 1

]]></Node>
<StgValue><ssdm name="i_V_2"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %icmp_ln887_1, label %2, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="26" op_0_bw="26" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:0  %r_V_15 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %lhs_V, i32 6, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:1  %trunc_ln1503_13 = trunc i32 %lhs_V to i6

]]></Node>
<StgValue><ssdm name="trunc_ln1503_13"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="6" op_2_bw="26">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:2  %ret_V_69 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 %trunc_ln1503_13, i26 %r_V_15)

]]></Node>
<StgValue><ssdm name="ret_V_69"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="21" op_0_bw="21" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:3  %r_V_16 = call i21 @_ssdm_op_PartSelect.i21.i32.i32.i32(i32 %lhs_V, i32 11, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="11" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:4  %trunc_ln1503_14 = trunc i32 %lhs_V to i11

]]></Node>
<StgValue><ssdm name="trunc_ln1503_14"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="11" op_2_bw="21">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:5  %ret_V_70 = call i32 @_ssdm_op_BitConcatenate.i32.i11.i21(i11 %trunc_ln1503_14, i21 %r_V_16)

]]></Node>
<StgValue><ssdm name="ret_V_70"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="7" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:6  %r_V_17 = call i7 @_ssdm_op_PartSelect.i7.i32.i32.i32(i32 %lhs_V, i32 25, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="25" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:7  %trunc_ln1503_15 = trunc i32 %lhs_V to i25

]]></Node>
<StgValue><ssdm name="trunc_ln1503_15"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="25" op_2_bw="7">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:8  %ret_V_71 = call i32 @_ssdm_op_BitConcatenate.i32.i25.i7(i25 %trunc_ln1503_15, i7 %r_V_17)

]]></Node>
<StgValue><ssdm name="ret_V_71"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:9  %xor_ln1357_14 = xor i32 %ret_V_69, %ret_V_70

]]></Node>
<StgValue><ssdm name="xor_ln1357_14"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:10  %ret_V_54 = xor i32 %xor_ln1357_14, %ret_V_71

]]></Node>
<StgValue><ssdm name="ret_V_54"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:11  %ret_V_72 = and i32 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V_72"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:12  %r_V_26 = xor i32 %lhs_V, -1

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:13  %ret_V_73 = and i32 %rhs_V_32, %r_V_26

]]></Node>
<StgValue><ssdm name="ret_V_73"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:14  %ret_V_57 = xor i32 %ret_V_73, %ret_V_72

]]></Node>
<StgValue><ssdm name="ret_V_57"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="7">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:15  %zext_ln544_6 = zext i7 %p_01115_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_6"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:16  %K_V_addr = getelementptr [64 x i32]* @K_V, i64 0, i64 %zext_ln544_6

]]></Node>
<StgValue><ssdm name="K_V_addr"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:17  %K_V_load = load i32* %K_V_addr, align 4

]]></Node>
<StgValue><ssdm name="K_V_load"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:18  %m_V_addr_6 = getelementptr [64 x i32]* %m_V, i64 0, i64 %zext_ln544_6

]]></Node>
<StgValue><ssdm name="m_V_addr_6"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:19  %m_V_load_4 = load i32* %m_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_4"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:21  %add_ln209_12 = add i32 %ret_V_57, %ret_V_54

]]></Node>
<StgValue><ssdm name="add_ln209_12"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:22  %add_ln209_13 = add i32 %add_ln209_12, %p_01439_0

]]></Node>
<StgValue><ssdm name="add_ln209_13"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:35  %xor_ln1357_9 = xor i32 %rhs_V_34, %rhs_V_33

]]></Node>
<StgValue><ssdm name="xor_ln1357_9"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:36  %ret_V_77 = and i32 %xor_ln1357_9, %lhs_V_20

]]></Node>
<StgValue><ssdm name="ret_V_77"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:37  %ret_V_78 = and i32 %rhs_V_34, %rhs_V_33

]]></Node>
<StgValue><ssdm name="ret_V_78"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:38  %ret_V_64 = xor i32 %ret_V_77, %ret_V_78

]]></Node>
<StgValue><ssdm name="ret_V_64"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln700_3 = add i32 %a_V, %lhs_V_20

]]></Node>
<StgValue><ssdm name="add_ln700_3"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:1  store i32 %add_ln700_3, i32* %state_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln700_4 = add i32 %b_V, %rhs_V_33

]]></Node>
<StgValue><ssdm name="add_ln700_4"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:3  store i32 %add_ln700_4, i32* %state_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %add_ln700_5 = add i32 %c_V, %rhs_V_34

]]></Node>
<StgValue><ssdm name="add_ln700_5"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %add_ln700_7 = add i32 %e_V, %lhs_V

]]></Node>
<StgValue><ssdm name="add_ln700_7"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %add_ln700_8 = add i32 %f_V, %rhs_V

]]></Node>
<StgValue><ssdm name="add_ln700_8"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %add_ln700_9 = add i32 %g_V, %rhs_V_32

]]></Node>
<StgValue><ssdm name="add_ln700_9"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %add_ln700_10 = add i32 %h_V, %p_01439_0

]]></Node>
<StgValue><ssdm name="add_ln700_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="165" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:17  %K_V_load = load i32* %K_V_addr, align 4

]]></Node>
<StgValue><ssdm name="K_V_load"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:19  %m_V_load_4 = load i32* %m_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="m_V_load_4"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:20  %add_ln209_11 = add i32 %K_V_load, %m_V_load_4

]]></Node>
<StgValue><ssdm name="add_ln209_11"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:23  %t1_V = add i32 %add_ln209_13, %add_ln209_11

]]></Node>
<StgValue><ssdm name="t1_V"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:24  %r_V_18 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %lhs_V_20, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:25  %trunc_ln1503_16 = trunc i32 %lhs_V_20 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln1503_16"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="30">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:26  %ret_V_74 = call i32 @_ssdm_op_BitConcatenate.i32.i2.i30(i2 %trunc_ln1503_16, i30 %r_V_18)

]]></Node>
<StgValue><ssdm name="ret_V_74"/></StgValue>
</operation>

<operation id="172" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="19" op_0_bw="19" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:27  %r_V_19 = call i19 @_ssdm_op_PartSelect.i19.i32.i32.i32(i32 %lhs_V_20, i32 13, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="173" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="13" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:28  %trunc_ln1503_17 = trunc i32 %lhs_V_20 to i13

]]></Node>
<StgValue><ssdm name="trunc_ln1503_17"/></StgValue>
</operation>

<operation id="174" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="13" op_2_bw="19">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:29  %ret_V_75 = call i32 @_ssdm_op_BitConcatenate.i32.i13.i19(i13 %trunc_ln1503_17, i19 %r_V_19)

]]></Node>
<StgValue><ssdm name="ret_V_75"/></StgValue>
</operation>

<operation id="175" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="10" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:30  %r_V_20 = call i10 @_ssdm_op_PartSelect.i10.i32.i32.i32(i32 %lhs_V_20, i32 22, i32 31)

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="176" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="22" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:31  %trunc_ln1503_18 = trunc i32 %lhs_V_20 to i22

]]></Node>
<StgValue><ssdm name="trunc_ln1503_18"/></StgValue>
</operation>

<operation id="177" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="22" op_2_bw="10">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:32  %ret_V_76 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %trunc_ln1503_18, i10 %r_V_20)

]]></Node>
<StgValue><ssdm name="ret_V_76"/></StgValue>
</operation>

<operation id="178" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:33  %xor_ln1357_17 = xor i32 %ret_V_74, %ret_V_75

]]></Node>
<StgValue><ssdm name="xor_ln1357_17"/></StgValue>
</operation>

<operation id="179" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:34  %ret_V_61 = xor i32 %xor_ln1357_17, %ret_V_76

]]></Node>
<StgValue><ssdm name="ret_V_61"/></StgValue>
</operation>

<operation id="180" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:39  %e_V_2 = add i32 %t1_V, %p_01587_0

]]></Node>
<StgValue><ssdm name="e_V_2"/></StgValue>
</operation>

<operation id="181" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:40  %add_ln209_16 = add i32 %ret_V_61, %t1_V

]]></Node>
<StgValue><ssdm name="add_ln209_16"/></StgValue>
</operation>

<operation id="182" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:41  %a_V_2 = add i32 %add_ln209_16, %ret_V_64

]]></Node>
<StgValue><ssdm name="a_V_2"/></StgValue>
</operation>

<operation id="183" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit94:42  br label %1

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="184" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:5  store i32 %add_ln700_5, i32* %state_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="185" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln700_6 = add i32 %d_V, %p_01587_0

]]></Node>
<StgValue><ssdm name="add_ln700_6"/></StgValue>
</operation>

<operation id="186" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:7  store i32 %add_ln700_6, i32* %state_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="187" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:9  store i32 %add_ln700_7, i32* %state_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:11  store i32 %add_ln700_8, i32* %state_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="189" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:13  store i32 %add_ln700_9, i32* %state_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:15  store i32 %add_ln700_10, i32* %state_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0">
<![CDATA[
:16  ret void

]]></Node>
<StgValue><ssdm name="ret_ln73"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
