add r0, r1, r2, lsl #31 
mvn r3, r0 
mvn r1, r3 
mvn r0, r1 
