
---------- Begin Simulation Statistics ----------
final_tick                               220251256000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89126                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    89454                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3201.71                       # Real time elapsed on the host
host_tick_rate                               68791755                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   285356471                       # Number of instructions simulated
sim_ops                                     286405886                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.220251                       # Number of seconds simulated
sim_ticks                                220251256000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.525937                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               55142073                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            64474094                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13111793                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         60402162                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           4443303                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        4454490                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11187                       # Number of indirect misses.
system.cpu0.branchPred.lookups               74670567                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6935                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        262445                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7056058                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  37547775                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1427494                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         787808                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      112819720                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           243870547                       # Number of instructions committed
system.cpu0.commit.committedOps             244132965                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    422350635                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.578034                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.056053                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    284384697     67.33%     67.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     72623529     17.20%     84.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41360450      9.79%     94.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     16998224      4.02%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2618570      0.62%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2262007      0.54%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       140051      0.03%     99.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       535613      0.13%     99.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1427494      0.34%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    422350635                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  26214481                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7441008                       # Number of function calls committed.
system.cpu0.commit.int_insts                231994555                       # Number of committed integer instructions.
system.cpu0.commit.loads                     23476400                       # Number of loads committed
system.cpu0.commit.membars                     524893                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       524902      0.22%      0.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       184468064     75.56%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          18424      0.01%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           32816      0.01%     75.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       7340032      3.01%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      11010054      4.51%     83.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       3932176      1.61%     84.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      3670016      1.50%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       23476679      9.62%     96.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9397599      3.85%     99.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        244132965                       # Class of committed instruction
system.cpu0.commit.refs                      33136473                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  243870547                       # Number of Instructions Simulated
system.cpu0.committedOps                    244132965                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.805604                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.805604                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            140354630                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6057116                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            48479784                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             386810114                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                73493452                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                213353124                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7056777                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12037165                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4807199                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   74670567                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 53541499                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    363986661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               482506                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     437416188                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          113                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26225058                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.169577                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          61965736                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          59585376                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.993374                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         439065182                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.996842                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.287369                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               194425931     44.28%     44.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               143765378     32.74%     77.03% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                55260961     12.59%     89.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                22271999      5.07%     94.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8276980      1.89%     96.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6934311      1.58%     98.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 8119625      1.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1689      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8308      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           439065182                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 54650391                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                17017132                       # number of floating regfile writes
system.cpu0.idleCycles                        1268456                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7659605                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                52767823                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.751187                       # Inst execution rate
system.cpu0.iew.exec_refs                    49715623                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12664199                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              127902570                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             38229263                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            263240                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1934080                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            15535182                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          356950396                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             37051424                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6901784                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            330772739                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                412877                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               454872                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7056777                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              1801599                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        22803                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1097430                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         7244                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1149                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          298                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14752863                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5875109                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1149                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       317541                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7342064                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                253271206                       # num instructions consuming a value
system.cpu0.iew.wb_count                    328220667                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.821433                       # average fanout of values written-back
system.cpu0.iew.wb_producers                208045327                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.745391                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     328570058                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               380135133                       # number of integer regfile reads
system.cpu0.int_regfile_writes              250771815                       # number of integer regfile writes
system.cpu0.ipc                              0.553831                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.553831                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           525065      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            254716478     75.43%     75.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               18561      0.01%     75.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                33053      0.01%     75.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            8192340      2.43%     78.03% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           15056797      4.46%     82.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            4608155      1.36%     83.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4089658      1.21%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            37415343     11.08%     96.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12695375      3.76%     99.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         323661      0.10%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             337674524                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               32271007                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           64541656                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     32073842                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          39264315                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1668935                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004942                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1544876     92.57%     92.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  9099      0.55%     93.11% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  15513      0.93%     94.04% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  106      0.01%     94.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  222      0.01%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   24      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     94.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 92039      5.51%     99.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7050      0.42%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             306547387                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1052705206                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    296146825                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        430504226                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 356162132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                337674524                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             788264                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      112817427                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1163698                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           456                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33275640                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    439065182                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.769076                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.139596                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          242149982     55.15%     55.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          113789465     25.92%     81.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           54390615     12.39%     93.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           12473138      2.84%     96.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7985588      1.82%     98.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5425812      1.24%     99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1657425      0.38%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             876803      0.20%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             316354      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      439065182                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.766861                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2325634                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          795328                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            38229263                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           15535182                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               48123454                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              25952286                       # number of misc regfile writes
system.cpu0.numCycles                       440333638                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      168875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              135021910                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            200383060                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3756918                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                86298816                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                838702                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                43682                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            492894457                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             374618760                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          302954181                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                204354160                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                479256                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7056777                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              6312146                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               102571116                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         56627351                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       436267106                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         21373                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               552                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8942915                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           551                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   777874032                       # The number of ROB reads
system.cpu0.rob.rob_writes                  730621063                       # The number of ROB writes
system.cpu0.timesIdled                          16338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  144                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.333458                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3709945                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3851149                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           646187                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4916176                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             42820                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          49466                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6646                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5973935                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4565                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        262269                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           617644                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   3408564                       # Number of branches committed
system.cpu1.commit.bw_lim_events                84087                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         787046                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5720421                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            14268738                       # Number of instructions committed
system.cpu1.commit.committedOps              14531074                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    116492961                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.124738                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.571182                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    108920923     93.50%     93.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3964576      3.40%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1492284      1.28%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1412530      1.21%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       468253      0.40%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       114450      0.10%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        24624      0.02%     99.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11234      0.01%     99.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        84087      0.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    116492961                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               60568                       # Number of function calls committed.
system.cpu1.commit.int_insts                 13484397                       # Number of committed integer instructions.
system.cpu1.commit.loads                      3732764                       # Number of loads committed
system.cpu1.commit.membars                     524558                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       524558      3.61%      3.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8690018     59.80%     63.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.42% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3995027     27.49%     90.91% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1320779      9.09%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14531074                       # Class of committed instruction
system.cpu1.commit.refs                       5315830                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   14268738                       # Number of Instructions Simulated
system.cpu1.committedOps                     14531074                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.275510                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.275510                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            100688715                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                29312                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3427236                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              22665007                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3637449                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 11802409                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                618036                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                53597                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               789743                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5973935                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2806253                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    113725530                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               190775                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23736124                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1293158                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050592                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3164221                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3752765                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201015                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         117536352                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.204183                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.601001                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               101060558     85.98%     85.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                11619389      9.89%     95.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3208494      2.73%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1003827      0.85%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  343838      0.29%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  239656      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   53054      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1225      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6311      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           117536352                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                       9                       # number of floating regfile writes
system.cpu1.idleCycles                         544728                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              642330                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4082745                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.153602                       # Inst execution rate
system.cpu1.iew.exec_refs                     6374662                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1955854                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               93712362                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              4950264                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            262761                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           570234                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2313336                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           20249314                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              4418808                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           772545                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             18137467                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                108204                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               275213                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                618036                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               791152                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12770                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          151384                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6503                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          860                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          325                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1217500                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       730270                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           860                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       298861                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        343469                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  8502178                       # num instructions consuming a value
system.cpu1.iew.wb_count                     17739458                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.778776                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  6621293                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.150231                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      17761672                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                22793613                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11496675                       # number of integer regfile writes
system.cpu1.ipc                              0.120838                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.120838                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           524637      2.77%      2.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             11730035     62.03%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 645      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.81% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4880444     25.81%     90.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1774190      9.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18910012                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     39                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 73                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           27                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                38                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     135340                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007157                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  44714     33.04%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 85267     63.00%     96.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5351      3.95%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              18520676                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         155537189                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     17739431                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25967944                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  19461945                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 18910012                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             787369                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5718239                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            45546                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           323                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2975188                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    117536352                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.160886                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.546520                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          104849217     89.21%     89.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8717530      7.42%     96.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2477509      2.11%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             971263      0.83%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             386012      0.33%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              57465      0.05%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              57104      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              12338      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               7914      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      117536352                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.160144                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2265673                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          750620                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             4950264                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2313336                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     79                       # number of misc regfile reads
system.cpu1.numCycles                       118081080                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   322416489                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               98026605                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              9307064                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2202449                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4273963                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                220686                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 1050                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             27888532                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              21771612                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           13680600                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11716069                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                251629                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                618036                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2894209                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4373536                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        27888514                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          7470                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               311                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3901501                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           312                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136659927                       # The number of ROB reads
system.cpu1.rob.rob_writes                   41547345                       # The number of ROB writes
system.cpu1.timesIdled                           8033                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.624478                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3462057                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3658733                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           608081                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4611354                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             42914                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          50444                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            7530                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5577636                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4551                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        262265                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           577925                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3219826                       # Number of branches committed
system.cpu2.commit.bw_lim_events                79443                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         787054                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        5274410                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            13664809                       # Number of instructions committed
system.cpu2.commit.committedOps              13927148                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    115158051                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.120939                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.562485                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    107896397     93.69%     93.69% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3805115      3.30%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1429439      1.24%     98.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1353410      1.18%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       448153      0.39%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       112335      0.10%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        23219      0.02%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        10540      0.01%     99.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        79443      0.07%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    115158051                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               59047                       # Number of function calls committed.
system.cpu2.commit.int_insts                 12921853                       # Number of committed integer instructions.
system.cpu2.commit.loads                      3591389                       # Number of loads committed
system.cpu2.commit.membars                     524561                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       524561      3.77%      3.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8294820     59.56%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.33% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3853648     27.67%     91.00% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1253427      9.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         13927148                       # Class of committed instruction
system.cpu2.commit.refs                       5107099                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   13664809                       # Number of Instructions Simulated
system.cpu2.committedOps                     13927148                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              8.539556                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        8.539556                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            100389320                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                30825                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3204010                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21467349                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3409515                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10976591                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                578299                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                54507                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               772013                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5577636                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2612435                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    112546511                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               174597                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      22443297                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1216910                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.047798                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2970742                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3504971                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.192330                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         116125738                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.195529                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.591839                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               100626121     86.65%     86.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10840256      9.33%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3101198      2.67%     98.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  935171      0.81%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  332526      0.29%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  229522      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   53157      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1110      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6677      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           116125738                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      11                       # number of floating regfile writes
system.cpu2.idleCycles                         565659                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              601096                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3833228                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.147884                       # Inst execution rate
system.cpu2.iew.exec_refs                     6093015                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1864668                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               93986335                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              4701891                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            262759                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           533822                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2188164                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19199569                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              4228347                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           718187                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             17256745                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                183748                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               251461                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                578299                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               897328                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        12828                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          145153                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         6075                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          816                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          314                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1110502                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       672454                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           816                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       277537                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        323559                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  8170093                       # num instructions consuming a value
system.cpu2.iew.wb_count                     16889411                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.785903                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  6420902                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.144736                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      16907463                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                21704726                       # number of integer regfile reads
system.cpu2.int_regfile_writes               10983263                       # number of integer regfile writes
system.cpu2.ipc                              0.117102                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.117102                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           524636      2.92%      2.92% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11099368     61.75%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 646      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4673544     26.00%     90.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1676666      9.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             24      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              17974932                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 91                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           29                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     131038                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007290                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  45314     34.58%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     34.58% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 81583     62.26%     96.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 4134      3.15%     99.99% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17581285                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         152251046                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     16889382                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24472352                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18412204                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 17974932                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             787365                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        5272420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            44497                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           311                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2722446                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    116125738                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.154789                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.538423                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          104102242     89.65%     89.65% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8242390      7.10%     96.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2352514      2.03%     98.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             920572      0.79%     99.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             378240      0.33%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              53103      0.05%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              57048      0.05%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              11997      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               7632      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      116125738                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.154038                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2174250                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          703116                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             4701891                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2188164                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     75                       # number of misc regfile reads
system.cpu2.numCycles                       116691397                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   323806171                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               98014634                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              8958495                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2000043                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3983244                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                173734                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                  899                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26423957                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              20628429                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           13027398                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10889478                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                207566                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                578299                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2651927                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 4068903                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26423939                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          8156                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               309                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3907723                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           308                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   134279763                       # The number of ROB reads
system.cpu2.rob.rob_writes                   39371716                       # The number of ROB writes
system.cpu2.timesIdled                           8329                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.497807                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3421278                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3620484                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           601639                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4540393                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             43204                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          51362                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            8158                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5485631                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         4609                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        262255                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           571429                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3185344                       # Number of branches committed
system.cpu3.commit.bw_lim_events                78751                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         787026                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5145850                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            13552377                       # Number of instructions committed
system.cpu3.commit.committedOps              13814699                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    114803239                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.120334                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.561233                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    107595202     93.72%     93.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3785802      3.30%     97.02% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1416323      1.23%     98.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1334511      1.16%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       444872      0.39%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       114215      0.10%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        22794      0.02%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        10769      0.01%     99.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        78751      0.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    114803239                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               59001                       # Number of function calls committed.
system.cpu3.commit.int_insts                 12819051                       # Number of committed integer instructions.
system.cpu3.commit.loads                      3569826                       # Number of loads committed
system.cpu3.commit.membars                     524539                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       524539      3.80%      3.80% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         8219692     59.50%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.30% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3832075     27.74%     91.04% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1237701      8.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         13814699                       # Class of committed instruction
system.cpu3.commit.refs                       5069800                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   13552377                       # Number of Instructions Simulated
system.cpu3.committedOps                     13814699                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              8.585222                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        8.585222                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            100231088                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                30745                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3168023                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21203256                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3365959                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 10813368                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                571801                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                54133                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               768410                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5485631                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2569842                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    112213993                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               170693                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      22144726                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1204022                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.047148                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2934621                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3464482                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.190328                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         115750626                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.193583                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.590435                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               100494017     86.82%     86.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                10650400      9.20%     96.02% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3043053      2.63%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  948122      0.82%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  325136      0.28%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  228301      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   53571      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1179      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    6847      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           115750626                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                       8                       # number of floating regfile writes
system.cpu3.idleCycles                         599543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              593670                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3773871                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.146584                       # Inst execution rate
system.cpu3.iew.exec_refs                     6040462                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1844041                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               93422495                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4658051                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            262758                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           528805                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2161021                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18958400                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4196421                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           708841                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17055060                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                108615                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               225601                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                571801                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               739917                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        11549                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          142997                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         5867                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          824                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          300                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1088225                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       661047                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           824                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       271811                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        321859                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  8141768                       # num instructions consuming a value
system.cpu3.iew.wb_count                     16687548                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.782162                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  6368178                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.143425                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      16705634                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21456885                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10861498                       # number of integer regfile writes
system.cpu3.ipc                              0.116479                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.116479                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           524620      2.95%      2.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10946924     61.62%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 643      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4636559     26.10%     90.68% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1655087      9.32%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             20      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17763901                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     44                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 82                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                34                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     127716                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007190                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  41543     32.53%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     32.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 82088     64.27%     96.80% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 4079      3.19%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17366953                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         151446852                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     16687522                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24102446                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18171060                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17763901                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             787340                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5143700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            40790                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           314                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2668332                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    115750626                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.153467                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.535832                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          103869693     89.74%     89.74% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8136269      7.03%     96.76% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2329237      2.01%     98.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             914085      0.79%     99.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             378088      0.33%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              51732      0.04%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              52127      0.05%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              12031      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               7364      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      115750626                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.152676                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          2141370                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          687020                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4658051                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2161021                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     81                       # number of misc regfile reads
system.cpu3.numCycles                       116350169                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   324146377                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               97669389                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              8896261                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2171365                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3961236                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                161448                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1847                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26107286                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              20374495                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           12880593                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10752814                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                238603                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                571801                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2786311                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 3984332                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26107268                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          9075                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               304                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3829446                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           303                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   133684530                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38869344                       # The number of ROB writes
system.cpu3.timesIdled                           8785                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2700544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5288293                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       293109                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       113340                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3776155                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2217966                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7576949                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2331306                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1284048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1911819                       # Transaction distribution
system.membus.trans_dist::CleanEvict           675746                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              404                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            204                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1416032                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1416016                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1284048                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            40                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7988357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7988357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    295160512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               295160512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              554                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2700728                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2700728    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2700728                       # Request fanout histogram
system.membus.respLayer1.occupancy        14339961250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         13706609004                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 87                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           44                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3671087727.272727                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   23959475486.901821                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           43     97.73%     97.73% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      2.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value       115000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 158981411000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             44                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    58723396000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 161527860000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2599638                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2599638                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2599638                       # number of overall hits
system.cpu2.icache.overall_hits::total        2599638                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        12797                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12797                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        12797                       # number of overall misses
system.cpu2.icache.overall_misses::total        12797                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    632663000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    632663000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    632663000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    632663000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2612435                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2612435                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2612435                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2612435                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004898                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004898                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004898                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004898                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 49438.383996                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49438.383996                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 49438.383996                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49438.383996                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          173                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    86.500000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         9735                       # number of writebacks
system.cpu2.icache.writebacks::total             9735                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         3030                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3030                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         3030                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3030                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         9767                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         9767                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         9767                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         9767                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    482808500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    482808500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    482808500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    482808500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003739                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003739                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003739                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003739                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 49432.630286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49432.630286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 49432.630286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49432.630286                       # average overall mshr miss latency
system.cpu2.icache.replacements                  9735                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2599638                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2599638                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        12797                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12797                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    632663000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    632663000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2612435                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2612435                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004898                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004898                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 49438.383996                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49438.383996                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         3030                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3030                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         9767                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         9767                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    482808500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    482808500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003739                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003739                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 49432.630286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49432.630286                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.222892                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2551335                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             9735                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           262.078582                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        377734000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.222892                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.975715                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975715                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5234637                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5234637                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4590645                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4590645                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4590645                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4590645                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       682159                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        682159                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       682159                       # number of overall misses
system.cpu2.dcache.overall_misses::total       682159                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  62666670009                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  62666670009                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  62666670009                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  62666670009                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5272804                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5272804                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5272804                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5272804                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.129373                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.129373                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.129373                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.129373                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 91865.195664                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91865.195664                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 91865.195664                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91865.195664                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       777123                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       432585                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            10481                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2983                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    74.145883                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   145.016762                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       553762                       # number of writebacks
system.cpu2.dcache.writebacks::total           553762                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       346094                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       346094                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       346094                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       346094                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       336065                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       336065                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       336065                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       336065                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  31814728458                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  31814728458                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  31814728458                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  31814728458                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063736                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063736                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063736                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063736                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 94668.378016                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 94668.378016                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 94668.378016                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 94668.378016                       # average overall mshr miss latency
system.cpu2.dcache.replacements                553762                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3547243                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3547243                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       472269                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       472269                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  41170298500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  41170298500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4019512                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4019512                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117494                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117494                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 87175.526024                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 87175.526024                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       277903                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       277903                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       194366                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       194366                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16426056000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16426056000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.048356                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048356                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84510.953562                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84510.953562                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1043402                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1043402                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       209890                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       209890                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21496371509                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21496371509                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1253292                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1253292                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.167471                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.167471                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 102417.321021                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102417.321021                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        68191                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        68191                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       141699                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       141699                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  15388672458                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15388672458                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.113061                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.113061                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108601.136621                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108601.136621                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          135                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          135                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           71                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1565500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1565500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.344660                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.344660                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22049.295775                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22049.295775                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           42                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           42                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           29                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       185000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.140777                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.140777                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6379.310345                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6379.310345                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           72                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           72                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           64                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           64                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       473000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       473000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.470588                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.470588                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7390.625000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7390.625000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           63                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           63                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       418000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       418000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.463235                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.463235                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6634.920635                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6634.920635                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        96000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        96000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        88000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        88000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         9122                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           9122                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       253143                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       253143                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  23514366500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  23514366500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       262265                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       262265                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.965218                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.965218                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92889.657229                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92889.657229                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       253143                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       253143                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  23261223500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  23261223500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.965218                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.965218                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91889.657229                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91889.657229                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.177434                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5189019                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           589126                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.807995                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        377745500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.177434                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.943045                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.943045                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11659975                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11659975                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 83                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           42                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3849788428.571429                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   24522272696.010921                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           41     97.62%     97.62% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      2.38%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 158981122000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             42                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    58560142000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 161691114000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2556658                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2556658                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2556658                       # number of overall hits
system.cpu3.icache.overall_hits::total        2556658                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        13184                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         13184                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        13184                       # number of overall misses
system.cpu3.icache.overall_misses::total        13184                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    672276500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    672276500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    672276500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    672276500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2569842                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2569842                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2569842                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2569842                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.005130                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005130                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.005130                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005130                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 50991.846177                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 50991.846177                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 50991.846177                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 50991.846177                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        10053                       # number of writebacks
system.cpu3.icache.writebacks::total            10053                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         3099                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3099                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         3099                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3099                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        10085                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        10085                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        10085                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        10085                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    507604500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    507604500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    507604500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    507604500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003924                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003924                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003924                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003924                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 50332.622707                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50332.622707                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 50332.622707                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50332.622707                       # average overall mshr miss latency
system.cpu3.icache.replacements                 10053                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2556658                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2556658                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        13184                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        13184                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    672276500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    672276500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2569842                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2569842                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.005130                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005130                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 50991.846177                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 50991.846177                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         3099                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3099                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        10085                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        10085                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    507604500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    507604500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003924                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003924                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 50332.622707                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50332.622707                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.943857                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2509065                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10053                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           249.583706                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        385093000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.943857                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.998246                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998246                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5149769                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5149769                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4552862                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4552862                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4552862                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4552862                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       676475                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        676475                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       676475                       # number of overall misses
system.cpu3.dcache.overall_misses::total       676475                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  61457162456                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  61457162456                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  61457162456                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  61457162456                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5229337                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5229337                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5229337                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5229337                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.129362                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.129362                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.129362                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.129362                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 90849.125919                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 90849.125919                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 90849.125919                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 90849.125919                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       774021                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       207164                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10608                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1569                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    72.965781                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   132.035692                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       554132                       # number of writebacks
system.cpu3.dcache.writebacks::total           554132                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       340215                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       340215                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       340215                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       340215                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       336260                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       336260                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       336260                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       336260                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  31737090966                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  31737090966                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  31737090966                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  31737090966                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.064303                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064303                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.064303                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064303                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 94382.593725                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94382.593725                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 94382.593725                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94382.593725                       # average overall mshr miss latency
system.cpu3.dcache.replacements                554132                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3524748                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3524748                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       467021                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       467021                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  39849563500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  39849563500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      3991769                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3991769                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.116996                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.116996                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 85327.134112                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 85327.134112                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       272381                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       272381                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       194640                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       194640                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16336624500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16336624500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.048760                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.048760                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83932.513872                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83932.513872                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1028114                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1028114                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       209454                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       209454                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  21607598956                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  21607598956                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1237568                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1237568                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.169246                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.169246                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 103161.548388                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 103161.548388                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        67834                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        67834                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       141620                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       141620                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15400466466                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15400466466                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.114434                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.114434                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 108744.996935                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 108744.996935                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          148                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          148                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           52                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1193500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1193500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          200                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.260000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.260000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 22951.923077                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 22951.923077                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           35                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           17                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        61500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        61500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.085000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.085000                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  3617.647059                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3617.647059                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           78                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           78                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           67                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       449500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       449500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          145                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          145                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.462069                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.462069                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6708.955224                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6708.955224                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           65                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       393500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       393500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.448276                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.448276                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6053.846154                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6053.846154                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       153000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       153000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       144000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       144000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         9139                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           9139                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       253116                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       253116                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  23490712000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  23490712000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       262255                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       262255                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.965152                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.965152                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92806.112612                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92806.112612                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       253116                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       253116                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  23237596000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  23237596000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.965152                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.965152                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91806.112612                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91806.112612                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.641480                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5151419                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           589284                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.741827                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        385104500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.641480                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.988796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.988796                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11573185                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11573185                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        12063000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15691339.755844                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     37064000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   220166815000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED     84441000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     53519586                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        53519586                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     53519586                       # number of overall hits
system.cpu0.icache.overall_hits::total       53519586                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        21913                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         21913                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        21913                       # number of overall misses
system.cpu0.icache.overall_misses::total        21913                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1222113495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1222113495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1222113495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1222113495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     53541499                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     53541499                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     53541499                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     53541499                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000409                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000409                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000409                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000409                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 55771.163008                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55771.163008                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 55771.163008                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55771.163008                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4316                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    77.071429                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18180                       # number of writebacks
system.cpu0.icache.writebacks::total            18180                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         3699                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3699                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         3699                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3699                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18214                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18214                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18214                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18214                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1026128496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1026128496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1026128496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1026128496                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000340                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000340                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000340                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000340                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 56337.350170                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56337.350170                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 56337.350170                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56337.350170                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18180                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     53519586                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       53519586                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        21913                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        21913                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1222113495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1222113495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     53541499                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     53541499                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000409                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000409                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 55771.163008                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55771.163008                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         3699                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3699                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18214                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18214                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1026128496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1026128496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 56337.350170                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56337.350170                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999721                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           53537703                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18180                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2944.868152                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999721                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999991                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        107101210                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       107101210                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     39069906                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39069906                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     39069906                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39069906                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6177522                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6177522                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6177522                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6177522                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 252192507577                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 252192507577                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 252192507577                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 252192507577                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     45247428                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     45247428                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     45247428                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     45247428                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.136528                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.136528                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.136528                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.136528                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 40824.218445                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40824.218445                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 40824.218445                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40824.218445                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1174559                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       413039                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            21032                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2849                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.846282                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   144.976834                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2003649                       # number of writebacks
system.cpu0.dcache.writebacks::total          2003649                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4391622                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4391622                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4391622                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4391622                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1785900                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1785900                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1785900                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1785900                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  81706147345                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  81706147345                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  81706147345                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  81706147345                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.039470                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039470                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.039470                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.039470                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 45750.684442                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45750.684442                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 45750.684442                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45750.684442                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2003649                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     30020073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       30020073                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5830044                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5830044                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 221029381500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 221029381500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     35850117                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     35850117                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.162623                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.162623                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 37912.129222                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 37912.129222                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4238957                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4238957                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1591087                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1591087                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  62549475000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  62549475000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.044382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.044382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 39312.416606                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39312.416606                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9049833                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9049833                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       347478                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       347478                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31163126077                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31163126077                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9397311                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9397311                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.036976                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036976                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 89683.738473                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 89683.738473                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       152665                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       152665                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       194813                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       194813                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  19156672345                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19156672345                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.020731                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020731                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 98333.644803                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 98333.644803                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          290                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          290                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           52                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1458000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1458000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.152047                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.152047                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 28038.461538                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 28038.461538                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           36                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       788500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       788500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.046784                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.046784                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 49281.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49281.250000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          255                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          255                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           62                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       387000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       387000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          317                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          317                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.195584                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.195584                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6241.935484                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6241.935484                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           62                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       325000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       325000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.195584                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.195584                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5241.935484                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5241.935484                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9390                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9390                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       253055                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       253055                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  23414130000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  23414130000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       262445                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       262445                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.964221                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.964221                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 92525.854063                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 92525.854063                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       253055                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       253055                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  23161075000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  23161075000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.964221                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.964221                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 91525.854063                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 91525.854063                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.743264                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           41118606                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2038792                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.168122                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.743264                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991977                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         93059887                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        93059887                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7925                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              836255                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5461                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               49058                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5685                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               48102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5836                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               48516                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1006838                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7925                       # number of overall hits
system.l2.overall_hits::.cpu0.data             836255                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5461                       # number of overall hits
system.l2.overall_hits::.cpu1.data              49058                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5685                       # number of overall hits
system.l2.overall_hits::.cpu2.data              48102                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5836                       # number of overall hits
system.l2.overall_hits::.cpu3.data              48516                       # number of overall hits
system.l2.overall_hits::total                 1006838                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10288                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1167162                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3925                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            509665                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4082                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            505795                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4249                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            505602                       # number of demand (read+write) misses
system.l2.demand_misses::total                2710768                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10288                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1167162                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3925                       # number of overall misses
system.l2.overall_misses::.cpu1.data           509665                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4082                       # number of overall misses
system.l2.overall_misses::.cpu2.data           505795                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4249                       # number of overall misses
system.l2.overall_misses::.cpu3.data           505602                       # number of overall misses
system.l2.overall_misses::total               2710768                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    908303500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  92673325000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    387196000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  53720398499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    401809000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53438752999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    424281500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53328032499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     255282098997                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    908303500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  92673325000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    387196000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  53720398499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    401809000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53438752999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    424281500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53328032499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    255282098997                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18213                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2003417                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9386                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          558723                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            9767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          553897                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           10085                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          554118                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3717606                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18213                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2003417                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9386                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         558723                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           9767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         553897                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          10085                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         554118                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3717606                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.564871                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.582586                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.418176                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.912196                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.417938                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.913157                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.421319                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.912445                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.729170                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.564871                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.582586                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.418176                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.912196                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.417938                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.913157                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.421319                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.912445                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.729170                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88287.665241                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 79400.567359                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 98648.662420                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105403.350238                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 98434.345909                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 105652.987869                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99854.436338                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 105474.330598                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94173.348290                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88287.665241                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 79400.567359                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 98648.662420                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105403.350238                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 98434.345909                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 105652.987869                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99854.436338                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 105474.330598                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94173.348290                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1911819                       # number of writebacks
system.l2.writebacks::total                   1911819                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            380                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            508                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           2297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            580                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           2183                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            447                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           2159                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               10701                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           380                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           508                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          2297                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           580                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          2183                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           447                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          2159                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              10701                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         9908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1165015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3417                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       507368                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         3502                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       503612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3802                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       503443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2700067                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         9908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1165015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3417                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       507368                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         3502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       503612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3802                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       503443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2700067                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    780245500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  80915149500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    315275000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  48529487999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    323030500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  48292505499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    353035000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  48181907999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 227690636997                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    780245500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  80915149500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    315275000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  48529487999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    323030500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  48292505499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    353035000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  48181907999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 227690636997                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.544007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.581514                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.364053                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.908085                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.358554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.909216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.376996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.908548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.726292                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.544007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.581514                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.364053                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.908085                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.358554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.909216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.376996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.908548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.726292                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78749.041179                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 69454.169689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92266.608136                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95649.485184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 92241.719018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95892.285130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 92855.076276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95704.792795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84327.772976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78749.041179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 69454.169689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92266.608136                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95649.485184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 92241.719018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95892.285130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 92855.076276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95704.792795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84327.772976                       # average overall mshr miss latency
system.l2.replacements                        4912495                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2574670                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2574670                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2574670                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2574670                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       944918                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           944918                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       944918                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       944918                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   29                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 47                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       241000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       241000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.565217                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.437500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.618421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10954.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5127.659574                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       440500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       103000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       263000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       143000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       949500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.565217                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.437500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.618421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20022.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20600                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20230.769231                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20428.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20202.127660                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.583333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.384615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.552632                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        82000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       100000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       141000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       101000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       424000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.583333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.384615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.552632                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20190.476190                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            26629                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16670                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            16634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            16527                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 76460                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         386044                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         343635                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         343118                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         343221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1416018                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  41141993500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37719781000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  37715774999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37703508999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  154281058498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       412673                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       360305                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       359752                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       359748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1492478                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.935472                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.953734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.953763                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.954060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948770                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106573.327134                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109766.994049                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109920.712405                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109851.987492                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108954.164776                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       386044                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       343635                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       343118                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       343221                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1416018                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  37281553500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34283431000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34284594999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34271298999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140120878498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.935472                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.953734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.953763                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.954060                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948770                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96573.327134                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99766.994049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99920.712405                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99851.987492                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98954.164776                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7925                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5461                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5685                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5836                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              24907                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3925                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4249                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            22544                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    908303500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    387196000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    401809000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    424281500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2121590000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         9767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        10085                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          47451                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.564871                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.418176                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.417938                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.421319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.475101                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88287.665241                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 98648.662420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 98434.345909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99854.436338                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94108.853797                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          380                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          508                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          580                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          447                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1915                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         9908                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3417                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         3502                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3802                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20629                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    780245500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    315275000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    323030500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    353035000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1771586000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.544007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.364053                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.358554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.376996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.434743                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78749.041179                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92266.608136                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 92241.719018                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 92855.076276                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85878.423578                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       809626                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        32388                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        31468                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        31989                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            905471                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       781118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       166030                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       162677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       162381                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1272206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  51531331500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  16000617499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  15722978000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  15624523500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  98879450499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1590744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       198418                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       194145                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       194370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2177677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.491039                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.836769                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.837915                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.835422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.584203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 65971.250823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 96371.845444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 96651.511892                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 96221.377501                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77722.829871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2147                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2297                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2183                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         2159                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         8786                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       778971                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       163733                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       160494                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       160222                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1263420                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  43633596000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14246056999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  14007910500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  13910609000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  85798172499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.489690                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.825192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.826671                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.824314                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.580169                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 56014.403617                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87007.854244                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 87279.963737                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 86820.842331                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67909.462015                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            6                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              40                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           19                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            6                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            43                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.842105                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.930233                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            6                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           40                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       308000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       233500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       120000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       117500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       779000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.842105                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.930233                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19250                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19458.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        20000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19583.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19475                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999553                       # Cycle average of tags in use
system.l2.tags.total_refs                     7226442                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4912498                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.471032                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.432798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.087925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       28.875621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.031731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.217679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.029201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.145681                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.031508                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.147409                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.444262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.451182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.034651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.033526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.033553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999993                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  62811370                       # Number of tag accesses
system.l2.tags.data_accesses                 62811370                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        634048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      74560832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        218688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32471552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        224128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32231168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        243328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      32220352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          172804096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       634048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       218688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       224128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       243328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1320192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    122356416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       122356416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           9907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1165013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         507368                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           3502                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         503612                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3802                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         503443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2700064                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1911819                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1911819                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2878749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        338526251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           992902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        147429588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1017601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        146338180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1104775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        146289073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             784577120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2878749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       992902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1017601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1104775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5994027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      555531070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            555531070                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      555531070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2878749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       338526251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          992902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       147429588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1017601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       146338180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1104775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       146289073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1340108190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1892372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      9907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    809180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3417.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    495571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      3502.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    491986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3802.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    491808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002042685250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       115126                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       115126                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5428364                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1782915                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2700064                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1911819                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2700064                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1911819                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 390891                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 19447                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             74796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             81024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             80278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            213890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            181778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            191164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            181675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            230935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            301375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            268482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            81643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            87355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            75257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            78120                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            76263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             66597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             71101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            104671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            128002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            146431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            173335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            305828                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            310718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            73926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            69817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68038                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.55                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  76024123000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11545865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            119321116750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32922.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51672.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1097390                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1274176                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 47.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2700064                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1911819                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  764945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  641430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  505088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  271351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   64645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   23486                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   12295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4265                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  53348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  84838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 113218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 127702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 131452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 135399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 136234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 136848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 138264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 130338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 127318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 124991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 122117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 120404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 122316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1829948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    146.942055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.351020                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.434407                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1269162     69.36%     69.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       333674     18.23%     87.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77828      4.25%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        31586      1.73%     93.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18678      1.02%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12570      0.69%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9635      0.53%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7355      0.40%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69460      3.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1829948                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       115126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.057346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.443073                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    100.000705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       115125    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        115126                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       115126                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.437191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.412943                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.924556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            92216     80.10%     80.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1225      1.06%     81.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17251     14.98%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3499      3.04%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              692      0.60%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              166      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               52      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        115126                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              147787072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                25017024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               121110272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               172804096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            122356416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       670.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       549.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    784.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    555.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  220251239500                       # Total gap between requests
system.mem_ctrls.avgGap                      47757.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       634048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     51787520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       218688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31716544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       224128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31487104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       243328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31475712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    121110272                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2878748.623344967142                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 235129283.439818382263                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 992902.396888034069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 144001648.735206305981                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1017601.461487238877                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 142959929.363581001759                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1104774.630660902942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 142908206.616537988186                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 549873241.131483078003                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         9907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1165013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       507368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         3502                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       503612                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3802                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       503443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1911819                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    367950000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  36348071250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    170580500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27446245750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    174748250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  27362289500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    192009750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27259221750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5346549530750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37140.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     31199.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     49921.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54095.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     49899.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     54332.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     50502.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     54145.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2796577.25                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6371985900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3386779440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7665739620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5534463240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      17386321680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      91433028540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7580247840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       139358566260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        632.725410                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  18842555500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7354620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 194054080500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6693892800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3557873220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8821755600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4343593320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      17386321680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      65709355470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29242288320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       135755080410                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        616.364614                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75358039750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7354620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 137538596250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3574230844.444445                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   23694027398.163387                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           44     97.78%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      2.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        61000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 158981766500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    59410868000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 160840388000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2794234                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2794234                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2794234                       # number of overall hits
system.cpu1.icache.overall_hits::total        2794234                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12019                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12019                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12019                       # number of overall misses
system.cpu1.icache.overall_misses::total        12019                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    597181000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    597181000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    597181000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    597181000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2806253                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2806253                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2806253                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2806253                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004283                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004283                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004283                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004283                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 49686.413179                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49686.413179                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 49686.413179                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49686.413179                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    59.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9354                       # number of writebacks
system.cpu1.icache.writebacks::total             9354                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2633                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2633                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2633                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2633                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9386                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9386                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9386                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9386                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    464746000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    464746000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    464746000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    464746000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003345                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003345                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003345                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003345                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 49514.809290                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49514.809290                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 49514.809290                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49514.809290                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9354                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2794234                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2794234                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12019                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12019                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    597181000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    597181000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2806253                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2806253                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004283                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004283                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 49686.413179                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49686.413179                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2633                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2633                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9386                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9386                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    464746000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    464746000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003345                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003345                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 49514.809290                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49514.809290                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.501822                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2746113                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9354                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           293.576331                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        370365000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.501822                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.953182                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.953182                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5621892                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5621892                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4814239                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4814239                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4814239                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4814239                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       703625                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        703625                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       703625                       # number of overall misses
system.cpu1.dcache.overall_misses::total       703625                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  64096786748                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  64096786748                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  64096786748                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  64096786748                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5517864                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5517864                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5517864                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5517864                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.127518                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.127518                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.127518                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.127518                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 91095.095751                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91095.095751                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 91095.095751                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91095.095751                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       782242                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       378144                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            10723                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2616                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.949921                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   144.550459                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       558684                       # number of writebacks
system.cpu1.dcache.writebacks::total           558684                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       362651                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       362651                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       362651                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       362651                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       340974                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       340974                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       340974                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       340974                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  32144484476                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  32144484476                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  32144484476                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  32144484476                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.061795                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061795                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.061795                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061795                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94272.538305                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94272.538305                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94272.538305                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94272.538305                       # average overall mshr miss latency
system.cpu1.dcache.replacements                558684                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3705993                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3705993                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       491214                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       491214                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  42438788000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  42438788000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4197207                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4197207                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.117034                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.117034                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86395.721620                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86395.721620                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       292562                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       292562                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       198652                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       198652                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  16722939500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16722939500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047330                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047330                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84182.084751                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84182.084751                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1108246                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1108246                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       212411                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       212411                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  21657998748                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21657998748                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1320657                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1320657                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.160837                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.160837                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101962.698485                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101962.698485                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        70089                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        70089                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       142322                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       142322                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15421544976                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15421544976                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.107766                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.107766                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108356.719102                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108356.719102                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           45                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           45                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       990500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       990500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.245902                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.245902                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 22011.111111                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22011.111111                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           25                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           20                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.109290                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.109290                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         6400                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6400                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           70                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           58                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       355500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       355500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          128                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.453125                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.453125                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6129.310345                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6129.310345                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           55                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           55                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       307500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       307500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.429688                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.429688                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5590.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5590.909091                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        92000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        92000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        85000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        85000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9079                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9079                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       253190                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       253190                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  23495820500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  23495820500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       262269                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       262269                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.965383                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.965383                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92799.164659                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92799.164659                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       253190                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       253190                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  23242630500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  23242630500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.965383                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.965383                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91799.164659                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91799.164659                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.161218                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5417579                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           594067                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.119475                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        370376500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.161218                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.942538                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.942538                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12154986                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12154986                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 220251256000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2226101                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4486489                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1142785                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3000676                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             431                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           221                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            652                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           24                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1632667                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1632667                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         47451                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2178651                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           43                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           43                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        54605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6046126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        28126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1711658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        29269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1696976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        30223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1697722                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11294705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2329088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    256450560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1199360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71512576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1248128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70888640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1288832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     70926656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              475843840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5054220                       # Total snoops (count)
system.tol2bus.snoopTraffic                 131392384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8771987                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.340959                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.571108                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6088929     69.41%     69.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2487141     28.35%     97.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 109244      1.25%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  61429      0.70%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  25244      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8771987                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7505939480                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         885302415                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          14950309                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         885554390                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          15362960                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3059841917                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27523052                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         892794754                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14344392                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               622939372000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67686                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    67781                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11616.87                       # Real time elapsed on the host
host_tick_rate                               34664070                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   786302422                       # Number of instructions simulated
sim_ops                                     787405569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.402688                       # Number of seconds simulated
sim_ticks                                402688116000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.561303                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               21646942                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            21742325                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           722964                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22270588                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             37838                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          46925                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9087                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22624677                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6723                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         12640                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           715129                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  17588713                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1299350                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          43155                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       14419273                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           125870307                       # Number of instructions committed
system.cpu0.commit.committedOps             125882904                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    787883378                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.159774                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.933877                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    754550187     95.77%     95.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     14216895      1.80%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1516448      0.19%     97.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       618581      0.08%     97.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       491828      0.06%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       477447      0.06%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     10960471      1.39%     99.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3752171      0.48%     99.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1299350      0.16%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    787883378                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  38264250                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               79996                       # Number of function calls committed.
system.cpu0.commit.int_insts                106388547                       # Number of committed integer instructions.
system.cpu0.commit.loads                     34983035                       # Number of loads committed
system.cpu0.commit.membars                      23562                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        24045      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68908166     54.74%     54.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6500      0.01%     54.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             796      0.00%     54.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      17103080     13.59%     68.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     68.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1768371      1.40%     69.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       452007      0.36%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        589873      0.47%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       588849      0.47%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18478887     14.68%     85.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        200260      0.16%     85.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     16516788     13.12%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1244816      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        125882904                       # Class of committed instruction
system.cpu0.commit.refs                      36440751                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  125870307                       # Number of Instructions Simulated
system.cpu0.committedOps                    125882904                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.341845                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.341845                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            751248889                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 7935                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19318815                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             146041557                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 8406001                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 17658517                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                741441                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                13576                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12080341                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22624677                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2357379                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    785077644                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                25054                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     162449300                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          214                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1498622                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.028343                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4307869                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          21684780                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.203507                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         790135189                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.205623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.621579                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               678712260     85.90%     85.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                86872448     10.99%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3465621      0.44%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                18987290      2.40%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  489086      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   25877      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1467449      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  107073      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8085      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           790135189                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 39589399                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                37485658                       # number of floating regfile writes
system.cpu0.idleCycles                        8114846                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              740322                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18648195                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.344654                       # Inst execution rate
system.cpu0.iew.exec_refs                   182337781                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1484446                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              321833639                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             39079897                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             22428                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           357820                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1602344                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          140126399                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            180853335                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           629135                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            275119971                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2256619                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            260674400                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                741441                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            265831395                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     13637536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           23710                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          159                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        25981                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4096862                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       144628                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         25981                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       204683                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        535639                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                106846066                       # num instructions consuming a value
system.cpu0.iew.wb_count                    129750581                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.876376                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 93637291                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.162544                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     129878612                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               289962036                       # number of integer regfile reads
system.cpu0.int_regfile_writes               72306864                       # number of integer regfile writes
system.cpu0.ipc                              0.157683                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.157683                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            26435      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             72139971     26.16%     26.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6681      0.00%     26.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  799      0.00%     26.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           17211657      6.24%     32.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                481      0.00%     32.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2074610      0.75%     33.17% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            452587      0.16%     33.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     33.33% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             589873      0.21%     33.55% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            605504      0.22%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           109686346     39.78%     73.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             205570      0.07%     73.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       71479847     25.92%     99.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1268744      0.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             275749105                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              105611663                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          199372942                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     38753391                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          46999730                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40754098                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.147794                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1376855      3.38%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   95      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1961      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  11      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2837356      6.96%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 596      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              27441506     67.33%     77.68% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7377      0.02%     77.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          9088248     22.30%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              93      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             210865105                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1183546361                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     90997190                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107396147                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 140075638                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                275749105                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              50761                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       14243498                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           531805                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          7606                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14290731                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    790135189                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.348990                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.138823                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          699329948     88.51%     88.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           27000057      3.42%     91.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13544906      1.71%     93.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8398894      1.06%     94.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           22931641      2.90%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           13611037      1.72%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2328374      0.29%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1212095      0.15%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1778237      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      790135189                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.345442                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           639373                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          406407                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            39079897                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1602344                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               39763117                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              20502646                       # number of misc regfile writes
system.cpu0.numCycles                       798250035                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7126336                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              613406561                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            106874971                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              37185106                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12930118                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             120439600                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               779268                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            202572180                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             142718269                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121389851                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 22868171                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                514529                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                741441                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            139921559                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                14514885                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         44602776                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       157969404                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        267339                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8076                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 80674353                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7906                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   926859308                       # The number of ROB reads
system.cpu0.rob.rob_writes                  282858110                       # The number of ROB writes
system.cpu0.timesIdled                          79441                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2354                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.749289                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21597324                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            21651607                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           706348                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22144912                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             21967                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          24030                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2063                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22452408                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1392                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         12171                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           700980                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17441804                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1281978                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          41976                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14319514                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           125086929                       # Number of instructions committed
system.cpu1.commit.committedOps             125100648                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    785948613                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.159172                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.933469                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    753020269     95.81%     95.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13981458      1.78%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1441845      0.18%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       573493      0.07%     97.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       462610      0.06%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       469868      0.06%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     10960227      1.39%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      3756865      0.48%     99.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1281978      0.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    785948613                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  38269029                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               45541                       # Number of function calls committed.
system.cpu1.commit.int_insts                105607040                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34822499                       # Number of loads committed
system.cpu1.commit.membars                      24952                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        24952      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        68442258     54.71%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            254      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.73% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      17107448     13.67%     68.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1767668      1.41%     69.82% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       450433      0.36%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       588706      0.47%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       18314218     14.64%     85.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         49617      0.04%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     16520452     13.21%     99.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1244498      0.99%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        125100648                       # Class of committed instruction
system.cpu1.commit.refs                      36128785                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  125086929                       # Number of Instructions Simulated
system.cpu1.committedOps                    125100648                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.310836                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.310836                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            751344779                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5399                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19249237                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145122016                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 7005062                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17014263                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                725737                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                14433                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             12087203                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22452408                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2242953                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    784622852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                16749                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     161559455                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1462210                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.028442                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2823087                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21619291                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.204660                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         788177044                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.205012                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.620008                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               677268020     85.93%     85.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86520016     10.98%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3383727      0.43%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                18966599      2.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  461279      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   15497      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1458464      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  102448      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     994      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           788177044                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 39596925                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                37494148                       # number of floating regfile writes
system.cpu1.idleCycles                        1226031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              725930                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18492723                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.347328                       # Inst execution rate
system.cpu1.iew.exec_refs                   181903909                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1331583                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              321757952                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             38893260                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             20129                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           348710                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1446163                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139245845                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            180572326                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           615975                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            274181989                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2246143                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            261071094                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                725737                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            266205891                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     13626483                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18187                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        25252                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4070761                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       139877                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         25252                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       194804                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        531126                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                106574855                       # num instructions consuming a value
system.cpu1.iew.wb_count                    128923053                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.876703                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 93434530                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.163317                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     129048351                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               288768287                       # number of integer regfile reads
system.cpu1.int_regfile_writes               71755600                       # number of integer regfile writes
system.cpu1.ipc                              0.158458                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.158458                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            26570      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             71628927     26.07%     26.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 265      0.00%     26.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     26.08% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           17218283      6.27%     32.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     32.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2074950      0.76%     33.10% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            450989      0.16%     33.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     33.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             589824      0.21%     33.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            605328      0.22%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           109382793     39.80%     73.50% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              52007      0.02%     73.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       71499300     26.02%     99.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1268408      0.46%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             274797964                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              105643905                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          199429394                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     38760743                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          46989697                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   40731770                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.148224                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1379755      3.39%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                  113      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 2154      0.01%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  16      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2837799      6.97%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 693      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              27415164     67.31%     77.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   28      0.00%     77.67% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          9095959     22.33%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              89      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             209859259                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1179606535                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90162310                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        106426596                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 139196577                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                274797964                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              49268                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14145197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           531187                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          7292                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14227661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    788177044                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.348650                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.139467                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          697991207     88.56%     88.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26568232      3.37%     91.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13450797      1.71%     93.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8380811      1.06%     94.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           22861317      2.90%     97.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           13604073      1.73%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2318602      0.29%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1207580      0.15%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1794425      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      788177044                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.348109                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           641007                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          406393                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            38893260                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1446163                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               39771358                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              20504079                       # number of misc regfile writes
system.cpu1.numCycles                       789403075                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15834215                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              613673436                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106370658                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              37038142                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11516093                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             120507803                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               756333                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            201402357                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141814387                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          120795449                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 22241482                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                396627                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                725737                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            139818296                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14424791                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         44598902                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       156803455                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        202000                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6096                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 80758023                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6062                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   924077008                       # The number of ROB reads
system.cpu1.rob.rob_writes                  281070566                       # The number of ROB writes
system.cpu1.timesIdled                          15394                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.761867                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               21604782                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            21656353                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           708966                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22158993                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             21752                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          24096                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2344                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22465296                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1515                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         12112                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           703847                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  17438862                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1278750                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          41706                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14391778                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           125080804                       # Number of instructions committed
system.cpu2.commit.committedOps             125094478                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    786169136                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.159119                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.933053                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    753214880     95.81%     95.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13999984      1.78%     97.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1448378      0.18%     97.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       573280      0.07%     97.85% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       472496      0.06%     97.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       472617      0.06%     97.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     10966428      1.39%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3742323      0.48%     99.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1278750      0.16%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    786169136                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  38279344                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               45494                       # Number of function calls committed.
system.cpu2.commit.int_insts                105592076                       # Number of committed integer instructions.
system.cpu2.commit.loads                     34819494                       # Number of loads committed
system.cpu2.commit.membars                      24971                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        24971      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        68424343     54.70%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            258      0.00%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      17108398     13.68%     68.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1773022      1.42%     69.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       453494      0.36%     70.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       591383      0.47%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       18315558     14.64%     85.76% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         49684      0.04%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     16516048     13.20%     99.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1247175      1.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        125094478                       # Class of committed instruction
system.cpu2.commit.refs                      36128465                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  125080804                       # Number of Instructions Simulated
system.cpu2.committedOps                    125094478                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.314296                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.314296                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            751651367                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 5150                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            19250912                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             145203727                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6998339                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 16930412                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                728576                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                13294                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             12099013                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   22465296                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2246758                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    784849476                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                16868                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     161696480                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1467390                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.028444                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2824536                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          21626534                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.204732                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         788407707                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.205124                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.620332                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               677418477     85.92%     85.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                86584483     10.98%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3390197      0.43%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                18965073      2.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  463992      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   14108      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1466146      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  104129      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1102      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           788407707                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 39614784                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                37502280                       # number of floating regfile writes
system.cpu2.idleCycles                        1389472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              728797                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18495360                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.347405                       # Inst execution rate
system.cpu2.iew.exec_refs                   182090470                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1334710                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              321512075                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             38911675                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             19836                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           350842                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1449486                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          139311001                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            180755760                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           619142                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            274379158                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               2270122                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            261146879                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                728576                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            266305475                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     13641798                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           18229                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        25357                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4092181                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       140515                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         25357                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       195800                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        532997                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                106687222                       # num instructions consuming a value
system.cpu2.iew.wb_count                    128938013                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.876118                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 93470574                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163255                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     129064147                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               288954573                       # number of integer regfile reads
system.cpu2.int_regfile_writes               71757453                       # number of integer regfile writes
system.cpu2.ipc                              0.158371                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.158371                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            26435      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             71630374     26.05%     26.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 269      0.00%     26.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     26.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           17218609      6.26%     32.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     32.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2080741      0.76%     33.08% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            454092      0.17%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             589824      0.21%     33.45% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            608019      0.22%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.68% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           109524620     39.83%     73.50% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              52241      0.02%     73.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       71541400     26.02%     99.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1271356      0.46%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             274998300                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              105685655                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          199528250                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     38771814                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          47040962                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   40756922                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.148208                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1385163      3.40%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   88      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1408      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  12      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              2814897      6.91%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 675      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     10.31% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              27450101     67.35%     77.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   44      0.00%     77.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          9104433     22.34%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             101      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             210043132                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1180166903                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     90166199                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        106511919                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 139261757                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                274998300                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              49244                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14216523                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           533924                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          7538                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14296012                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    788407707                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.348802                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.139778                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          698178291     88.56%     88.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           26574636      3.37%     91.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           13443561      1.71%     93.63% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            8371459      1.06%     94.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           22902504      2.90%     97.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           13611257      1.73%     99.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2320209      0.29%     99.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1211710      0.15%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            1794080      0.23%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      788407707                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.348189                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           642633                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          407587                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            38911675                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1449486                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               39786635                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              20516121                       # number of misc regfile writes
system.cpu2.numCycles                       789797179                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15439754                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              613619042                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            106364556                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              37214060                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11504728                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             120855914                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               757985                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            201509304                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             141886927                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          120857593                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 22172878                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                339018                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                728576                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            140195399                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14493037                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         44642807                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       156866497                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        187084                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              5874                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 80905124                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          5858                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   924368140                       # The number of ROB reads
system.cpu2.rob.rob_writes                  281212949                       # The number of ROB writes
system.cpu2.timesIdled                          15748                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.773113                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               21580638                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            21629713                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           707885                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         22132172                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             21946                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          24216                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2270                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22440563                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1445                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         12178                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           702692                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  17416271                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1277933                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          42071                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14382606                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           124907911                       # Number of instructions committed
system.cpu3.commit.committedOps             124921653                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    785358287                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.159063                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.932990                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    752459754     95.81%     95.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13972350      1.78%     97.59% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1446610      0.18%     97.77% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       568388      0.07%     97.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       472861      0.06%     97.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       471058      0.06%     97.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     10944610      1.39%     99.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      3744723      0.48%     99.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1277933      0.16%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    785358287                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  38224168                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               45686                       # Number of function calls committed.
system.cpu3.commit.int_insts                105447607                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34769585                       # Number of loads committed
system.cpu3.commit.membars                      24977                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        24977      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        68332841     54.70%     54.72% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            256      0.00%     54.72% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      17082962     13.67%     68.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1770962      1.42%     69.81% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       451698      0.36%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        589680      0.47%     70.65% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       590425      0.47%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       18289379     14.64%     85.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         49712      0.04%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     16492384     13.20%     99.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1246057      1.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        124921653                       # Class of committed instruction
system.cpu3.commit.refs                      36077532                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  124907911                       # Number of Instructions Simulated
system.cpu3.committedOps                    124921653                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.314650                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.314650                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            750887075                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5241                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            19229603                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             145018058                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6974843                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16916404                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                727761                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                14154                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             12089309                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22440563                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2248018                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    784038070                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                16660                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     161467281                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1465908                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.028451                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2824368                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          21602584                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.204713                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         787595392                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.205048                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.620202                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               676762847     85.93%     85.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                86455258     10.98%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3393877      0.43%     97.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                18938141      2.40%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  462158      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   15871      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1462653      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  103415      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1172      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           787595392                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 39559990                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                37450920                       # number of floating regfile writes
system.cpu3.idleCycles                        1154339                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              727428                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                18472388                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.347259                       # Inst execution rate
system.cpu3.iew.exec_refs                   181734086                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1333782                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              321263536                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             38858700                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             20362                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           351846                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1448684                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          139129915                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            180400304                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           616796                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            273900753                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               2271369                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            260554724                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                727761                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            265702791                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     13615312                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           18300                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        25542                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4089115                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       140737                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         25542                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       195649                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        531779                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                106550920                       # num instructions consuming a value
system.cpu3.iew.wb_count                    128764123                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.876135                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 93352954                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.163251                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     128891053                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               288455131                       # number of integer regfile reads
system.cpu3.int_regfile_writes               71659979                       # number of integer regfile writes
system.cpu3.ipc                              0.158362                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.158362                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            26635      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             71534109     26.06%     26.07% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 259      0.00%     26.07% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     26.07% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           17194292      6.26%     32.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     32.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2079703      0.76%     33.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            452256      0.16%     33.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     33.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             589680      0.21%     33.47% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            607451      0.22%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.69% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           109307336     39.82%     73.51% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              52056      0.02%     73.53% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       71402976     26.01%     99.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1270476      0.46%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             274517549                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              105496561                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          199171614                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     38719570                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          46980470                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   40674348                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.148167                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1383583      3.40%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                  108      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.40% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1401      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  19      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              2816795      6.93%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 682      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     10.33% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              27391016     67.34%     77.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   22      0.00%     77.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          9080639     22.33%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite              83      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             209668701                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1178666548                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     90044553                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        106383248                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 139080183                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                274517549                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              49732                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14208262                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           533324                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          7661                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     14287076                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    787595392                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.348551                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.139311                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          697500960     88.56%     88.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26543595      3.37%     91.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           13433182      1.71%     93.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            8370707      1.06%     94.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           22848067      2.90%     97.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           13577108      1.72%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2325091      0.30%     99.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1206341      0.15%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            1790341      0.23%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      787595392                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.348041                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           642355                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          407565                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            38858700                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1448684                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               39732607                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              20485727                       # number of misc regfile writes
system.cpu3.numCycles                       788749731                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    16488142                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              612770539                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            106215622                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              37147865                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11475614                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             120869207                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               750407                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            201253715                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             141711115                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          120704817                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22161829                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                400048                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                727761                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            140242512                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14489195                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         44583908                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       156669807                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        217137                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6321                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 80769497                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6302                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   923374005                       # The number of ROB reads
system.cpu3.rob.rob_writes                  280847546                       # The number of ROB writes
system.cpu3.timesIdled                          14712                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     54382584                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     103615951                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      9044364                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5318459                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59376674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     46639313                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    120427115                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       51957772                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           54086397                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       747442                       # Transaction distribution
system.membus.trans_dist::WritebackClean           28                       # Transaction distribution
system.membus.trans_dist::CleanEvict         48486497                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12843                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4395                       # Transaction distribution
system.membus.trans_dist::ReadExReq            278347                       # Transaction distribution
system.membus.trans_dist::ReadExResp           277420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      54086399                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    157979768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              157979768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3527122368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3527122368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14722                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          54381984                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                54381984    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            54381984                       # Request fanout histogram
system.membus.respLayer1.occupancy       276961638915                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             68.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        127583733595                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1648                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          825                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9442349.696970                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12845636.688128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          825    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     72122000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            825                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   394898177500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7789938500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2229001                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2229001                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2229001                       # number of overall hits
system.cpu2.icache.overall_hits::total        2229001                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        17757                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         17757                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        17757                       # number of overall misses
system.cpu2.icache.overall_misses::total        17757                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1201396000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1201396000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1201396000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1201396000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2246758                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2246758                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2246758                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2246758                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007903                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007903                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007903                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007903                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 67657.599820                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67657.599820                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 67657.599820                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67657.599820                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           82                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    27.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        16654                       # number of writebacks
system.cpu2.icache.writebacks::total            16654                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1103                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1103                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1103                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1103                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        16654                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        16654                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        16654                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        16654                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1126578000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1126578000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1126578000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1126578000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.007412                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007412                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.007412                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007412                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 67646.091029                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67646.091029                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 67646.091029                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67646.091029                       # average overall mshr miss latency
system.cpu2.icache.replacements                 16654                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2229001                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2229001                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        17757                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        17757                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1201396000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1201396000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2246758                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2246758                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007903                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007903                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 67657.599820                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67657.599820                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1103                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1103                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        16654                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        16654                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1126578000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1126578000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.007412                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007412                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 67646.091029                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67646.091029                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2303725                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            16686                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           138.063347                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4510170                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4510170                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13220179                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13220179                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13220179                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13220179                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     24024778                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      24024778                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     24024778                       # number of overall misses
system.cpu2.dcache.overall_misses::total     24024778                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 2076883685808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2076883685808                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 2076883685808                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2076883685808                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     37244957                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37244957                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     37244957                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37244957                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.645048                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.645048                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.645048                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.645048                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 86447.570330                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 86447.570330                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 86447.570330                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 86447.570330                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    676135660                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        82717                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         13742798                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1138                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    49.199272                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    72.686292                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     15021709                       # number of writebacks
system.cpu2.dcache.writebacks::total         15021709                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      9002188                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9002188                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      9002188                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9002188                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     15022590                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15022590                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     15022590                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15022590                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 1486204184771                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1486204184771                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 1486204184771                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1486204184771                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.403346                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.403346                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.403346                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.403346                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 98931.288464                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98931.288464                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 98931.288464                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98931.288464                       # average overall mshr miss latency
system.cpu2.dcache.replacements              15021708                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     12425812                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12425812                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     23525445                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23525445                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 2042658569500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 2042658569500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     35951257                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     35951257                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.654371                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.654371                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86827.627256                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86827.627256                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8585147                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8585147                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     14940298                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     14940298                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 1479304683000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1479304683000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.415571                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.415571                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 99014.402725                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99014.402725                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       794367                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        794367                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       499333                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       499333                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  34225116308                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  34225116308                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1293700                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1293700                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.385973                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.385973                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 68541.667200                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68541.667200                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       417041                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       417041                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        82292                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        82292                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   6899501771                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6899501771                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.063610                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.063610                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 83841.707225                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 83841.707225                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3104                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3104                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          787                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          787                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     28406500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     28406500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3891                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.202262                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.202262                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 36094.663278                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36094.663278                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          360                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          360                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          427                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          427                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3781500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3781500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.109740                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.109740                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  8855.971897                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8855.971897                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1623                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1291                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1291                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     10363500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     10363500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2914                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2914                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.443034                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.443034                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8027.498064                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8027.498064                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1264                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1264                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      9277500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      9277500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.433768                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.433768                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7339.794304                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7339.794304                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      2109500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      2109500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1931500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1931500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1191                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1191                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        10921                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        10921                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    485938000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    485938000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        12112                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        12112                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.901668                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.901668                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 44495.742148                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 44495.742148                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        10921                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        10921                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    475017000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    475017000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.901668                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.901668                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 43495.742148                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 43495.742148                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.891856                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           28262876                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15031227                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.880277                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.891856                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996620                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996620                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89558948                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89558948                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1750                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          876                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9490513.127854                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   13509722.804118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          876    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     72164500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            876                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   394374426500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8313689500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2230725                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2230725                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2230725                       # number of overall hits
system.cpu3.icache.overall_hits::total        2230725                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17293                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17293                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17293                       # number of overall misses
system.cpu3.icache.overall_misses::total        17293                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1041199000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1041199000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1041199000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1041199000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2248018                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2248018                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2248018                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2248018                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.007693                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007693                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.007693                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007693                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 60209.275429                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 60209.275429                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 60209.275429                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 60209.275429                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           80                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16234                       # number of writebacks
system.cpu3.icache.writebacks::total            16234                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1059                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1059                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1059                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1059                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16234                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16234                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16234                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16234                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    969749000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    969749000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    969749000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    969749000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.007221                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007221                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.007221                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007221                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 59735.678206                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 59735.678206                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 59735.678206                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 59735.678206                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16234                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2230725                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2230725                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17293                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17293                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1041199000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1041199000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2248018                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2248018                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.007693                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007693                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 60209.275429                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 60209.275429                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1059                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1059                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16234                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16234                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    969749000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    969749000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.007221                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007221                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 59735.678206                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 59735.678206                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2304637                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16266                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           141.684311                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4512270                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4512270                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     13212234                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13212234                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     13212234                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13212234                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     23978944                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      23978944                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     23978944                       # number of overall misses
system.cpu3.dcache.overall_misses::total     23978944                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 2075386341662                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2075386341662                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 2075386341662                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2075386341662                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     37191178                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     37191178                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     37191178                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     37191178                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.644748                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.644748                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.644748                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.644748                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86550.364422                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86550.364422                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86550.364422                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86550.364422                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    675383396                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        86897                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         13716108                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1187                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    49.240163                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    73.207245                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     14991149                       # number of writebacks
system.cpu3.dcache.writebacks::total         14991149                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      8986421                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      8986421                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      8986421                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      8986421                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     14992523                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     14992523                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     14992523                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     14992523                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 1484031707564                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1484031707564                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 1484031707564                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1484031707564                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.403120                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.403120                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.403120                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.403120                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 98984.787788                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98984.787788                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 98984.787788                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98984.787788                       # average overall mshr miss latency
system.cpu3.dcache.replacements              14991149                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     12398316                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12398316                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     23500351                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     23500351                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 2042968862000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 2042968862000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     35898667                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35898667                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.654630                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.654630                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 86933.546737                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 86933.546737                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8590541                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8590541                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     14909810                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     14909810                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 1477243692500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1477243692500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.415330                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.415330                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 99078.639667                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 99078.639667                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       813918                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        813918                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       478593                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       478593                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  32417479662                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  32417479662                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1292511                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1292511                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.370282                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.370282                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 67734.964076                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67734.964076                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       395880                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       395880                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        82713                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        82713                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   6788015064                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6788015064                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.063994                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.063994                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 82067.088172                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 82067.088172                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3307                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3307                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          857                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          857                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     21009500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     21009500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4164                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.205812                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.205812                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24515.169195                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24515.169195                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          350                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          350                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          507                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          507                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3386500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3386500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.121758                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.121758                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6679.487179                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6679.487179                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1470                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1470                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1513                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1513                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     11169500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     11169500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         2983                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2983                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.507208                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.507208                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7382.352941                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7382.352941                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1448                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1448                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      9919500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      9919500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.485417                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.485417                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6850.483425                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6850.483425                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2229000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2229000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2031000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2031000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1064                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1064                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        11114                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        11114                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    502794000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    502794000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        12178                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        12178                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.912629                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.912629                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 45239.697679                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 45239.697679                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        11114                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        11114                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    491680000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    491680000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.912629                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.912629                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 44239.697679                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 44239.697679                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.892547                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           28225284                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         15000876                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.881576                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.892547                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996642                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996642                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         89421855                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        89421855                       # Number of data accesses
system.cpu0.numPwrStateTransitions                654                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          327                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    10897038.226300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16206170.718342                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          327    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     52669000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            327                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   399124784500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3563331500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      2278529                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2278529                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2278529                       # number of overall hits
system.cpu0.icache.overall_hits::total        2278529                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        78849                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         78849                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        78849                       # number of overall misses
system.cpu0.icache.overall_misses::total        78849                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5878790500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5878790500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5878790500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5878790500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2357378                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2357378                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2357378                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2357378                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.033448                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.033448                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.033448                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.033448                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74557.578409                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74557.578409                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74557.578409                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74557.578409                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2875                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.560606                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73913                       # number of writebacks
system.cpu0.icache.writebacks::total            73913                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4936                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4936                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4936                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4936                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73913                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73913                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73913                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73913                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5518606000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5518606000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5518606000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5518606000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.031354                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031354                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.031354                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031354                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74663.536861                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74663.536861                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74663.536861                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74663.536861                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73913                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2278529                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2278529                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        78849                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        78849                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5878790500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5878790500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2357378                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2357378                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.033448                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.033448                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74557.578409                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74557.578409                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4936                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4936                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73913                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73913                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5518606000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5518606000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.031354                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031354                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74663.536861                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74663.536861                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2352537                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            73945                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            31.814687                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4788669                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4788669                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     13592246                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13592246                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     13592246                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13592246                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23966643                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23966643                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23966643                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23966643                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2078684810700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2078684810700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2078684810700                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2078684810700                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     37558889                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     37558889                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     37558889                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     37558889                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.638108                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.638108                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.638108                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.638108                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86732.414327                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86732.414327                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86732.414327                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86732.414327                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    676691615                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        75777                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         13738713                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1122                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.254367                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.537433                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15044381                       # number of writebacks
system.cpu0.dcache.writebacks::total         15044381                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8923001                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8923001                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8923001                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8923001                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15043642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15043642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15043642                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15043642                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1487518713994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1487518713994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1487518713994                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1487518713994                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.400535                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.400535                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.400535                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.400535                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98880.225546                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98880.225546                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98880.225546                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98880.225546                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15044380                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12683567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12683567                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23434362                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23434362                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2041966002000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2041966002000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     36117929                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36117929                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.648829                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.648829                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87135.549156                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87135.549156                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8489497                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8489497                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14944865                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14944865                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1479284987500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1479284987500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.413780                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.413780                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98982.827045                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98982.827045                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       908679                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        908679                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       532281                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       532281                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  36718808700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36718808700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1440960                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1440960                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.369393                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.369393                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68983.880131                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68983.880131                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       433504                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       433504                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        98777                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        98777                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   8233726494                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8233726494                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068549                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068549                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 83356.717596                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 83356.717596                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3765                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3765                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          905                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          905                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     27948500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     27948500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4670                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.193790                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.193790                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 30882.320442                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 30882.320442                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          768                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          768                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          137                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          137                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       963000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       963000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.029336                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.029336                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  7029.197080                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7029.197080                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2871                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2871                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1217                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1217                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      7801000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      7801000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.297701                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.297701                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6410.024651                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6410.024651                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1200                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1200                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      6629000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      6629000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.293542                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.293542                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5524.166667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5524.166667                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       157000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       157000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       129000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       129000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2084                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        10556                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        10556                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    485423500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    485423500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        12640                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        12640                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.835127                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.835127                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 45985.553240                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 45985.553240                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        10556                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        10556                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    474867500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    474867500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.835127                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.835127                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 44985.553240                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 44985.553240                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.964334                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28658523                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15050767                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.904124                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.964334                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998885                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         90211310                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        90211310                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9440                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1192621                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5748                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1182504                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4971                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             1185892                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                5932                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             1183043                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4770151                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9440                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1192621                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5748                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1182504                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4971                       # number of overall hits
system.l2.overall_hits::.cpu2.data            1185892                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               5932                       # number of overall hits
system.l2.overall_hits::.cpu3.data            1183043                       # number of overall hits
system.l2.overall_hits::total                 4770151                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64474                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13847803                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13822755                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             11683                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          13835692                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10302                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          13807067                       # number of demand (read+write) misses
system.l2.demand_misses::total               55410439                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64474                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13847803                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10663                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13822755                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            11683                       # number of overall misses
system.l2.overall_misses::.cpu2.data         13835692                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10302                       # number of overall misses
system.l2.overall_misses::.cpu3.data         13807067                       # number of overall misses
system.l2.overall_misses::total              55410439                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5292753500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1443904563244                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    912961500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1442335019274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1039562000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 1442739355277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    872526500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 1440660599287                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5777757340582                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5292753500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1443904563244                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    912961500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1442335019274                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1039562000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 1442739355277                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    872526500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 1440660599287                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5777757340582                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15040424                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16411                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15005259                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           16654                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        15021584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16234                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        14990110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             60180590                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15040424                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16411                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15005259                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          16654                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       15021584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16234                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       14990110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            60180590                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.872284                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.920706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.649747                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.921194                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.701513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.921054                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.634594                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.921078                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.920736                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.872284                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.920706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.649747                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.921194                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.701513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.921054                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.634594                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.921078                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.920736                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82091.284859                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104269.577148                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85619.572353                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104344.974593                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88980.741248                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 104276.631431                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 84694.865075                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 104342.261777                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104272.000815                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82091.284859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104269.577148                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85619.572353                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104344.974593                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88980.741248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 104276.631431                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 84694.865075                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 104342.261777                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104272.000815                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              747441                       # number of writebacks
system.l2.writebacks::total                    747441                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            355                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         261767                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2328                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         256310                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2298                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         260039                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2048                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         261338                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1046483                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           355                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        261767                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2328                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        256310                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2298                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        260039                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2048                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        261338                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1046483                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        64119                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13586036                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13566445                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         9385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     13575653                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         8254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     13545729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          54363956                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        64119                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13586036                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13566445                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         9385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     13575653                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         8254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     13545729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         54363956                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4632724517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1292584963277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    671314001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1291551471811                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    786476501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 1291625226311                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    657349502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 1289808827322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5172318353242                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4632724517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1292584963277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    671314001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1291551471811                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    786476501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 1291625226311                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    657349502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 1289808827322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5172318353242                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.867481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.903301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.507891                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.904113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.563528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.903743                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.508439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.903644                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.903347                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.867481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.903301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.507891                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.904113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.563528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.903743                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.508439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.903644                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.903347                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72251.977058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95140.699118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80541.571806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95201.909698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83801.438572                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95142.769656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 79640.114126                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95218.856609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95142.420343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72251.977058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95140.699118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80541.571806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95201.909698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83801.438572                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95142.769656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 79640.114126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95218.856609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95142.420343                       # average overall mshr miss latency
system.l2.replacements                      101187615                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       912084                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           912084                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       912085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       912085                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     51098516                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51098516                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           28                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             28                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     51098544                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51098544                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           28                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           28                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             185                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             226                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             267                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             228                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  906                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           819                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           682                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           588                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           649                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2738                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10176000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      4586500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      3949000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      4687500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     23399000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1004                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          908                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          855                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          877                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3644                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.815737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.751101                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.687719                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.740023                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.751372                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 12424.908425                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6725.073314                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  6715.986395                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  7222.650231                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8546.018992                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           13                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              47                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          806                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          672                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          576                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          637                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2691                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     16710500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     13669496                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     11791499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     12947000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     55118495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.802789                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.740088                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.673684                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.726340                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.738474                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20732.630273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20341.511905                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20471.352431                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20324.960754                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20482.532516                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data           103                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           117                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            82                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                302                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           97                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          148                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          161                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          176                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              582                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       419000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       579500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       421000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       844500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2264000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           97                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          251                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          278                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          258                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            884                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.589641                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.579137                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.682171                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.658371                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  4319.587629                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3915.540541                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2614.906832                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4798.295455                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3890.034364                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             8                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           95                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          147                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          159                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          173                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          574                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2025498                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3042000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      3190500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      3721000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11978998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.979381                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.585657                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.571942                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.670543                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.649321                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21321.031579                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20693.877551                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20066.037736                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21508.670520                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20869.334495                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            23005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            21980                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            21771                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            21782                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 88538                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          79694                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          65753                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          66124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          65972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              277543                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   8084047499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6889718500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6812746500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6716577000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28503089499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       102699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        87733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        87895                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        87754                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            366081                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.775996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.749467                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.752307                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.751783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.758146                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101438.596369                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 104781.812237                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 103029.860565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 101809.510095                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102697.922480                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        79694                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        65753                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        66124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        65972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         277543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7287107000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6232188500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6151506500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   6056857000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25727659000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.775996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.749467                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.752307                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.751783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.758146                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91438.590107                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94781.812237                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 93029.860565                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 91809.510095                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92697.920683                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9440                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5748                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4971                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          5932                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              26091                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64474                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        11683                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10302                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            97122                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5292753500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    912961500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1039562000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    872526500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8117803500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73914                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        16654                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16234                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         123213                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.872284                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.649747                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.701513                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.634594                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.788245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82091.284859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85619.572353                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88980.741248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 84694.865075                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83583.570149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          355                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2328                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2298                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2048                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          7029                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        64119                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8335                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         9385                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         8254                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        90093                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4632724517                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    671314001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    786476501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    657349502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6747864521                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.867481                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.507891                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.563528                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.508439                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.731197                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72251.977058                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80541.571806                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83801.438572                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 79640.114126                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74898.876949                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1169616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1160524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1164121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      1161261                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4655522                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     13768109                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13757002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     13769568                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     13741095                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        55035774                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1435820515745                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1435445300774                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 1435926608777                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 1433944022287                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5741136447583                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14937725                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14917526                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     14933689                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     14902356                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59691296                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.921701                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.922204                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.922047                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.922075                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.922007                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104285.963726                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104342.886682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 104282.618654                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 104354.421703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104316.447836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       261767                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       256310                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       260039                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       261338                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1039454                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     13506342                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13500692                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     13509529                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     13479757                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     53996320                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1285297856277                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1285319283311                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 1285473719811                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 1283751970322                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5139842829721                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.904177                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.905022                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.904634                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.904539                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.904593                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95162.543365                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95203.955717                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 95153.111542                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 95235.542475                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95188.761562                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   111146735                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 101187679                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.098422                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.944700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.285979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.261328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.019068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.161102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.020323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.165166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.018467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.123864                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.483511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.129083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.127517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.127581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.126935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 998753663                       # Number of tag accesses
system.l2.tags.data_accesses                998753663                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4103552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     869505536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        533440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     868251072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        600640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     868840128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        528256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     866921728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3479284352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4103552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       533440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       600640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       528256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5765888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     47836288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        47836288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          64118                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13586024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13566423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           9385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       13575627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           8254                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       13545652                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            54363818                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       747442                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             747442                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10190398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2159253033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1324698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2156137809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1491576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2157600618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1311824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2152836634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8640146589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10190398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1324698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1491576                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1311824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14318496                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118792401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118792401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118792401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10190398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2159253033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1324698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2156137809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1491576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2157600618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1311824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2152836634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8758938990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    373058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     64119.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  13486697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8335.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13469550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      9385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  13479558.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      8254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  13448871.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001419104750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23297                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23297                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            80758336                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             352626                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    54363819                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     747470                       # Number of write requests accepted
system.mem_ctrls.readBursts                  54363819                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   747470                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 389050                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                374412                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1785535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            333410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            364476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            319235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            376870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            360836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            388950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            394016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5311218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6453230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6801457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6024777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5959307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6520860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5561608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7018984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18456                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1897402613391                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               269873845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2909429532141                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35153.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53903.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 46646112                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334164                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.57                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              54363819                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               747470                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  347647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1034123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2887744                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6477229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                11463863                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 8536770                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 6031945                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5389986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4771986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3611059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2236669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 605971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 273476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  99305                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  39700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7367555                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    472.105291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.540622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.314474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2303984     31.27%     31.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1150672     15.62%     46.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       517056      7.02%     53.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       344064      4.67%     58.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       263760      3.58%     62.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       213939      2.90%     65.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       172031      2.33%     67.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       146070      1.98%     69.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2255979     30.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7367555                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2316.811735                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    465.994511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2448.260348                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         11953     51.31%     51.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           22      0.09%     51.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           14      0.06%     51.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           74      0.32%     51.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          222      0.95%     52.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          523      2.24%     54.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583          947      4.06%     59.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         1613      6.92%     65.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         2093      8.98%     74.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         1861      7.99%     82.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         1610      6.91%     89.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         1265      5.43%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655          597      2.56%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          259      1.11%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          177      0.76%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           55      0.24%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           10      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23297                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23297                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.013135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.012277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.174083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23149     99.36%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               29      0.12%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               85      0.36%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               29      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23297                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3454385216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                24899200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23875712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3479284416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             47838080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8578.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8640.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    67.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  402688109000                       # Total gap between requests
system.mem_ctrls.avgGap                       7306.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4103616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    863148608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       533440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    862051200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       600640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    862691712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       528256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    860727744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23875712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10190556.505024846643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2143466801.488624095917                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1324697.647645504447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2140741595.662088155746                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1491576.175543258432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2142332186.430850744247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1311824.161207677796                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2137455042.254090309143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59290828.438552677631                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        64119                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13586024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13566423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         9385                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     13575627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         8254                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     13545652                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       747470                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1978803000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 727074327243                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    321922000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 726855087719                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    393293750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 726534032720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    311461000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 725960604709                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10041194751734                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30861.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53516.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38622.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53577.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41906.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53517.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     37734.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53593.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13433575.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          46485705420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          24707745975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        354511288740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1179803520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31787951520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     182895005100                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        615390240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       642182890515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1594.740110                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    174287750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13446680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 389067148250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6118601580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3252125250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30868554780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          767559240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31787951520.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     177927197460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4798807200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       255520797030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.537715                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10829294750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13446680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 378412141250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1756                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          879                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9086481.797497                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   13457568.326259                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          879    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     71943000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            879                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   394701098500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7987017500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2225508                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2225508                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2225508                       # number of overall hits
system.cpu1.icache.overall_hits::total        2225508                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17445                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17445                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17445                       # number of overall misses
system.cpu1.icache.overall_misses::total        17445                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1080458000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1080458000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1080458000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1080458000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2242953                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2242953                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2242953                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2242953                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007778                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007778                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007778                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007778                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 61935.110347                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 61935.110347                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 61935.110347                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 61935.110347                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16411                       # number of writebacks
system.cpu1.icache.writebacks::total            16411                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1034                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1034                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1034                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1034                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16411                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16411                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16411                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16411                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1008327500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1008327500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1008327500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1008327500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007317                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007317                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007317                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007317                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 61442.172933                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61442.172933                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 61442.172933                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61442.172933                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16411                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2225508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2225508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17445                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17445                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1080458000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1080458000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2242953                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2242953                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007778                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007778                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 61935.110347                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 61935.110347                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1034                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1034                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16411                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16411                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1008327500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1008327500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007317                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007317                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 61442.172933                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61442.172933                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2299426                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16443                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           139.842243                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4502317                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4502317                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13323174                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13323174                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13323174                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13323174                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     23912768                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      23912768                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     23912768                       # number of overall misses
system.cpu1.dcache.overall_misses::total     23912768                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2073533353008                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2073533353008                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2073533353008                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2073533353008                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     37235942                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     37235942                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     37235942                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     37235942                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.642196                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.642196                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.642196                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.642196                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86712.393689                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86712.393689                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86712.393689                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86712.393689                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    676681211                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        75782                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         13727734                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1128                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.293001                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.182624                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15005582                       # number of writebacks
system.cpu1.dcache.writebacks::total         15005582                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8906134                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8906134                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8906134                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8906134                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15006634                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15006634                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15006634                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15006634                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1485723722701                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1485723722701                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1485723722701                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1485723722701                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.403015                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.403015                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.403015                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.403015                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99004.461807                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99004.461807                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99004.461807                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99004.461807                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15005580                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12492466                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12492466                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     23452596                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     23452596                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2042210513000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2042210513000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     35945062                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     35945062                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.652457                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.652457                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87078.228483                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87078.228483                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8528264                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8528264                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14924332                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14924332                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1478748207000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1478748207000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.415198                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.415198                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 99083.041506                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 99083.041506                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       830708                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        830708                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       460172                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       460172                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  31322840008                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  31322840008                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1290880                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1290880                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.356479                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.356479                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68067.679059                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68067.679059                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       377870                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       377870                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        82302                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        82302                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6975515701                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6975515701                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063757                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063757                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84755.117749                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84755.117749                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3276                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3276                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          821                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          821                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     22536000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     22536000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4097                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.200391                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.200391                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27449.451888                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27449.451888                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          328                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          328                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          493                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          493                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3966500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3966500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.120332                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.120332                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8045.638945                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8045.638945                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1525                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1525                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1441                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1441                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     10225000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     10225000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2966                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2966                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.485840                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.485840                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7095.766829                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7095.766829                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1379                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1379                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      9033000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      9033000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.464936                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.464936                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6550.398840                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6550.398840                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2364500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2364500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2177500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2177500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1106                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1106                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        11065                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        11065                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    491830000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    491830000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        12171                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        12171                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.909128                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.909128                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 44449.164031                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 44449.164031                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        11065                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        11065                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    480765000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    480765000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.909128                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.909128                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 43449.164031                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 43449.164031                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.898440                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28350264                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15015263                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.888096                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.898440                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996826                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996826                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89525584                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89525584                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 402688116000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59843616                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           13                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1659526                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59273943                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       100440208                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13623                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4700                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          18323                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          591                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          591                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           377013                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          377013                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        123213                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59720418                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       221740                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45141516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        49233                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     45031695                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        49962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     45079737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        48702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     44988117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             180610702                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9460864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1925427456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2100608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1920693824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2131712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1922770624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2077952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1918800384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7703463424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       101242089                       # Total snoops (count)
system.tol2bus.snoopTraffic                  50437504                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        161428297                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.414421                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.577018                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              101238070     62.71%     62.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1               54025847     33.47%     96.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5652570      3.50%     99.68% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 479019      0.30%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  32791      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          161428297                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       120400366934                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             29.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       22691912668                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          26154489                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       22647589062                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25403784                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22722474782                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         111107924                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22666382245                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25801467                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
