// Seed: 3758748106
program module_0 (
    id_1
);
  input wire id_1;
  parameter id_2 = (-1);
endprogram
module module_1 #(
    parameter id_13 = 32'd94
) (
    input tri1 id_0,
    output uwire id_1,
    output logic id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    input supply1 id_6,
    input tri0 id_7,
    input wor id_8,
    input wire id_9,
    output wand id_10,
    input tri0 id_11,
    input wand id_12,
    input tri0 _id_13,
    input uwire id_14,
    input tri id_15,
    output wire id_16,
    input tri0 id_17,
    output logic id_18
);
  always @(posedge id_5) begin : LABEL_0
    if (1) id_2 = -1'b0;
    else id_18 <= 1'h0;
  end
  wire id_20;
  ;
  logic [-1 : -1] id_21[id_13 : (  -1 'h0 )  >  -1];
  module_0 modCall_1 (id_21);
endmodule
