// Seed: 182392285
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  output id_1;
  reg id_3;
  always @(posedge id_2) begin
    id_3 <= {"" == id_3{1}};
  end
endmodule
