Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Oct  4 14:17:56 2023
| Host         : ASUS_Robin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file register_file_timing_summary_routed.rpt -pb register_file_timing_summary_routed.pb -rpx register_file_timing_summary_routed.rpx -warn_on_violation
| Design       : register_file
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  128         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (128)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (256)
5. checking no_input_delay (14)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (128)
--------------------------
 There are 128 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (256)
--------------------------------------------------
 There are 256 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  272          inf        0.000                      0                  272           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           272 Endpoints
Min Delay           272 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 READ_ADRESS_B[1]
                            (input port)
  Destination:            Q_B[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.518ns  (logic 3.683ns (43.235%)  route 4.835ns (56.765%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  READ_ADRESS_B[1] (IN)
                         net (fo=0)                   0.000     0.000    READ_ADRESS_B[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  READ_ADRESS_B_IBUF[1]_inst/O
                         net (fo=33, routed)          2.441     3.245    READ_ADRESS_B_IBUF[1]
    SLICE_X1Y16          LUT6 (Prop_lut6_I2_O)        0.053     3.298 r  Q_B_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.298    Q_B_OBUF[7]_inst_i_7_n_0
    SLICE_X1Y16          MUXF7 (Prop_muxf7_I1_O)      0.145     3.443 r  Q_B_OBUF[7]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.443    Q_B_OBUF[7]_inst_i_4_n_0
    SLICE_X1Y16          MUXF8 (Prop_muxf8_I0_O)      0.056     3.499 r  Q_B_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.662     4.160    Q_B_OBUF[7]_inst_i_2_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.153     4.313 r  Q_B_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.732     6.046    Q_B_OBUF[7]
    R25                  OBUF (Prop_obuf_I_O)         2.472     8.518 r  Q_B_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.518    Q_B[7]
    R25                                                               r  Q_B[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 READ_ADRESS_A[0]
                            (input port)
  Destination:            Q_A[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.471ns  (logic 3.688ns (43.536%)  route 4.783ns (56.464%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  READ_ADRESS_A[0] (IN)
                         net (fo=0)                   0.000     0.000    READ_ADRESS_A[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  READ_ADRESS_A_IBUF[0]_inst/O
                         net (fo=33, routed)          2.522     3.333    READ_ADRESS_A_IBUF[0]
    SLICE_X0Y15          LUT6 (Prop_lut6_I4_O)        0.053     3.386 r  Q_A_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.386    Q_A_OBUF[0]_inst_i_5_n_0
    SLICE_X0Y15          MUXF7 (Prop_muxf7_I0_O)      0.143     3.529 r  Q_A_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.529    Q_A_OBUF[0]_inst_i_3_n_0
    SLICE_X0Y15          MUXF8 (Prop_muxf8_I0_O)      0.056     3.585 r  Q_A_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.897     4.482    Registers[0][0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.153     4.635 r  Q_A_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.365     6.000    Q_A_OBUF[0]
    R22                  OBUF (Prop_obuf_I_O)         2.471     8.471 r  Q_A_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.471    Q_A[0]
    R22                                                               r  Q_A[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 READ_ADRESS_A[0]
                            (input port)
  Destination:            Q_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.421ns  (logic 3.700ns (43.944%)  route 4.720ns (56.056%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  READ_ADRESS_A[0] (IN)
                         net (fo=0)                   0.000     0.000    READ_ADRESS_A[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  READ_ADRESS_A_IBUF[0]_inst/O
                         net (fo=33, routed)          2.437     3.249    READ_ADRESS_A_IBUF[0]
    SLICE_X4Y15          LUT6 (Prop_lut6_I4_O)        0.053     3.302 r  Q_A_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.302    Q_A_OBUF[6]_inst_i_5_n_0
    SLICE_X4Y15          MUXF7 (Prop_muxf7_I0_O)      0.143     3.445 r  Q_A_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.445    Q_A_OBUF[6]_inst_i_3_n_0
    SLICE_X4Y15          MUXF8 (Prop_muxf8_I0_O)      0.056     3.501 r  Q_A_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.724     4.226    Registers[0][6]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.153     4.379 r  Q_A_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.559     5.937    Q_A_OBUF[6]
    M22                  OBUF (Prop_obuf_I_O)         2.484     8.421 r  Q_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.421    Q_A[6]
    M22                                                               r  Q_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 READ_ADRESS_A[1]
                            (input port)
  Destination:            Q_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.269ns  (logic 3.678ns (44.480%)  route 4.591ns (55.520%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  READ_ADRESS_A[1] (IN)
                         net (fo=0)                   0.000     0.000    READ_ADRESS_A[1]
    N17                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  READ_ADRESS_A_IBUF[1]_inst/O
                         net (fo=33, routed)          2.291     3.103    READ_ADRESS_A_IBUF[1]
    SLICE_X0Y16          LUT6 (Prop_lut6_I2_O)        0.053     3.156 r  Q_A_OBUF[7]_inst_i_9/O
                         net (fo=1, routed)           0.000     3.156    Q_A_OBUF[7]_inst_i_9_n_0
    SLICE_X0Y16          MUXF7 (Prop_muxf7_I1_O)      0.129     3.285 r  Q_A_OBUF[7]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.285    Q_A_OBUF[7]_inst_i_5_n_0
    SLICE_X0Y16          MUXF8 (Prop_muxf8_I1_O)      0.054     3.339 r  Q_A_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           0.689     4.028    Registers[0][7]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.153     4.181 r  Q_A_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.611     5.792    Q_A_OBUF[7]
    M21                  OBUF (Prop_obuf_I_O)         2.476     8.269 r  Q_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.269    Q_A[7]
    M21                                                               r  Q_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 READ_ADRESS_B[1]
                            (input port)
  Destination:            Q_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.124ns  (logic 3.679ns (45.279%)  route 4.446ns (54.721%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  READ_ADRESS_B[1] (IN)
                         net (fo=0)                   0.000     0.000    READ_ADRESS_B[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  READ_ADRESS_B_IBUF[1]_inst/O
                         net (fo=33, routed)          2.353     3.157    READ_ADRESS_B_IBUF[1]
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.053     3.210 r  Q_B_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     3.210    Q_B_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y18          MUXF7 (Prop_muxf7_I0_O)      0.127     3.337 r  Q_B_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     3.337    Q_B_OBUF[3]_inst_i_4_n_0
    SLICE_X1Y18          MUXF8 (Prop_muxf8_I1_O)      0.054     3.391 r  Q_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.459     3.850    Q_B_OBUF[3]_inst_i_2_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I0_O)        0.153     4.003 r  Q_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.634     5.637    Q_B_OBUF[3]
    M24                  OBUF (Prop_obuf_I_O)         2.488     8.124 r  Q_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.124    Q_B[3]
    M24                                                               r  Q_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 READ_ADRESS_A[0]
                            (input port)
  Destination:            Q_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.110ns  (logic 3.691ns (45.514%)  route 4.419ns (54.486%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  READ_ADRESS_A[0] (IN)
                         net (fo=0)                   0.000     0.000    READ_ADRESS_A[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  READ_ADRESS_A_IBUF[0]_inst/O
                         net (fo=33, routed)          2.308     3.120    READ_ADRESS_A_IBUF[0]
    SLICE_X6Y16          LUT6 (Prop_lut6_I4_O)        0.053     3.173 r  Q_A_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.173    Q_A_OBUF[5]_inst_i_5_n_0
    SLICE_X6Y16          MUXF7 (Prop_muxf7_I0_O)      0.136     3.309 r  Q_A_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.309    Q_A_OBUF[5]_inst_i_3_n_0
    SLICE_X6Y16          MUXF8 (Prop_muxf8_I0_O)      0.057     3.366 r  Q_A_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.694     4.061    Registers[0][5]
    SLICE_X1Y20          LUT6 (Prop_lut6_I0_O)        0.156     4.217 r  Q_A_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.416     5.633    Q_A_OBUF[5]
    N23                  OBUF (Prop_obuf_I_O)         2.477     8.110 r  Q_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.110    Q_A[5]
    N23                                                               r  Q_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 READ_ADRESS_B[1]
                            (input port)
  Destination:            Q_B[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 3.368ns (42.319%)  route 4.591ns (57.681%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  READ_ADRESS_B[1] (IN)
                         net (fo=0)                   0.000     0.000    READ_ADRESS_B[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  READ_ADRESS_B_IBUF[1]_inst/O
                         net (fo=33, routed)          2.157     2.961    READ_ADRESS_B_IBUF[1]
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.053     3.014 r  Q_B_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.703     3.717    Q_B_OBUF[7]_inst_i_3_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.053     3.770 r  Q_B_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.731     5.501    Q_B_OBUF[5]
    N19                  OBUF (Prop_obuf_I_O)         2.458     7.959 r  Q_B_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.959    Q_B[5]
    N19                                                               r  Q_B[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 READ_ADRESS_B[1]
                            (input port)
  Destination:            Q_B[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.912ns  (logic 3.387ns (42.809%)  route 4.525ns (57.191%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  READ_ADRESS_B[1] (IN)
                         net (fo=0)                   0.000     0.000    READ_ADRESS_B[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  READ_ADRESS_B_IBUF[1]_inst/O
                         net (fo=33, routed)          2.157     2.961    READ_ADRESS_B_IBUF[1]
    SLICE_X3Y20          LUT6 (Prop_lut6_I5_O)        0.053     3.014 r  Q_B_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.597     3.611    Q_B_OBUF[7]_inst_i_3_n_0
    SLICE_X1Y20          LUT6 (Prop_lut6_I2_O)        0.053     3.664 r  Q_B_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.771     5.435    Q_B_OBUF[6]
    P25                  OBUF (Prop_obuf_I_O)         2.477     7.912 r  Q_B_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.912    Q_B[6]
    P25                                                               r  Q_B[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 READ_ADRESS_B[1]
                            (input port)
  Destination:            Q_B[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.899ns  (logic 3.675ns (46.525%)  route 4.224ns (53.475%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  READ_ADRESS_B[1] (IN)
                         net (fo=0)                   0.000     0.000    READ_ADRESS_B[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.804     0.804 r  READ_ADRESS_B_IBUF[1]_inst/O
                         net (fo=33, routed)          1.813     2.617    READ_ADRESS_B_IBUF[1]
    SLICE_X5Y19          LUT6 (Prop_lut6_I2_O)        0.053     2.670 r  Q_B_OBUF[4]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.670    Q_B_OBUF[4]_inst_i_6_n_0
    SLICE_X5Y19          MUXF7 (Prop_muxf7_I1_O)      0.145     2.815 r  Q_B_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.815    Q_B_OBUF[4]_inst_i_3_n_0
    SLICE_X5Y19          MUXF8 (Prop_muxf8_I0_O)      0.056     2.871 r  Q_B_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.665     3.536    Q_B_OBUF[4]_inst_i_2_n_0
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.153     3.689 r  Q_B_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.746     5.435    Q_B_OBUF[4]
    M20                  OBUF (Prop_obuf_I_O)         2.464     7.899 r  Q_B_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.899    Q_B[4]
    M20                                                               r  Q_B[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 READ_ADRESS_A[0]
                            (input port)
  Destination:            Q_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.855ns  (logic 3.675ns (46.784%)  route 4.180ns (53.216%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  READ_ADRESS_A[0] (IN)
                         net (fo=0)                   0.000     0.000    READ_ADRESS_A[0]
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  READ_ADRESS_A_IBUF[0]_inst/O
                         net (fo=33, routed)          2.310     3.122    READ_ADRESS_A_IBUF[0]
    SLICE_X4Y19          LUT6 (Prop_lut6_I4_O)        0.053     3.175 r  Q_A_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.000     3.175    Q_A_OBUF[2]_inst_i_5_n_0
    SLICE_X4Y19          MUXF7 (Prop_muxf7_I0_O)      0.143     3.318 r  Q_A_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     3.318    Q_A_OBUF[2]_inst_i_3_n_0
    SLICE_X4Y19          MUXF8 (Prop_muxf8_I0_O)      0.056     3.374 r  Q_A_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.568     3.942    Registers[0][2]
    SLICE_X2Y20          LUT6 (Prop_lut6_I0_O)        0.153     4.095 r  Q_A_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.302     5.397    Q_A_OBUF[2]
    R21                  OBUF (Prop_obuf_I_O)         2.458     7.855 r  Q_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.855    Q_A[2]
    R21                                                               r  Q_A[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Registers_reg[4][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.129ns (25.559%)  route 0.376ns (74.441%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    T24                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  RST_IBUF_inst/O
                         net (fo=144, routed)         0.376     0.477    RST_IBUF
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.028     0.505 r  Registers[4][3]_i_1/O
                         net (fo=1, routed)           0.000     0.505    Registers[4][3]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  Registers_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Registers_reg[4][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.134ns (26.288%)  route 0.376ns (73.712%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    T24                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  RST_IBUF_inst/O
                         net (fo=144, routed)         0.376     0.477    RST_IBUF
    SLICE_X1Y19          LUT4 (Prop_lut4_I3_O)        0.033     0.510 r  Registers[4][4]_i_1/O
                         net (fo=1, routed)           0.000     0.510    Registers[4][4]_i_1_n_0
    SLICE_X1Y19          FDRE                                         r  Registers_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Registers_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.512ns  (logic 0.129ns (25.200%)  route 0.383ns (74.800%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    T24                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  RST_IBUF_inst/O
                         net (fo=144, routed)         0.383     0.484    RST_IBUF
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.028     0.512 r  Registers[1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.512    Registers[1][1]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  Registers_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Registers_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.131ns (25.490%)  route 0.383ns (74.510%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    T24                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  RST_IBUF_inst/O
                         net (fo=144, routed)         0.383     0.484    RST_IBUF
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.030     0.514 r  Registers[1][2]_i_1/O
                         net (fo=1, routed)           0.000     0.514    Registers[1][2]_i_1_n_0
    SLICE_X0Y19          FDRE                                         r  Registers_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Registers_reg[11][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.129ns (24.096%)  route 0.407ns (75.904%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    T24                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  RST_IBUF_inst/O
                         net (fo=144, routed)         0.407     0.508    RST_IBUF
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.028     0.536 r  Registers[11][1]_i_1/O
                         net (fo=1, routed)           0.000     0.536    Registers[11][1]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  Registers_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_IN[7]
                            (input port)
  Destination:            Registers_reg[4][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.103ns (19.186%)  route 0.433ns (80.814%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  DATA_IN[7] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  DATA_IN_IBUF[7]_inst/O
                         net (fo=18, routed)          0.433     0.506    DATA_IN_IBUF[7]
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.030     0.536 r  Registers[4][7]_i_2/O
                         net (fo=1, routed)           0.000     0.536    Registers[4][7]_i_2_n_0
    SLICE_X1Y14          FDRE                                         r  Registers_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Registers_reg[11][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.130ns (24.238%)  route 0.407ns (75.762%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    T24                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  RST_IBUF_inst/O
                         net (fo=144, routed)         0.407     0.508    RST_IBUF
    SLICE_X2Y20          LUT4 (Prop_lut4_I3_O)        0.029     0.537 r  Registers[11][2]_i_1/O
                         net (fo=1, routed)           0.000     0.537    Registers[11][2]_i_1_n_0
    SLICE_X2Y20          FDRE                                         r  Registers_reg[11][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DATA_IN[7]
                            (input port)
  Destination:            Registers_reg[15][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.103ns (18.383%)  route 0.457ns (81.617%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  DATA_IN[7] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN[7]
    R17                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  DATA_IN_IBUF[7]_inst/O
                         net (fo=18, routed)          0.457     0.530    DATA_IN_IBUF[7]
    SLICE_X2Y14          LUT4 (Prop_lut4_I0_O)        0.030     0.560 r  Registers[15][7]_i_2/O
                         net (fo=1, routed)           0.000     0.560    Registers[15][7]_i_2_n_0
    SLICE_X2Y14          FDRE                                         r  Registers_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Registers_reg[15][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.128ns (22.598%)  route 0.439ns (77.402%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    T24                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  RST_IBUF_inst/O
                         net (fo=144, routed)         0.439     0.540    RST_IBUF
    SLICE_X2Y19          LUT4 (Prop_lut4_I3_O)        0.027     0.567 r  Registers[15][2]_i_1/O
                         net (fo=1, routed)           0.000     0.567    Registers[15][2]_i_1_n_0
    SLICE_X2Y19          FDRE                                         r  Registers_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            Registers_reg[13][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.129ns (22.747%)  route 0.439ns (77.253%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    T24                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  RST_IBUF_inst/O
                         net (fo=144, routed)         0.439     0.540    RST_IBUF
    SLICE_X5Y20          LUT4 (Prop_lut4_I3_O)        0.028     0.568 r  Registers[13][1]_i_1/O
                         net (fo=1, routed)           0.000     0.568    Registers[13][1]_i_1_n_0
    SLICE_X5Y20          FDRE                                         r  Registers_reg[13][1]/D
  -------------------------------------------------------------------    -------------------





