// ==============================================================
// Generated by Vitis HLS v2024.1.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        localW_address0,
        localW_ce0,
        localW_we0,
        localW_d0,
        localW_1_address0,
        localW_1_ce0,
        localW_1_we0,
        localW_1_d0,
        localW_2_address0,
        localW_2_ce0,
        localW_2_we0,
        localW_2_d0,
        localW_3_address0,
        localW_3_ce0,
        localW_3_we0,
        localW_3_d0,
        localW_4_address0,
        localW_4_ce0,
        localW_4_we0,
        localW_4_d0,
        localW_5_address0,
        localW_5_ce0,
        localW_5_we0,
        localW_5_d0,
        localW_6_address0,
        localW_6_ce0,
        localW_6_we0,
        localW_6_d0,
        localW_7_address0,
        localW_7_ce0,
        localW_7_we0,
        localW_7_d0,
        localW_8_address0,
        localW_8_ce0,
        localW_8_we0,
        localW_8_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] localW_address0;
output   localW_ce0;
output   localW_we0;
output  [31:0] localW_d0;
output  [11:0] localW_1_address0;
output   localW_1_ce0;
output   localW_1_we0;
output  [31:0] localW_1_d0;
output  [11:0] localW_2_address0;
output   localW_2_ce0;
output   localW_2_we0;
output  [31:0] localW_2_d0;
output  [11:0] localW_3_address0;
output   localW_3_ce0;
output   localW_3_we0;
output  [31:0] localW_3_d0;
output  [11:0] localW_4_address0;
output   localW_4_ce0;
output   localW_4_we0;
output  [31:0] localW_4_d0;
output  [11:0] localW_5_address0;
output   localW_5_ce0;
output   localW_5_we0;
output  [31:0] localW_5_d0;
output  [11:0] localW_6_address0;
output   localW_6_ce0;
output   localW_6_we0;
output  [31:0] localW_6_d0;
output  [11:0] localW_7_address0;
output   localW_7_ce0;
output   localW_7_we0;
output  [31:0] localW_7_d0;
output  [11:0] localW_8_address0;
output   localW_8_ce0;
output   localW_8_we0;
output  [31:0] localW_8_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln134_fu_272_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] p_cast_fu_456_p1;
wire    ap_block_pp0_stage0;
reg   [1:0] k_j_fu_74;
wire   [1:0] add_ln140_fu_469_p2;
wire    ap_block_pp0_stage0_11001;
wire    ap_loop_init;
reg   [1:0] k_i_fu_78;
wire   [1:0] select_ln138_fu_430_p3;
reg   [3:0] indvar_flatten70_fu_82;
wire   [3:0] select_ln138_1_fu_481_p3;
reg   [6:0] block_in_ch_j_fu_86;
wire   [6:0] select_ln136_fu_396_p3;
reg   [10:0] indvar_flatten83_fu_90;
wire   [10:0] select_ln136_1_fu_495_p3;
reg   [6:0] block_out_ch_j_fu_94;
wire   [6:0] select_ln134_1_fu_340_p3;
reg   [15:0] indvar_flatten106_fu_98;
wire   [15:0] add_ln134_1_fu_278_p2;
reg    localW_4_we0_local;
wire   [1:0] k_j_mid2_fu_422_p3;
reg    localW_4_ce0_local;
reg    localW_3_we0_local;
reg    localW_3_ce0_local;
reg    localW_5_we0_local;
reg    localW_5_ce0_local;
reg    localW_1_we0_local;
reg    localW_1_ce0_local;
reg    localW_we0_local;
reg    localW_ce0_local;
reg    localW_2_we0_local;
reg    localW_2_ce0_local;
reg    localW_7_we0_local;
reg    localW_7_ce0_local;
reg    localW_6_we0_local;
reg    localW_6_ce0_local;
reg    localW_8_we0_local;
reg    localW_8_ce0_local;
wire   [0:0] icmp_ln136_fu_302_p2;
wire   [0:0] icmp_ln138_fu_328_p2;
wire   [0:0] xor_ln134_fu_316_p2;
wire   [6:0] add_ln134_fu_296_p2;
wire   [6:0] select_ln134_fu_308_p3;
wire   [0:0] and_ln134_1_fu_334_p2;
wire   [0:0] empty_fu_358_p2;
wire   [0:0] exitcond_flatten72_not_fu_372_p2;
wire   [0:0] not_exitcond_flatten72_mid2105_fu_378_p2;
wire   [0:0] and_ln134_fu_384_p2;
wire   [0:0] icmp_ln140_fu_322_p2;
wire   [6:0] add_ln136_fu_352_p2;
wire   [1:0] k_i_mid277_fu_364_p3;
wire   [0:0] icmp_ln140_mid282_fu_390_p2;
wire   [0:0] empty_61_fu_410_p2;
wire   [0:0] empty_62_fu_416_p2;
wire   [1:0] add_ln138_fu_404_p2;
wire   [5:0] trunc_ln136_fu_348_p1;
wire   [11:0] tmp_s_fu_438_p3;
wire   [11:0] select_ln136_cast_fu_446_p1;
wire   [11:0] empty_63_fu_450_p2;
wire   [3:0] add_ln138_1_fu_475_p2;
wire   [10:0] add_ln136_1_fu_489_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 k_j_fu_74 = 2'd0;
#0 k_i_fu_78 = 2'd0;
#0 indvar_flatten70_fu_82 = 4'd0;
#0 block_in_ch_j_fu_86 = 7'd0;
#0 indvar_flatten83_fu_90 = 11'd0;
#0 block_out_ch_j_fu_94 = 7'd0;
#0 indvar_flatten106_fu_98 = 16'd0;
#0 ap_done_reg = 1'b0;
end

conv_via_tiling_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            block_in_ch_j_fu_86 <= 7'd0;
        end else if (((icmp_ln134_fu_272_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            block_in_ch_j_fu_86 <= select_ln136_fu_396_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            block_out_ch_j_fu_94 <= 7'd0;
        end else if (((icmp_ln134_fu_272_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            block_out_ch_j_fu_94 <= select_ln134_1_fu_340_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten106_fu_98 <= 16'd0;
        end else if (((icmp_ln134_fu_272_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten106_fu_98 <= add_ln134_1_fu_278_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten70_fu_82 <= 4'd0;
        end else if (((icmp_ln134_fu_272_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten70_fu_82 <= select_ln138_1_fu_481_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten83_fu_90 <= 11'd0;
        end else if (((icmp_ln134_fu_272_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten83_fu_90 <= select_ln136_1_fu_495_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k_i_fu_78 <= 2'd0;
        end else if (((icmp_ln134_fu_272_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            k_i_fu_78 <= select_ln138_fu_430_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k_j_fu_74 <= 2'd0;
        end else if (((icmp_ln134_fu_272_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            k_j_fu_74 <= add_ln140_fu_469_p2;
        end
    end
end

always @ (*) begin
    if (((icmp_ln134_fu_272_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localW_1_ce0_local = 1'b1;
    end else begin
        localW_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln134_fu_272_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (k_j_mid2_fu_422_p3 == 2'd1) & (select_ln138_fu_430_p3 == 2'd0))) begin
        localW_1_we0_local = 1'b1;
    end else begin
        localW_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localW_2_ce0_local = 1'b1;
    end else begin
        localW_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(k_j_mid2_fu_422_p3 == 2'd0) & ~(k_j_mid2_fu_422_p3 == 2'd1) & (icmp_ln134_fu_272_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln138_fu_430_p3 == 2'd0))) begin
        localW_2_we0_local = 1'b1;
    end else begin
        localW_2_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localW_3_ce0_local = 1'b1;
    end else begin
        localW_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln134_fu_272_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (k_j_mid2_fu_422_p3 == 2'd0) & (select_ln138_fu_430_p3 == 2'd1))) begin
        localW_3_we0_local = 1'b1;
    end else begin
        localW_3_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localW_4_ce0_local = 1'b1;
    end else begin
        localW_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln134_fu_272_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (k_j_mid2_fu_422_p3 == 2'd1) & (select_ln138_fu_430_p3 == 2'd1))) begin
        localW_4_we0_local = 1'b1;
    end else begin
        localW_4_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localW_5_ce0_local = 1'b1;
    end else begin
        localW_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(k_j_mid2_fu_422_p3 == 2'd0) & ~(k_j_mid2_fu_422_p3 == 2'd1) & (icmp_ln134_fu_272_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (select_ln138_fu_430_p3 == 2'd1))) begin
        localW_5_we0_local = 1'b1;
    end else begin
        localW_5_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localW_6_ce0_local = 1'b1;
    end else begin
        localW_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln138_fu_430_p3 == 2'd0) & ~(select_ln138_fu_430_p3 == 2'd1) & (icmp_ln134_fu_272_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (k_j_mid2_fu_422_p3 == 2'd0))) begin
        localW_6_we0_local = 1'b1;
    end else begin
        localW_6_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localW_7_ce0_local = 1'b1;
    end else begin
        localW_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln138_fu_430_p3 == 2'd0) & ~(select_ln138_fu_430_p3 == 2'd1) & (icmp_ln134_fu_272_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (k_j_mid2_fu_422_p3 == 2'd1))) begin
        localW_7_we0_local = 1'b1;
    end else begin
        localW_7_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localW_8_ce0_local = 1'b1;
    end else begin
        localW_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln138_fu_430_p3 == 2'd0) & ~(k_j_mid2_fu_422_p3 == 2'd0) & ~(k_j_mid2_fu_422_p3 == 2'd1) & ~(select_ln138_fu_430_p3 == 2'd1) & (icmp_ln134_fu_272_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localW_8_we0_local = 1'b1;
    end else begin
        localW_8_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        localW_ce0_local = 1'b1;
    end else begin
        localW_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln134_fu_272_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (k_j_mid2_fu_422_p3 == 2'd0) & (select_ln138_fu_430_p3 == 2'd0))) begin
        localW_we0_local = 1'b1;
    end else begin
        localW_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln134_1_fu_278_p2 = (indvar_flatten106_fu_98 + 16'd1);

assign add_ln134_fu_296_p2 = (block_out_ch_j_fu_94 + 7'd1);

assign add_ln136_1_fu_489_p2 = (indvar_flatten83_fu_90 + 11'd1);

assign add_ln136_fu_352_p2 = (select_ln134_fu_308_p3 + 7'd1);

assign add_ln138_1_fu_475_p2 = (indvar_flatten70_fu_82 + 4'd1);

assign add_ln138_fu_404_p2 = (k_i_mid277_fu_364_p3 + 2'd1);

assign add_ln140_fu_469_p2 = (k_j_mid2_fu_422_p3 + 2'd1);

assign and_ln134_1_fu_334_p2 = (xor_ln134_fu_316_p2 & icmp_ln138_fu_328_p2);

assign and_ln134_fu_384_p2 = (xor_ln134_fu_316_p2 & not_exitcond_flatten72_mid2105_fu_378_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_ready = ap_ready_sig;

assign empty_61_fu_410_p2 = (icmp_ln140_mid282_fu_390_p2 | and_ln134_1_fu_334_p2);

assign empty_62_fu_416_p2 = (icmp_ln136_fu_302_p2 | empty_61_fu_410_p2);

assign empty_63_fu_450_p2 = (tmp_s_fu_438_p3 + select_ln136_cast_fu_446_p1);

assign empty_fu_358_p2 = (icmp_ln136_fu_302_p2 | and_ln134_1_fu_334_p2);

assign exitcond_flatten72_not_fu_372_p2 = (icmp_ln138_fu_328_p2 ^ 1'd1);

assign icmp_ln134_fu_272_p2 = ((indvar_flatten106_fu_98 == 16'd36864) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_302_p2 = ((indvar_flatten83_fu_90 == 11'd576) ? 1'b1 : 1'b0);

assign icmp_ln138_fu_328_p2 = ((indvar_flatten70_fu_82 == 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_322_p2 = ((k_j_fu_74 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln140_mid282_fu_390_p2 = (icmp_ln140_fu_322_p2 & and_ln134_fu_384_p2);

assign k_i_mid277_fu_364_p3 = ((empty_fu_358_p2[0:0] == 1'b1) ? 2'd0 : k_i_fu_78);

assign k_j_mid2_fu_422_p3 = ((empty_62_fu_416_p2[0:0] == 1'b1) ? 2'd0 : k_j_fu_74);

assign localW_1_address0 = p_cast_fu_456_p1;

assign localW_1_ce0 = localW_1_ce0_local;

assign localW_1_d0 = 32'd0;

assign localW_1_we0 = localW_1_we0_local;

assign localW_2_address0 = p_cast_fu_456_p1;

assign localW_2_ce0 = localW_2_ce0_local;

assign localW_2_d0 = 32'd0;

assign localW_2_we0 = localW_2_we0_local;

assign localW_3_address0 = p_cast_fu_456_p1;

assign localW_3_ce0 = localW_3_ce0_local;

assign localW_3_d0 = 32'd0;

assign localW_3_we0 = localW_3_we0_local;

assign localW_4_address0 = p_cast_fu_456_p1;

assign localW_4_ce0 = localW_4_ce0_local;

assign localW_4_d0 = 32'd0;

assign localW_4_we0 = localW_4_we0_local;

assign localW_5_address0 = p_cast_fu_456_p1;

assign localW_5_ce0 = localW_5_ce0_local;

assign localW_5_d0 = 32'd0;

assign localW_5_we0 = localW_5_we0_local;

assign localW_6_address0 = p_cast_fu_456_p1;

assign localW_6_ce0 = localW_6_ce0_local;

assign localW_6_d0 = 32'd0;

assign localW_6_we0 = localW_6_we0_local;

assign localW_7_address0 = p_cast_fu_456_p1;

assign localW_7_ce0 = localW_7_ce0_local;

assign localW_7_d0 = 32'd0;

assign localW_7_we0 = localW_7_we0_local;

assign localW_8_address0 = p_cast_fu_456_p1;

assign localW_8_ce0 = localW_8_ce0_local;

assign localW_8_d0 = 32'd0;

assign localW_8_we0 = localW_8_we0_local;

assign localW_address0 = p_cast_fu_456_p1;

assign localW_ce0 = localW_ce0_local;

assign localW_d0 = 32'd0;

assign localW_we0 = localW_we0_local;

assign not_exitcond_flatten72_mid2105_fu_378_p2 = (icmp_ln136_fu_302_p2 | exitcond_flatten72_not_fu_372_p2);

assign p_cast_fu_456_p1 = empty_63_fu_450_p2;

assign select_ln134_1_fu_340_p3 = ((icmp_ln136_fu_302_p2[0:0] == 1'b1) ? add_ln134_fu_296_p2 : block_out_ch_j_fu_94);

assign select_ln134_fu_308_p3 = ((icmp_ln136_fu_302_p2[0:0] == 1'b1) ? 7'd0 : block_in_ch_j_fu_86);

assign select_ln136_1_fu_495_p3 = ((icmp_ln136_fu_302_p2[0:0] == 1'b1) ? 11'd1 : add_ln136_1_fu_489_p2);

assign select_ln136_cast_fu_446_p1 = select_ln136_fu_396_p3;

assign select_ln136_fu_396_p3 = ((and_ln134_1_fu_334_p2[0:0] == 1'b1) ? add_ln136_fu_352_p2 : select_ln134_fu_308_p3);

assign select_ln138_1_fu_481_p3 = ((empty_fu_358_p2[0:0] == 1'b1) ? 4'd1 : add_ln138_1_fu_475_p2);

assign select_ln138_fu_430_p3 = ((icmp_ln140_mid282_fu_390_p2[0:0] == 1'b1) ? add_ln138_fu_404_p2 : k_i_mid277_fu_364_p3);

assign tmp_s_fu_438_p3 = {{trunc_ln136_fu_348_p1}, {6'd0}};

assign trunc_ln136_fu_348_p1 = select_ln134_1_fu_340_p3[5:0];

assign xor_ln134_fu_316_p2 = (icmp_ln136_fu_302_p2 ^ 1'd1);

endmodule //conv_via_tiling_conv_via_tiling_Pipeline_VITIS_LOOP_134_13_VITIS_LOOP_136_14_VITIS_LOOP_138_15_V
