{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608753469201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608753469226 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 24 04:57:48 2020 " "Processing started: Thu Dec 24 04:57:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608753469226 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753469226 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_seg7 -c top_seg7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_seg7 -c top_seg7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753469227 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608753470418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608753470418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/FPGA/alu/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608753498281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file top_seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_seg7 " "Found entity 1: top_seg7" {  } { { "top_seg7.v" "" { Text "D:/FPGA/alu/top_seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608753498289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608753498297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "D:/FPGA/alu/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608753498305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips.v 1 1 " "Found 1 design units, including 1 entities, in source file mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS " "Found entity 1: MIPS" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608753498313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "D:/FPGA/alu/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608753498321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_mem " "Found entity 1: Data_mem" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608753498328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "D:/FPGA/alu/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608753498337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498337 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_dll.v(9) " "Verilog HDL information at clk_dll.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "clk_dll.v" "" { Text "D:/FPGA/alu/clk_dll.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608753498343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dll.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_dll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_dll " "Found entity 1: clk_dll" {  } { { "clk_dll.v" "" { Text "D:/FPGA/alu/clk_dll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608753498345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_4digit.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_4digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_4digit " "Found entity 1: bcd_4digit" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608753498353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "bcd.v" "" { Text "D:/FPGA/alu/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608753498361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_mips.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_mips.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_mips " "Found entity 1: alu_mips" {  } { { "alu_mips.v" "" { Text "D:/FPGA/alu/alu_mips.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608753498369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498369 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "digit top_seg7.v(33) " "Verilog HDL Implicit Net warning at top_seg7.v(33): created implicit net for \"digit\"" {  } { { "top_seg7.v" "" { Text "D:/FPGA/alu/top_seg7.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608753498370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_seg7 " "Elaborating entity \"top_seg7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608753498450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:v1 " "Elaborating entity \"bcd\" for hierarchy \"bcd:v1\"" {  } { { "top_seg7.v" "v1" { Text "D:/FPGA/alu/top_seg7.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608753498455 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(13) " "Verilog HDL assignment warning at bcd.v(13): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/FPGA/alu/bcd.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498458 "|top_seg7|bcd:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(18) " "Verilog HDL assignment warning at bcd.v(18): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/FPGA/alu/bcd.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498458 "|top_seg7|bcd:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(23) " "Verilog HDL assignment warning at bcd.v(23): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/FPGA/alu/bcd.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498458 "|top_seg7|bcd:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(28) " "Verilog HDL assignment warning at bcd.v(28): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/FPGA/alu/bcd.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498458 "|top_seg7|bcd:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(33) " "Verilog HDL assignment warning at bcd.v(33): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/FPGA/alu/bcd.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498458 "|top_seg7|bcd:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(38) " "Verilog HDL assignment warning at bcd.v(38): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/FPGA/alu/bcd.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498458 "|top_seg7|bcd:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(43) " "Verilog HDL assignment warning at bcd.v(43): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/FPGA/alu/bcd.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498458 "|top_seg7|bcd:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(48) " "Verilog HDL assignment warning at bcd.v(48): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/FPGA/alu/bcd.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498458 "|top_seg7|bcd:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd.v(53) " "Verilog HDL assignment warning at bcd.v(53): truncated value with size 32 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/FPGA/alu/bcd.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498458 "|top_seg7|bcd:v1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 bcd.v(58) " "Verilog HDL assignment warning at bcd.v(58): truncated value with size 7 to match size of target (4)" {  } { { "bcd.v" "" { Text "D:/FPGA/alu/bcd.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498458 "|top_seg7|bcd:v1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_4digit bcd_4digit:v2 " "Elaborating entity \"bcd_4digit\" for hierarchy \"bcd_4digit:v2\"" {  } { { "top_seg7.v" "v2" { Text "D:/FPGA/alu/top_seg7.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608753498461 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_4digit.v(25) " "Verilog HDL assignment warning at bcd_4digit.v(25): truncated value with size 32 to match size of target (4)" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498464 "|top_seg7|bcd_4digit:v2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_4digit.v(23) " "Verilog HDL assignment warning at bcd_4digit.v(23): truncated value with size 32 to match size of target (4)" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498464 "|top_seg7|bcd_4digit:v2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_4digit.v(21) " "Verilog HDL assignment warning at bcd_4digit.v(21): truncated value with size 32 to match size of target (4)" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498465 "|top_seg7|bcd_4digit:v2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bcd_4digit.v(19) " "Verilog HDL assignment warning at bcd_4digit.v(19): truncated value with size 32 to match size of target (4)" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498465 "|top_seg7|bcd_4digit:v2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_dll clk_dll:u0 " "Elaborating entity \"clk_dll\" for hierarchy \"clk_dll:u0\"" {  } { { "top_seg7.v" "u0" { Text "D:/FPGA/alu/top_seg7.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608753498467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_dll.v(19) " "Verilog HDL assignment warning at clk_dll.v(19): truncated value with size 32 to match size of target (25)" {  } { { "clk_dll.v" "" { Text "D:/FPGA/alu/clk_dll.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498469 "|top_seg7|clk_dll:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS MIPS:w1 " "Elaborating entity \"MIPS\" for hierarchy \"MIPS:w1\"" {  } { { "top_seg7.v" "w1" { Text "D:/FPGA/alu/top_seg7.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608753498512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory MIPS:w1\|instruction_memory:instr_mem " "Elaborating entity \"instruction_memory\" for hierarchy \"MIPS:w1\|instruction_memory:instr_mem\"" {  } { { "MIPS.v" "instr_mem" { Text "D:/FPGA/alu/MIPS.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608753498517 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[49\] 0 instruction_memory.v(5) " "Net \"mem\[49\]\" at instruction_memory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "D:/FPGA/alu/instruction_memory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1608753498523 "|top_seg7|MIPS:w1|instruction_memory:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control MIPS:w1\|Control:Ctrl " "Elaborating entity \"Control\" for hierarchy \"MIPS:w1\|Control:Ctrl\"" {  } { { "MIPS.v" "Ctrl" { Text "D:/FPGA/alu/MIPS.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608753498526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register MIPS:w1\|Register:Reg " "Elaborating entity \"Register\" for hierarchy \"MIPS:w1\|Register:Reg\"" {  } { { "MIPS.v" "Reg" { Text "D:/FPGA/alu/MIPS.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608753498530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_mips MIPS:w1\|alu_mips:alu " "Elaborating entity \"alu_mips\" for hierarchy \"MIPS:w1\|alu_mips:alu\"" {  } { { "MIPS.v" "alu" { Text "D:/FPGA/alu/MIPS.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608753498536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_mips.v(23) " "Verilog HDL assignment warning at alu_mips.v(23): truncated value with size 32 to match size of target (1)" {  } { { "alu_mips.v" "" { Text "D:/FPGA/alu/alu_mips.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498539 "|top_seg7|MIPS:w1|alu_mips:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_mem MIPS:w1\|Data_mem:DM " "Elaborating entity \"Data_mem\" for hierarchy \"MIPS:w1\|Data_mem:DM\"" {  } { { "MIPS.v" "DM" { Text "D:/FPGA/alu/MIPS.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608753498541 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DM_Read_data Data_mem.v(82) " "Verilog HDL Always Construct warning at Data_mem.v(82): inferring latch(es) for variable \"DM_Read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608753498568 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[0\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[0\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498568 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[1\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[1\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[2\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[2\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[3\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[3\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[4\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[4\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[5\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[5\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[6\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[6\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[7\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[7\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[8\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[8\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[9\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[9\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[10\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[10\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[11\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[11\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[12\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[12\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[13\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[13\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[14\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[14\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[15\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[15\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498569 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[16\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[16\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[17\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[17\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[18\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[18\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[19\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[19\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[20\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[20\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[21\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[21\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[22\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[22\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[23\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[23\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[24\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[24\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[25\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[25\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[26\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[26\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[27\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[27\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[28\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[28\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[29\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[29\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[30\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[30\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DM_Read_data\[31\] Data_mem.v(86) " "Inferred latch for \"DM_Read_data\[31\]\" at Data_mem.v(86)" {  } { { "Data_mem.v" "" { Text "D:/FPGA/alu/Data_mem.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498570 "|top_seg7|MIPS:w1|Data_mem:DM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:u1 " "Elaborating entity \"counter\" for hierarchy \"counter:u1\"" {  } { { "top_seg7.v" "u1" { Text "D:/FPGA/alu/top_seg7.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608753498573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(21) " "Verilog HDL assignment warning at counter.v(21): truncated value with size 32 to match size of target (4)" {  } { { "counter.v" "" { Text "D:/FPGA/alu/counter.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1608753498576 "|top_seg7|counter:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:u2 " "Elaborating entity \"seg7\" for hierarchy \"seg7:u2\"" {  } { { "top_seg7.v" "u2" { Text "D:/FPGA/alu/top_seg7.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608753498578 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg7.v(12) " "Verilog HDL Case Statement warning at seg7.v(12): incomplete case statement has no default case item" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1608753498581 "|top_seg7|seg7:u2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg seg7.v(10) " "Verilog HDL Always Construct warning at seg7.v(10): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608753498581 "|top_seg7|seg7:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] seg7.v(10) " "Inferred latch for \"seg\[0\]\" at seg7.v(10)" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498581 "|top_seg7|seg7:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] seg7.v(10) " "Inferred latch for \"seg\[1\]\" at seg7.v(10)" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498581 "|top_seg7|seg7:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] seg7.v(10) " "Inferred latch for \"seg\[2\]\" at seg7.v(10)" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498581 "|top_seg7|seg7:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] seg7.v(10) " "Inferred latch for \"seg\[3\]\" at seg7.v(10)" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498581 "|top_seg7|seg7:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] seg7.v(10) " "Inferred latch for \"seg\[4\]\" at seg7.v(10)" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498581 "|top_seg7|seg7:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] seg7.v(10) " "Inferred latch for \"seg\[5\]\" at seg7.v(10)" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498581 "|top_seg7|seg7:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] seg7.v(10) " "Inferred latch for \"seg\[6\]\" at seg7.v(10)" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753498581 "|top_seg7|seg7:u2"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MIPS:w1\|Register:Reg\|mem " "RAM logic \"MIPS:w1\|Register:Reg\|mem\" is uninferred due to asynchronous read logic" {  } { { "Register.v" "mem" { Text "D:/FPGA/alu/Register.v" 10 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1608753501130 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1608753501130 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/FPGA/alu/db/top_seg7.ram0_Register_b87da43c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/FPGA/alu/db/top_seg7.ram0_Register_b87da43c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1608753502001 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1608753502798 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|seg\[3\] seg7:u3\|seg\[0\] " "Duplicate LATCH primitive \"seg7:u3\|seg\[3\]\" merged with LATCH primitive \"seg7:u3\|seg\[0\]\"" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608753502849 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|seg\[4\] seg7:u3\|seg\[0\] " "Duplicate LATCH primitive \"seg7:u3\|seg\[4\]\" merged with LATCH primitive \"seg7:u3\|seg\[0\]\"" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608753502849 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg7:u3\|seg\[5\] seg7:u3\|seg\[2\] " "Duplicate LATCH primitive \"seg7:u3\|seg\[5\]\" merged with LATCH primitive \"seg7:u3\|seg\[2\]\"" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1608753502849 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1608753502849 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u2\|seg\[0\] " "Latch seg7:u2\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|PC\[6\]" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502859 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u2\|seg\[1\] " "Latch seg7:u2\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|PC\[6\]" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502859 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u2\|seg\[2\] " "Latch seg7:u2\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|PC\[6\]" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502859 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u2\|seg\[3\] " "Latch seg7:u2\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|PC\[6\]" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502859 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u2\|seg\[4\] " "Latch seg7:u2\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|PC\[6\]" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502859 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502859 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u2\|seg\[5\] " "Latch seg7:u2\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|PC\[6\]" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502860 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u2\|seg\[6\] " "Latch seg7:u2\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|PC\[6\] " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|PC\[6\]" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502860 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u3\|seg\[0\] " "Latch seg7:u3\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|PC\[2\] " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|PC\[2\]" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502860 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u3\|seg\[1\] " "Latch seg7:u3\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|PC\[2\] " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|PC\[2\]" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502860 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u3\|seg\[2\] " "Latch seg7:u3\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|PC\[2\] " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|PC\[2\]" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502860 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u3\|seg\[6\] " "Latch seg7:u3\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|PC\[2\] " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|PC\[2\]" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502860 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502860 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u4\|seg\[0\] " "Latch seg7:u4\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|Write_data\[15\]~0 " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|Write_data\[15\]~0" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502861 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u4\|seg\[1\] " "Latch seg7:u4\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|Write_data\[15\]~0 " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|Write_data\[15\]~0" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502861 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u4\|seg\[2\] " "Latch seg7:u4\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|Write_data\[15\]~0 " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|Write_data\[15\]~0" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502861 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u4\|seg\[3\] " "Latch seg7:u4\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|Write_data\[15\]~0 " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|Write_data\[15\]~0" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502861 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u4\|seg\[4\] " "Latch seg7:u4\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|thousands\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|thousands\[2\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502861 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u4\|seg\[5\] " "Latch seg7:u4\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|Write_data\[15\]~0 " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|Write_data\[15\]~0" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502862 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u4\|seg\[6\] " "Latch seg7:u4\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|Write_data\[15\]~0 " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|Write_data\[15\]~0" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502862 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u5\|seg\[0\] " "Latch seg7:u5\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|hundreds\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|hundreds\[1\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502862 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u5\|seg\[1\] " "Latch seg7:u5\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|hundreds\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|hundreds\[2\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502862 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u5\|seg\[2\] " "Latch seg7:u5\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|hundreds\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|hundreds\[2\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502862 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u5\|seg\[3\] " "Latch seg7:u5\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|hundreds\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|hundreds\[1\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502863 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u5\|seg\[4\] " "Latch seg7:u5\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|hundreds\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|hundreds\[2\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502863 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u5\|seg\[5\] " "Latch seg7:u5\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|hundreds\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|hundreds\[1\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502863 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u5\|seg\[6\] " "Latch seg7:u5\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|hundreds\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|hundreds\[1\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502863 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u6\|seg\[0\] " "Latch seg7:u6\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|tens\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|tens\[1\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502863 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u6\|seg\[1\] " "Latch seg7:u6\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|tens\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|tens\[2\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502864 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u6\|seg\[2\] " "Latch seg7:u6\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|tens\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|tens\[2\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502864 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u6\|seg\[3\] " "Latch seg7:u6\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|tens\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|tens\[1\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502864 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u6\|seg\[4\] " "Latch seg7:u6\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|tens\[2\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|tens\[2\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502864 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u6\|seg\[5\] " "Latch seg7:u6\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|tens\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|tens\[1\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502864 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u6\|seg\[6\] " "Latch seg7:u6\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA bcd_4digit:v2\|tens\[1\]~synth " "Ports D and ENA on the latch are fed by the same signal bcd_4digit:v2\|tens\[1\]~synth" {  } { { "bcd_4digit.v" "" { Text "D:/FPGA/alu/bcd_4digit.v" 5 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502864 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u7\|seg\[0\] " "Latch seg7:u7\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|Write_data\[1\]~31 " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|Write_data\[1\]~31" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502865 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u7\|seg\[1\] " "Latch seg7:u7\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|Write_data\[1\]~31 " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|Write_data\[1\]~31" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502865 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u7\|seg\[2\] " "Latch seg7:u7\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|Write_data\[1\]~31 " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|Write_data\[1\]~31" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502865 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u7\|seg\[3\] " "Latch seg7:u7\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|Write_data\[1\]~31 " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|Write_data\[1\]~31" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502865 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u7\|seg\[4\] " "Latch seg7:u7\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|Write_data\[1\]~31 " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|Write_data\[1\]~31" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502865 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u7\|seg\[5\] " "Latch seg7:u7\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|Write_data\[1\]~31 " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|Write_data\[1\]~31" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502865 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502865 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg7:u7\|seg\[6\] " "Latch seg7:u7\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MIPS:w1\|Write_data\[1\]~31 " "Ports D and ENA on the latch are fed by the same signal MIPS:w1\|Write_data\[1\]~31" {  } { { "MIPS.v" "" { Text "D:/FPGA/alu/MIPS.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1608753502866 ""}  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1608753502866 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u2\|seg\[0\] " "LATCH primitive \"seg7:u2\|seg\[0\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608753507007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u2\|seg\[1\] " "LATCH primitive \"seg7:u2\|seg\[1\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608753507007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u2\|seg\[2\] " "LATCH primitive \"seg7:u2\|seg\[2\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608753507007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u2\|seg\[3\] " "LATCH primitive \"seg7:u2\|seg\[3\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608753507007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u2\|seg\[4\] " "LATCH primitive \"seg7:u2\|seg\[4\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608753507007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u2\|seg\[5\] " "LATCH primitive \"seg7:u2\|seg\[5\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608753507007 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u2\|seg\[6\] " "LATCH primitive \"seg7:u2\|seg\[6\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608753507007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608753508309 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u4\|seg\[0\] " "LATCH primitive \"seg7:u4\|seg\[0\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608753513611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u4\|seg\[1\] " "LATCH primitive \"seg7:u4\|seg\[1\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608753513611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u4\|seg\[2\] " "LATCH primitive \"seg7:u4\|seg\[2\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608753513611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u4\|seg\[3\] " "LATCH primitive \"seg7:u4\|seg\[3\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608753513611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u4\|seg\[4\] " "LATCH primitive \"seg7:u4\|seg\[4\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608753513611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u4\|seg\[5\] " "LATCH primitive \"seg7:u4\|seg\[5\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608753513611 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "seg7:u4\|seg\[6\] " "LATCH primitive \"seg7:u4\|seg\[6\]\" is permanently enabled" {  } { { "seg7.v" "" { Text "D:/FPGA/alu/seg7.v" 10 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1608753513611 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1608753514553 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/alu/output_files/top_seg7.map.smsg " "Generated suppressed messages file D:/FPGA/alu/output_files/top_seg7.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753514744 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608753515133 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608753515133 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "top_seg7.v" "" { Text "D:/FPGA/alu/top_seg7.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608753515440 "|top_seg7|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608753515440 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1127 " "Implemented 1127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608753515447 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608753515447 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1083 " "Implemented 1083 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608753515447 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608753515447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 119 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 119 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608753515546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 24 04:58:35 2020 " "Processing ended: Thu Dec 24 04:58:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608753515546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608753515546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608753515546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608753515546 ""}
