{"Source Block": ["hdl/projects/usdrx1/zc706/system_top.v@134:144@HdlIdDef", "  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n\n  // spi assignments\n\n  assign spi_fout_enb_clk     = 1'b0;\n  assign spi_fout_enb_mlo     = 1'b0;\n"], "Clone Blocks": [["hdl/projects/usdrx1/zc706/system_top.v@131:141", "  wire            spi_miso;\n  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n\n  // spi assignments\n"], ["hdl/projects/usdrx1/zc706/system_top.v@132:142", "  wire            rx_ref_clk;\n  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n\n  // spi assignments\n\n"], ["hdl/projects/usdrx1/zc706/system_top.v@133:143", "  wire            rx_sysref;\n  wire            rx_sync;\n  wire    [63:0]  gpio_i;\n  wire    [63:0]  gpio_o;\n  wire    [63:0]  gpio_t;\n  wire    [15:0]  ps_intrs;\n  wire            rx_clk;\n\n  // spi assignments\n\n  assign spi_fout_enb_clk     = 1'b0;\n"]], "Diff Content": {"Delete": [[139, "  wire            rx_clk;\n"]], "Add": [[139, "  wire        [ 4:0]      spi_csn;\n"], [139, "  wire                    spi_clk;\n"], [139, "  wire                    spi_mosi;\n"], [139, "  wire                    spi_miso;\n"], [139, "  wire                    rx_ref_clk;\n"], [139, "  wire                    rx_sysref;\n"], [139, "  wire                    rx_sync;\n"], [139, "  wire        [63:0]      gpio_i;\n"], [139, "  wire        [63:0]      gpio_o;\n"], [139, "  wire        [63:0]      gpio_t;\n"], [139, "  wire        [15:0]      ps_intrs;\n"], [139, "  wire                    rx_clk;\n"]]}}