{
    "DESIGN_NAME": "synth",
    "VERILOG_FILES": "dir::src/*.sv",
    "CLOCK_PERIOD": 100,
    "CLOCK_PORT": "clk",
    "DESIGN_IS_CORE": 0,
    "FP_PDN_CORE_RING": 0,
    "GLB_RT_MAXLAYER": 5,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 40,
        "PL_TARGET_DENSITY": 0.5,
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 100,
            "SYNTH_MAX_FANOUT": 18
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcu*": {
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.5
    }
}
