<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.14">
  <compounddef id="md__exported_doors_specification_0_requirements" kind="page">
    <compoundname>md_ExportedDoorsSpecification_0_requirements</compoundname>
    <title>ExportedDoorsSpecification_0_requirements</title>
    <briefdescription>
<para>DOORS requirements. </para>    </briefdescription>
    <detaileddescription>
<para>DOORS requirements</para><sect1 id="md__exported_doors_specification_0_requirements_1ExportedDoorsSpecification_0">
<title>ExportedDoorsSpecification_0</title>
<para><linebreak/>
</para><sect2 id="md__exported_doors_specification_0_requirements_1SWR_ICAS1_L3_ZV_1129">
<title>SWR_ICAS1_L3_ZV_1129</title>
<para>Requirement is satisfied here: <linebreak/>
./ComponentDesign.markdown line 176 <linebreak/>
<simplesect kind="warning"><para>Requirement is not verified <linebreak/>
NVM block shall be configured as below, allowing CDL to store: <linebreak/>
 <linebreak/>
 - the CDL-state(port NV_ZV_Zustand, 7 bytes) <linebreak/>
 - the CDLcrash-state(port NV_ZV_Crash, 1 byte) <linebreak/>
 - the CDL-history (port NV_ZV_Historie, 141 bytes) <linebreak/>
 - the CDL-HistorieEntr (port NV_ZV_HistorieEntr, 161 bytes) <linebreak/>
 - the CDL-HistorieErweitert (port NV_ZV_HistorieErweitert, 19 bytes) <linebreak/>
 - the CDL Monitor (port NV_ZV_Monitor, 20 bytes) <linebreak/>
 <linebreak/>
 <linebreak/>
 Note1: Values for the ports are different than stated in the STR requirement, actual values and presented in this SW requirement re taken from SST as agreed with VW (GATEWAY-5590) <linebreak/>
 Note2: <linebreak/>
 The SW-component CDL requires three blocks in the non-volatile memory, according to the definition in the ARXML-file <linebreak/>
 <linebreak/>
 ID: SWR_ICAS1_L3_ZV_1129 <linebreak/>
 _ObjectType: Non Functional Requirement <linebreak/>
 ASIL: QM <linebreak/>
<linebreak/>
</para></simplesect>
</para></sect2>
<sect2 id="md__exported_doors_specification_0_requirements_1SWR_ICAS1_L3_ZV_1164">
<title>SWR_ICAS1_L3_ZV_1164</title>
<para>Requirement is satisfied here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/src/ZV_Task.c line 283 <linebreak/>
Requirement is verified here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/test/swut/ZV_Task.c.test line 543 <linebreak/>
IF (SollTueren.evBTVerrSoll == 0 -&gt; 1) <linebreak/>
 <linebreak/>
 THEN Set signal ZV_01.ZV_BT_verriegeln on TRUE for 220ms, <linebreak/>
 then set this signal on FALSE <linebreak/>
 <linebreak/>
 ID: SWR_ICAS1_L3_ZV_1164 <linebreak/>
 _ObjectType: Requirement <linebreak/>
 ASIL: QM <linebreak/>
<linebreak/>
</para></sect2>
<sect2 id="md__exported_doors_specification_0_requirements_1SWR_ICAS1_L3_ZV_1165">
<title>SWR_ICAS1_L3_ZV_1165</title>
<para>Requirement is satisfied here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/src/ZV_Task.c line 283 <linebreak/>
Requirement is verified here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/test/swut/ZV_Task.c.test line 543 <linebreak/>
IF (SollTueren.evBTEntrSoll == 0 -&gt; 1) <linebreak/>
 <linebreak/>
 THEN Set signal ZV_01.ZV_BT_entriegeln on TRUE for 220ms, <linebreak/>
 then set this signal on FALSE <linebreak/>
 <linebreak/>
 ID: SWR_ICAS1_L3_ZV_1165 <linebreak/>
 _ObjectType: Requirement <linebreak/>
 ASIL: QM <linebreak/>
<linebreak/>
</para></sect2>
<sect2 id="md__exported_doors_specification_0_requirements_1SWR_ICAS1_L3_ZV_1168">
<title>SWR_ICAS1_L3_ZV_1168</title>
<para>Requirement is satisfied here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/src/ZV_Task.c line 309 <linebreak/>
Requirement is satisfied here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/src/ZV_Task.c line 335 <linebreak/>
Requirement is verified here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/test/swut/ZV_Task.c.test line 745 <linebreak/>
IF (SollTueren.evHBFSVerrSoll == 0 -&gt; 1) <linebreak/>
 <linebreak/>
 THEN Set signal ZV_01.ZV_HBFS_verriegeln on TRUE for 220ms, <linebreak/>
 then set this signal on FALSE <linebreak/>
 <linebreak/>
 ID: SWR_ICAS1_L3_ZV_1168 <linebreak/>
 _ObjectType: Requirement <linebreak/>
 ASIL: QM <linebreak/>
<linebreak/>
</para></sect2>
<sect2 id="md__exported_doors_specification_0_requirements_1SWR_ICAS1_L3_ZV_1171">
<title>SWR_ICAS1_L3_ZV_1171</title>
<para>Requirement is satisfied here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/src/ZV_Task.c line 309 <linebreak/>
Requirement is satisfied here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/src/ZV_Task.c line 335 <linebreak/>
Requirement is verified here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/test/swut/ZV_Task.c.test line 745 <linebreak/>
IF (SollTueren.evHBFSEntrSoll == 0 -&gt; 1) <linebreak/>
 <linebreak/>
 THEN Set signal ZV_01.ZV_HBFS_entriegeln on TRUE for 220ms, <linebreak/>
 then set this signal on FALSE <linebreak/>
 <linebreak/>
 ID: SWR_ICAS1_L3_ZV_1171 <linebreak/>
 _ObjectType: Requirement <linebreak/>
 ASIL: QM <linebreak/>
<linebreak/>
</para></sect2>
<sect2 id="md__exported_doors_specification_0_requirements_1SWR_ICAS1_L3_ZV_1300">
<title>SWR_ICAS1_L3_ZV_1300</title>
<para>Requirement is satisfied here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/src/ZV_Task.c line 360 <linebreak/>
Requirement is verified here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/test/swut/ZV_Task.c.test line 828 <linebreak/>
IF (bStrgSpgAnklappenZk == 0 -&gt; 1) <linebreak/>
 <linebreak/>
 THEN Set signal ZV_01.ZV_Spg_Anklappen on TRUE for 220ms, <linebreak/>
 then set this signal on FALSE <linebreak/>
 <linebreak/>
 ID: SWR_ICAS1_L3_ZV_1300 <linebreak/>
 _ObjectType: Requirement <linebreak/>
 ASIL: QM <linebreak/>
<linebreak/>
</para></sect2>
<sect2 id="md__exported_doors_specification_0_requirements_1SWR_ICAS1_GW_20015">
<title>SWR_ICAS1_GW_20015</title>
<para>Requirement is satisfied here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/inc/ZV_Task.h line 132 <linebreak/>
Requirement is verified here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/test/swut/ZV_Task.c.test line 150 <linebreak/>
The cyclic call shall be implemented in the following order by the SWC supplier: <linebreak/>
 1. cyclic_zv <linebreak/>
 2. cyclic_kft <linebreak/>
 3. cyclic_dwa <linebreak/>
 4. cyclic_qtg (optional) <linebreak/>
 5. cyclic_cpd <linebreak/>
 <linebreak/>
 ID: SWR_ICAS1_GW_20015 <linebreak/>
 _ObjectType: Requirement <linebreak/>
 ASIL: QM <linebreak/>
<linebreak/>
</para></sect2>
<sect2 id="md__exported_doors_specification_0_requirements_1SWR_ICAS1_GW_9768">
<title>SWR_ICAS1_GW_9768</title>
<para>Requirement is satisfied here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/inc/ZV_Task.h line 132 <linebreak/>
Requirement is verified here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/test/swut/ZV_Task.c.test line 150 <linebreak/>
In the RUN mode, the SW of the supplier shall execute the cyclic runnables with a cycle time of 10ms for the runnables specified in SWR_ICAS1_GW_9769 and SWR_ICAS1_GW_20015. <linebreak/>
 ID: SWR_ICAS1_GW_9768 <linebreak/>
 _ObjectType: Requirement <linebreak/>
 ASIL: QM <linebreak/>
<linebreak/>
</para></sect2>
<sect2 id="md__exported_doors_specification_0_requirements_1SWR_ICAS1_GW_9770">
<title>SWR_ICAS1_GW_9770</title>
<para>Requirement is satisfied here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/inc/ZV_Task.h line 132 <linebreak/>
Requirement is verified here: <linebreak/>
../../../../../../../../sw.sys.chorus_main_build/mc_sw/appl/ZV_Lib/ZV/Evo/test/swut/ZV_Task.c.test line 150 <linebreak/>
the cyclic call shall be called strictly one after the other and the platform chorus shall ensure that the shared input data does not change during the call cycle. <linebreak/>
 ID: SWR_ICAS1_GW_9770 <linebreak/>
 _ObjectType: Requirement <linebreak/>
 ASIL: QM <linebreak/>
</para></sect2>
</sect1>
    </detaileddescription>
  </compounddef>
</doxygen>
