HelpInfo,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_INT1.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/49||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_INT1.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/51||osc_comps.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/14
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_INT1.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/53||osc_comps.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/27
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_INT1.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/55||osc_comps.v(43);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/43
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_INT1.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/57||osc_comps.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/55
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_INT1.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/59||osc_comps.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/67
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||UART_INT1.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/63||UART_INT1_sb_MSS_syn.v(436);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb_MSS\UART_INT1_sb_MSS_syn.v'/linenumber/436
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||UART_INT1.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/83||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||UART_INT1.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/179||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_both[0]. Make sure that there are no unused intermediate registers.||UART_INT1.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/324||coregpio.v(672);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/672
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_neg[0]. Make sure that there are no unused intermediate registers.||UART_INT1.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/325||coregpio.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/646
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.edge_pos[0]. Make sure that there are no unused intermediate registers.||UART_INT1.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/326||coregpio.v(620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/620
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.||UART_INT1.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/327||coregpio.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/310
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.||UART_INT1.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/328||coregpio.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/297
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.||UART_INT1.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/329||coregpio.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/297
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_8.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_INT1.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/330||coregpio.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/698
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_8.INTR_reg[0]. Make sure that there are no unused intermediate registers.||UART_INT1.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/331||coregpio.v(698);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/698
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||UART_INT1.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/373||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||UART_INT1.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/374||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||UART_INT1.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/375||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||UART_INT1.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/376||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||UART_INT1.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/377||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||UART_INT1.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/378||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||UART_INT1.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/379||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||UART_INT1.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/380||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||UART_INT1.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/381||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||UART_INT1.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/382||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||UART_INT1.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/383||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||UART_INT1.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/384||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||UART_INT1.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/385||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||UART_INT1.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/386||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||UART_INT1.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/387||coreresetp.v(1455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1455
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||UART_INT1.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/388||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||UART_INT1.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/389||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||UART_INT1.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/390||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||UART_INT1.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/391||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||UART_INT1.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/392||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||UART_INT1.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/393||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||UART_INT1.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/394||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||UART_INT1.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/395||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||UART_INT1.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/396||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||UART_INT1.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/397||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_INT1.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/398||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||UART_INT1.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/399||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||UART_INT1.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/400||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||UART_INT1.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/401||coreresetp.v(1433);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1433
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||UART_INT1.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/402||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||UART_INT1.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/403||coreresetp.v(783);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/783
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||UART_INT1.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/422||Tx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/261
Implementation;Synthesis||CG1340||@W:Index into variable tx_byte could be out of range ; a simulation mismatch is possible.||UART_INT1.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/423||Tx_async.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/261
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.||UART_INT1.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/436||Rx_async.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/459
Implementation;Synthesis||CL190||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_INT1.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/437||Rx_async.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/459
Implementation;Synthesis||CL169||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||UART_INT1.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/438||Rx_async.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/459
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY, as there is no assignment to it.||UART_INT1.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/463||fifo_256x8_smartfusion2.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/47
Implementation;Synthesis||CG360||@W:Removing wire AFULL, as there is no assignment to it.||UART_INT1.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/464||fifo_256x8_smartfusion2.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/47
Implementation;Synthesis||CG133||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||UART_INT1.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/467||CoreUART.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/135
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||UART_INT1.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/469||CoreUART.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/335
Implementation;Synthesis||CG133||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||UART_INT1.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/486||CoreUARTapb.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/157
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||UART_INT1.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/500||UART_INT1_sb_FABOSC_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||UART_INT1.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/501||UART_INT1_sb_FABOSC_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||UART_INT1.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/502||UART_INT1_sb_FABOSC_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||UART_INT1.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/503||UART_INT1_sb_FABOSC_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||CL159||@N: Input XTL is unused.||UART_INT1.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/531||UART_INT1_sb_FABOSC_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||UART_INT1.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/540||CoreUARTapb.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/103
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||UART_INT1.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/544||fifo_256x8_smartfusion2.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/35
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||UART_INT1.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/555||CoreUART.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/287
Implementation;Synthesis||CL190||@W:Optimizing register bit overflow_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_INT1.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/564||Rx_async.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/255
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_int. Make sure that there are no unused intermediate registers.||UART_INT1.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/565||Rx_async.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/255
Implementation;Synthesis||CL190||@W:Optimizing register bit overflow to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_INT1.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/566||Rx_async.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/198
Implementation;Synthesis||CL169||@W:Pruning unused register overflow. Make sure that there are no unused intermediate registers.||UART_INT1.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/567||Rx_async.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/198
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||UART_INT1.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/568||Rx_async.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/255
Implementation;Synthesis||CL159||@N: Input read_rx_byte is unused.||UART_INT1.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/574||Rx_async.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Rx_async.v'/linenumber/61
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||UART_INT1.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/577||Tx_async.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input rst_tx_empty is unused.||UART_INT1.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/587||Tx_async.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/41
Implementation;Synthesis||CL159||@N: Input tx_hold_reg is unused.||UART_INT1.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/588||Tx_async.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Tx_async.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||UART_INT1.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/591||Clock_gen.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Clock_gen.v'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||UART_INT1.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/594||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||UART_INT1.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/595||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||UART_INT1.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/596||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||UART_INT1.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/597||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||UART_INT1.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/598||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||UART_INT1.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/605||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||UART_INT1.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/612||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||UART_INT1.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/619||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||UART_INT1.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/626||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||UART_INT1.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/636||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||UART_INT1.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/637||coreresetp.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||UART_INT1.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/638||coreresetp.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/59
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||UART_INT1.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/639||coreresetp.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/68
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||UART_INT1.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/640||coreresetp.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||UART_INT1.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/641||coreresetp.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/76
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||UART_INT1.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/642||coreresetp.v(90);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/90
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||UART_INT1.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/643||coreresetp.v(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/91
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||UART_INT1.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/644||coreresetp.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/92
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||UART_INT1.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/645||coreresetp.v(93);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/93
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||UART_INT1.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/646||coreresetp.v(94);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/94
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||UART_INT1.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/647||coreresetp.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/95
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||UART_INT1.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/648||coreresetp.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/96
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||UART_INT1.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/649||coreresetp.v(97);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/97
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||UART_INT1.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/650||coreresetp.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/98
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||UART_INT1.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/651||coreresetp.v(99);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/99
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||UART_INT1.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/652||coreresetp.v(100);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/100
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||UART_INT1.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/653||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||UART_INT1.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/654||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||UART_INT1.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/655||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||UART_INT1.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/656||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||UART_INT1.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/657||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||UART_INT1.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/658||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||UART_INT1.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/659||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||UART_INT1.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/660||coreresetp.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||UART_INT1.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/661||coreresetp.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||UART_INT1.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/662||coreresetp.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||UART_INT1.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/663||coreresetp.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||UART_INT1.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/664||coreresetp.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||UART_INT1.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/665||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||UART_INT1.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/666||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||UART_INT1.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/667||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||UART_INT1.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/668||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL246||@W:Input port bits 7 to 1 of PWDATA[7:0] are unused. Assign logic for all port bits or change the input port size.||UART_INT1.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/671||coregpio.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/181
Implementation;Synthesis||CL159||@N: Input GPIO_IN is unused.||UART_INT1.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/672||coregpio.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vlog\core\coregpio.v'/linenumber/185
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||UART_INT1.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/675||coreapb3.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/72
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||UART_INT1.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/676||coreapb3.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/73
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||UART_INT1.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/677||coreapb3.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/74
Implementation;Synthesis||CL159||@N: Input PRDATAS2 is unused.||UART_INT1.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/678||coreapb3.v(106);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||UART_INT1.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/679||coreapb3.v(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||UART_INT1.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/680||coreapb3.v(108);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||UART_INT1.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/681||coreapb3.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||UART_INT1.srr(682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/682||coreapb3.v(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||UART_INT1.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/683||coreapb3.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||UART_INT1.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/684||coreapb3.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||UART_INT1.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/685||coreapb3.v(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||UART_INT1.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/686||coreapb3.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||UART_INT1.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/687||coreapb3.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||UART_INT1.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/688||coreapb3.v(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||UART_INT1.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/689||coreapb3.v(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||UART_INT1.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/690||coreapb3.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||UART_INT1.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/691||coreapb3.v(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PREADYS2 is unused.||UART_INT1.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/692||coreapb3.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||UART_INT1.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/693||coreapb3.v(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||UART_INT1.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/694||coreapb3.v(125);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||UART_INT1.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/695||coreapb3.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||UART_INT1.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/696||coreapb3.v(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||UART_INT1.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/697||coreapb3.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||UART_INT1.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/698||coreapb3.v(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||UART_INT1.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/699||coreapb3.v(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||UART_INT1.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/700||coreapb3.v(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||UART_INT1.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/701||coreapb3.v(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||UART_INT1.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/702||coreapb3.v(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||UART_INT1.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/703||coreapb3.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||UART_INT1.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/704||coreapb3.v(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||UART_INT1.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/705||coreapb3.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PSLVERRS2 is unused.||UART_INT1.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/706||coreapb3.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/140
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||UART_INT1.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/707||coreapb3.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||UART_INT1.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/708||coreapb3.v(142);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/142
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||UART_INT1.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/709||coreapb3.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/143
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||UART_INT1.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/710||coreapb3.v(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||UART_INT1.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/711||coreapb3.v(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||UART_INT1.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/712||coreapb3.v(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||UART_INT1.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/713||coreapb3.v(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||UART_INT1.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/714||coreapb3.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||UART_INT1.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/715||coreapb3.v(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||UART_INT1.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/716||coreapb3.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||UART_INT1.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/717||coreapb3.v(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||UART_INT1.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/718||coreapb3.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||UART_INT1.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/719||coreapb3.v(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/153
Implementation;Synthesis||BN132||@W:Removing sequential instance UART_INT1_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance UART_INT1_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_INT1.srr(863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/863||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_INT1.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/870||uart_int1_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_INT1.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/871||uart_int1_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_INT1.srr(872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/872||uart_int1_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_INT1.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/873||uart_int1_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance UART_INT1_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||UART_INT1.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/874||coreresetp.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/676
Implementation;Synthesis||MO129||@W:Sequential instance UART_INT1_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||UART_INT1.srr(875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/875||coreresetp.v(695);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/695
Implementation;Synthesis||MO129||@W:Sequential instance UART_INT1_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||UART_INT1.srr(876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/876||coreresetp.v(714);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/714
Implementation;Synthesis||MO129||@W:Sequential instance UART_INT1_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||UART_INT1.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/877||coreresetp.v(733);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/733
Implementation;Synthesis||MO129||@W:Sequential instance UART_INT1_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||UART_INT1.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/878||coreresetp.v(769);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/769
Implementation;Synthesis||MO129||@W:Sequential instance UART_INT1_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||UART_INT1.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/879||coreresetp.v(1388);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1388
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_INT1.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/886||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_INT1.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/887||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_INT1.srr(888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/888||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_INT1.srr(889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/889||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_INT1.srr(890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/890||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_INT1.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/891||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_INT1.srr(892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/892||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_INT1.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/893||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_INT1.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/894||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_INT1.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/895||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_INT1.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/896||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||UART_INT1.srr(897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/897||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||UART_INT1.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/898||coreresetp.v(1170);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1170
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||UART_INT1.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/899||coreresetp.v(1235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1235
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||UART_INT1.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/900||coreresetp.v(1300);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1300
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||UART_INT1.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/901||coreresetp.v(1365);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1365
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_INT1.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/902||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_INT1.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/903||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_INT1.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/904||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_INT1.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/905||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_INT1.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/906||coreresetp.v(797);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/797
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_INT1.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/907||coreresetp.v(811);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/811
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_INT1.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/908||coreresetp.v(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||UART_INT1.srr(909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/909||coreresetp.v(839);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/839
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=10 on top level netlist UART_INT1 ||UART_INT1.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/910||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock UART_INT1_sb_0/CCC_0/GL0 due to black box UART_INT1_sb_0.CCC_0.CCC_INST ||UART_INT1.srr(914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/914||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\uart_int1\synthesis.fdc'/linenumber/8
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||UART_INT1.srr(939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/939||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog)); safe FSM implementation is not required.||UART_INT1.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/974||coreuart.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/287
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "D:\libero_tests\UART_INT\synthesis\UART_INT1_cck.rpt" .||UART_INT1.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/978||null;null
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_INT1.srr(1033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1033||uart_int1_sb_fabosc_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_INT1.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1034||uart_int1_sb_fabosc_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_INT1.srr(1035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1035||uart_int1_sb_fabosc_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.UART_INT1_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.||UART_INT1.srr(1036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1036||uart_int1_sb_fabosc_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\FABOSC_0\UART_INT1_sb_FABOSC_0_OSC.v'/linenumber/17
Implementation;Synthesis||BN132||@W:Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance UART_INT1_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_INT1.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1037||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN132||@W:Removing sequential instance UART_INT1_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance UART_INT1_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_INT1.srr(1038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1038||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance UART_INT1_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance UART_INT1_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_INT1.srr(1039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1039||coreresetp.v(946);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/946
Implementation;Synthesis||BN132||@W:Removing sequential instance UART_INT1_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance UART_INT1_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_INT1.srr(1040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1040||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN132||@W:Removing sequential instance UART_INT1_sb_0.CoreUARTapb_0_0.uUART.clear_parity_reg0 because it is equivalent to instance UART_INT1_sb_0.CoreUARTapb_0_0.uUART.clear_framing_error_reg0. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_INT1.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1041||coreuart.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/257
Implementation;Synthesis||BN132||@W:Removing sequential instance UART_INT1_sb_0.CoreUARTapb_0_0.uUART.clear_framing_error_reg because it is equivalent to instance UART_INT1_sb_0.CoreUARTapb_0_0.uUART.clear_parity_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.||UART_INT1.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1042||coreuart.v(272);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/272
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.UART_INT1_sb(verilog)) mapped in logic.||UART_INT1.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1043||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||BZ173||@N: ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.UART_INT1_sb(verilog)) mapped in logic.||UART_INT1.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1044||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_0.iPSELS_raw_2[1:0] (in view: work.UART_INT1_sb(verilog)) with 2 words by 2 bits.||UART_INT1.srr(1045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1045||coreapb3.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/267
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[3:0] (in view: work.UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog)); safe FSM implementation is not required.||UART_INT1.srr(1064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1064||coreuart.v(287);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\CoreUART.v'/linenumber/287
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0] ||UART_INT1.srr(1065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1065||fifo_256x8_smartfusion2.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/140
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk3\.rx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0] ||UART_INT1.srr(1066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1066||fifo_256x8_smartfusion2.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/140
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.wr_pointer[6:0] ||UART_INT1.srr(1067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1067||fifo_256x8_smartfusion2.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/140
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_INT1_sb_CoreUARTapb_0_0_COREUART_1s_1s_0s_15s_0s(verilog) instance genblk2\.tx_fifo.CoreUART_top_COREUART_0_fifo_128x8_pa4.rd_pointer[6:0] ||UART_INT1.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1068||fifo_256x8_smartfusion2.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\fifo_256x8_smartfusion2.v'/linenumber/140
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_INT1_sb_CoreUARTapb_0_0_Clock_gen_0s(verilog) instance genblk1\.baud_cntr[12:0] ||UART_INT1.srr(1069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1069||clock_gen.v(275);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_INT1_sb\CoreUARTapb_0_0\rtl\vlog\core\Clock_gen.v'/linenumber/275
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1087||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_state[6] (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1088||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif2_core (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1109||coreresetp.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1549
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif1_core (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1110||coreresetp.v(1517);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1517
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif0_core (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1111||coreresetp.v(1485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1485
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1112||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1113||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1114||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1115||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1116||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1117||coreresetp.v(963);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/963
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1118||coreresetp.v(929);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/929
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1119||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1120||coreresetp.v(856);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/856
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1121||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1122||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/755
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1123||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1124||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1125||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1126||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1127||coreresetp.v(1646);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1646
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.ddr_settled (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1128||coreresetp.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.release_sdif3_core (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1129||coreresetp.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1581
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1130||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1131||coreresetp.v(912);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/912
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1132||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1133||coreresetp.v(898);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/898
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1134||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1135||coreresetp.v(884);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/884
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1136||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1137||coreresetp.v(870);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/870
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_state[5] (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1138||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_state[4] (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1139||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_state[3] (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1140||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_state[2] (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1141||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_state[1] (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1142||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_INT1_sb_0.CORERESETP_0.sm0_state[0] (in view: work.UART_INT1(verilog)) because it does not drive other instances.||UART_INT1.srr(1143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1143||coreresetp.v(1089);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v'/linenumber/1089
Implementation;Synthesis||FP130||@N: Promoting Net UART_INT1_sb_0.CORERESETP_0.MSS_HPMS_READY_int on CLKINT  I_144 ||UART_INT1.srr(1155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1155||null;null
Implementation;Synthesis||MT615||@N: Found clock UART_INT1_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||UART_INT1.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1193||null;null
Implementation;Synthesis||MT615||@N: Found clock UART_INT1_sb_0/CCC_0/GL0 with period 10.00ns ||UART_INT1.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1194||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { UART_INT1_sb_0.CORERESETP_0.ddr_settled UART_INT1_sb_0.CORERESETP_0.count_ddr_enable UART_INT1_sb_0.CORERESETP_0.release_sdif*_core UART_INT1_sb_0.CORERESETP_0.count_sdif*_enable }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||UART_INT1.srr(1344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1344||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\uart_int1\synthesis.fdc'/linenumber/9
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { UART_INT1_sb_0.CORERESETP_0.MSS_HPMS_READY_int }] to [get_cells { UART_INT1_sb_0.CORERESETP_0.sm0_areset_n_rcosc UART_INT1_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||UART_INT1.srr(1345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1345||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\uart_int1\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { UART_INT1_sb_0.CORERESETP_0.MSS_HPMS_READY_int UART_INT1_sb_0.CORERESETP_0.SDIF*_PERST_N_re }] to [get_cells { UART_INT1_sb_0.CORERESETP_0.sdif*_areset_n_rcosc* }]) (false path) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design ||UART_INT1.srr(1346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1346||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\uart_int1\synthesis.fdc'/linenumber/11
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { UART_INT1_sb_0.CORERESETP_0.CONFIG1_DONE UART_INT1_sb_0.CORERESETP_0.CONFIG2_DONE UART_INT1_sb_0.CORERESETP_0.SDIF*_PERST_N UART_INT1_sb_0.CORERESETP_0.SDIF*_PSEL UART_INT1_sb_0.CORERESETP_0.SDIF*_PWRITE UART_INT1_sb_0.CORERESETP_0.SDIF*_PRDATA[*] UART_INT1_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT UART_INT1_sb_0.CORERESETP_0.SOFT_RESET_F2M UART_INT1_sb_0.CORERESETP_0.SOFT_M3_RESET UART_INT1_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET UART_INT1_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET UART_INT1_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET UART_INT1_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET UART_INT1_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET UART_INT1_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||UART_INT1.srr(1347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1347||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>\designer\uart_int1\synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { UART_INT1_sb_0.UART_INT1_sb_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||UART_INT1.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\UART_INT1.srr'/linenumber/1348||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>\designer\uart_int1\synthesis.fdc'/linenumber/13
Implementation;Place and Route;RootName:UART_INT1
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||UART_INT1_layout_log.log;liberoaction://open_report/file/UART_INT1_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:UART_INT1
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||UART_INT1_generateBitstream.log;liberoaction://open_report/file/UART_INT1_generateBitstream.log||(null);(null)
