
ubuntu-preinstalled/sg_bg_ctl:     file format elf32-littlearm


Disassembly of section .init:

00000758 <.init>:
 758:	push	{r3, lr}
 75c:	bl	cf4 <set_scsi_pt_cdb@plt+0x48c>
 760:	pop	{r3, pc}

Disassembly of section .plt:

00000764 <get_scsi_pt_os_err@plt-0x14>:
 764:	push	{lr}		; (str lr, [sp, #-4]!)
 768:	ldr	lr, [pc, #4]	; 774 <get_scsi_pt_os_err@plt-0x4>
 76c:	add	lr, pc, lr
 770:	ldr	pc, [lr, #8]!
 774:	andeq	r1, r1, r4, lsl #16

00000778 <get_scsi_pt_os_err@plt>:
 778:	add	ip, pc, #0, 12
 77c:	add	ip, ip, #69632	; 0x11000
 780:	ldr	pc, [ip, #2052]!	; 0x804

00000784 <__cxa_finalize@plt>:
 784:	add	ip, pc, #0, 12
 788:	add	ip, ip, #69632	; 0x11000
 78c:	ldr	pc, [ip, #2044]!	; 0x7fc

00000790 <construct_scsi_pt_obj@plt>:
 790:	add	ip, pc, #0, 12
 794:	add	ip, ip, #69632	; 0x11000
 798:	ldr	pc, [ip, #2036]!	; 0x7f4

0000079c <sg_cmds_close_device@plt>:
 79c:	add	ip, pc, #0, 12
 7a0:	add	ip, ip, #69632	; 0x11000
 7a4:	ldr	pc, [ip, #2028]!	; 0x7ec

000007a8 <__stack_chk_fail@plt>:
 7a8:	add	ip, pc, #0, 12
 7ac:	add	ip, ip, #69632	; 0x11000
 7b0:	ldr	pc, [ip, #2020]!	; 0x7e4

000007b4 <pr2serr@plt>:
 7b4:	add	ip, pc, #0, 12
 7b8:	add	ip, ip, #69632	; 0x11000
 7bc:	ldr	pc, [ip, #2012]!	; 0x7dc

000007c0 <__libc_start_main@plt>:
 7c0:	add	ip, pc, #0, 12
 7c4:	add	ip, ip, #69632	; 0x11000
 7c8:	ldr	pc, [ip, #2004]!	; 0x7d4

000007cc <__gmon_start__@plt>:
 7cc:	add	ip, pc, #0, 12
 7d0:	add	ip, ip, #69632	; 0x11000
 7d4:	ldr	pc, [ip, #1996]!	; 0x7cc

000007d8 <getopt_long@plt>:
 7d8:	add	ip, pc, #0, 12
 7dc:	add	ip, ip, #69632	; 0x11000
 7e0:	ldr	pc, [ip, #1988]!	; 0x7c4

000007e4 <sg_if_can2stderr@plt>:
 7e4:	add	ip, pc, #0, 12
 7e8:	add	ip, ip, #69632	; 0x11000
 7ec:	ldr	pc, [ip, #1980]!	; 0x7bc

000007f0 <do_scsi_pt@plt>:
 7f0:	add	ip, pc, #0, 12
 7f4:	add	ip, ip, #69632	; 0x11000
 7f8:	ldr	pc, [ip, #1972]!	; 0x7b4

000007fc <__isoc99_sscanf@plt>:
 7fc:	add	ip, pc, #0, 12
 800:	add	ip, ip, #69632	; 0x11000
 804:	ldr	pc, [ip, #1964]!	; 0x7ac

00000808 <destruct_scsi_pt_obj@plt>:
 808:	add	ip, pc, #0, 12
 80c:	add	ip, ip, #69632	; 0x11000
 810:	ldr	pc, [ip, #1956]!	; 0x7a4

00000814 <sg_convert_errno@plt>:
 814:	add	ip, pc, #0, 12
 818:	add	ip, ip, #69632	; 0x11000
 81c:	ldr	pc, [ip, #1948]!	; 0x79c

00000820 <set_scsi_pt_sense@plt>:
 820:	add	ip, pc, #0, 12
 824:	add	ip, ip, #69632	; 0x11000
 828:	ldr	pc, [ip, #1940]!	; 0x794

0000082c <safe_strerror@plt>:
 82c:	add	ip, pc, #0, 12
 830:	add	ip, ip, #69632	; 0x11000
 834:	ldr	pc, [ip, #1932]!	; 0x78c

00000838 <sg_cmds_process_resp@plt>:
 838:	add	ip, pc, #0, 12
 83c:	add	ip, ip, #69632	; 0x11000
 840:	ldr	pc, [ip, #1924]!	; 0x784

00000844 <sg_get_category_sense_str@plt>:
 844:	add	ip, pc, #0, 12
 848:	add	ip, ip, #69632	; 0x11000
 84c:	ldr	pc, [ip, #1916]!	; 0x77c

00000850 <sg_cmds_open_device@plt>:
 850:	add	ip, pc, #0, 12
 854:	add	ip, ip, #69632	; 0x11000
 858:	ldr	pc, [ip, #1908]!	; 0x774

0000085c <abort@plt>:
 85c:	add	ip, pc, #0, 12
 860:	add	ip, ip, #69632	; 0x11000
 864:	ldr	pc, [ip, #1900]!	; 0x76c

00000868 <set_scsi_pt_cdb@plt>:
 868:	add	ip, pc, #0, 12
 86c:	add	ip, ip, #69632	; 0x11000
 870:	ldr	pc, [ip, #1892]!	; 0x764

Disassembly of section .text:

00000874 <.text>:
 874:	svcmi	0x00f0e92d
 878:	stmiami	r0!, {r0, r2, r9, sl, lr}^
 87c:	stmibmi	r0!, {r1, r2, r3, r9, sl, lr}^
 880:	ldrbtmi	fp, [r8], #-165	; 0xffffff5b
 884:	blmi	ff813c08 <set_scsi_pt_cdb@plt+0xff8133a0>
 888:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
 88c:	strls	r9, [r7], #-518	; 0xfffffdfa
 890:	stmdapl	r1, {r0, r1, r3, r4, r5, r6, sl, lr}^
 894:			; <UNDEFINED> instruction: 0xf8df4690
 898:			; <UNDEFINED> instruction: 0x4691b374
 89c:			; <UNDEFINED> instruction: 0x91236809
 8a0:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
 8a4:	beq	a3cce0 <set_scsi_pt_cdb@plt+0xa3c478>
 8a8:	andcs	lr, r8, #3358720	; 0x334000
 8ac:	bmi	ff611ca0 <set_scsi_pt_cdb@plt+0xff611438>
 8b0:	ldrbtmi	r4, [sl], #-1564	; 0xfffff9e4
 8b4:	ldrbmi	r9, [sl], -r5, lsl #4
 8b8:	ldrtmi	r4, [r1], -r3, lsr #12
 8bc:			; <UNDEFINED> instruction: 0xf8cd4628
 8c0:	strcs	sl, [r0, -r0]
 8c4:			; <UNDEFINED> instruction: 0xf7ff970a
 8c8:	mcrrne	15, 8, lr, r2, cr8
 8cc:	ldmdacs	pc!, {r1, r2, r3, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
 8d0:			; <UNDEFINED> instruction: 0xf1a0d062
 8d4:	bcs	801234 <set_scsi_pt_cdb@plt+0x8009cc>
 8d8:	bcs	8369ec <set_scsi_pt_cdb@plt+0x836184>
 8dc:	ldm	pc, {r0, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
 8e0:	andsmi	pc, r1, r2
 8e4:	submi	r4, r0, r0, asr #32
 8e8:	submi	r4, r0, r0, asr #32
 8ec:	mcrrcs	0, 4, r4, r0, cr0
 8f0:	submi	r4, r0, r0, asr #32
 8f4:	submi	r4, r0, fp, asr r0
 8f8:	submi	r4, r0, r0, asr #32
 8fc:	submi	r4, r0, r0, asr #32
 900:	andseq	r4, r4, r9, lsl r0
 904:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
 908:	movwcs	lr, #6101	; 0x17d5
 90c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
 910:	ldrb	r9, [r0, r6, lsl #6]
 914:	bge	267530 <set_scsi_pt_cdb@plt+0x266cc8>
 918:	stmdbls	r7, {r1, r2, r3, r4, r5, r7, fp, lr}
 91c:	stmdavs	r0, {r3, r4, fp, ip, lr}
 920:	svc	0x006cf7ff
 924:	tstle	r2, r1, lsl #16
 928:	bcs	fffe7154 <set_scsi_pt_cdb@plt+0xfffe68ec>
 92c:	ldmmi	sl!, {r0, r1, r6, r7, r8, fp, ip, lr, pc}
 930:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 934:	svc	0x003ef7ff
 938:	blls	1789c4 <set_scsi_pt_cdb@plt+0x17815c>
 93c:	ldmmi	r5!, {r3, r9, fp, sp, pc}
 940:	ldmdapl	r8, {r1, r2, r4, r5, r7, r8, fp, lr}
 944:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
 948:	svc	0x0058f7ff
 94c:	tstle	r2, r1, lsl #16
 950:	bcs	e7178 <set_scsi_pt_cdb@plt+0xe6910>
 954:	ldmmi	r2!, {r0, r1, r2, r3, r5, r7, r8, fp, ip, lr, pc}
 958:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 95c:	svc	0x002af7ff
 960:	strmi	lr, [r1], -sp
 964:	strcs	r4, [r1], #-2223	; 0xfffff751
 968:			; <UNDEFINED> instruction: 0xf7ff4478
 96c:	stmiami	lr!, {r2, r5, r8, r9, sl, fp, sp, lr, pc}
 970:			; <UNDEFINED> instruction: 0xf7ff4478
 974:	stmiami	sp!, {r5, r8, r9, sl, fp, sp, lr, pc}
 978:			; <UNDEFINED> instruction: 0xf7ff4478
 97c:	bmi	feb3c5f4 <set_scsi_pt_cdb@plt+0xfeb3bd8c>
 980:	ldrbtmi	r4, [sl], #-2975	; 0xfffff461
 984:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 988:	subsmi	r9, sl, r3, lsr #22
 98c:	msrhi	CPSR_fxc, r0, asr #32
 990:	eorlt	r4, r5, r0, lsr #12
 994:	svchi	0x00f0e8bd
 998:	strcs	r4, [r0], #-2214	; 0xfffff75a
 99c:			; <UNDEFINED> instruction: 0xf7ff4478
 9a0:	stmiami	r5!, {r1, r3, r8, r9, sl, fp, sp, lr, pc}
 9a4:			; <UNDEFINED> instruction: 0xf7ff4478
 9a8:	strb	lr, [r8, r6, lsl #30]!
 9ac:	strmi	r9, [r4], -r5, lsl #20
 9b0:			; <UNDEFINED> instruction: 0xf8524ba2
 9b4:			; <UNDEFINED> instruction: 0xf8dbb003
 9b8:	adcmi	r2, sl, #0
 9bc:	blls	1b7604 <set_scsi_pt_cdb@plt+0x1b6d9c>
 9c0:			; <UNDEFINED> instruction: 0xf1b9b36b
 9c4:	eorle	r0, sp, r0, lsl #30
 9c8:	ldrbtmi	r4, [r8], #-2205	; 0xfffff763
 9cc:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
 9d0:	strcs	r4, [r0], #-2460	; 0xfffff664
 9d4:	ldrbtmi	r4, [r9], #-2204	; 0xfffff764
 9d8:			; <UNDEFINED> instruction: 0xf7ff4478
 9dc:	strb	lr, [lr, ip, ror #29]
 9e0:			; <UNDEFINED> instruction: 0xf8561c53
 9e4:	adcmi	r7, fp, #34	; 0x22
 9e8:	andcc	pc, r0, fp, asr #17
 9ec:	vldmiami	r7, {s26-s256}
 9f0:			; <UNDEFINED> instruction: 0xf856447c
 9f4:	strtmi	r1, [r0], -r3, lsr #32
 9f8:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
 9fc:	ldrdcc	pc, [r0], -fp
 a00:			; <UNDEFINED> instruction: 0xf8cb3301
 a04:	adcmi	r3, fp, #0
 a08:	ldmmi	r1, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
 a0c:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 a10:	mrc	7, 6, APSR_nzcv, cr0, cr15, {7}
 a14:	ldrbtmi	r4, [r8], #-2191	; 0xfffff771
 a18:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 a1c:			; <UNDEFINED> instruction: 0xf1b9e7af
 a20:	bicsle	r0, r5, r0, lsl #30
 a24:	rsble	r2, r6, r0, lsl #30
 a28:	tstcs	r0, r2, asr #12
 a2c:			; <UNDEFINED> instruction: 0xf7ff4638
 a30:			; <UNDEFINED> instruction: 0xf1b0ef10
 a34:	blle	1242e3c <set_scsi_pt_cdb@plt+0x12425d4>
 a38:	svcge	0x000b4b87
 a3c:	ldrbtmi	r9, [fp], #-3336	; 0xfffff2f8
 a40:	blgt	3e826c <set_scsi_pt_cdb@plt+0x3e7a04>
 a44:	andeq	lr, pc, r7, lsl #17
 a48:			; <UNDEFINED> instruction: 0x01adb115
 a4c:	eorpl	pc, lr, sp, lsl #17
 a50:			; <UNDEFINED> instruction: 0xf88db10e
 a54:			; <UNDEFINED> instruction: 0xf1b8602f
 a58:	cmple	sl, r0, lsl #30
 a5c:	mrc	7, 4, APSR_nzcv, cr8, cr15, {7}
 a60:	stmdacs	r0, {r0, r2, r9, sl, lr}
 a64:	sbchi	pc, r1, r0
 a68:	ldrtmi	sl, [r9], -pc, lsl #28
 a6c:			; <UNDEFINED> instruction: 0xf7ff2210
 a70:			; <UNDEFINED> instruction: 0x4631eefc
 a74:	strtmi	r2, [r8], -r0, asr #4
 a78:	mrc	7, 6, APSR_nzcv, cr2, cr15, {7}
 a7c:	eorscs	r4, ip, #70254592	; 0x4300000
 a80:	strtmi	r4, [r8], -r9, asr #12
 a84:	mrc	7, 5, APSR_nzcv, cr4, cr15, {7}
 a88:	tstls	r1, r1, lsl #2
 a8c:	ldmdbmi	r3!, {r8, r9, sp}^
 a90:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
 a94:	andge	pc, ip, sp, asr #17
 a98:	andhi	pc, r8, sp, asr #17
 a9c:	strtmi	r4, [r8], -r2, lsl #12
 aa0:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 aa4:	rsbsle	r1, pc, r3, asr #24
 aa8:	subsle	r3, r6, r2
 aac:	strcs	r4, [r0], #-1576	; 0xfffff9d8
 ab0:	mcr	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 ab4:	svceq	0x0000f1b8
 ab8:	strbmi	sp, [r8], -r3, asr #32
 abc:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 ac0:	blle	1e0aac8 <set_scsi_pt_cdb@plt+0x1e0a260>
 ac4:	svclt	0x00b82c00
 ac8:	ldrb	r2, [r8, -r3, ror #8]
 acc:	stmdbeq	r0, {r0, r3, r6, r7, r8, ip, sp, lr, pc}
 ad0:			; <UNDEFINED> instruction: 0xf1b84648
 ad4:	cmple	sl, r0, lsl #30
 ad8:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
 adc:	stmdami	r0!, {r2, r9, sl, lr}^
 ae0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
 ae4:	mrc	7, 3, APSR_nzcv, cr14, cr15, {7}
 ae8:	mvnle	r2, r0, lsl #16
 aec:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
 af0:	mcr	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 af4:	ldmdami	ip, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
 af8:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 afc:	mrc	7, 2, APSR_nzcv, cr10, cr15, {7}
 b00:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
 b04:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
 b08:	ldrbtmi	r4, [r8], #-2137	; 0xfffff7a7
 b0c:	mrc	7, 2, APSR_nzcv, cr2, cr15, {7}
 b10:	ldmdbmi	r8, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
 b14:	ldmdami	r8, {r1, r2, r3, r4, r5, r9, sl, lr}^
 b18:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
 b1c:	ldrsblt	pc, [ip, #-143]	; 0xffffff71	; <UNPREDICTABLE>
 b20:			; <UNDEFINED> instruction: 0xf7ff4478
 b24:	ldrbtmi	lr, [fp], #3656	; 0xe48
 b28:	blne	7eb88 <set_scsi_pt_cdb@plt+0x7e320>
 b2c:	ldrbmi	r3, [r8], -r1, lsl #10
 b30:	mcr	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 b34:	mvnsle	r2, r0, lsl sp
 b38:	ldrbtmi	r4, [r8], #-2129	; 0xfffff7af
 b3c:	mrc	7, 1, APSR_nzcv, cr10, cr15, {7}
 b40:	ldmdami	r0, {r2, r3, r7, r8, r9, sl, sp, lr, pc}^
 b44:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
 b48:	mcr	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
 b4c:			; <UNDEFINED> instruction: 0xd1b42800
 b50:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
 b54:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 b58:	stcls	7, cr14, [sl], {175}	; 0xaf
 b5c:	tsteq	r4, #164, 2	; 0x29	; <UNPREDICTABLE>
 b60:	stmible	r3!, {r0, r8, r9, fp, sp}
 b64:			; <UNDEFINED> instruction: 0xf7ff4628
 b68:	stccs	14, cr14, [r0], {80}	; 0x50
 b6c:	stccs	0, cr13, [r9], {162}	; 0xa2
 b70:			; <UNDEFINED> instruction: 0x4632d032
 b74:	cmpcs	r0, r3, asr #12
 b78:			; <UNDEFINED> instruction: 0xf7ff4620
 b7c:	stmdbmi	r3, {r2, r5, r6, r9, sl, fp, sp, lr, pc}^
 b80:	ldrtmi	r4, [r2], -r3, asr #16
 b84:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
 b88:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
 b8c:			; <UNDEFINED> instruction: 0xf7ffe792
 b90:	ldrtmi	lr, [r9], -lr, asr #28
 b94:	ldmdami	pc!, {r1, r9, sl, lr}	; <UNPREDICTABLE>
 b98:			; <UNDEFINED> instruction: 0xf7ff4478
 b9c:	strbmi	lr, [r8], -ip, lsl #28
 ba0:	mrc	7, 1, APSR_nzcv, cr8, cr15, {7}
 ba4:	str	r4, [sp, r4, lsl #12]
 ba8:			; <UNDEFINED> instruction: 0xf7ff4628
 bac:			; <UNDEFINED> instruction: 0xf7ffede6
 bb0:			; <UNDEFINED> instruction: 0x4604ee32
 bb4:	submi	lr, r5, #56098816	; 0x3580000
 bb8:			; <UNDEFINED> instruction: 0xf7ff4628
 bbc:			; <UNDEFINED> instruction: 0x4601ee38
 bc0:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
 bc4:	ldcl	7, cr15, [r6, #1020]!	; 0x3fc
 bc8:			; <UNDEFINED> instruction: 0xf47f2c00
 bcc:	qsub16mi	sl, r8, fp
 bd0:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 bd4:	ldrb	r4, [r5, -r4, lsl #12]!
 bd8:	ldmdami	r1!, {r4, r5, r8, fp, lr}
 bdc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
 be0:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
 be4:			; <UNDEFINED> instruction: 0xf7ffe766
 be8:	stmdbmi	lr!, {r5, r6, r7, r8, sl, fp, sp, lr, pc}
 bec:	stmdami	lr!, {r0, r1, r2, r3, r9, sl, fp, sp, pc}
 bf0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
 bf4:	ldcl	7, cr15, [lr, #1020]	; 0x3fc
 bf8:	svclt	0x0000e7bb
 bfc:	strdeq	r1, [r1], -r2
 c00:	andeq	r0, r0, ip, rrx
 c04:	andeq	r0, r0, r6, lsl #11
 c08:	andeq	r1, r1, r4, ror r7
 c0c:	andeq	r0, r0, ip, asr r5
 c10:	andeq	r1, r1, r2, asr #13
 c14:	andeq	r0, r0, r4, lsl #1
 c18:	andeq	r0, r0, r2, ror #17
 c1c:	andeq	r0, r0, ip, asr #9
 c20:			; <UNDEFINED> instruction: 0x000004ba
 c24:	ldrdeq	r0, [r0], -r4
 c28:	andeq	r0, r0, ip, asr #9
 c2c:	andeq	r0, r0, ip, lsr #10
 c30:	strdeq	r1, [r1], -r2
 c34:	andeq	r0, r0, r0, lsr #9
 c38:	andeq	r0, r0, r0, lsl #10
 c3c:	andeq	r0, r0, r0, ror r0
 c40:			; <UNDEFINED> instruction: 0x000008b6
 c44:	ldrdeq	r0, [r0], -lr
 c48:	andeq	r0, r0, ip, ror #17
 c4c:	andeq	r0, r0, r0, ror r8
 c50:	andeq	r0, r0, lr, lsr #8
 c54:	andeq	r0, r0, lr, lsl #9
 c58:	andeq	r0, r0, r2, asr #19
 c5c:	andeq	r0, r0, lr, ror #16
 c60:	muleq	r0, lr, r8
 c64:	andeq	r0, r0, r6, lsr #17
 c68:	ldrdeq	r0, [r0], -sl
 c6c:	andeq	r0, r0, sl, lsr r3
 c70:	muleq	r0, sl, r3
 c74:	andeq	r0, r0, r6, ror #15
 c78:	strdeq	r0, [r0], -r4
 c7c:	strdeq	r0, [r0], -lr
 c80:	andeq	r0, r0, r2, lsr #14
 c84:	andeq	r0, r0, sl, lsr r8
 c88:	andeq	r0, r0, r2, asr #16
 c8c:	andeq	r0, r0, ip, ror r7
 c90:	ldrdeq	r0, [r0], -r6
 c94:	andeq	r0, r0, r4, asr r7
 c98:	andeq	r0, r0, sl, lsr #15
 c9c:	andeq	r0, r0, r4, lsr #14
 ca0:	andeq	r0, r0, r2, ror #14
 ca4:	andeq	r0, r0, r0, lsl r7
 ca8:	andeq	r0, r0, sl, lsr r7
 cac:	bleq	3cdf0 <set_scsi_pt_cdb@plt+0x3c588>
 cb0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 cb4:	strbtmi	fp, [sl], -r2, lsl #24
 cb8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 cbc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 cc0:	ldrmi	sl, [sl], #776	; 0x308
 cc4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 cc8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 ccc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 cd0:			; <UNDEFINED> instruction: 0xf85a4b06
 cd4:	stmdami	r6, {r0, r1, ip, sp}
 cd8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 cdc:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
 ce0:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
 ce4:	muleq	r1, r4, r2
 ce8:	andeq	r0, r0, r0, rrx
 cec:	andeq	r0, r0, r8, ror r0
 cf0:	andeq	r0, r0, ip, ror r0
 cf4:	ldr	r3, [pc, #20]	; d10 <set_scsi_pt_cdb@plt+0x4a8>
 cf8:	ldr	r2, [pc, #20]	; d14 <set_scsi_pt_cdb@plt+0x4ac>
 cfc:	add	r3, pc, r3
 d00:	ldr	r2, [r3, r2]
 d04:	cmp	r2, #0
 d08:	bxeq	lr
 d0c:	b	7cc <__gmon_start__@plt>
 d10:	andeq	r1, r1, r4, ror r2
 d14:	andeq	r0, r0, r4, ror r0
 d18:	blmi	1d2d38 <set_scsi_pt_cdb@plt+0x1d24d0>
 d1c:	bmi	1d1f04 <set_scsi_pt_cdb@plt+0x1d169c>
 d20:	addmi	r4, r3, #2063597568	; 0x7b000000
 d24:	andle	r4, r3, sl, ror r4
 d28:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 d2c:	ldrmi	fp, [r8, -r3, lsl #2]
 d30:	svclt	0x00004770
 d34:	andeq	r1, r1, r8, asr #6
 d38:	andeq	r1, r1, r4, asr #6
 d3c:	andeq	r1, r1, r0, asr r2
 d40:	andeq	r0, r0, r8, rrx
 d44:	stmdbmi	r9, {r3, fp, lr}
 d48:	bmi	251f30 <set_scsi_pt_cdb@plt+0x2516c8>
 d4c:	bne	251f38 <set_scsi_pt_cdb@plt+0x2516d0>
 d50:	svceq	0x00cb447a
 d54:			; <UNDEFINED> instruction: 0x01a1eb03
 d58:	andle	r1, r3, r9, asr #32
 d5c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 d60:	ldrmi	fp, [r8, -r3, lsl #2]
 d64:	svclt	0x00004770
 d68:	andeq	r1, r1, ip, lsl r3
 d6c:	andeq	r1, r1, r8, lsl r3
 d70:	andeq	r1, r1, r4, lsr #4
 d74:	andeq	r0, r0, r0, lsl #1
 d78:	blmi	2ae1a0 <set_scsi_pt_cdb@plt+0x2ad938>
 d7c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 d80:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 d84:	blmi	26f338 <set_scsi_pt_cdb@plt+0x26ead0>
 d88:	ldrdlt	r5, [r3, -r3]!
 d8c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 d90:			; <UNDEFINED> instruction: 0xf7ff6818
 d94:			; <UNDEFINED> instruction: 0xf7ffecf8
 d98:	blmi	1c0c9c <set_scsi_pt_cdb@plt+0x1c0434>
 d9c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 da0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 da4:	andeq	r1, r1, r6, ror #5
 da8:	strdeq	r1, [r1], -r4
 dac:	andeq	r0, r0, r4, rrx
 db0:	andeq	r1, r1, r2, ror r2
 db4:	andeq	r1, r1, r6, asr #5
 db8:	svclt	0x0000e7c4
 dbc:	mvnsmi	lr, #737280	; 0xb4000
 dc0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 dc4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 dc8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 dcc:	stcl	7, cr15, [r4], {255}	; 0xff
 dd0:	blne	1d91fcc <set_scsi_pt_cdb@plt+0x1d91764>
 dd4:	strhle	r1, [sl], -r6
 dd8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 ddc:	svccc	0x0004f855
 de0:	strbmi	r3, [sl], -r1, lsl #8
 de4:	ldrtmi	r4, [r8], -r1, asr #12
 de8:	adcmi	r4, r6, #152, 14	; 0x2600000
 dec:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 df0:	svclt	0x000083f8
 df4:	muleq	r1, lr, r0
 df8:	muleq	r1, r4, r0
 dfc:	svclt	0x00004770

Disassembly of section .fini:

00000e00 <.fini>:
 e00:	push	{r3, lr}
 e04:	pop	{r3, pc}
