
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.60

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 3.90 fmax = 256.21

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.34 source latency GPR[0][8]$_DFFE_PP_/CLK ^
  -0.35 target latency GPR[1][11]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.17    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    0.34 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.07    0.33    0.67 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count[0] (net)
                  0.07    0.00    0.67 ^ _1725_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.72 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0162_ (net)
                  0.03    0.00    0.72 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.72   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.18 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.17    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    0.34 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.34   clock reconvergence pessimism
                         -0.04    0.30   library hold time
                                  0.30   data required time
-----------------------------------------------------------------------------
                                  0.30   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: IR[17]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: GPR[2][11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.04    0.06    0.17    0.35 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.06    0.00    0.35 ^ IR[17]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.30    0.64 v IR[17]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         IR[17] (net)
                  0.02    0.00    0.64 v place47/A (sky130_fd_sc_hd__buf_4)
    39    0.16    0.20    0.24    0.89 v place47/X (sky130_fd_sc_hd__buf_4)
                                         net46 (net)
                  0.20    0.01    0.89 v _0991_/A (sky130_fd_sc_hd__inv_2)
    31    0.14    0.63    0.53    1.42 ^ _0991_/Y (sky130_fd_sc_hd__inv_2)
                                         _0299_ (net)
                  0.63    0.01    1.43 ^ _1103_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.14    0.15    1.58 v _1103_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0399_ (net)
                  0.14    0.00    1.58 v _1104_/B2 (sky130_fd_sc_hd__o22ai_1)
     5    0.02    0.52    0.43    2.02 ^ _1104_/Y (sky130_fd_sc_hd__o22ai_1)
                                         _0052_ (net)
                  0.52    0.00    2.02 ^ _1829_/B (sky130_fd_sc_hd__ha_1)
     5    0.02    0.11    0.39    2.40 v _1829_/SUM (sky130_fd_sc_hd__ha_1)
                                         _0057_ (net)
                  0.11    0.00    2.40 v _1156_/A (sky130_fd_sc_hd__inv_1)
     4    0.01    0.13    0.15    2.55 ^ _1156_/Y (sky130_fd_sc_hd__inv_1)
                                         _0443_ (net)
                  0.13    0.00    2.55 ^ _1185_/A (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.09    0.11    2.66 v _1185_/Y (sky130_fd_sc_hd__nand3_1)
                                         _0471_ (net)
                  0.09    0.00    2.66 v _1191_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.04    0.06    2.72 ^ _1191_/Y (sky130_fd_sc_hd__inv_1)
                                         _0477_ (net)
                  0.04    0.00    2.72 ^ _1192_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.05    0.06    2.78 v _1192_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0478_ (net)
                  0.05    0.00    2.78 v _1243_/A (sky130_fd_sc_hd__nor2_2)
     4    0.02    0.20    0.20    2.98 ^ _1243_/Y (sky130_fd_sc_hd__nor2_2)
                                         _0527_ (net)
                  0.20    0.00    2.98 ^ _1317_/B (sky130_fd_sc_hd__nand3_2)
     3    0.01    0.10    0.14    3.12 v _1317_/Y (sky130_fd_sc_hd__nand3_2)
                                         _0599_ (net)
                  0.10    0.00    3.12 v _1461_/B (sky130_fd_sc_hd__nor2_2)
     3    0.02    0.20    0.20    3.32 ^ _1461_/Y (sky130_fd_sc_hd__nor2_2)
                                         _0739_ (net)
                  0.20    0.00    3.32 ^ _1462_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.06    0.07    3.39 v _1462_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0740_ (net)
                  0.06    0.00    3.39 v _1463_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.07    0.09    3.48 ^ _1463_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0741_ (net)
                  0.07    0.00    3.48 ^ _1464_/B2 (sky130_fd_sc_hd__o22ai_1)
     1    0.00    0.13    0.07    3.55 v _1464_/Y (sky130_fd_sc_hd__o22ai_1)
                                         _0742_ (net)
                  0.13    0.00    3.55 v _1465_/B1 (sky130_fd_sc_hd__a31oi_1)
     1    0.01    0.24    0.25    3.80 ^ _1465_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _0743_ (net)
                  0.24    0.00    3.80 ^ _1481_/A (sky130_fd_sc_hd__nand3_1)
     4    0.01    0.14    0.17    3.97 v _1481_/Y (sky130_fd_sc_hd__nand3_1)
                                         _0002_ (net)
                  0.14    0.00    3.97 v GPR[2][11]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  3.97   data arrival time

                          6.50    6.50   clock core_clock (rise edge)
                          0.00    6.50   clock source latency
     1    0.02    0.00    0.00    6.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.50 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    6.67 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    6.68 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.04    0.06    0.17    6.84 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.06    0.00    6.85 ^ GPR[2][11]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    6.85   clock reconvergence pessimism
                         -0.28    6.57   library setup time
                                  6.57   data required time
-----------------------------------------------------------------------------
                                  6.57   data required time
                                 -3.97   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: IR[17]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: GPR[2][11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.02    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.18 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.04    0.06    0.17    0.35 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.06    0.00    0.35 ^ IR[17]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     1    0.00    0.02    0.30    0.64 v IR[17]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         IR[17] (net)
                  0.02    0.00    0.64 v place47/A (sky130_fd_sc_hd__buf_4)
    39    0.16    0.20    0.24    0.89 v place47/X (sky130_fd_sc_hd__buf_4)
                                         net46 (net)
                  0.20    0.01    0.89 v _0991_/A (sky130_fd_sc_hd__inv_2)
    31    0.14    0.63    0.53    1.42 ^ _0991_/Y (sky130_fd_sc_hd__inv_2)
                                         _0299_ (net)
                  0.63    0.01    1.43 ^ _1103_/A2 (sky130_fd_sc_hd__o21ai_0)
     1    0.00    0.14    0.15    1.58 v _1103_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0399_ (net)
                  0.14    0.00    1.58 v _1104_/B2 (sky130_fd_sc_hd__o22ai_1)
     5    0.02    0.52    0.43    2.02 ^ _1104_/Y (sky130_fd_sc_hd__o22ai_1)
                                         _0052_ (net)
                  0.52    0.00    2.02 ^ _1829_/B (sky130_fd_sc_hd__ha_1)
     5    0.02    0.11    0.39    2.40 v _1829_/SUM (sky130_fd_sc_hd__ha_1)
                                         _0057_ (net)
                  0.11    0.00    2.40 v _1156_/A (sky130_fd_sc_hd__inv_1)
     4    0.01    0.13    0.15    2.55 ^ _1156_/Y (sky130_fd_sc_hd__inv_1)
                                         _0443_ (net)
                  0.13    0.00    2.55 ^ _1185_/A (sky130_fd_sc_hd__nand3_1)
     2    0.01    0.09    0.11    2.66 v _1185_/Y (sky130_fd_sc_hd__nand3_1)
                                         _0471_ (net)
                  0.09    0.00    2.66 v _1191_/A (sky130_fd_sc_hd__inv_1)
     1    0.00    0.04    0.06    2.72 ^ _1191_/Y (sky130_fd_sc_hd__inv_1)
                                         _0477_ (net)
                  0.04    0.00    2.72 ^ _1192_/B (sky130_fd_sc_hd__nor2_1)
     2    0.01    0.05    0.06    2.78 v _1192_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0478_ (net)
                  0.05    0.00    2.78 v _1243_/A (sky130_fd_sc_hd__nor2_2)
     4    0.02    0.20    0.20    2.98 ^ _1243_/Y (sky130_fd_sc_hd__nor2_2)
                                         _0527_ (net)
                  0.20    0.00    2.98 ^ _1317_/B (sky130_fd_sc_hd__nand3_2)
     3    0.01    0.10    0.14    3.12 v _1317_/Y (sky130_fd_sc_hd__nand3_2)
                                         _0599_ (net)
                  0.10    0.00    3.12 v _1461_/B (sky130_fd_sc_hd__nor2_2)
     3    0.02    0.20    0.20    3.32 ^ _1461_/Y (sky130_fd_sc_hd__nor2_2)
                                         _0739_ (net)
                  0.20    0.00    3.32 ^ _1462_/A (sky130_fd_sc_hd__nand2_1)
     1    0.00    0.06    0.07    3.39 v _1462_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0740_ (net)
                  0.06    0.00    3.39 v _1463_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.07    0.09    3.48 ^ _1463_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0741_ (net)
                  0.07    0.00    3.48 ^ _1464_/B2 (sky130_fd_sc_hd__o22ai_1)
     1    0.00    0.13    0.07    3.55 v _1464_/Y (sky130_fd_sc_hd__o22ai_1)
                                         _0742_ (net)
                  0.13    0.00    3.55 v _1465_/B1 (sky130_fd_sc_hd__a31oi_1)
     1    0.01    0.24    0.25    3.80 ^ _1465_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _0743_ (net)
                  0.24    0.00    3.80 ^ _1481_/A (sky130_fd_sc_hd__nand3_1)
     4    0.01    0.14    0.17    3.97 v _1481_/Y (sky130_fd_sc_hd__nand3_1)
                                         _0002_ (net)
                  0.14    0.00    3.97 v GPR[2][11]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  3.97   data arrival time

                          6.50    6.50   clock core_clock (rise edge)
                          0.00    6.50   clock source latency
     1    0.02    0.00    0.00    6.50 ^ clk (in)
                                         clk (net)
                  0.00    0.00    6.50 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    6.67 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    6.68 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.04    0.06    0.17    6.84 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.06    0.00    6.85 ^ GPR[2][11]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    6.85   clock reconvergence pessimism
                         -0.28    6.57   library setup time
                                  6.57   data required time
-----------------------------------------------------------------------------
                                  6.57   data required time
                                 -3.97   data arrival time
-----------------------------------------------------------------------------
                                  2.60   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.5831577181816101

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4862940311431885

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3924

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.014788652770221233

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.4037

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: IR[17]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: GPR[2][11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.35 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.35 ^ IR[17]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.64 v IR[17]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.24    0.89 v place47/X (sky130_fd_sc_hd__buf_4)
   0.54    1.42 ^ _0991_/Y (sky130_fd_sc_hd__inv_2)
   0.16    1.58 v _1103_/Y (sky130_fd_sc_hd__o21ai_0)
   0.43    2.02 ^ _1104_/Y (sky130_fd_sc_hd__o22ai_1)
   0.39    2.40 v _1829_/SUM (sky130_fd_sc_hd__ha_1)
   0.15    2.55 ^ _1156_/Y (sky130_fd_sc_hd__inv_1)
   0.11    2.66 v _1185_/Y (sky130_fd_sc_hd__nand3_1)
   0.06    2.72 ^ _1191_/Y (sky130_fd_sc_hd__inv_1)
   0.06    2.78 v _1192_/Y (sky130_fd_sc_hd__nor2_1)
   0.20    2.98 ^ _1243_/Y (sky130_fd_sc_hd__nor2_2)
   0.14    3.12 v _1317_/Y (sky130_fd_sc_hd__nand3_2)
   0.20    3.32 ^ _1461_/Y (sky130_fd_sc_hd__nor2_2)
   0.07    3.39 v _1462_/Y (sky130_fd_sc_hd__nand2_1)
   0.09    3.48 ^ _1463_/Y (sky130_fd_sc_hd__nand2_1)
   0.07    3.55 v _1464_/Y (sky130_fd_sc_hd__o22ai_1)
   0.25    3.80 ^ _1465_/Y (sky130_fd_sc_hd__a31oi_1)
   0.17    3.97 v _1481_/Y (sky130_fd_sc_hd__nand3_1)
   0.00    3.97 v GPR[2][11]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
           3.97   data arrival time

   6.50    6.50   clock core_clock (rise edge)
   0.00    6.50   clock source latency
   0.00    6.50 ^ clk (in)
   0.17    6.67 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    6.84 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    6.85 ^ GPR[2][11]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    6.85   clock reconvergence pessimism
  -0.28    6.57   library setup time
           6.57   data required time
---------------------------------------------------------
           6.57   data required time
          -3.97   data arrival time
---------------------------------------------------------
           2.60   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.34 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.33    0.67 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.72 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.72 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
           0.72   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.34 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.34 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.34   clock reconvergence pessimism
  -0.04    0.30   library hold time
           0.30   data required time
---------------------------------------------------------
           0.30   data required time
          -0.72   data arrival time
---------------------------------------------------------
           0.42   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3425

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3475

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
3.9683

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2.5970

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
65.443641

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.11e-04   1.23e-05   7.45e-10   6.23e-04  47.6%
Combinational          5.64e-05   1.22e-04   2.57e-09   1.78e-04  13.6%
Clock                  2.98e-04   2.09e-04   1.43e-10   5.07e-04  38.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.65e-04   3.43e-04   3.46e-09   1.31e-03 100.0%
                          73.8%      26.2%       0.0%
