/*
 * Copyright (c) 2015-2024, Broadcom. All rights reserved.  The term
 * Broadcom refers to Broadcom Limited and/or its subsidiaries.
 *
 * This software is available to you under a choice of one of two
 * licenses.  You may choose to be licensed under the terms of the GNU
 * General Public License (GPL) Version 2, available from the file
 * COPYING in the main directory of this source tree, or the
 * BSD license below:
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS''
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS
 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
 * BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
 * WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
 * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
 * IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 * Description: Compatibility data structures/codes
 */

#ifndef __BNXT_RE_COMPAT_H__
#define __BNXT_RE_COMPAT_H__

#if HAVE_CONFIG_H
#include <config.h>
#endif		/* HAVE_CONFIG_H */

#include "list.h"
#include "main.h"
#include "abi.h"

/* Re-define wmb if building on ARM64 */
#if !defined(HAVE_RDMA_CORE_PKG) && defined(__aarch64__) && defined wmb
#undef wmb
#define wmb() asm volatile("dsb st" ::: "memory");
#endif

/* Re-define rmb if building on ARM64 */
#if !defined(HAVE_RDMA_CORE_PKG) && defined(__aarch64__) && defined rmb
#undef rmb
#define rmb() asm volatile("dsb ld" ::: "memory");
#endif

#ifdef RCP_HAS_PROVIDER_DRIVER
#define CNA(v, d) VERBS_PCI_MATCH(PCI_VENDOR_ID_##v, d, NULL)
#define BNXT_RE_DEFINE_CNA_TABLE(_name)			\
	static const struct verbs_match_ent	_name[]

#else
#define CNA(v, d)					\
	{	.vendor = PCI_VENDOR_ID_##v,		\
		.device = d }
#define BNXT_RE_DEFINE_CNA_TABLE(_name)			\
	static const struct {				\
		unsigned vendor;			\
		unsigned device;			\
	} _name[]
#endif

#ifdef HAVE_RDMA_CORE_PKG
#define bnxt_re_wm_barrier()		udma_to_device_barrier()
#else
#define bnxt_re_wm_barrier()		wmb()
#endif

#ifdef HAVE_RDMA_CORE_PKG
#define bnxt_re_rm_barrier()		udma_from_device_barrier()
#else
#define bnxt_re_rm_barrier()		rmb()
#endif

#ifdef HAVE_WR_BIND_MW
#define bnxt_re_is_zero_len_pkt(len, opcd)	((len == 0) &&			\
						 (opcd != IBV_WR_BIND_MW) &&	\
						 (opcd != IBV_WR_LOCAL_INV))
#else
#define bnxt_re_is_zero_len_pkt(len, opcd)	(len == 0)
#endif

#ifdef VERBS_INIT_AND_ALLOC_CONTEXT_HAS_5_ARG
#define compat_verbs_init_and_alloc_context(vdev, cmd_fd, cntx, ibvctx) \
	verbs_init_and_alloc_context(vdev, cmd_fd, cntx, ibvctx, RDMA_DRIVER_BNXT_RE)
#else
#define compat_verbs_init_and_alloc_context(vdev, cmd_fd, cntx, ibvctx) \
	verbs_init_and_alloc_context(vdev, cmd_fd, cntx, ibvctx);
#endif

#ifdef PROVIDER_DRIVER_HAS_2_ARGS
#define COMPAT_PROVIDER_DRIVER(name, ops) PROVIDER_DRIVER(name, ops);
#else
#define COMPAT_PROVIDER_DRIVER(name, ops) PROVIDER_DRIVER(ops);
#endif

#ifndef unlikely
#ifdef __GNUC__
#define unlikely(x)	__builtin_expect(!!(x), 0)
#else
#define unlikely(x)	(x)
#endif
#endif

#ifndef likely
#ifdef __GNUC__
#define likely(x)	__builtin_expect(!!(x), 1)
#else
#define likely(x)	(x)
#endif
#endif

#if !defined(HAVE_RDMA_CORE_PKG)
#if defined(__i386__)
#define mmio_flush_writes() asm volatile("lock; addl $0,0(%%esp) " ::: "memory")
#elif defined(__x86_64__)
#define mmio_flush_writes() asm volatile("sfence" ::: "memory")
#elif defined(__PPC64__)
#define mmio_flush_writes() asm volatile("sync" ::: "memory")
#elif defined(__PPC__)
#define mmio_flush_writes() asm volatile("sync" ::: "memory")
#elif defined(__ia64__)
#define mmio_flush_writes() asm volatile("fwb" ::: "memory")
#elif defined(__sparc_v9__)
#define mmio_flush_writes() asm volatile("membar #StoreStore" ::: "memory")
#elif defined(__aarch64__)
#define mmio_flush_writes() asm volatile("dsb st" ::: "memory");
#elif defined(__sparc__) || defined(__s390x__)
#define mmio_flush_writes() asm volatile("" ::: "memory")
#error No architecture specific memory barrier defines found!
#endif

#define mmio_wc_start() mmio_flush_writes()
#endif

static inline int ibv_cmd_modify_qp_compat(struct ibv_qp *ibvqp,
					   struct ibv_qp_attr *attr,
					   int attr_mask
#ifdef HAVE_IBV_CMD_MODIFY_QP_EX
					   , bool issue_mqp_ex,
					   struct bnxt_re_modify_ex_req *mreq,
					   struct bnxt_re_modify_ex_resp *mresp
#endif
					  )
{
	int rc;

#ifndef HAVE_IBV_CMD_MODIFY_QP_EX
	struct ibv_modify_qp cmd = {};

	rc = ibv_cmd_modify_qp(ibvqp, attr, attr_mask, &cmd, sizeof(cmd));
#else
	if (issue_mqp_ex) {
		struct bnxt_re_modify_ex_resp *resp;
		struct bnxt_re_modify_ex_req *req;

		req = mreq;
		resp = mresp;
#ifdef IBV_CMD_MODIFY_QP_EX_HAS_9_ARG
		rc = ibv_cmd_modify_qp_ex(ibvqp, attr, attr_mask, &req->cmd,
					  sizeof(req->cmd), sizeof(*req),
					  &resp->resp, sizeof(resp->resp),
					  sizeof(*resp));
#endif
#ifdef IBV_CMD_MODIFY_QP_EX_HAS_7_ARG
		rc = ibv_cmd_modify_qp_ex(ibvqp, attr, attr_mask,
					  &req->cmd, sizeof(*req),
					  &resp->resp, sizeof(*resp));
#endif
	} else {
		struct ibv_modify_qp cmd = {};

		rc = ibv_cmd_modify_qp(ibvqp, attr, attr_mask,
				       &cmd, sizeof(cmd));
	}
#endif
	return rc;
}

static inline int ibv_cmd_create_qp_ex_compat(struct ibv_context *context,
					      struct verbs_qp *qp, int vqp_sz,
					      struct ibv_qp_init_attr_ex *attr_ex,
					      struct ibv_create_qp *cmd, size_t cmd_size,
#ifdef RCP_USE_IB_UVERBS
					      struct ib_uverbs_create_qp_resp *resp,
#else
					      struct ibv_create_qp_resp *resp,
#endif
					      size_t resp_size)
{
#ifdef IBV_CMD_CREATE_QP_EX_HAS_7_ARG
	return ibv_cmd_create_qp_ex(context, qp, attr_ex, cmd,
				    cmd_size, resp, resp_size);
#else
	return ibv_cmd_create_qp_ex(context, qp, vqp_sz, attr_ex, cmd,
				    cmd_size, resp, resp_size);
#endif
}

#ifdef HAVE_IBV_DMABUF
static inline int ibv_cmd_reg_dmabuf_mr_compat(struct ibv_pd *pd, uint64_t offset, size_t length,
					       uint64_t iova, int fd, int access,
					       struct verbs_mr *vmr,
					       struct ibv_command_buffer *driver)
{
#ifdef IBV_CMD_REG_DMABUF_MR_HAS_8_ARG
	return ibv_cmd_reg_dmabuf_mr(pd, offset, length, iova, fd, access, vmr, driver);
#else
	return ibv_cmd_reg_dmabuf_mr(pd, offset, length, iova, fd, access, vmr);
#endif
}
#endif


#ifdef SCHED_YIELD_DEFINED
#define pthread_yield()	sched_yield()
#endif

#if !defined(BNXT_RE_ENABLE_DEV_DEBUG)
#define bnxt_re_set_hdr_flags(hdr, sq, wr, slots, sqsig) \
			bnxt_re_set_hdr_flags(hdr, wr, slots, sqsig)
#endif

#endif
