Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov  3 14:35:47 2025
| Host         : DESKTOP-8J48ADF running 64-bit major release  (build 9200)
| Command      : report_drc -file design_dsp_wrapper_drc_routed.rpt -pb design_dsp_wrapper_drc_routed.pb -rpx design_dsp_wrapper_drc_routed.rpx
| Design       : design_dsp_wrapper
| Device       : xc7a35tfgg484-2
| Speed File   : -2
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 3
+--------+----------+--------------------------+--------+
| Rule   | Severity | Description              | Checks |
+--------+----------+--------------------------+--------+
| BUFC-1 | Warning  | Input Buffer Connections | 1      |
| DPIP-1 | Warning  | Input pipelining         | 1      |
| DPOP-2 | Warning  | MREG Output pipelining   | 1      |
+--------+----------+--------------------------+--------+

2. REPORT DETAILS
-----------------
BUFC-1#1 Warning
Input Buffer Connections  
Input buffer sda_io_0_IOBUF_inst/IBUF (in sda_io_0_IOBUF_inst macro) has no loads. It is recommended to have an input buffer drive an internal load.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP design_dsp_i/dsp_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input design_dsp_i/dsp_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_dsp_i/dsp_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive multiplier stage design_dsp_i/dsp_macro_0/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>


