use sm83::memory_mapper::{MemoryMapper, Source, SourcedMemoryMapper};

use crate::{
	io_registers::{IORegisters, DMA},
	ppu::{PPUMode, VRAMBank},
	state::Mode,
	work_ram::BankedWorkRam,
	Gameboy,
};

#[cfg(feature = "debug")]
use crate::debugger::{self, Event};

fn is_accessible(gb: &Gameboy, addr: u16, source: Source) -> bool {
	match (gb.oam_dma.oam_is_accessible(), gb.ppu.mode(), addr, source) {
		(_, _, _, Source::Raw) => true,
		(_, _, DMA, _) => true,
		(_, _, 0xFF80..0xFFFF, Source::Cpu) => true,
		(false, _, 0xFE00..=0xFE9F, Source::Cpu) => false,
		(_, PPUMode::Draw | PPUMode::OamScan, 0xFE00..=0xFE9F, Source::Cpu) => false,
		(_, PPUMode::Draw, 0x8000..0xA000, Source::Cpu) => false,
		(_, _, _, _) => true,
	}
}

impl SourcedMemoryMapper for Gameboy {
	fn read_from(&self, addr: u16, source: Source) -> u8 {
		if is_accessible(self, addr, source) {
			self.read(addr)
		} else {
			#[cfg(feature = "debug")]
			log::warn!("BLOCKED READ: {addr:04X}");
			0xFF
		}
	}

	fn write_from(&mut self, addr: u16, value: u8, source: Source) {
		if is_accessible(self, addr, source) {
			self.write(addr, value);
		};
	}
}

impl MemoryMapper for Gameboy {
	fn read(&self, addr: u16) -> u8 {
		// #[cfg(feature = "debug")]
		// debugger::emit(Event::ReadMem(addr));
		if self.booting {
			match self.mode {
				Mode::DMG => {
					if matches!(addr, 0..=0x100) {
						return self.boot_rom[addr as usize];
					}
				}
				Mode::GBC(_) => match addr {
					0..0x100 => return self.boot_rom[addr as usize],
					0x200..0x900 => return self.boot_rom[addr as usize],
					_ => {}
				},
			}
		}
		match addr {
			0x0000..0x8000 => {
				let Some(rom) = &self.cartridge_state else { return 0xFF };
				rom.read(addr)
			} // Cartridge Rom
			0x8000..0xA000 => match self.get_vram_bank() {
				VRAMBank::Bank0 => self.ppu.v_ram_bank_0[(addr - 0x8000) as usize],
				VRAMBank::Bank1 => self.ppu.v_ram_bank_1[(addr - 0x8000) as usize],
			}, //  VRAM
			0xA000..0xC000 => {
				let Some(rom) = &self.cartridge_state else { return 0xFF };
				rom.read(addr)
			} //  Cartage RAM
			0xC000..0xD000 => self.w_ram.get_bank(0)[(addr - 0xC000) as usize], // Internal RAM
			0xD000..0xE000 => {
				self.w_ram.get_bank(self.w_ram.get_bank_number())[(addr - 0xD000) as usize]
			} // Switchable RAM in CGB mode
			0xE000..0xFE00 => self.read(addr - 0xE000 + 0xC000),                // Mirror, should not be used
			0xFE00..0xFEA0 => self.ppu.oam[(addr - 0xFE00) as usize],           // Object Attribute Map
			0xFEA0..0xFF00 => 0xFF,                                             // Unusable
			0xFF00..0xFF80 => self.read_io(addr),                               // IO Registers
			0xFF80..0xFFFF => self.hram[(addr - 0xFF80) as usize],              // HRAM
			0xFFFF => self.cpu_state.interrupt_enable,                          // Interrupt enable
		}
	}

	fn write(&mut self, addr: u16, value: u8) {
		// #[cfg(feature = "debug")]
		// debugger::emit(Event::WriteMem(addr, value));
		match addr {
			// Cartridge Rom
			0x0000..0x8000 => {
				if let Some(rom) = &mut self.cartridge_state {
					rom.write(addr, value);
				}
			}
			// VRAM
			0x8000..0xA000 => match self.get_vram_bank() {
				VRAMBank::Bank0 => self.ppu.v_ram_bank_0[(addr - 0x8000) as usize] = value,
				VRAMBank::Bank1 => self.ppu.v_ram_bank_1[(addr - 0x8000) as usize] = value,
			},
			// Cartage RAM
			0xA000..0xC000 => {
				if let Some(rom) = &mut self.cartridge_state {
					rom.write(addr, value);
				}
			}
			0xC000..0xD000 => self.w_ram.get_bank_mut(0)[(addr - 0xC000) as usize] = value, // Internal RAM
			0xD000..0xE000 => {
				let bank = self.w_ram.get_bank_number();
				self.w_ram.get_bank_mut(bank)[(addr - 0xD000) as usize] = value
			} // Switchable RAM in CGB mode
			0xE000..0xFE00 => self.write(addr - 0xE000 + 0xC000, value), // Mirror, should not be used
			0xFE00..0xFEA0 => {
				self.ppu.oam[(addr - 0xFE00) as usize] = value;
			} // Object Attribute Map
			0xFEA0..0xFF00 => {}

			0xFF00..0xFF80 => self.write_io(addr, value), // IO Registers
			0xFF80..0xFFFF => self.hram[(addr - 0xFF80) as usize] = value, // HRAM
			0xFFFF => self.cpu_state.interrupt_enable = value & 0b00011111, // Interrupt enable
		}
	}
}
