/* Generated by Yosys 0.10+12 (git sha1 UNKNOWN, gcc 10.1.0 -fPIC -Os) */

(* top =  1  *)
(* src = "./verilog/b01_C.v:1.1-45.10" *)
module b01_C(LINE1, LINE2, STATO_REG_2__SCAN_IN, STATO_REG_1__SCAN_IN, STATO_REG_0__SCAN_IN, U35, U36, U44, U45);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  (* src = "./verilog/b01_C.v:2.7-2.12" *)
  wire _25_;
  (* src = "./verilog/b01_C.v:2.14-2.19" *)
  wire _26_;
  (* src = "./verilog/b01_C.v:2.65-2.85" *)
  wire _27_;
  (* src = "./verilog/b01_C.v:2.43-2.63" *)
  wire _28_;
  (* src = "./verilog/b01_C.v:2.21-2.41" *)
  wire _29_;
  (* src = "./verilog/b01_C.v:3.8-3.11" *)
  wire _30_;
  (* src = "./verilog/b01_C.v:3.13-3.16" *)
  wire _31_;
  (* src = "./verilog/b01_C.v:3.18-3.21" *)
  wire _32_;
  (* src = "./verilog/b01_C.v:3.23-3.26" *)
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  wire _44_;
  wire _45_;
  wire _46_;
  wire _47_;
  wire _48_;
  wire _49_;
  wire _50_;
  wire _51_;
  wire _52_;
  wire _53_;
  wire _54_;
  wire _55_;
  wire _56_;
  wire _57_;
  wire _58_;
  wire _59_;
  (* src = "./verilog/b01_C.v:2.7-2.12" *)
  input LINE1;
  (* src = "./verilog/b01_C.v:2.14-2.19" *)
  input LINE2;
  (* src = "./verilog/b01_C.v:2.65-2.85" *)
  input STATO_REG_0__SCAN_IN;
  (* src = "./verilog/b01_C.v:2.43-2.63" *)
  input STATO_REG_1__SCAN_IN;
  (* src = "./verilog/b01_C.v:2.21-2.41" *)
  input STATO_REG_2__SCAN_IN;
  (* src = "./verilog/b01_C.v:3.8-3.11" *)
  output U35;
  (* src = "./verilog/b01_C.v:3.13-3.16" *)
  output U36;
  (* src = "./verilog/b01_C.v:3.18-3.21" *)
  output U44;
  (* src = "./verilog/b01_C.v:3.23-3.26" *)
  output U45;
  NOT _60_ (
    .A(_28_),
    .Y(_34_)
  );
  NOR _61_ (
    .A(_26_),
    .B(_25_),
    .Y(_35_)
  );
  OR _62_ (
    .A(_26_),
    .B(_25_),
    .Y(_36_)
  );
  OR _63_ (
    .A(_27_),
    .B(_36_),
    .Y(_37_)
  );
  AND _64_ (
    .A(_34_),
    .B(_29_),
    .Y(_38_)
  );
  NAND _65_ (
    .A(_37_),
    .B(_38_),
    .Y(_39_)
  );
  OR _66_ (
    .A(_27_),
    .B(_34_),
    .Y(_40_)
  );
  NAND _67_ (
    .A(_26_),
    .B(_25_),
    .Y(_41_)
  );
  AND _68_ (
    .A(_40_),
    .B(_41_),
    .Y(_42_)
  );
  OR _69_ (
    .A(_29_),
    .B(_42_),
    .Y(_43_)
  );
  NAND _70_ (
    .A(_39_),
    .B(_43_),
    .Y(_33_)
  );
  AND _71_ (
    .A(_27_),
    .B(_29_),
    .Y(_44_)
  );
  AND _72_ (
    .A(_29_),
    .B(_40_),
    .Y(_45_)
  );
  NAND _73_ (
    .A(_35_),
    .B(_45_),
    .Y(_46_)
  );
  AND _74_ (
    .A(_27_),
    .B(_34_),
    .Y(_47_)
  );
  XOR _75_ (
    .A(_27_),
    .B(_28_),
    .Y(_48_)
  );
  XOR _76_ (
    .A(_41_),
    .B(_48_),
    .Y(_49_)
  );
  OR _77_ (
    .A(_45_),
    .B(_49_),
    .Y(_50_)
  );
  AND _78_ (
    .A(_46_),
    .B(_50_),
    .Y(_30_)
  );
  AND _79_ (
    .A(_29_),
    .B(_41_),
    .Y(_51_)
  );
  OR _80_ (
    .A(_40_),
    .B(_51_),
    .Y(_52_)
  );
  NAND _81_ (
    .A(_35_),
    .B(_38_),
    .Y(_53_)
  );
  NAND _82_ (
    .A(_36_),
    .B(_44_),
    .Y(_54_)
  );
  AND _83_ (
    .A(_52_),
    .B(_54_),
    .Y(_55_)
  );
  OR _84_ (
    .A(_29_),
    .B(_41_),
    .Y(_56_)
  );
  NAND _85_ (
    .A(_47_),
    .B(_56_),
    .Y(_57_)
  );
  AND _86_ (
    .A(_53_),
    .B(_57_),
    .Y(_58_)
  );
  NAND _87_ (
    .A(_55_),
    .B(_58_),
    .Y(_31_)
  );
  XOR _88_ (
    .A(_26_),
    .B(_25_),
    .Y(_59_)
  );
  XOR _89_ (
    .A(_45_),
    .B(_59_),
    .Y(_32_)
  );
  assign _26_ = LINE2;
  assign _25_ = LINE1;
  assign _27_ = STATO_REG_0__SCAN_IN;
  assign _28_ = STATO_REG_1__SCAN_IN;
  assign _29_ = STATO_REG_2__SCAN_IN;
  assign U45 = _33_;
  assign U35 = _30_;
  assign U36 = _31_;
  assign U44 = _32_;
endmodule
