FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 17.2-2016 060 (3822212) 10/1/2019}
"PAGE_NUMBER" = 3;
0"NC";
1"P3V3\g";
2"GND\g";
3"P3V3\g";
4"GND\g";
5"GND\g";
6"GND\g";
7"P3V3\g";
8"GND\g";
9"GND\g";
10"T_FFD_CLK_N";
11"UN$3$NBSG53A$I298$OLS";
12"UN$3$NBSG53A$I298$SEL";
13"UN$3$NBSG53A$I298$R";
14"UN$3$NBSG53A$I298$VTD";
15"T_FFD_D_N";
16"T_FFD_D_P";
17"T_FFD_CLK_P";
18"UN$3$NBSG53A$I298$VTCLK";
19"T_SFP_P";
20"UN$3$CAPCERSMDCL2$I315$A";
21"T_SFP_N";
22"UN$3$CAPCERSMDCL2$I316$A";
%"CAPCERSMDCL2"
"1","(-560,830)","3","cnpassive","I242";
;
CDS_LOCATION"C6"
VALUE"100nF"
LOCATION"C6"
PACK_TYPE"0402"
VOLTAGE"16V_GEN"
SIZE"1"
CDS_LIB"cnpassive"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"1;
"B <SIZE-1..0>\NAC"
$PN"2"2;
%"P3V3"
"1","(-940,1030)","0","cnpower","I243";
;
HDL_POWER"P3V3"
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"1;
%"CAPCERSMDCL2"
"1","(-750,830)","3","cnpassive","I244";
;
CDS_LOCATION"C3"
VALUE"100nF"
LOCATION"C3"
CDS_LIB"cnpassive"
SIZE"1"
VOLTAGE"16V_GEN"
PACK_TYPE"0402"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"1;
"B <SIZE-1..0>\NAC"
$PN"2"2;
%"GND"
"1","(-940,540)","0","cnpower","I245";
;
CDS_LIB"cnpower"
SIZE"1B"
HDL_POWER"GND"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"2;
%"CAPCERSMDCL2"
"1","(-940,830)","3","cnpassive","I246";
;
CDS_LOCATION"C5"
VALUE"100nF"
LOCATION"C5"
CDS_LIB"cnpassive"
SIZE"1"
VOLTAGE"16V_GEN"
PACK_TYPE"0402"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"1;
"B <SIZE-1..0>\NAC"
$PN"2"2;
%"CAPCERSMDCL2"
"1","(-360,830)","3","cnpassive","I247";
;
CDS_LOCATION"C4"
VALUE"100nF"
LOCATION"C4"
CDS_LIB"cnpassive"
PACK_TYPE"0402"
VOLTAGE"16V_GEN"
SIZE"1"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"1;
"B <SIZE-1..0>\NAC"
$PN"2"2;
%"NBSG53A"
"1","(-1700,3360)","0","cninterface","I298";
;
POWER_GROUP"VEE=GND;VCC=P3V3"
POWER_PINS"(GND:17;VEE:12;VCC:9,16)"
NC_PINS"()"
TYPE"NBSG53AMNG"
PACK_TYPE"QFN"
$LOCATION"IC3"
NEEDS_NO_SIZE"TRUE"
CDS_LIB"cninterface"
CDS_LOCATION"IC3"
$SEC"1"
CDS_SEC"1";
"Q"
$PN"10"20;
"Q* \B"
$PN"11"22;
"OLS"
$PN"13"11;
"VTCLK"
$PN"4"18;
"CLK"
$PN"3"17;
"SEL"
$PN"14"12;
"R"
$PN"15"13;
"VTD* \B"
$PN"5"14;
"D"
$PN"7"16;
"D* \B"
$PN"6"15;
"VTD"
$PN"8"14;
"VTCLK* \B"
$PN"1"18;
"CLK* \B"
$PN"2"10;
%"CAPCERSMDCL2"
"1","(1010,3400)","1","cnpassive","I299";
;
VOLTAGE"16V_GEN"
VALUE"100NF"
$LOCATION"C7"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0402"
CDS_LOCATION"C7"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"4;
"B <SIZE-1..0>\NAC"
$PN"2"3;
%"CAPCERSMDCL2"
"1","(1300,3400)","1","cnpassive","I300";
;
VOLTAGE"16V_GEN"
VALUE"100NF"
$LOCATION"C8"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0402"
CDS_LOCATION"C8"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"4;
"B <SIZE-1..0>\NAC"
$PN"2"3;
%"P3V3"
"1","(1010,3610)","0","cnpower","I301";
;
HDL_POWER"P3V3"
BODY_TYPE"PLUMBING"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"3;
%"GND"
"1","(1010,3160)","0","cnpower","I302";
;
SIZE"1B"
HDL_POWER"GND"
BODY_TYPE"PLUMBING"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"4;
%"RSMD0402"
"2","(-2180,3810)","1","cnpassive","I305";
;
$SEC"1"
$LOCATION"R3"
VALUE"2K"
TOL"1%"
PACK_TYPE"1/16W"
CDS_LIB"cnpassive"
DIST"FLAT"
MAX_TEMP"RTMAX"
NEGTOL"RTOL%"
POSTOL"RTOL%"
POWER"RMAX"
SIZE"1B"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPQ"
TOL_ON_OFF"ON"
VOLTAGE"RVMAX"
CDS_SEC"1"
CDS_LOCATION"R3";
"A <SIZE-1..0>\NAC"
$PN"1"11;
"B <SIZE-1..0>\NAC"
$PN"2"9;
%"GND"
"1","(-2350,3820)","0","cnpower","I306";
;
CDS_LIB"cnpower"
SIZE"1B"
HDL_POWER"GND"
BODY_TYPE"PLUMBING";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"9;
%"RSMD0402"
"2","(-1130,3190)","1","cnpassive","I307";
;
$LOCATION"R6"
VALUE"150"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/16W"
CDS_LOCATION"R6"
$SEC"1"
CDS_SEC"1"
TOL"1%";
"A <SIZE-1..0>\NAC"
$PN"1"5;
"B <SIZE-1..0>\NAC"
$PN"2"22;
%"GND"
"1","(-1130,2960)","0","cnpower","I308";
;
SIZE"1B"
HDL_POWER"GND"
BODY_TYPE"PLUMBING"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"5;
%"GND"
"1","(-1300,2960)","0","cnpower","I309";
;
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
SIZE"1B"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"6;
%"RSMD0402"
"2","(-1300,3190)","1","cnpassive","I310";
;
$LOCATION"R5"
VALUE"150"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/16W"
CDS_LOCATION"R5"
$SEC"1"
CDS_SEC"1"
TOL"1%";
"A <SIZE-1..0>\NAC"
$PN"1"6;
"B <SIZE-1..0>\NAC"
$PN"2"20;
%"RSMD0402"
"2","(-2160,3060)","2","cnpassive","I311";
;
$SEC"1"
$LOCATION"R4"
VALUE"2K"
CDS_LOCATION"R4"
CDS_SEC"1"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/16W"
TOL"1%";
"A <SIZE-1..0>\NAC"
$PN"1"12;
"B <SIZE-1..0>\NAC"
$PN"2"7;
%"P3V3"
"1","(-2380,3000)","0","cnpower","I312";
;
HDL_POWER"P3V3"
SIZE"1B"
BODY_TYPE"PLUMBING"
CDS_LIB"cnpower";
"A<SIZE-1..0>\NAC"
VHDL_INIT"1"7;
%"GND"
"1","(-2620,2810)","0","cnpower","I313";
;
CDS_LIB"cnpower"
BODY_TYPE"PLUMBING"
HDL_POWER"GND"
SIZE"1B";
"A<SIZE-1..0>\NAC"
VHDL_INIT"0"8;
%"RSMD0402"
"2","(-2620,2980)","1","cnpassive","I314";
;
$SEC"1"
VALUE"2K"
$LOCATION"R2"
CDS_LOCATION"R2"
CDS_SEC"1"
VOLTAGE"RVMAX"
TOL_ON_OFF"ON"
TC2"RTMPQ"
TC1"RTMPL"
SLOPE"RSMAX"
SIZE"1B"
POWER"RMAX"
POSTOL"RTOL%"
NEGTOL"RTOL%"
MAX_TEMP"RTMAX"
DIST"FLAT"
CDS_LIB"cnpassive"
PACK_TYPE"1/16W"
TOL"1%";
"A <SIZE-1..0>\NAC"
$PN"1"8;
"B <SIZE-1..0>\NAC"
$PN"2"13;
%"CAPCERSMDCL2"
"1","(-1080,3460)","0","cnpassive","I315";
;
VALUE"100NF"
$LOCATION"C1"
VOLTAGE"16V_GEN"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0402"
CDS_LOCATION"C1"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"20;
"B <SIZE-1..0>\NAC"
$PN"2"19;
%"CAPCERSMDCL2"
"1","(-890,3370)","0","cnpassive","I316";
;
$LOCATION"C2"
VALUE"100NF"
VOLTAGE"16V_GEN"
SIZE"1"
CDS_LIB"cnpassive"
PACK_TYPE"0402"
CDS_LOCATION"C2"
$SEC"1"
CDS_SEC"1";
"A <SIZE-1..0>\NAC"
$PN"1"22;
"B <SIZE-1..0>\NAC"
$PN"2"21;
END.
