// T-2039 (real-capacity shader geometry): q_proj -- real GPU dispatch, site 2
// of 16. Bit-exact port of forward_sites.cpp's ProjectAndFunnel
// (forward_sites.cpp:1020-1048) at the q_proj call site
// (forward_sites.cpp:1395-1400): GemmInt8AccumulateRow ->
// per-channel ApplyWeightScaleFold -> optional ApplyBiasReconcileRow (q_bias)
// -> RequantChainCheckedFull with incoming={normed_scale}.
//
// Rebuilt to the design's own production dispatch geometry (Sec5.4/Sec5.5):
// numthreads(256,1,1), the GEMM's own out_channels (hidden_size) spread
// across the group via N-per-thread striding, the wide row streamed through
// WorkScratch -- driven entirely by the real g_hidden_size root constant.
//
// T-2101 (per-dispatch parallelism, follow-up to D-SLM3312/D-SLM3313): the GEMM step (D-SLM3313's
// own fourth-largest consumer, 4.9% of GPU-busy time) now runs in its OWN multi-group dispatch,
// `q_proj_gemm_site.hlsl`, issued immediately before this one. This shader is bias+requant-only
// now -- see `down_proj_site.hlsl`'s own header comment for the full account of the split; the
// bias-reconcile step below (`ApplyBiasReconcileRowGpuP`) is unaffected -- it was already, and
// remains, a single-group cooperative reduction over the whole row, run in the SAME dispatch as
// the requant step it always ran alongside.
#include "site_common.hlsli"

cbuffer RootConstants : register(b0)
{
    uint g_layer_index;
    uint g_hidden_size;
    uint g_head_dim;
    uint g_num_kv_heads;
    uint g_context_cap;
    uint g_position;
    // T-2113 (B10 lever 1): positions 6-10 of the 25-value composed root-constants block --
    // g_num_attention_heads/g_width/g_intermediate_size/g_num_hidden_layers/g_lanes.
    // (carried-scale delta §5, D-SLM6118): position 6 (g_num_attention_heads) is now READ -- the
    // host already places NQH there for every bind_and_dispatch_tail call (superslm_gpu.cpp's
    // own `consts` array); this shader previously left it as padding because it had no per-head
    // use for it before this ask. Positions 7-10 remain unread padding, so the adapter fields
    // below still land at their real positions (11-17).
    uint g_num_attention_heads;
    uint g_unused7; uint g_unused8; uint g_unused9; uint g_unused10;
    // T-2113 (B10 lever 1): this projection's own adapter-delta coverage, fused into this
    // dispatch (site_common.hlsli's ApplyFusedAdapterDeltaGpu) -- rank == 0 when uncovered.
    uint g_adapter_rank;
    uint g_adapter_a_offset;
    uint g_adapter_b_offset;
    uint g_adapter_fold_offset;
    uint g_adapter_u_off;
    uint g_adapter_in_base;
    uint g_adapter_wide_base;
    // T-2113 (B10 lever 1b): the fused stage-1 reduction's own group-cooperative lane count,
    // host-computed from this slot's real rank (superslm_gpu.cpp's stage1_lanes_for_rank).
    uint g_adapter_stage1_lanes;
    // T-2432 (Track A step 9): positions 19-26 -- this shader has only ONE adapter slot (q's
    // own, above), so the second slot's own 8 positions a two-slot tail dispatch (e.g.
    // kv_proj_site.hlsl) would occupy are unused padding here, matching this file's own
    // g_unused6..g_unused10 convention above.
    uint g_unused19; uint g_unused20; uint g_unused21; uint g_unused22;
    uint g_unused23; uint g_unused24; uint g_unused25; uint g_unused26;
    // T-2432 (Track A step 9, design §2.5 GS-16/§6 Track A step 9, D-SLM5248): q_proj's real
    // output width (num_attention_heads * head_dim) -- this shader's own bias-reconcile and
    // requant loops both cover this many channels, not g_hidden_size.
    uint g_q_width;
};

ByteAddressBuffer   LayerWeights  : register(t0);
ByteAddressBuffer   Layout        : register(t1);
ByteAddressBuffer   RopeInfo      : register(t2);
ByteAddressBuffer   ScratchLayout : register(t7);
RWByteAddressBuffer SeqState      : register(u0);
RWByteAddressBuffer LayerScratch  : register(u1);
RWByteAddressBuffer KvCache       : register(u2);
RWByteAddressBuffer WorkScratch   : register(u3);
// T-2113 (B10 lever 1, promoted from B6b's standalone adapter_delta_site.hlsl): the adapter's
// own two read-only inputs -- already bound once per call by superslm_gpu.cpp regardless of
// whether this dispatch covers a slot (a fallback binding when no adapter is bound at all).
ByteAddressBuffer LoraAB : register(t8);
ByteAddressBuffer Fold   : register(t9);

[numthreads(256, 1, 1)]
void main(uint3 gtid : SV_GroupThreadID)
{
    uint t = gtid.x;
    int hidden_size = (int)g_hidden_size;
    uint sticky_off = SeqStickyOffGpu(hidden_size);
    int64_t sticky = SeqState.Load<int64_t>(sticky_off);
    if (sticky != kTagOk) return;

    // T-2113 (B10 lever 1): the fused adapter-delta -- q's own slot (q=0), inserted at the
    // identical composition point the standalone bind_and_dispatch_adapter_delta dispatch used
    // (after the base GEMM's own WSC1 fold, strictly before this shader's own bias-reconcile/
    // requant reads of WorkScratch at g_adapter_wide_base). No-op when g_adapter_rank == 0.
    ApplyFusedAdapterDeltaGpu(t, WorkScratch, LayerScratch, LoraAB, Fold, (int)g_hidden_size,
                               (int)g_hidden_size, (int)g_adapter_rank, g_adapter_a_offset,
                               g_adapter_b_offset, g_adapter_fold_offset, g_adapter_u_off,
                               g_adapter_in_base, g_adapter_wide_base, (int)g_adapter_stage1_lanes);

    uint layer_base = g_layer_index * Layout.Load<uint>(56 * 4);

    uint normed_scale_off = ScratchLayout.Load<uint>(1 * 4);
    int64_t normed_scale_m = LayerScratch.Load<int64_t>(normed_scale_off + 0);
    int64_t normed_scale_e = LayerScratch.Load<int64_t>(normed_scale_off + 8);

    uint off_site = layer_base + Layout.Load<uint>(6 * 4);
    uint off_bias_present = layer_base + Layout.Load<uint>(7 * 4);
    uint off_bias = layer_base + Layout.Load<uint>(8 * 4);

    // SSLM-GEOMETRY-SITE: GS-16
    // T-2432 (Track A step 9): q_proj's own bias-reconcile/requant striding loops cover
    // g_q_width channels, not g_hidden_size -- q_proj's real output width.
    int q_width = (int)g_q_width;

    int64_t bias_present = LayerWeights.Load<int64_t>(off_bias_present);
    if (bias_present != 0)
    {
        int64_t bias_tag;
        if (!ApplyBiasReconcileRowGpuP(t, WorkScratch, 0u, q_width, LayerWeights, off_bias,
                                        normed_scale_m, normed_scale_e, bias_tag))
        {
            if (t == 0) SeqState.Store<int64_t>(sticky_off, bias_tag);
            return;
        }
        DeviceMemoryBarrierWithGroupSync();
    }

    int64_t incoming_m[kMaxIncoming];
    int64_t incoming_e[kMaxIncoming];
    [unroll]
    for (int z = 0; z < kMaxIncoming; ++z) { incoming_m[z] = 0; incoming_e[z] = 0; }
    incoming_m[0] = normed_scale_m;
    incoming_e[0] = normed_scale_e;

    int64_t site_m = LayerWeights.Load<int64_t>(off_site + 0);
    int64_t site_e = LayerWeights.Load<int64_t>(off_site + 8);

    // T-2035: q_codes/q_scale feed RoPE (site 4) and, through RoPE's own
    // rotated output, attention.
    uint q_codes_off = ScratchLayout.Load<uint>(2 * 4);
    uint q_scale_off = ScratchLayout.Load<uint>(3 * 4);
    int64_t status_tag;
    RequantChainCheckedFullGpuP(t, WorkScratch, 0u, q_width, incoming_m, incoming_e, /*n_incoming=*/1,
                                 site_m, site_e, LayerScratch, q_codes_off, q_scale_off, status_tag);
    if (status_tag != kTagOk)
    {
        if (t == 0) SeqState.Store<int64_t>(sticky_off, status_tag);
        return;
    }

    // (carried-scale delta §3/§5, D-SLM6116/D-SLM6118): q_scale_off is slot 0 of a
    // num_attention_heads-wide table (ComputeScratchLayout's own widened index-3 allocation) --
    // this is the ONE shared value a layer without q_norm needs, so broadcast it into every
    // other head's own slot. qk_norm_site.hlsl overwrites the slots it actually normalizes when
    // q_norm IS present; a layer with no q_norm tensor leaves this broadcast as the final value
    // every head reads, matching q_proj's own pre-norm scale being genuinely shared in that case.
    if (t == 0)
    {
        int64_t bm = LayerScratch.Load<int64_t>(q_scale_off + 0);
        int64_t be = LayerScratch.Load<int64_t>(q_scale_off + 8);
        for (uint h = 1; h < g_num_attention_heads; ++h)
        {
            LayerScratch.Store<int64_t>(q_scale_off + h * 16u + 0, bm);
            LayerScratch.Store<int64_t>(q_scale_off + h * 16u + 8, be);
        }
    }
}
