--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n 3
-fastpaths -xml socmf.twx socmf.ncd -o socmf.twr socmf.pcf -ucf
Nexys3_master.ucf

Design file:              socmf.ncd
Physical constraint file: socmf.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5324 paths analyzed, 390 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.998ns.
--------------------------------------------------------------------------------

Paths for end point U9/SW_OK_1 (SLICE_X23Y14.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_1 (FF)
  Destination:          U9/SW_OK_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.962ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.344 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_1 to U9/SW_OK_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.BQ       Tcko                  0.408   U9/sw_temp<3>
                                                       U9/sw_temp_1
    SLICE_X16Y6.A2       net (fanout=1)        0.401   U9/sw_temp<1>
    SLICE_X16Y6.A        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000132
    SLICE_X16Y6.B5       net (fanout=1)        0.747   U9/counter_cmp_ne000132/O
    SLICE_X16Y6.B        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X16Y48.C4      net (fanout=2)        2.777   U9/counter_cmp_ne0001
    SLICE_X16Y48.C       Tilo                  0.205   rst
                                                       U9/rst_not000121
    SLICE_X23Y14.CE      net (fanout=6)        2.690   U9/button_out_not0001
    SLICE_X23Y14.CLK     Tceck                 0.324   SW_OK<1>
                                                       U9/SW_OK_1
    -------------------------------------------------  ---------------------------
    Total                                      7.962ns (1.347ns logic, 6.615ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_6 (FF)
  Destination:          U9/SW_OK_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.861ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.344 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_6 to U9/SW_OK_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.CMUX     Tshcko                0.455   U9/sw_temp<3>
                                                       U9/sw_temp_6
    SLICE_X17Y6.D2       net (fanout=1)        0.621   U9/sw_temp<6>
    SLICE_X17Y6.D        Tilo                  0.259   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X16Y6.B3       net (fanout=1)        0.325   U9/counter_cmp_ne0001113
    SLICE_X16Y6.B        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X16Y48.C4      net (fanout=2)        2.777   U9/counter_cmp_ne0001
    SLICE_X16Y48.C       Tilo                  0.205   rst
                                                       U9/rst_not000121
    SLICE_X23Y14.CE      net (fanout=6)        2.690   U9/button_out_not0001
    SLICE_X23Y14.CLK     Tceck                 0.324   SW_OK<1>
                                                       U9/SW_OK_1
    -------------------------------------------------  ---------------------------
    Total                                      7.861ns (1.448ns logic, 6.413ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_2 (FF)
  Destination:          U9/SW_OK_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.801ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.344 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_2 to U9/SW_OK_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.CQ       Tcko                  0.408   U9/sw_temp<3>
                                                       U9/sw_temp_2
    SLICE_X16Y6.A4       net (fanout=1)        0.240   U9/sw_temp<2>
    SLICE_X16Y6.A        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000132
    SLICE_X16Y6.B5       net (fanout=1)        0.747   U9/counter_cmp_ne000132/O
    SLICE_X16Y6.B        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X16Y48.C4      net (fanout=2)        2.777   U9/counter_cmp_ne0001
    SLICE_X16Y48.C       Tilo                  0.205   rst
                                                       U9/rst_not000121
    SLICE_X23Y14.CE      net (fanout=6)        2.690   U9/button_out_not0001
    SLICE_X23Y14.CLK     Tceck                 0.324   SW_OK<1>
                                                       U9/SW_OK_1
    -------------------------------------------------  ---------------------------
    Total                                      7.801ns (1.347ns logic, 6.454ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point U9/SW_OK_0 (SLICE_X23Y14.CE), 39 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_1 (FF)
  Destination:          U9/SW_OK_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.344 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_1 to U9/SW_OK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.BQ       Tcko                  0.408   U9/sw_temp<3>
                                                       U9/sw_temp_1
    SLICE_X16Y6.A2       net (fanout=1)        0.401   U9/sw_temp<1>
    SLICE_X16Y6.A        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000132
    SLICE_X16Y6.B5       net (fanout=1)        0.747   U9/counter_cmp_ne000132/O
    SLICE_X16Y6.B        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X16Y48.C4      net (fanout=2)        2.777   U9/counter_cmp_ne0001
    SLICE_X16Y48.C       Tilo                  0.205   rst
                                                       U9/rst_not000121
    SLICE_X23Y14.CE      net (fanout=6)        2.690   U9/button_out_not0001
    SLICE_X23Y14.CLK     Tceck                 0.295   SW_OK<1>
                                                       U9/SW_OK_0
    -------------------------------------------------  ---------------------------
    Total                                      7.933ns (1.318ns logic, 6.615ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_6 (FF)
  Destination:          U9/SW_OK_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.832ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.344 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_6 to U9/SW_OK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.CMUX     Tshcko                0.455   U9/sw_temp<3>
                                                       U9/sw_temp_6
    SLICE_X17Y6.D2       net (fanout=1)        0.621   U9/sw_temp<6>
    SLICE_X17Y6.D        Tilo                  0.259   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X16Y6.B3       net (fanout=1)        0.325   U9/counter_cmp_ne0001113
    SLICE_X16Y6.B        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X16Y48.C4      net (fanout=2)        2.777   U9/counter_cmp_ne0001
    SLICE_X16Y48.C       Tilo                  0.205   rst
                                                       U9/rst_not000121
    SLICE_X23Y14.CE      net (fanout=6)        2.690   U9/button_out_not0001
    SLICE_X23Y14.CLK     Tceck                 0.295   SW_OK<1>
                                                       U9/SW_OK_0
    -------------------------------------------------  ---------------------------
    Total                                      7.832ns (1.419ns logic, 6.413ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_2 (FF)
  Destination:          U9/SW_OK_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.772ns (Levels of Logic = 3)
  Clock Path Skew:      -0.001ns (0.344 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_2 to U9/SW_OK_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.CQ       Tcko                  0.408   U9/sw_temp<3>
                                                       U9/sw_temp_2
    SLICE_X16Y6.A4       net (fanout=1)        0.240   U9/sw_temp<2>
    SLICE_X16Y6.A        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000132
    SLICE_X16Y6.B5       net (fanout=1)        0.747   U9/counter_cmp_ne000132/O
    SLICE_X16Y6.B        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X16Y48.C4      net (fanout=2)        2.777   U9/counter_cmp_ne0001
    SLICE_X16Y48.C       Tilo                  0.205   rst
                                                       U9/rst_not000121
    SLICE_X23Y14.CE      net (fanout=6)        2.690   U9/button_out_not0001
    SLICE_X23Y14.CLK     Tceck                 0.295   SW_OK<1>
                                                       U9/SW_OK_0
    -------------------------------------------------  ---------------------------
    Total                                      7.772ns (1.318ns logic, 6.454ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter_31 (SLICE_X25Y60.D3), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_1 (FF)
  Destination:          U9/counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.648ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.433 - 0.437)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_1 to U9/counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.BQ       Tcko                  0.408   U9/sw_temp<3>
                                                       U9/sw_temp_1
    SLICE_X16Y6.A2       net (fanout=1)        0.401   U9/sw_temp<1>
    SLICE_X16Y6.A        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000132
    SLICE_X16Y6.B5       net (fanout=1)        0.747   U9/counter_cmp_ne000132/O
    SLICE_X16Y6.B        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X10Y54.A5      net (fanout=2)        3.293   U9/counter_cmp_ne0001
    SLICE_X10Y54.A       Tilo                  0.203   U9/rst_counter<1>
                                                       U9/counter_or00001
    SLICE_X25Y60.D3      net (fanout=64)       1.864   U9/counter_or0000
    SLICE_X25Y60.CLK     Tas                   0.322   U9/counter<31>
                                                       U9/counter_31_rstpot
                                                       U9/counter_31
    -------------------------------------------------  ---------------------------
    Total                                      7.648ns (1.343ns logic, 6.305ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_6 (FF)
  Destination:          U9/counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.547ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.433 - 0.437)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_6 to U9/counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.CMUX     Tshcko                0.455   U9/sw_temp<3>
                                                       U9/sw_temp_6
    SLICE_X17Y6.D2       net (fanout=1)        0.621   U9/sw_temp<6>
    SLICE_X17Y6.D        Tilo                  0.259   U9/counter_cmp_ne0001113
                                                       U9/counter_cmp_ne0001113
    SLICE_X16Y6.B3       net (fanout=1)        0.325   U9/counter_cmp_ne0001113
    SLICE_X16Y6.B        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X10Y54.A5      net (fanout=2)        3.293   U9/counter_cmp_ne0001
    SLICE_X10Y54.A       Tilo                  0.203   U9/rst_counter<1>
                                                       U9/counter_or00001
    SLICE_X25Y60.D3      net (fanout=64)       1.864   U9/counter_or0000
    SLICE_X25Y60.CLK     Tas                   0.322   U9/counter<31>
                                                       U9/counter_31_rstpot
                                                       U9/counter_31
    -------------------------------------------------  ---------------------------
    Total                                      7.547ns (1.444ns logic, 6.103ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/sw_temp_2 (FF)
  Destination:          U9/counter_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.487ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.433 - 0.437)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/sw_temp_2 to U9/counter_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y6.CQ       Tcko                  0.408   U9/sw_temp<3>
                                                       U9/sw_temp_2
    SLICE_X16Y6.A4       net (fanout=1)        0.240   U9/sw_temp<2>
    SLICE_X16Y6.A        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne000132
    SLICE_X16Y6.B5       net (fanout=1)        0.747   U9/counter_cmp_ne000132/O
    SLICE_X16Y6.B        Tilo                  0.205   U9/sw_temp<3>
                                                       U9/counter_cmp_ne0001164
    SLICE_X10Y54.A5      net (fanout=2)        3.293   U9/counter_cmp_ne0001
    SLICE_X10Y54.A       Tilo                  0.203   U9/rst_counter<1>
                                                       U9/counter_or00001
    SLICE_X25Y60.D3      net (fanout=64)       1.864   U9/counter_or0000
    SLICE_X25Y60.CLK     Tas                   0.322   U9/counter<31>
                                                       U9/counter_31_rstpot
                                                       U9/counter_31
    -------------------------------------------------  ---------------------------
    Total                                      7.487ns (1.343ns logic, 6.144ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U11/count_0 (SLICE_X16Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U11/count_0 (FF)
  Destination:          U11/count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U11/count_0 to U11/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y37.AQ      Tcko                  0.200   U11/count<1>
                                                       U11/count_0
    SLICE_X16Y37.A6      net (fanout=2)        0.023   U11/count<0>
    SLICE_X16Y37.CLK     Tah         (-Th)    -0.190   U11/count<1>
                                                       U11/Mcount_count_xor<0>11_INV_0
                                                       U11/count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point U9/rst_counter_5 (SLICE_X3Y55.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/rst_counter_5 (FF)
  Destination:          U9/rst_counter_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/rst_counter_5 to U9/rst_counter_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y55.DQ       Tcko                  0.198   U9/rst_counter<5>
                                                       U9/rst_counter_5
    SLICE_X3Y55.D6       net (fanout=2)        0.023   U9/rst_counter<5>
    SLICE_X3Y55.CLK      Tah         (-Th)    -0.215   U9/rst_counter<5>
                                                       U9/rst_counter_5_rstpot
                                                       U9/rst_counter_5
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point U9/counter_3 (SLICE_X25Y53.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/counter_3 (FF)
  Destination:          U9/counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U9/counter_3 to U9/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y53.DQ      Tcko                  0.198   U9/counter<3>
                                                       U9/counter_3
    SLICE_X25Y53.D6      net (fanout=2)        0.023   U9/counter<3>
    SLICE_X25Y53.CLK     Tah         (-Th)    -0.215   U9/counter<3>
                                                       U9/counter_3_rstpot
                                                       U9/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: U3/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y10.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.998|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5324 paths, 0 nets, and 499 connections

Design statistics:
   Minimum period:   7.998ns{1}   (Maximum frequency: 125.031MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 25 21:10:25 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 240 MB



