

================================================================
== Vitis HLS Report for 'get_delta_matrix_weights2'
================================================================
* Date:           Wed Jul  2 18:04:23 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.217 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    24769|    24769|  0.198 ms|  0.198 ms|  24769|  24769|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_delta_matrix_weights2_loop1     |    24768|    24768|       387|          -|          -|    64|        no|
        | + get_delta_matrix_weights2_loop1_1  |      384|      384|         6|          -|          -|    64|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      77|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|      189|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      189|     149|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln158_fu_109_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln161_fu_137_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln163_fu_152_p2   |         +|   0|  0|  19|          12|          12|
    |icmp_ln158_fu_103_p2  |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln161_fu_131_p2  |      icmp|   0|  0|  15|           7|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  77|          40|          30|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  54|         10|    1|         10|
    |i_fu_36    |   9|          2|    7|         14|
    |j_reg_79   |   9|          2|    7|         14|
    +-----------+----+-----------+-----+-----------+
    |Total      |  72|         14|   15|         38|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln158_reg_175              |   7|   0|    7|          0|
    |add_ln161_reg_203              |   7|   0|    7|          0|
    |add_ln163_reg_213              |  12|   0|   12|          0|
    |ap_CS_fsm                      |   9|   0|    9|          0|
    |empty_reg_185                  |   6|   0|    6|          0|
    |i_fu_36                        |   7|   0|    7|          0|
    |j_reg_79                       |   7|   0|    7|          0|
    |last_activations_load_reg_190  |  64|   0|   64|          0|
    |mul_reg_223                    |  64|   0|   64|          0|
    |tmp_s_reg_195                  |   6|   0|   12|          6|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 189|   0|  195|          6|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  get_delta_matrix_weights2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  get_delta_matrix_weights2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  get_delta_matrix_weights2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  get_delta_matrix_weights2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  get_delta_matrix_weights2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  get_delta_matrix_weights2|  return value|
|grp_fu_992_p_din0           |  out|   64|  ap_ctrl_hs|  get_delta_matrix_weights2|  return value|
|grp_fu_992_p_din1           |  out|   64|  ap_ctrl_hs|  get_delta_matrix_weights2|  return value|
|grp_fu_992_p_dout0          |   in|   64|  ap_ctrl_hs|  get_delta_matrix_weights2|  return value|
|grp_fu_992_p_ce             |  out|    1|  ap_ctrl_hs|  get_delta_matrix_weights2|  return value|
|delta_weights2_address0     |  out|   12|   ap_memory|             delta_weights2|         array|
|delta_weights2_ce0          |  out|    1|   ap_memory|             delta_weights2|         array|
|delta_weights2_we0          |  out|    1|   ap_memory|             delta_weights2|         array|
|delta_weights2_d0           |  out|   64|   ap_memory|             delta_weights2|         array|
|output_difference_address0  |  out|    6|   ap_memory|          output_difference|         array|
|output_difference_ce0       |  out|    1|   ap_memory|          output_difference|         array|
|output_difference_q0        |   in|   64|   ap_memory|          output_difference|         array|
|last_activations_address0   |  out|    6|   ap_memory|           last_activations|         array|
|last_activations_ce0        |  out|    1|   ap_memory|           last_activations|         array|
|last_activations_q0         |   in|   64|   ap_memory|           last_activations|         array|
+----------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:156]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_42" [/home/gabriel/Documents/RAISE/dataset_gen/base_solutions/BACKPROP/temp/directives.tcl:42]   --->   Operation 11 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln156 = store i7 0, i7 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:156]   --->   Operation 12 'store' 'store_ln156' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln158 = br void %get_delta_matrix_weights2_loop1_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:158]   --->   Operation 13 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.71>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_30 = load i7 %i"   --->   Operation 14 'load' 'i_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.70ns)   --->   "%icmp_ln158 = icmp_eq  i7 %i_30, i7 64" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:158]   --->   Operation 15 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.70ns)   --->   "%add_ln158 = add i7 %i_30, i7 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:158]   --->   Operation 16 'add' 'add_ln158' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %get_delta_matrix_weights2_loop1_1.split, void %for.end11" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:158]   --->   Operation 17 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i7 %i_30" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:158]   --->   Operation 18 'zext' 'zext_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%last_activations_addr = getelementptr i64 %last_activations, i64 0, i64 %zext_ln158" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:158]   --->   Operation 19 'getelementptr' 'last_activations_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (0.71ns)   --->   "%last_activations_load = load i6 %last_activations_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:158]   --->   Operation 20 'load' 'last_activations_load' <Predicate = (!icmp_ln158)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i_30"   --->   Operation 21 'trunc' 'empty' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln166 = ret" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:166]   --->   Operation 22 'ret' 'ret_ln166' <Predicate = (icmp_ln158)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.71>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln159 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:159]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:165]   --->   Operation 24 'specloopname' 'specloopname_ln165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (0.71ns)   --->   "%last_activations_load = load i6 %last_activations_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:158]   --->   Operation 25 'load' 'last_activations_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0"   --->   Operation 26 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln161 = br void %for.inc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:161]   --->   Operation 27 'br' 'br_ln161' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.09>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln161, void %for.inc.split, i7 0, void %get_delta_matrix_weights2_loop1_1.split" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:161]   --->   Operation 28 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.70ns)   --->   "%icmp_ln161 = icmp_eq  i7 %j, i7 64" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:161]   --->   Operation 29 'icmp' 'icmp_ln161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.70ns)   --->   "%add_ln161 = add i7 %j, i7 1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:161]   --->   Operation 30 'add' 'add_ln161' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln161, void %for.inc.split, void %for.inc9" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:161]   --->   Operation 31 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i7 %j" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:161]   --->   Operation 32 'zext' 'zext_ln161' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i7 %j" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:161]   --->   Operation 33 'zext' 'zext_ln161_1' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%output_difference_addr = getelementptr i64 %output_difference, i64 0, i64 %zext_ln161" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:163]   --->   Operation 34 'getelementptr' 'output_difference_addr' <Predicate = (!icmp_ln161)> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (0.71ns)   --->   "%output_difference_load = load i6 %output_difference_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:163]   --->   Operation 35 'load' 'output_difference_load' <Predicate = (!icmp_ln161)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 36 [1/1] (0.74ns)   --->   "%add_ln163 = add i12 %zext_ln161_1, i12 %tmp_s" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:163]   --->   Operation 36 'add' 'add_ln163' <Predicate = (!icmp_ln161)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln156 = store i7 %add_ln158, i7 %i" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:156]   --->   Operation 37 'store' 'store_ln156' <Predicate = (icmp_ln161)> <Delay = 0.38>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln158 = br void %get_delta_matrix_weights2_loop1_1" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:158]   --->   Operation 38 'br' 'br_ln158' <Predicate = (icmp_ln161)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.21>
ST_5 : Operation 39 [1/2] (0.71ns)   --->   "%output_difference_load = load i6 %output_difference_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:163]   --->   Operation 39 'load' 'output_difference_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 40 [4/4] (4.50ns)   --->   "%mul = dmul i64 %last_activations_load, i64 %output_difference_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:163]   --->   Operation 40 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 41 [3/4] (4.50ns)   --->   "%mul = dmul i64 %last_activations_load, i64 %output_difference_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:163]   --->   Operation 41 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 42 [2/4] (4.50ns)   --->   "%mul = dmul i64 %last_activations_load, i64 %output_difference_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:163]   --->   Operation 42 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.50>
ST_8 : Operation 43 [1/4] (4.50ns)   --->   "%mul = dmul i64 %last_activations_load, i64 %output_difference_load" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:163]   --->   Operation 43 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.64>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln162 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:162]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln162' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln164 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:164]   --->   Operation 45 'specloopname' 'specloopname_ln164' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln163 = zext i12 %add_ln163" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:163]   --->   Operation 46 'zext' 'zext_ln163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%delta_weights2_addr = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln163" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:163]   --->   Operation 47 'getelementptr' 'delta_weights2_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (1.64ns)   --->   "%store_ln163 = store i64 %mul, i12 %delta_weights2_addr" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:163]   --->   Operation 48 'store' 'store_ln163' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln161 = br void %for.inc" [/home/gabriel/Documents/RAISE/dataset_gen/benchmarks/backprop/backprop.c:161]   --->   Operation 49 'br' 'br_ln161' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ delta_weights2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_difference]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ last_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0111111111]
specpipeline_ln42       (specpipeline     ) [ 0000000000]
store_ln156             (store            ) [ 0000000000]
br_ln158                (br               ) [ 0000000000]
i_30                    (load             ) [ 0000000000]
icmp_ln158              (icmp             ) [ 0011111111]
add_ln158               (add              ) [ 0001111111]
br_ln158                (br               ) [ 0000000000]
zext_ln158              (zext             ) [ 0000000000]
last_activations_addr   (getelementptr    ) [ 0001000000]
empty                   (trunc            ) [ 0001000000]
ret_ln166               (ret              ) [ 0000000000]
speclooptripcount_ln159 (speclooptripcount) [ 0000000000]
specloopname_ln165      (specloopname     ) [ 0000000000]
last_activations_load   (load             ) [ 0000111111]
tmp_s                   (bitconcatenate   ) [ 0000111111]
br_ln161                (br               ) [ 0011111111]
j                       (phi              ) [ 0000100000]
icmp_ln161              (icmp             ) [ 0011111111]
add_ln161               (add              ) [ 0011111111]
br_ln161                (br               ) [ 0000000000]
zext_ln161              (zext             ) [ 0000000000]
zext_ln161_1            (zext             ) [ 0000000000]
output_difference_addr  (getelementptr    ) [ 0000010000]
add_ln163               (add              ) [ 0000011111]
store_ln156             (store            ) [ 0000000000]
br_ln158                (br               ) [ 0000000000]
output_difference_load  (load             ) [ 0000001110]
mul                     (dmul             ) [ 0000000001]
speclooptripcount_ln162 (speclooptripcount) [ 0000000000]
specloopname_ln164      (specloopname     ) [ 0000000000]
zext_ln163              (zext             ) [ 0000000000]
delta_weights2_addr     (getelementptr    ) [ 0000000000]
store_ln163             (store            ) [ 0000000000]
br_ln161                (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="delta_weights2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_weights2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_difference">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="last_activations">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_activations"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="i_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="last_activations_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="7" slack="0"/>
<pin id="44" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="last_activations_addr/2 "/>
</bind>
</comp>

<comp id="47" class="1004" name="grp_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="6" slack="0"/>
<pin id="49" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_activations_load/2 "/>
</bind>
</comp>

<comp id="53" class="1004" name="output_difference_addr_gep_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="64" slack="0"/>
<pin id="55" dir="0" index="1" bw="1" slack="0"/>
<pin id="56" dir="0" index="2" bw="7" slack="0"/>
<pin id="57" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_difference_addr/4 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="6" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_difference_load/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="delta_weights2_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="12" slack="0"/>
<pin id="70" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delta_weights2_addr/9 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln163_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="12" slack="0"/>
<pin id="75" dir="0" index="1" bw="64" slack="1"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln163/9 "/>
</bind>
</comp>

<comp id="79" class="1005" name="j_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="7" slack="1"/>
<pin id="81" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="j_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="7" slack="0"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="1" slack="1"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="2"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln156_store_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="0"/>
<pin id="97" dir="0" index="1" bw="7" slack="0"/>
<pin id="98" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_30_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="1"/>
<pin id="102" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_30/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln158_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="7" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln158_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln158_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="7" slack="0"/>
<pin id="122" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_s_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="0" index="1" bw="6" slack="1"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln161_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="7" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln161/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln161_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln161/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln161_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="zext_ln161_1_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161_1/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="add_ln163_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="7" slack="0"/>
<pin id="154" dir="0" index="1" bw="12" slack="1"/>
<pin id="155" dir="1" index="2" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln163/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln156_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="7" slack="2"/>
<pin id="159" dir="0" index="1" bw="7" slack="3"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="zext_ln163_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="5"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln163/9 "/>
</bind>
</comp>

<comp id="165" class="1005" name="i_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="175" class="1005" name="add_ln158_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="2"/>
<pin id="177" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln158 "/>
</bind>
</comp>

<comp id="180" class="1005" name="last_activations_addr_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="6" slack="1"/>
<pin id="182" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="last_activations_addr "/>
</bind>
</comp>

<comp id="185" class="1005" name="empty_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="1"/>
<pin id="187" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="190" class="1005" name="last_activations_load_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="2"/>
<pin id="192" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="last_activations_load "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_s_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="1"/>
<pin id="197" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="203" class="1005" name="add_ln161_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="7" slack="0"/>
<pin id="205" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln161 "/>
</bind>
</comp>

<comp id="208" class="1005" name="output_difference_addr_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="1"/>
<pin id="210" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_difference_addr "/>
</bind>
</comp>

<comp id="213" class="1005" name="add_ln163_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="12" slack="5"/>
<pin id="215" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="add_ln163 "/>
</bind>
</comp>

<comp id="218" class="1005" name="output_difference_load_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="1"/>
<pin id="220" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_difference_load "/>
</bind>
</comp>

<comp id="223" class="1005" name="mul_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="1"/>
<pin id="225" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="20" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="52"><net_src comp="40" pin="3"/><net_sink comp="47" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="59"><net_src comp="20" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="65"><net_src comp="53" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="79" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="94"><net_src comp="60" pin="3"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="100" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="100" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="100" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="123"><net_src comp="100" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="32" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="83" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="83" pin="4"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="18" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="83" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="151"><net_src comp="83" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="168"><net_src comp="36" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="171"><net_src comp="165" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="178"><net_src comp="109" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="183"><net_src comp="40" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="188"><net_src comp="120" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="193"><net_src comp="47" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="198"><net_src comp="124" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="206"><net_src comp="137" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="211"><net_src comp="53" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="216"><net_src comp="152" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="221"><net_src comp="60" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="226"><net_src comp="90" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="73" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: delta_weights2 | {9 }
 - Input state : 
	Port: get_delta_matrix_weights2 : output_difference | {4 5 }
	Port: get_delta_matrix_weights2 : last_activations | {2 3 }
  - Chain level:
	State 1
		store_ln156 : 1
	State 2
		icmp_ln158 : 1
		add_ln158 : 1
		br_ln158 : 2
		zext_ln158 : 1
		last_activations_addr : 2
		last_activations_load : 3
		empty : 1
	State 3
	State 4
		icmp_ln161 : 1
		add_ln161 : 1
		br_ln161 : 2
		zext_ln161 : 1
		zext_ln161_1 : 1
		output_difference_addr : 2
		output_difference_load : 3
		add_ln163 : 2
	State 5
		mul : 1
	State 6
	State 7
	State 8
	State 9
		delta_weights2_addr : 1
		store_ln163 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   dmul   |      grp_fu_90      |    8    |   275   |   108   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln158_fu_109  |    0    |    0    |    14   |
|    add   |   add_ln161_fu_137  |    0    |    0    |    14   |
|          |   add_ln163_fu_152  |    0    |    0    |    19   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln158_fu_103  |    0    |    0    |    14   |
|          |  icmp_ln161_fu_131  |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln158_fu_115  |    0    |    0    |    0    |
|   zext   |  zext_ln161_fu_143  |    0    |    0    |    0    |
|          | zext_ln161_1_fu_148 |    0    |    0    |    0    |
|          |  zext_ln163_fu_161  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |     empty_fu_120    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|     tmp_s_fu_124    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    8    |   275   |   183   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln158_reg_175      |    7   |
|       add_ln161_reg_203      |    7   |
|       add_ln163_reg_213      |   12   |
|         empty_reg_185        |    6   |
|           i_reg_165          |    7   |
|           j_reg_79           |    7   |
| last_activations_addr_reg_180|    6   |
| last_activations_load_reg_190|   64   |
|          mul_reg_223         |   64   |
|output_difference_addr_reg_208|    6   |
|output_difference_load_reg_218|   64   |
|         tmp_s_reg_195        |   12   |
+------------------------------+--------+
|             Total            |   262  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_47 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_60 |  p0  |   2  |   6  |   12   ||    9    |
|     grp_fu_90    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   152  ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   275  |   183  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   262  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    1   |   537  |   210  |
+-----------+--------+--------+--------+--------+
