EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 6
Title "VERA FPGA Audio & Video Board"
Date "2025-09-08"
Rev "1.0"
Comp "RetroBit Lab"
Comment1 "Gianluca Renzi"
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text Notes 3025 2350 0    197  ~ 39
VERA FPGA
$Sheet
S 2300 1375 3075 1625
U 68821B60
F0 "VeraModule" 79
F1 "vera-fpga.sch" 79
$EndSheet
$Sheet
S 6325 1375 3200 1675
U 68821BC9
F0 "BusDecoder" 79
F1 "busdecoder.sch" 79
$EndSheet
Text Notes 6850 2300 0    197  ~ 39
BUS DECODER
$Sheet
S 4650 3975 3250 1800
U 68821C2E
F0 "CartridgeInterface" 79
F1 "cartridgeInterface.sch" 79
$EndSheet
Text Notes 4775 4950 0    177  ~ 35
CARTRIDGE INTERFACE
$Sheet
S 1475 4000 2900 1775
U 68CF41D8
F0 "Vera FPGA flash" 79
F1 "vera-fpga-flash.sch" 79
$EndSheet
Text Notes 1600 5175 0    177  ~ 35
VERA SPI FLASH\nSD CARD INTERFACE
$Sheet
S 8225 4050 2825 1700
U 688FC286
F0 "PowerSupply" 79
F1 "powersupply.sch" 79
$EndSheet
Text Notes 8575 4950 0    197  ~ 39
POWER SUPPLY
$EndSCHEMATC
