#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x154e33720 .scope module, "TB_Pipeline" "TB_Pipeline" 2 15;
 .timescale -9 -9;
v0x154ef36d0_0 .var "clk", 0 0;
v0x154ef3760_0 .var "debug", 0 0;
v0x154ef37f0_0 .var "rst", 0 0;
S_0x154e25e70 .scope module, "riscv_top" "RISCVTop" 2 52, 3 6 0, S_0x154e33720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
P_0x154e53240 .param/l "LINE_ADDR_LEN" 0 3 9, +C4<00000000000000000000000000000011>;
v0x154ef2f20_0 .net "clk", 0 0, v0x154ef36d0_0;  1 drivers
v0x154ef2fb0_0 .net "debug", 0 0, v0x154ef3760_0;  1 drivers
v0x154ef30c0_0 .net "instr", 31 0, L_0x154efdd20;  1 drivers
v0x154ef31d0_0 .net "instr_addr", 31 0, L_0x154ef3970;  1 drivers
v0x154ef3260_0 .net "mem_addr", 31 0, L_0x154efba10;  1 drivers
v0x154ef32f0_0 .net "mem_read_data", 255 0, L_0x154efe8c0;  1 drivers
v0x154ef3380_0 .net "mem_read_request", 0 0, v0x154ebecb0_0;  1 drivers
v0x154ef3410_0 .net "mem_request_finish", 0 0, v0x154eb9320_0;  1 drivers
v0x154ef34a0_0 .net "mem_write_data", 255 0, L_0x154efaa60;  1 drivers
v0x154ef35b0_0 .net "mem_write_request", 0 0, v0x154ebf1d0_0;  1 drivers
v0x154ef3640_0 .net "rst", 0 0, v0x154ef37f0_0;  1 drivers
S_0x154e25fe0 .scope module, "instr_rom" "ROM" 3 32, 4 3 0, S_0x154e25e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x154e39770 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x154efdd20 .functor BUFZ 32, L_0x154efdac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154e944f0_0 .net *"_ivl_0", 31 0, L_0x154efdac0;  1 drivers
v0x154e1da50_0 .net *"_ivl_2", 31 0, L_0x154efdc80;  1 drivers
v0x154e53360_0 .net *"_ivl_4", 29 0, L_0x154efdb60;  1 drivers
L_0x1480413c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154e533f0_0 .net *"_ivl_6", 1 0, L_0x1480413c0;  1 drivers
v0x154e53480_0 .net "addr", 31 0, L_0x154ef3970;  alias, 1 drivers
v0x154e53520_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154e535c0_0 .net "data_out", 31 0, L_0x154efdd20;  alias, 1 drivers
v0x154e11760_0 .var/i "i", 31 0;
v0x154e11810 .array "mem_core", 65535 0, 31 0;
L_0x154efdac0 .array/port v0x154e11810, L_0x154efdc80;
L_0x154efdb60 .part L_0x154ef3970, 2, 30;
L_0x154efdc80 .concat [ 30 2 0 0], L_0x154efdb60, L_0x1480413c0;
S_0x154e8fc50 .scope module, "main_memory" "MainMemoryWrapper" 3 38, 5 3 0, S_0x154e25e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 256 "write_data";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /OUTPUT 1 "request_finish";
    .port_info 8 /OUTPUT 256 "read_data";
P_0x154eb11e0 .param/l "ADDR_LEN" 0 5 5, +C4<00000000000000000000000000001101>;
P_0x154eb1220 .param/l "LINE_ADDR_LEN" 0 5 4, +C4<00000000000000000000000000000011>;
P_0x154eb1260 .param/l "LINE_SIZE" 1 5 22, +C4<00000000000000000000000000000001000>;
P_0x154eb12a0 .param/l "RD_CYCLE" 1 5 20, +C4<00000000000000000000000000010001>;
P_0x154eb12e0 .param/l "READ" 0 5 26, C4<10>;
P_0x154eb1320 .param/l "READY" 0 5 24, C4<00>;
P_0x154eb1360 .param/l "WORD_ADDR_LEN" 1 5 14, +C4<00000000000000000000000000000010>;
P_0x154eb13a0 .param/l "WRITE" 0 5 25, C4<01>;
P_0x154eb13e0 .param/l "WR_CYCLE" 1 5 21, +C4<00000000000000000000000000010001>;
L_0x148041450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x154eb8790_0 .net/2u *"_ivl_27", 31 0, L_0x148041450;  1 drivers
L_0x148041498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x154eb8820_0 .net/2u *"_ivl_31", 31 0, L_0x148041498;  1 drivers
v0x154eb88b0_0 .net "addr", 31 0, L_0x154efba10;  alias, 1 drivers
v0x154eb8950_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154eb8a20_0 .net "debug", 0 0, v0x154ef3760_0;  alias, 1 drivers
v0x154eb8af0_0 .var/i "i", 31 0;
v0x154eb8b80_0 .var "mem_state", 1 0;
v0x154eb8c20_0 .var "ram_addr", 31 0;
v0x154eb8ce0_0 .net "ram_read_data", 31 0, L_0x154eff150;  1 drivers
v0x154eb8e10_0 .var "ram_write", 0 0;
v0x154eb8ea0_0 .var "ram_write_data", 31 0;
v0x154eb8f30_0 .net "read_data", 255 0, L_0x154efe8c0;  alias, 1 drivers
v0x154eb8fc0_0 .var "read_delay", 31 0;
v0x154eb9070_0 .net "read_index", 31 0, L_0x154efec50;  1 drivers
v0x154eb9120 .array "read_line", 7 0, 31 0;
v0x154eb9280_0 .net "read_request", 0 0, v0x154ebecb0_0;  alias, 1 drivers
v0x154eb9320_0 .var "request_finish", 0 0;
v0x154eb94c0_0 .net "rst", 0 0, v0x154ef37f0_0;  alias, 1 drivers
v0x154eb9560_0 .var "tmp_addr", 31 0;
v0x154eb9610 .array "tmp_read_data", 7 0, 31 0;
v0x154eb96b0 .array "tmp_write_data", 7 0, 31 0;
v0x154eb9750_0 .net "write_data", 255 0, L_0x154efaa60;  alias, 1 drivers
v0x154eb9800_0 .var "write_delay", 31 0;
v0x154eb98b0_0 .net "write_index", 31 0, L_0x154efed50;  1 drivers
v0x154eb9960 .array "write_line", 7 0;
v0x154eb9960_0 .net v0x154eb9960 0, 31 0, L_0x154efddd0; 1 drivers
v0x154eb9960_1 .net v0x154eb9960 1, 31 0, L_0x154efdee0; 1 drivers
v0x154eb9960_2 .net v0x154eb9960 2, 31 0, L_0x154efe030; 1 drivers
v0x154eb9960_3 .net v0x154eb9960 3, 31 0, L_0x154efe1c0; 1 drivers
v0x154eb9960_4 .net v0x154eb9960 4, 31 0, L_0x154efe3f0; 1 drivers
v0x154eb9960_5 .net v0x154eb9960 5, 31 0, L_0x154efe520; 1 drivers
v0x154eb9960_6 .net v0x154eb9960 6, 31 0, L_0x154efe690; 1 drivers
v0x154eb9960_7 .net v0x154eb9960 7, 31 0, L_0x154efe800; 1 drivers
v0x154eb9ac0_0 .net "write_request", 0 0, v0x154ebf1d0_0;  alias, 1 drivers
L_0x148041408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154eb9b60_0 .net "zeros", 31 0, L_0x148041408;  1 drivers
L_0x154efddd0 .part L_0x154efaa60, 224, 32;
L_0x154efdee0 .part L_0x154efaa60, 192, 32;
L_0x154efe030 .part L_0x154efaa60, 160, 32;
L_0x154efe1c0 .part L_0x154efaa60, 128, 32;
L_0x154efe3f0 .part L_0x154efaa60, 96, 32;
L_0x154efe520 .part L_0x154efaa60, 64, 32;
L_0x154efe690 .part L_0x154efaa60, 32, 32;
L_0x154efe800 .part L_0x154efaa60, 0, 32;
v0x154eb9120_7 .array/port v0x154eb9120, 7;
v0x154eb9120_6 .array/port v0x154eb9120, 6;
v0x154eb9120_5 .array/port v0x154eb9120, 5;
v0x154eb9120_4 .array/port v0x154eb9120, 4;
LS_0x154efe8c0_0_0 .concat8 [ 32 32 32 32], v0x154eb9120_7, v0x154eb9120_6, v0x154eb9120_5, v0x154eb9120_4;
v0x154eb9120_3 .array/port v0x154eb9120, 3;
v0x154eb9120_2 .array/port v0x154eb9120, 2;
v0x154eb9120_1 .array/port v0x154eb9120, 1;
v0x154eb9120_0 .array/port v0x154eb9120, 0;
LS_0x154efe8c0_0_4 .concat8 [ 32 32 32 32], v0x154eb9120_3, v0x154eb9120_2, v0x154eb9120_1, v0x154eb9120_0;
L_0x154efe8c0 .concat8 [ 128 128 0 0], LS_0x154efe8c0_0_0, LS_0x154efe8c0_0_4;
L_0x154efec50 .arith/sub 32, v0x154eb8fc0_0, L_0x148041450;
L_0x154efed50 .arith/sub 32, v0x154eb9800_0, L_0x148041498;
S_0x154e42cd0 .scope generate, "memory_interface[0]" "memory_interface[0]" 5 50, 5 50 0, S_0x154e8fc50;
 .timescale -9 -9;
P_0x154e2dd10 .param/l "line" 0 5 50, +C4<00>;
v0x154e2dd90_0 .net *"_ivl_4", 31 0, v0x154eb9120_0;  1 drivers
S_0x154e2de20 .scope generate, "memory_interface[1]" "memory_interface[1]" 5 50, 5 50 0, S_0x154e8fc50;
 .timescale -9 -9;
P_0x154e42b50 .param/l "line" 0 5 50, +C4<01>;
v0x154eb4580_0 .net *"_ivl_4", 31 0, v0x154eb9120_1;  1 drivers
S_0x154eb4630 .scope generate, "memory_interface[2]" "memory_interface[2]" 5 50, 5 50 0, S_0x154e8fc50;
 .timescale -9 -9;
P_0x154eb4820 .param/l "line" 0 5 50, +C4<010>;
v0x154e3aa70_0 .net *"_ivl_4", 31 0, v0x154eb9120_2;  1 drivers
S_0x154e3ab00 .scope generate, "memory_interface[3]" "memory_interface[3]" 5 50, 5 50 0, S_0x154e8fc50;
 .timescale -9 -9;
P_0x154e3acd0 .param/l "line" 0 5 50, +C4<011>;
v0x154eb6b40_0 .net *"_ivl_4", 31 0, v0x154eb9120_3;  1 drivers
S_0x154eb6be0 .scope generate, "memory_interface[4]" "memory_interface[4]" 5 50, 5 50 0, S_0x154e8fc50;
 .timescale -9 -9;
P_0x154eb6df0 .param/l "line" 0 5 50, +C4<0100>;
v0x154eb6e90_0 .net *"_ivl_4", 31 0, v0x154eb9120_4;  1 drivers
S_0x154eb6f20 .scope generate, "memory_interface[5]" "memory_interface[5]" 5 50, 5 50 0, S_0x154e8fc50;
 .timescale -9 -9;
P_0x154eb70f0 .param/l "line" 0 5 50, +C4<0101>;
v0x154eb71e0_0 .net *"_ivl_4", 31 0, v0x154eb9120_5;  1 drivers
S_0x154eb7270 .scope generate, "memory_interface[6]" "memory_interface[6]" 5 50, 5 50 0, S_0x154e8fc50;
 .timescale -9 -9;
P_0x154eb7430 .param/l "line" 0 5 50, +C4<0110>;
v0x154eb74b0_0 .net *"_ivl_4", 31 0, v0x154eb9120_6;  1 drivers
S_0x154eb7560 .scope generate, "memory_interface[7]" "memory_interface[7]" 5 50, 5 50 0, S_0x154e8fc50;
 .timescale -9 -9;
P_0x154eb7730 .param/l "line" 0 5 50, +C4<0111>;
v0x154eb77d0_0 .net *"_ivl_4", 31 0, v0x154eb9120_7;  1 drivers
S_0x154eb7880 .scope module, "ram" "RAM" 5 190, 6 3 0, S_0x154e8fc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154eb7ac0 .param/l "ADDR_LEN" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x154eb7b00 .param/l "LEN" 0 6 14, +C4<000000000000000000000000000000010000000000000000>;
L_0x154eff150 .functor BUFZ 32, L_0x154efeeb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154eb7da0_0 .net *"_ivl_0", 31 0, L_0x154efeeb0;  1 drivers
v0x154eb7e60_0 .net *"_ivl_3", 15 0, L_0x154efef50;  1 drivers
v0x154eb7c30_0 .net *"_ivl_4", 17 0, L_0x154efeff0;  1 drivers
L_0x1480414e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154eb7f10_0 .net *"_ivl_7", 1 0, L_0x1480414e0;  1 drivers
v0x154eb7fc0_0 .net "addr", 31 0, v0x154eb8c20_0;  1 drivers
v0x154eb80b0_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154eb8140_0 .net "data_in", 31 0, v0x154eb8ea0_0;  1 drivers
v0x154eb81e0_0 .net "data_out", 31 0, L_0x154eff150;  alias, 1 drivers
v0x154eb8290_0 .net "debug", 0 0, v0x154ef3760_0;  alias, 1 drivers
v0x154eb83b0_0 .var/i "i", 31 0;
v0x154eb8460 .array "mem_core", 65535 0, 31 0;
v0x154eb8500_0 .var/i "out_file", 31 0;
v0x154eb85b0_0 .var/i "ram_index", 31 0;
v0x154eb8660_0 .net "write_enable", 0 0, v0x154eb8e10_0;  1 drivers
E_0x154eb7b70 .event posedge, v0x154e53520_0;
L_0x154efeeb0 .array/port v0x154eb8460, L_0x154efeff0;
L_0x154efef50 .part v0x154eb8c20_0, 2, 16;
L_0x154efeff0 .concat [ 16 2 0 0], L_0x154efef50, L_0x1480414e0;
S_0x154eb9cf0 .scope module, "riscv" "RISCVPipeline" 3 19, 7 19 0, S_0x154e25e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 32 "instr_addr";
    .port_info 5 /OUTPUT 1 "mem_read_request";
    .port_info 6 /OUTPUT 1 "mem_write_request";
    .port_info 7 /OUTPUT 256 "mem_write_data";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /INPUT 1 "mem_request_finish";
    .port_info 10 /INPUT 256 "mem_read_data";
P_0x154eb8d90 .param/l "LINE_ADDR_LEN" 0 7 20, +C4<00000000000000000000000000000011>;
L_0x154ef3970 .functor BUFZ 32, v0x154ee78e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x154ef39e0 .functor BUFZ 32, L_0x154ef8d40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x154ef8840 .functor BUFZ 32, L_0x154ef8920, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x154ef9740 .functor BUFZ 3, L_0x154ef9340, C4<000>, C4<000>, C4<000>;
L_0x154ef9830 .functor BUFZ 3, L_0x154ef9340, C4<000>, C4<000>, C4<000>;
L_0x154eff240 .functor BUFT 32, L_0x154efdd20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148040dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154eee700_0 .net/2u *"_ivl_14", 1 0, L_0x148040dd8;  1 drivers
v0x154eee7a0_0 .net *"_ivl_16", 0 0, L_0x154ef98a0;  1 drivers
L_0x148040e20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x154eee840_0 .net/2u *"_ivl_18", 1 0, L_0x148040e20;  1 drivers
v0x154eee8d0_0 .net *"_ivl_20", 0 0, L_0x154ef99a0;  1 drivers
L_0x148040e68 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x154eee960_0 .net/2u *"_ivl_22", 1 0, L_0x148040e68;  1 drivers
v0x154eeea50_0 .net *"_ivl_24", 0 0, L_0x154ef9aa0;  1 drivers
v0x154eeeaf0_0 .net *"_ivl_26", 31 0, L_0x154ef9c80;  1 drivers
v0x154eeeba0_0 .net *"_ivl_28", 31 0, L_0x154ef9d20;  1 drivers
v0x154eeec50_0 .net "alu_result_ex", 31 0, v0x154ec8050_0;  1 drivers
v0x154eeede0_0 .net "alu_result_mem", 31 0, L_0x154ef8920;  1 drivers
v0x154eeeef0_0 .net "alu_result_wb", 31 0, L_0x154efc2c0;  1 drivers
v0x154eeef80_0 .net "alu_src1_ex", 0 0, L_0x154ef79b0;  1 drivers
v0x154eef090_0 .net "alu_src1_id", 0 0, v0x154edc550_0;  1 drivers
v0x154eef1a0_0 .net "alu_src2_ex", 0 0, L_0x154ef7f00;  1 drivers
v0x154eef2b0_0 .net "alu_src2_id", 0 0, v0x154edc640_0;  1 drivers
v0x154eef3c0_0 .net "alu_type_ex", 3 0, L_0x154ef7150;  1 drivers
v0x154eef4d0_0 .net "alu_type_id", 3 0, v0x154edc710_0;  1 drivers
v0x154eef660_0 .net "branch_id", 0 0, L_0x154ef6390;  1 drivers
v0x154eef6f0_0 .net "bubble_ex", 0 0, L_0x154ee26f0;  1 drivers
v0x154eef780_0 .net "bubble_id", 0 0, L_0x154ef7ae0;  1 drivers
L_0x1480412e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154eef810_0 .net "bubble_if", 0 0, L_0x1480412e8;  1 drivers
L_0x148041330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154eef8a0_0 .net "bubble_mem", 0 0, L_0x148041330;  1 drivers
L_0x148041378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154eef930_0 .net "bubble_wb", 0 0, L_0x148041378;  1 drivers
v0x154eef9c0_0 .net "cache_addr", 31 0, L_0x154ef8840;  1 drivers
v0x154eefa50_0 .net "cache_read_data", 31 0, v0x154ebf460_0;  1 drivers
v0x154eefae0_0 .net "cache_read_mem", 0 0, L_0x154ef91e0;  1 drivers
v0x154eefb70_0 .net "cache_write_data", 31 0, L_0x154ef39e0;  1 drivers
v0x154eefc00_0 .net "cache_write_mem", 0 0, L_0x154ef8ee0;  1 drivers
v0x154eefc90_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154eefd20_0 .net "debug", 0 0, v0x154ef3760_0;  alias, 1 drivers
v0x154eefdb0_0 .net "imm_ex", 31 0, L_0x154ef6930;  1 drivers
v0x154eefe40_0 .net "imm_id", 31 0, v0x154edf550_0;  1 drivers
v0x154eefed0_0 .net "imm_mem", 31 0, L_0x154ef8be0;  1 drivers
v0x154eef560_0 .net "imm_wb", 31 0, L_0x154efc460;  1 drivers
v0x154ef0160_0 .net "instr", 31 0, L_0x154efdd20;  alias, 1 drivers
v0x154ef01f0_0 .net "instr_addr", 31 0, L_0x154ef3970;  alias, 1 drivers
v0x154ef0280_0 .net "instr_funct3_ex", 2 0, L_0x154ef72b0;  1 drivers
v0x154ef0390_0 .net "instr_funct3_id", 2 0, L_0x154ef65b0;  1 drivers
v0x154ef0420_0 .net "instr_funct3_mem", 2 0, L_0x154ef9340;  1 drivers
v0x154ef04b0_0 .net "instr_id", 31 0, L_0x154ef3ae0;  1 drivers
v0x154ef0540_0 .net "instr_if", 31 0, L_0x154eff240;  1 drivers
v0x154ef05d0_0 .net "jal_id", 0 0, L_0x154ef6480;  1 drivers
v0x154ef0660_0 .net "jalr_id", 0 0, L_0x154ef6540;  1 drivers
v0x154ef06f0_0 .net "load_type_mem", 2 0, L_0x154ef9830;  1 drivers
v0x154ef0780_0 .net "mem2reg_data", 31 0, v0x154ee8840_0;  1 drivers
v0x154ef0810_0 .net "mem2reg_data_wb", 31 0, L_0x154efc120;  1 drivers
v0x154ef08a0_0 .net "mem_addr", 31 0, L_0x154efba10;  alias, 1 drivers
v0x154ef0930_0 .net "mem_read_data", 255 0, L_0x154efe8c0;  alias, 1 drivers
v0x154ef09c0_0 .net "mem_read_ex", 0 0, L_0x154ef7da0;  1 drivers
v0x154ef0a50_0 .net "mem_read_id", 0 0, v0x154edd590_0;  1 drivers
v0x154ef0b60_0 .net "mem_read_request", 0 0, v0x154ebecb0_0;  alias, 1 drivers
v0x154ef0bf0_0 .net "mem_request_finish", 0 0, v0x154eb9320_0;  alias, 1 drivers
v0x154ef0cc0_0 .net "mem_write_data", 255 0, L_0x154efaa60;  alias, 1 drivers
v0x154ef0d90_0 .net "mem_write_ex", 0 0, L_0x154ef7570;  1 drivers
v0x154ef0ea0_0 .net "mem_write_id", 0 0, v0x154edd6a0_0;  1 drivers
v0x154ef0fb0_0 .net "mem_write_request", 0 0, v0x154ebf1d0_0;  alias, 1 drivers
v0x154ef1040_0 .net "miss", 0 0, L_0x154efb250;  1 drivers
v0x154ef10d0_0 .net "new_pc", 31 0, v0x154ee0200_0;  1 drivers
o0x1480134a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x154ef11e0_0 .net "nxpc_wb", 31 0, o0x1480134a0;  0 drivers
v0x154ef1270_0 .net "pc_ex", 31 0, L_0x154ef6770;  1 drivers
v0x154ef1380_0 .net "pc_id", 31 0, L_0x154ef3c20;  1 drivers
v0x154ef1410_0 .net "pc_if", 31 0, v0x154ee78e0_0;  1 drivers
v0x154ef14a0_0 .net "pc_plus4_ex", 31 0, L_0x154ef6850;  1 drivers
v0x154ef15b0_0 .net "pc_plus4_id", 31 0, L_0x154ef3da0;  1 drivers
v0x154ef1640_0 .net "pc_plus4_if", 31 0, L_0x154ef3880;  1 drivers
v0x154eeff60_0 .net "pc_plus4_mem", 31 0, L_0x154ef8a80;  1 drivers
v0x154ef0070_0 .net "pc_plus4_wb", 31 0, L_0x154efc600;  1 drivers
v0x154ef16d0_0 .net "pc_src", 0 0, v0x154ee0520_0;  1 drivers
v0x154ef1760_0 .net "rd_ex", 4 0, L_0x154ef6cb0;  1 drivers
v0x154ef17f0_0 .net "rd_id", 4 0, L_0x154ef3e50;  1 drivers
v0x154ef1880_0 .net "rd_mem", 4 0, L_0x154ef94a0;  1 drivers
v0x154ef1910_0 .net "rd_wb", 4 0, L_0x154efc7a0;  1 drivers
v0x154ef19a0_0 .net "reg_src_ex", 1 0, L_0x154ef7410;  1 drivers
v0x154ef1ab0_0 .net "reg_src_id", 1 0, v0x154edd800_0;  1 drivers
v0x154ef1bc0_0 .net "reg_src_mem", 1 0, L_0x154ef9690;  1 drivers
v0x154ef1cd0_0 .net "reg_src_wb", 1 0, L_0x154efbf80;  1 drivers
v0x154ef1d60_0 .net "reg_write_data_mem_tp", 31 0, L_0x154ef9ef0;  1 drivers
v0x154ef1df0_0 .net "reg_write_data_wb_tp", 31 0, v0x154eee5f0_0;  1 drivers
v0x154ef1e80_0 .net "reg_write_ex", 0 0, L_0x154ef76d0;  1 drivers
v0x154ef1f10_0 .net "reg_write_id", 0 0, v0x154edd960_0;  1 drivers
v0x154ef2020_0 .net "reg_write_mem", 0 0, L_0x154ef9080;  1 drivers
v0x154ef20b0_0 .net "reg_write_wb", 0 0, L_0x154efc900;  1 drivers
v0x154ef21c0_0 .net "request_finish", 0 0, v0x154ebf700_0;  1 drivers
v0x154ef2250_0 .net "rs1_data_ex", 31 0, L_0x154ef6a10;  1 drivers
v0x154ef22e0_0 .net "rs1_data_id", 31 0, L_0x154ef61b0;  1 drivers
v0x154ef2370_0 .net "rs1_ex", 4 0, L_0x154ef6e10;  1 drivers
v0x154ef2400_0 .net "rs1_fwd_ex", 1 0, v0x154ecbb90_0;  1 drivers
v0x154ef2510_0 .net "rs1_fwd_id", 1 0, v0x154ecc4c0_0;  1 drivers
v0x154ef25a0_0 .net "rs1_id", 4 0, L_0x154ef3f40;  1 drivers
v0x154ef2630_0 .net "rs2_data_ex", 31 0, L_0x154ef6b50;  1 drivers
v0x154ef26c0_0 .net "rs2_data_ex_new", 31 0, L_0x154ed1a50;  1 drivers
v0x154ef2750_0 .net "rs2_data_id", 31 0, L_0x154ef62a0;  1 drivers
v0x154ef27e0_0 .net "rs2_data_mem", 31 0, L_0x154ef8d40;  1 drivers
v0x154ef2870_0 .net "rs2_ex", 4 0, L_0x154ef6fb0;  1 drivers
v0x154ef2900_0 .net "rs2_fwd_ex", 1 0, v0x154ecbcd0_0;  1 drivers
v0x154ef2a10_0 .net "rs2_fwd_id", 1 0, v0x154ecc620_0;  1 drivers
v0x154ef2aa0_0 .net "rs2_id", 4 0, L_0x154ef3fc0;  1 drivers
v0x154ef2b30_0 .net "rst", 0 0, v0x154ef37f0_0;  alias, 1 drivers
L_0x148041210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ef2bc0_0 .net "stall_ex", 0 0, L_0x148041210;  1 drivers
v0x154ef2c50_0 .net "stall_id", 0 0, L_0x154efda50;  1 drivers
v0x154ef2ce0_0 .net "stall_if", 0 0, L_0x154efd900;  1 drivers
L_0x148041258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ef2d70_0 .net "stall_mem", 0 0, L_0x148041258;  1 drivers
L_0x1480412a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ef2e00_0 .net "stall_wb", 0 0, L_0x1480412a0;  1 drivers
v0x154ef2e90_0 .net "write_type", 2 0, L_0x154ef9740;  1 drivers
L_0x154ef98a0 .cmp/eq 2, L_0x154ef9690, L_0x148040dd8;
L_0x154ef99a0 .cmp/eq 2, L_0x154ef9690, L_0x148040e20;
L_0x154ef9aa0 .cmp/eq 2, L_0x154ef9690, L_0x148040e68;
L_0x154ef9c80 .functor MUXZ 32, L_0x154ef8a80, L_0x154ef8be0, L_0x154ef9aa0, C4<>;
L_0x154ef9d20 .functor MUXZ 32, L_0x154ef9c80, v0x154ee8840_0, L_0x154ef99a0, C4<>;
L_0x154ef9ef0 .functor MUXZ 32, L_0x154ef9d20, L_0x154ef8920, L_0x154ef98a0, C4<>;
S_0x154eba090 .scope module, "data_cache" "DataCache" 7 213, 8 6 0, S_0x154eb9cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 3 "write_type";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 1 "miss";
    .port_info 9 /OUTPUT 1 "request_finish";
    .port_info 10 /OUTPUT 32 "read_data";
    .port_info 11 /OUTPUT 1 "mem_read_request";
    .port_info 12 /OUTPUT 1 "mem_write_request";
    .port_info 13 /OUTPUT 256 "mem_write_data";
    .port_info 14 /OUTPUT 32 "mem_addr";
    .port_info 15 /INPUT 1 "mem_request_finish";
    .port_info 16 /INPUT 256 "mem_read_data";
P_0x154eba250 .param/l "LINE_ADDR_LEN" 0 8 7, +C4<00000000000000000000000000000011>;
P_0x154eba290 .param/l "LINE_SIZE" 1 8 31, +C4<00000000000000000000000000000001000>;
P_0x154eba2d0 .param/l "MEM_ADDR_LEN" 1 8 29, +C4<000000000000000000000000000001101>;
P_0x154eba310 .param/l "READY" 0 8 34, C4<00>;
P_0x154eba350 .param/l "REPLACE_IN" 0 8 36, C4<10>;
P_0x154eba390 .param/l "REPLACE_OUT" 0 8 35, C4<01>;
P_0x154eba3d0 .param/l "SET_ADDR_LEN" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x154eba410 .param/l "SET_SIZE" 1 8 32, +C4<00000000000000000000000000000001000>;
P_0x154eba450 .param/l "TAG_ADDR_LEN" 0 8 9, +C4<00000000000000000000000000001010>;
P_0x154eba490 .param/l "UNUSED_ADDR_LEN" 1 8 30, +C4<000000000000000000000000000000001110>;
P_0x154eba4d0 .param/l "WAY_CNT" 0 8 10, +C4<00000000000000000000000000000100>;
P_0x154eba510 .param/l "WORD_ADDR_LEN" 1 8 28, +C4<00000000000000000000000000000010>;
L_0x154efb2c0 .functor OR 1, L_0x154ef91e0, L_0x154ef8ee0, C4<0>, C4<0>;
L_0x154efb3d0 .functor AND 1, v0x154ebe3e0_0, L_0x154efb330, C4<1>, C4<1>;
L_0x154efb250 .functor AND 1, L_0x154efb2c0, L_0x154efb440, C4<1>, C4<1>;
L_0x154efbbd0 .functor BUFZ 10, v0x154ebedd0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x154efbab0 .functor BUFZ 32, L_0x154efbc40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ebd3b0_0 .net *"_ivl_34", 0 0, L_0x154efb2c0;  1 drivers
L_0x148040eb0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154ebd460_0 .net/2u *"_ivl_35", 1 0, L_0x148040eb0;  1 drivers
v0x154ebd510_0 .net *"_ivl_37", 0 0, L_0x154efb330;  1 drivers
v0x154ebd5c0_0 .net *"_ivl_40", 0 0, L_0x154efb3d0;  1 drivers
v0x154ebd660_0 .net *"_ivl_42", 0 0, L_0x154efb440;  1 drivers
v0x154ebd740_0 .net *"_ivl_45", 31 0, L_0x154efb620;  1 drivers
L_0x148040ef8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ebd7f0_0 .net *"_ivl_48", 18 0, L_0x148040ef8;  1 drivers
v0x154ebd8a0_0 .net *"_ivl_49", 31 0, L_0x154efb720;  1 drivers
L_0x148040f40 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ebd950_0 .net *"_ivl_52", 18 0, L_0x148040f40;  1 drivers
L_0x148040f88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ebda60_0 .net/2u *"_ivl_53", 31 0, L_0x148040f88;  1 drivers
v0x154ebdb10_0 .net *"_ivl_55", 31 0, L_0x154efb8f0;  1 drivers
v0x154ebdbc0_0 .net *"_ivl_61", 31 0, L_0x154efbc40;  1 drivers
v0x154ebdc70_0 .net *"_ivl_63", 4 0, L_0x154efbce0;  1 drivers
L_0x148040fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154ebdd20_0 .net *"_ivl_66", 1 0, L_0x148040fd0;  1 drivers
v0x154ebddd0_0 .net "addr", 31 0, L_0x154ef8840;  alias, 1 drivers
v0x154ebde80_0 .var/i "age_max", 31 0;
v0x154ebdf30_0 .var/i "age_max_way", 31 0;
v0x154ebe0c0 .array "cache_data", 255 0, 31 0;
v0x154ebe150_0 .var "cache_state", 1 0;
v0x154ebe1f0_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ebe280_0 .net "debug", 0 0, v0x154ef3760_0;  alias, 1 drivers
v0x154ebe350 .array "dirty", 31 0, 0 0;
v0x154ebe3e0_0 .var "hit", 0 0;
v0x154ebe470_0 .var/i "hit_way", 31 0;
v0x154ebe500_0 .var/i "i", 31 0;
v0x154ebe590_0 .var/i "j", 31 0;
v0x154ebe620_0 .var/i "k", 31 0;
v0x154ebe6c0_0 .net "line_addr", 2 0, L_0x154efb010;  1 drivers
v0x154ebe770_0 .var/i "line_index", 31 0;
v0x154ebe820_0 .net "mem_addr", 31 0, L_0x154efba10;  alias, 1 drivers
v0x154ebe8c0_0 .var "mem_read_addr", 12 0;
v0x154ebe960_0 .net "mem_read_data", 255 0, L_0x154efe8c0;  alias, 1 drivers
v0x154ebea20 .array "mem_read_line", 7 0;
v0x154ebea20_0 .net v0x154ebea20 0, 31 0, L_0x154efa040; 1 drivers
v0x154ebea20_1 .net v0x154ebea20 1, 31 0, L_0x154efa1d0; 1 drivers
v0x154ebea20_2 .net v0x154ebea20 2, 31 0, L_0x154efa2e0; 1 drivers
v0x154ebea20_3 .net v0x154ebea20 3, 31 0, L_0x154efa470; 1 drivers
v0x154ebea20_4 .net v0x154ebea20 4, 31 0, L_0x154efa5e0; 1 drivers
v0x154ebea20_5 .net v0x154ebea20 5, 31 0, L_0x154efa7f0; 1 drivers
v0x154ebea20_6 .net v0x154ebea20 6, 31 0, L_0x154efa960; 1 drivers
v0x154ebea20_7 .net v0x154ebea20 7, 31 0, L_0x154efae00; 1 drivers
v0x154ebecb0_0 .var "mem_read_request", 0 0;
v0x154ebed40_0 .var "mem_read_set_addr", 2 0;
v0x154ebedd0_0 .var "mem_read_tag_addr", 9 0;
v0x154ebee70_0 .net "mem_request_finish", 0 0, v0x154eb9320_0;  alias, 1 drivers
v0x154ebef20_0 .var "mem_write_addr", 12 0;
v0x154ebefc0_0 .net "mem_write_data", 255 0, L_0x154efaa60;  alias, 1 drivers
v0x154ebf080 .array "mem_write_line", 7 0, 31 0;
v0x154ebf1d0_0 .var "mem_write_request", 0 0;
v0x154ebf280_0 .net "miss", 0 0, L_0x154efb250;  alias, 1 drivers
v0x154ebf310_0 .var "now_valid", 0 0;
v0x154ebf3b0_0 .var/i "out_file", 31 0;
v0x154ebf460_0 .var "read_data", 31 0;
v0x154ebf510_0 .net "read_request", 0 0, L_0x154ef91e0;  alias, 1 drivers
v0x154ebf5b0 .array "replace_way", 7 0, 31 0;
v0x154ebf650_0 .net "replace_way_now", 31 0, L_0x154efbab0;  1 drivers
v0x154ebf700_0 .var "request_finish", 0 0;
v0x154ebf7a0_0 .net "rst", 0 0, v0x154ef37f0_0;  alias, 1 drivers
v0x154ebf850_0 .net "set_addr", 2 0, L_0x154efb110;  1 drivers
v0x154ebf8f0_0 .var/i "set_index", 31 0;
v0x154ebf9a0 .array "tag", 31 0, 9 0;
v0x154ebfa40_0 .net "tag_addr", 9 0, L_0x154efb1b0;  1 drivers
v0x154ebfaf0_0 .net "tag_replace_in_now", 9 0, L_0x154efbbd0;  1 drivers
v0x154ebfba0_0 .var "tag_to_compare", 9 0;
v0x154ebfc50 .array "valid", 31 0, 0 0;
v0x154ebfce0 .array "way_age", 31 0, 31 0;
v0x154ebfd80_0 .var/i "way_index", 31 0;
v0x154ebfe30_0 .net "word_addr", 1 0, L_0x154efaef0;  1 drivers
v0x154ebfee0_0 .net "write_data", 31 0, L_0x154ef39e0;  alias, 1 drivers
v0x154ebff90_0 .var "write_data_temp", 31 0;
v0x154ec0040_0 .net "write_request", 0 0, L_0x154ef8ee0;  alias, 1 drivers
v0x154ec00e0_0 .net "write_type", 2 0, L_0x154ef9740;  alias, 1 drivers
E_0x154ebac20/0 .event negedge, v0x154e53520_0;
E_0x154ebac20/1 .event posedge, v0x154e53520_0;
E_0x154ebac20 .event/or E_0x154ebac20/0, E_0x154ebac20/1;
L_0x154efa040 .part L_0x154efe8c0, 224, 32;
L_0x154efa1d0 .part L_0x154efe8c0, 192, 32;
L_0x154efa2e0 .part L_0x154efe8c0, 160, 32;
L_0x154efa470 .part L_0x154efe8c0, 128, 32;
L_0x154efa5e0 .part L_0x154efe8c0, 96, 32;
L_0x154efa7f0 .part L_0x154efe8c0, 64, 32;
L_0x154efa960 .part L_0x154efe8c0, 32, 32;
v0x154ebf080_7 .array/port v0x154ebf080, 7;
v0x154ebf080_6 .array/port v0x154ebf080, 6;
v0x154ebf080_5 .array/port v0x154ebf080, 5;
v0x154ebf080_4 .array/port v0x154ebf080, 4;
LS_0x154efaa60_0_0 .concat8 [ 32 32 32 32], v0x154ebf080_7, v0x154ebf080_6, v0x154ebf080_5, v0x154ebf080_4;
v0x154ebf080_3 .array/port v0x154ebf080, 3;
v0x154ebf080_2 .array/port v0x154ebf080, 2;
v0x154ebf080_1 .array/port v0x154ebf080, 1;
v0x154ebf080_0 .array/port v0x154ebf080, 0;
LS_0x154efaa60_0_4 .concat8 [ 32 32 32 32], v0x154ebf080_3, v0x154ebf080_2, v0x154ebf080_1, v0x154ebf080_0;
L_0x154efaa60 .concat8 [ 128 128 0 0], LS_0x154efaa60_0_0, LS_0x154efaa60_0_4;
L_0x154efae00 .part L_0x154efe8c0, 0, 32;
L_0x154efaef0 .part L_0x154ef8840, 0, 2;
L_0x154efb010 .part L_0x154ef8840, 2, 3;
L_0x154efb110 .part L_0x154ef8840, 5, 3;
L_0x154efb1b0 .part L_0x154ef8840, 8, 10;
L_0x154efb330 .cmp/eq 2, v0x154ebe150_0, L_0x148040eb0;
L_0x154efb440 .reduce/nor L_0x154efb3d0;
L_0x154efb620 .concat [ 13 19 0 0], v0x154ebe8c0_0, L_0x148040ef8;
L_0x154efb720 .concat [ 13 19 0 0], v0x154ebef20_0, L_0x148040f40;
L_0x154efb8f0 .functor MUXZ 32, L_0x148040f88, L_0x154efb720, v0x154ebf1d0_0, C4<>;
L_0x154efba10 .functor MUXZ 32, L_0x154efb8f0, L_0x154efb620, v0x154ebecb0_0, C4<>;
L_0x154efbc40 .array/port v0x154ebf5b0, L_0x154efbce0;
L_0x154efbce0 .concat [ 3 2 0 0], v0x154ebed40_0, L_0x148040fd0;
S_0x154ebac60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 92, 8 92 0, S_0x154eba090;
 .timescale -9 -9;
v0x154ebb000_0 .var/i "way", 31 0;
S_0x154ebae30 .scope begin, "hitlop" "hitlop" 8 92, 8 92 0, S_0x154ebac60;
 .timescale -9 -9;
S_0x154ebb0c0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 229, 8 229 0, S_0x154eba090;
 .timescale -9 -9;
v0x154ebb290_0 .var/i "way", 31 0;
S_0x154ebb320 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 8 234, 8 234 0, S_0x154eba090;
 .timescale -9 -9;
v0x154ebb4b0_0 .var/i "way", 31 0;
S_0x154ebb550 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 8 258, 8 258 0, S_0x154eba090;
 .timescale -9 -9;
v0x154ebb710_0 .var/i "line", 31 0;
S_0x154ebb7d0 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 8 292, 8 292 0, S_0x154eba090;
 .timescale -9 -9;
v0x154ebb9d0_0 .var/i "i", 31 0;
S_0x154ebba90 .scope generate, "memory_interface[0]" "memory_interface[0]" 8 63, 8 63 0, S_0x154eba090;
 .timescale -9 -9;
P_0x154ebbc60 .param/l "line" 0 8 63, +C4<00>;
v0x154ebbd00_0 .net *"_ivl_2", 31 0, v0x154ebf080_0;  1 drivers
S_0x154ebbd90 .scope generate, "memory_interface[1]" "memory_interface[1]" 8 63, 8 63 0, S_0x154eba090;
 .timescale -9 -9;
P_0x154ebbf60 .param/l "line" 0 8 63, +C4<01>;
v0x154ebc000_0 .net *"_ivl_2", 31 0, v0x154ebf080_1;  1 drivers
S_0x154ebc0b0 .scope generate, "memory_interface[2]" "memory_interface[2]" 8 63, 8 63 0, S_0x154eba090;
 .timescale -9 -9;
P_0x154ebc280 .param/l "line" 0 8 63, +C4<010>;
v0x154ebc320_0 .net *"_ivl_2", 31 0, v0x154ebf080_2;  1 drivers
S_0x154ebc3d0 .scope generate, "memory_interface[3]" "memory_interface[3]" 8 63, 8 63 0, S_0x154eba090;
 .timescale -9 -9;
P_0x154ebb990 .param/l "line" 0 8 63, +C4<011>;
v0x154ebc680_0 .net *"_ivl_2", 31 0, v0x154ebf080_3;  1 drivers
S_0x154ebc730 .scope generate, "memory_interface[4]" "memory_interface[4]" 8 63, 8 63 0, S_0x154eba090;
 .timescale -9 -9;
P_0x154ebc900 .param/l "line" 0 8 63, +C4<0100>;
v0x154ebc9a0_0 .net *"_ivl_2", 31 0, v0x154ebf080_4;  1 drivers
S_0x154ebca50 .scope generate, "memory_interface[5]" "memory_interface[5]" 8 63, 8 63 0, S_0x154eba090;
 .timescale -9 -9;
P_0x154ebcc20 .param/l "line" 0 8 63, +C4<0101>;
v0x154ebccc0_0 .net *"_ivl_2", 31 0, v0x154ebf080_5;  1 drivers
S_0x154ebcd70 .scope generate, "memory_interface[6]" "memory_interface[6]" 8 63, 8 63 0, S_0x154eba090;
 .timescale -9 -9;
P_0x154ebcf40 .param/l "line" 0 8 63, +C4<0110>;
v0x154ebcfe0_0 .net *"_ivl_2", 31 0, v0x154ebf080_6;  1 drivers
S_0x154ebd090 .scope generate, "memory_interface[7]" "memory_interface[7]" 8 63, 8 63 0, S_0x154eba090;
 .timescale -9 -9;
P_0x154ebd260 .param/l "line" 0 8 63, +C4<0111>;
v0x154ebd300_0 .net *"_ivl_2", 31 0, v0x154ebf080_7;  1 drivers
S_0x154ec0330 .scope module, "ex_mem" "EX_MEM" 7 164, 9 2 0, S_0x154eb9cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x154ec6420_0 .net "alu_result_ex", 31 0, v0x154ec8050_0;  alias, 1 drivers
v0x154ec64d0_0 .net "alu_result_mem", 31 0, L_0x154ef8920;  alias, 1 drivers
v0x154ec6560_0 .net "bubble_mem", 0 0, L_0x148041330;  alias, 1 drivers
v0x154ec6610_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ec66a0_0 .net "imm_ex", 31 0, L_0x154ef6930;  alias, 1 drivers
v0x154ec6770_0 .net "imm_mem", 31 0, L_0x154ef8be0;  alias, 1 drivers
v0x154ec6820_0 .net "instr_funct3_ex", 2 0, L_0x154ef72b0;  alias, 1 drivers
v0x154ec68d0_0 .net "instr_funct3_mem", 2 0, L_0x154ef9340;  alias, 1 drivers
v0x154ec6980_0 .net "mem_addr", 31 0, L_0x154ef8840;  alias, 1 drivers
v0x154ec6ab0_0 .net "mem_read_ex", 0 0, L_0x154ef7da0;  alias, 1 drivers
v0x154ec6b40_0 .net "mem_read_mem", 0 0, L_0x154ef91e0;  alias, 1 drivers
o0x14800b4f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x154ec6c10_0 .net "mem_write", 0 0, o0x14800b4f0;  0 drivers
v0x154ec6ca0_0 .net "mem_write_ex", 0 0, L_0x154ef7570;  alias, 1 drivers
v0x154ec6d30_0 .net "mem_write_mem", 0 0, L_0x154ef8ee0;  alias, 1 drivers
v0x154ec6e00_0 .net "pc_plus4_ex", 31 0, L_0x154ef6850;  alias, 1 drivers
v0x154ec6e90_0 .net "pc_plus4_mem", 31 0, L_0x154ef8a80;  alias, 1 drivers
v0x154ec6f20_0 .net "rd_ex", 4 0, L_0x154ef6cb0;  alias, 1 drivers
v0x154ec70d0_0 .net "rd_mem", 4 0, L_0x154ef94a0;  alias, 1 drivers
v0x154ec7160_0 .net "reg_src_ex", 1 0, L_0x154ef7410;  alias, 1 drivers
v0x154ec71f0_0 .net "reg_src_mem", 1 0, L_0x154ef9690;  alias, 1 drivers
v0x154ec7280_0 .net "reg_write_ex", 0 0, L_0x154ef76d0;  alias, 1 drivers
v0x154ec7310_0 .net "reg_write_mem", 0 0, L_0x154ef9080;  alias, 1 drivers
v0x154ec73c0_0 .net "rs2_data_ex", 31 0, L_0x154ed1a50;  alias, 1 drivers
v0x154ec7470_0 .net "rs2_data_mem", 31 0, L_0x154ef8d40;  alias, 1 drivers
v0x154ec7520_0 .net "stall_mem", 0 0, L_0x148041258;  alias, 1 drivers
v0x154ec75b0_0 .net "write_data", 31 0, L_0x154ef39e0;  alias, 1 drivers
v0x154ec7660_0 .net "write_type", 2 0, L_0x154ef9740;  alias, 1 drivers
S_0x154ec0870 .scope module, "EX_MEM_alu_result" "PipeDff" 9 23, 10 1 0, S_0x154ec0330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154eba9c0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154ef8920 .functor BUFZ 32, v0x154ec0ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ec0b80_0 .net "bubble", 0 0, L_0x148041330;  alias, 1 drivers
v0x154ec0c30_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ec0cd0_0 .net "data_in", 31 0, v0x154ec8050_0;  alias, 1 drivers
v0x154ec0d80_0 .net "data_out", 31 0, L_0x154ef8920;  alias, 1 drivers
v0x154ec0e10_0 .net "data_out_wire", 31 0, v0x154ec0ee0_0;  1 drivers
v0x154ec0ee0_0 .var "data_reg", 31 0;
L_0x148040b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ec0f90_0 .net "default_val", 31 0, L_0x148040b08;  1 drivers
v0x154ec1040_0 .net "stall", 0 0, L_0x148041258;  alias, 1 drivers
S_0x154ec1170 .scope module, "EX_MEM_imm" "PipeDff" 9 25, 10 1 0, S_0x154ec0330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154ec1330 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154ef8be0 .functor BUFZ 32, v0x154ec17e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ec14f0_0 .net "bubble", 0 0, L_0x148041330;  alias, 1 drivers
v0x154ec15a0_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ec1630_0 .net "data_in", 31 0, L_0x154ef6930;  alias, 1 drivers
v0x154ec16c0_0 .net "data_out", 31 0, L_0x154ef8be0;  alias, 1 drivers
v0x154ec1750_0 .net "data_out_wire", 31 0, v0x154ec17e0_0;  1 drivers
v0x154ec17e0_0 .var "data_reg", 31 0;
L_0x148040b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ec1890_0 .net "default_val", 31 0, L_0x148040b98;  1 drivers
v0x154ec1940_0 .net "stall", 0 0, L_0x148041258;  alias, 1 drivers
S_0x154ec1a50 .scope module, "EX_MEM_instr_funct3" "PipeDff" 9 32, 10 1 0, S_0x154ec0330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x154ec1c30 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x154ef9340 .functor BUFZ 3, v0x154ec2100_0, C4<000>, C4<000>, C4<000>;
v0x154ec1df0_0 .net "bubble", 0 0, L_0x148041330;  alias, 1 drivers
v0x154ec1ec0_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ec1f50_0 .net "data_in", 2 0, L_0x154ef72b0;  alias, 1 drivers
v0x154ec1fe0_0 .net "data_out", 2 0, L_0x154ef9340;  alias, 1 drivers
v0x154ec2070_0 .net "data_out_wire", 2 0, v0x154ec2100_0;  1 drivers
v0x154ec2100_0 .var "data_reg", 2 0;
L_0x148040d00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x154ec21b0_0 .net "default_val", 2 0, L_0x148040d00;  1 drivers
v0x154ec2260_0 .net "stall", 0 0, L_0x148041258;  alias, 1 drivers
S_0x154ec23a0 .scope module, "EX_MEM_mem_read" "PipeDff" 9 30, 10 1 0, S_0x154ec0330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x154ec2560 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x154ef91e0 .functor BUFZ 1, v0x154ec2a20_0, C4<0>, C4<0>, C4<0>;
v0x154ec26f0_0 .net "bubble", 0 0, L_0x148041330;  alias, 1 drivers
v0x154ec2790_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ec2830_0 .net "data_in", 0 0, L_0x154ef7da0;  alias, 1 drivers
v0x154ec28c0_0 .net "data_out", 0 0, L_0x154ef91e0;  alias, 1 drivers
v0x154ec2950_0 .net "data_out_wire", 0 0, v0x154ec2a20_0;  1 drivers
v0x154ec2a20_0 .var "data_reg", 0 0;
L_0x148040cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ec2ab0_0 .net "default_val", 0 0, L_0x148040cb8;  1 drivers
v0x154ec2b60_0 .net "stall", 0 0, L_0x148041258;  alias, 1 drivers
S_0x154ec2c80 .scope module, "EX_MEM_mem_write" "PipeDff" 9 28, 10 1 0, S_0x154ec0330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x154ec2e80 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x154ef8ee0 .functor BUFZ 1, v0x154ec33e0_0, C4<0>, C4<0>, C4<0>;
v0x154ec3010_0 .net "bubble", 0 0, L_0x148041330;  alias, 1 drivers
v0x154ec30a0_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ec3230_0 .net "data_in", 0 0, L_0x154ef7570;  alias, 1 drivers
v0x154ec32c0_0 .net "data_out", 0 0, L_0x154ef8ee0;  alias, 1 drivers
v0x154ec3350_0 .net "data_out_wire", 0 0, v0x154ec33e0_0;  1 drivers
v0x154ec33e0_0 .var "data_reg", 0 0;
L_0x148040c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ec3470_0 .net "default_val", 0 0, L_0x148040c28;  1 drivers
v0x154ec3520_0 .net "stall", 0 0, L_0x148041258;  alias, 1 drivers
S_0x154ec36a0 .scope module, "EX_MEM_pc_plus4" "PipeDff" 9 24, 10 1 0, S_0x154ec0330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154ec22f0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154ef8a80 .functor BUFZ 32, v0x154ec3ce0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ec39d0_0 .net "bubble", 0 0, L_0x148041330;  alias, 1 drivers
v0x154ec3a70_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ec3b10_0 .net "data_in", 31 0, L_0x154ef6850;  alias, 1 drivers
v0x154ec3ba0_0 .net "data_out", 31 0, L_0x154ef8a80;  alias, 1 drivers
v0x154ec3c30_0 .net "data_out_wire", 31 0, v0x154ec3ce0_0;  1 drivers
v0x154ec3ce0_0 .var "data_reg", 31 0;
L_0x148040b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ec3d90_0 .net "default_val", 31 0, L_0x148040b50;  1 drivers
v0x154ec3e40_0 .net "stall", 0 0, L_0x148041258;  alias, 1 drivers
S_0x154ec3f60 .scope module, "EX_MEM_rd" "PipeDff" 9 33, 10 1 0, S_0x154ec0330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x154ec4120 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x154ef94a0 .functor BUFZ 5, v0x154ec45c0_0, C4<00000>, C4<00000>, C4<00000>;
v0x154ec42b0_0 .net "bubble", 0 0, L_0x148041330;  alias, 1 drivers
v0x154ec4350_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ec43f0_0 .net "data_in", 4 0, L_0x154ef6cb0;  alias, 1 drivers
v0x154ec4480_0 .net "data_out", 4 0, L_0x154ef94a0;  alias, 1 drivers
v0x154ec4510_0 .net "data_out_wire", 4 0, v0x154ec45c0_0;  1 drivers
v0x154ec45c0_0 .var "data_reg", 4 0;
L_0x148040d48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x154ec4670_0 .net "default_val", 4 0, L_0x148040d48;  1 drivers
v0x154ec4720_0 .net "stall", 0 0, L_0x148041258;  alias, 1 drivers
S_0x154ec4840 .scope module, "EX_MEM_reg_src" "PipeDff" 9 34, 10 1 0, S_0x154ec0330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x154ec4a00 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x154ef9690 .functor BUFZ 2, v0x154ec4ea0_0, C4<00>, C4<00>, C4<00>;
v0x154ec4b90_0 .net "bubble", 0 0, L_0x148041330;  alias, 1 drivers
v0x154ec4c30_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ec4cd0_0 .net "data_in", 1 0, L_0x154ef7410;  alias, 1 drivers
v0x154ec4d60_0 .net "data_out", 1 0, L_0x154ef9690;  alias, 1 drivers
v0x154ec4df0_0 .net "data_out_wire", 1 0, v0x154ec4ea0_0;  1 drivers
v0x154ec4ea0_0 .var "data_reg", 1 0;
L_0x148040d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154ec4f50_0 .net "default_val", 1 0, L_0x148040d90;  1 drivers
v0x154ec5000_0 .net "stall", 0 0, L_0x148041258;  alias, 1 drivers
S_0x154ec5120 .scope module, "EX_MEM_reg_write" "PipeDff" 9 29, 10 1 0, S_0x154ec0330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x154ec2e40 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x154ef9080 .functor BUFZ 1, v0x154ec5890_0, C4<0>, C4<0>, C4<0>;
v0x154ec54b0_0 .net "bubble", 0 0, L_0x148041330;  alias, 1 drivers
v0x154ec5650_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ec56e0_0 .net "data_in", 0 0, L_0x154ef76d0;  alias, 1 drivers
v0x154ec5770_0 .net "data_out", 0 0, L_0x154ef9080;  alias, 1 drivers
v0x154ec5800_0 .net "data_out_wire", 0 0, v0x154ec5890_0;  1 drivers
v0x154ec5890_0 .var "data_reg", 0 0;
L_0x148040c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ec5920_0 .net "default_val", 0 0, L_0x148040c70;  1 drivers
v0x154ec59b0_0 .net "stall", 0 0, L_0x148041258;  alias, 1 drivers
S_0x154ec5ba0 .scope module, "EX_MEM_rs2_data" "PipeDff" 9 26, 10 1 0, S_0x154ec0330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154ec5d10 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154ef8d40 .functor BUFZ 32, v0x154ec61a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ec5ea0_0 .net "bubble", 0 0, L_0x148041330;  alias, 1 drivers
v0x154ec5f30_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ec5fd0_0 .net "data_in", 31 0, L_0x154ed1a50;  alias, 1 drivers
v0x154ec6060_0 .net "data_out", 31 0, L_0x154ef8d40;  alias, 1 drivers
v0x154ec60f0_0 .net "data_out_wire", 31 0, v0x154ec61a0_0;  1 drivers
v0x154ec61a0_0 .var "data_reg", 31 0;
L_0x148040be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ec6250_0 .net "default_val", 31 0, L_0x148040be0;  1 drivers
v0x154ec6300_0 .net "stall", 0 0, L_0x148041258;  alias, 1 drivers
S_0x154ec7940 .scope module, "ex_module" "EX_MODULE" 7 139, 11 3 0, S_0x154eb9cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x154ef8750 .functor BUFZ 32, v0x154ec8050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x154ed1a50 .functor BUFZ 32, L_0x154ef8240, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154eca4c0_0 .net "alu_result", 31 0, v0x154ec8050_0;  alias, 1 drivers
v0x154eca570_0 .net "alu_result_wire", 31 0, L_0x154ef8750;  1 drivers
v0x154eca610_0 .net "alu_src1", 0 0, L_0x154ef79b0;  alias, 1 drivers
v0x154eca6a0_0 .net "alu_src2", 0 0, L_0x154ef7f00;  alias, 1 drivers
v0x154eca730_0 .net "alu_type", 3 0, L_0x154ef7150;  alias, 1 drivers
v0x154eca800_0 .net "imm", 31 0, L_0x154ef6930;  alias, 1 drivers
v0x154eca890_0 .net "less_than", 0 0, v0x154ec81f0_0;  1 drivers
v0x154eca940_0 .net "op1", 31 0, L_0x154ef83e0;  1 drivers
v0x154ecaa10_0 .net "op2", 31 0, L_0x154ef8570;  1 drivers
v0x154ecab20_0 .net "pc", 31 0, L_0x154ef6770;  alias, 1 drivers
o0x14800c420 .functor BUFZ 1, C4<z>; HiZ drive
v0x154ecabb0_0 .net "pc_src", 0 0, o0x14800c420;  0 drivers
v0x154ecac40_0 .net "reg_write_data_mem", 31 0, L_0x154ef9ef0;  alias, 1 drivers
v0x154ecacd0_0 .net "reg_write_data_wb", 31 0, v0x154eee5f0_0;  alias, 1 drivers
v0x154ecad60_0 .net "rs1_data", 31 0, L_0x154ef6a10;  alias, 1 drivers
v0x154ecae40_0 .net "rs1_data_new", 31 0, L_0x154ef8150;  1 drivers
v0x154ecaee0_0 .net "rs1_fwd_ex", 1 0, v0x154ecbb90_0;  alias, 1 drivers
v0x154ecafb0_0 .net "rs2_data", 31 0, L_0x154ef6b50;  alias, 1 drivers
v0x154ecb180_0 .net "rs2_data_ex_new", 31 0, L_0x154ed1a50;  alias, 1 drivers
v0x154ecb210_0 .net "rs2_data_new", 31 0, L_0x154ef8240;  1 drivers
v0x154ecb2a0_0 .net "rs2_fwd_ex", 1 0, v0x154ecbcd0_0;  alias, 1 drivers
v0x154ecb330_0 .net "zero", 0 0, v0x154ec82c0_0;  1 drivers
S_0x154ec7c70 .scope module, "EX_ALU" "ALU" 11 39, 12 2 0, S_0x154ec7940;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x154ec7ef0_0 .net "alu_in1", 31 0, L_0x154ef83e0;  alias, 1 drivers
v0x154ec7fa0_0 .net "alu_in2", 31 0, L_0x154ef8570;  alias, 1 drivers
v0x154ec8050_0 .var "alu_result", 31 0;
v0x154ec8140_0 .net "alu_type", 3 0, L_0x154ef7150;  alias, 1 drivers
v0x154ec81f0_0 .var "less_than", 0 0;
v0x154ec82c0_0 .var "zero", 0 0;
E_0x154ec7ea0 .event edge, v0x154ec8140_0, v0x154ec7ef0_0, v0x154ec7fa0_0, v0x154ec0cd0_0;
S_0x154ec83e0 .scope module, "EX_OP_SELECTOR" "OpSelector" 11 23, 13 3 0, S_0x154ec7940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x154ef8150 .functor BUFZ 32, v0x154ec8c20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x154ef8240 .functor BUFZ 32, v0x154ec9310_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x148040a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x154ef8330 .functor XNOR 1, L_0x154ef79b0, L_0x148040a78, C4<0>, C4<0>;
L_0x148040ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x154ef84c0 .functor XNOR 1, L_0x154ef7f00, L_0x148040ac0, C4<0>, C4<0>;
v0x154ec9510_0 .net/2u *"_ivl_10", 0 0, L_0x148040ac0;  1 drivers
v0x154ec95b0_0 .net *"_ivl_12", 0 0, L_0x154ef84c0;  1 drivers
v0x154ec9650_0 .net/2u *"_ivl_4", 0 0, L_0x148040a78;  1 drivers
v0x154ec96e0_0 .net *"_ivl_6", 0 0, L_0x154ef8330;  1 drivers
v0x154ec9780_0 .net "alu_src1", 0 0, L_0x154ef79b0;  alias, 1 drivers
v0x154ec9860_0 .net "alu_src2", 0 0, L_0x154ef7f00;  alias, 1 drivers
v0x154ec9900_0 .net "data_op1", 31 0, v0x154ec8c20_0;  1 drivers
v0x154ec99a0_0 .net "data_op2", 31 0, v0x154ec9310_0;  1 drivers
v0x154ec9a50_0 .net "fwd_ex1", 1 0, v0x154ecbb90_0;  alias, 1 drivers
v0x154ec9b80_0 .net "fwd_ex2", 1 0, v0x154ecbcd0_0;  alias, 1 drivers
v0x154ec9c10_0 .net "imm", 31 0, L_0x154ef6930;  alias, 1 drivers
v0x154ec9ce0_0 .net "op1", 31 0, L_0x154ef83e0;  alias, 1 drivers
v0x154ec9d70_0 .net "op2", 31 0, L_0x154ef8570;  alias, 1 drivers
v0x154ec9e20_0 .net "pc", 31 0, L_0x154ef6770;  alias, 1 drivers
v0x154ec9eb0_0 .net "reg_write_data_mem", 31 0, L_0x154ef9ef0;  alias, 1 drivers
v0x154ec9f90_0 .net "reg_write_data_wb", 31 0, v0x154eee5f0_0;  alias, 1 drivers
v0x154eca070_0 .net "rs1_data", 31 0, L_0x154ef6a10;  alias, 1 drivers
v0x154eca200_0 .net "rs1_data_new", 31 0, L_0x154ef8150;  alias, 1 drivers
v0x154eca290_0 .net "rs2_data", 31 0, L_0x154ef6b50;  alias, 1 drivers
v0x154eca320_0 .net "rs2_data_new", 31 0, L_0x154ef8240;  alias, 1 drivers
L_0x154ef83e0 .functor MUXZ 32, L_0x154ef6770, v0x154ec8c20_0, L_0x154ef8330, C4<>;
L_0x154ef8570 .functor MUXZ 32, L_0x154ef6930, v0x154ec9310_0, L_0x154ef84c0, C4<>;
S_0x154ec8760 .scope module, "FWD_MUX_1" "FWD_MUX" 13 13, 14 2 0, S_0x154ec83e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x154ec89f0_0 .net "Data_EX", 31 0, L_0x154ef6a10;  alias, 1 drivers
v0x154ec8ab0_0 .net "Data_MEM", 31 0, L_0x154ef9ef0;  alias, 1 drivers
v0x154ec8b60_0 .net "Data_WB", 31 0, v0x154eee5f0_0;  alias, 1 drivers
v0x154ec8c20_0 .var "Data_out", 31 0;
v0x154ec8cd0_0 .net "fwd_ex", 1 0, v0x154ecbb90_0;  alias, 1 drivers
E_0x154ec89a0 .event edge, v0x154ec8cd0_0, v0x154ec89f0_0, v0x154ec8ab0_0, v0x154ec8b60_0;
S_0x154ec8e40 .scope module, "FWD_MUX_2" "FWD_MUX" 13 14, 14 2 0, S_0x154ec83e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x154ec90d0_0 .net "Data_EX", 31 0, L_0x154ef6b50;  alias, 1 drivers
v0x154ec9180_0 .net "Data_MEM", 31 0, L_0x154ef9ef0;  alias, 1 drivers
v0x154ec9240_0 .net "Data_WB", 31 0, v0x154eee5f0_0;  alias, 1 drivers
v0x154ec9310_0 .var "Data_out", 31 0;
v0x154ec93a0_0 .net "fwd_ex", 1 0, v0x154ecbcd0_0;  alias, 1 drivers
E_0x154ec9080 .event edge, v0x154ec93a0_0, v0x154ec90d0_0, v0x154ec8ab0_0, v0x154ec8b60_0;
S_0x154ecb4f0 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 7 287, 15 2 0, S_0x154eb9cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x154ecb820_0 .net "rd_mem", 4 0, L_0x154ef94a0;  alias, 1 drivers
v0x154ecb910_0 .net "rd_wb", 4 0, L_0x154efc7a0;  alias, 1 drivers
v0x154ecb9a0_0 .net "reg_write_mem", 0 0, L_0x154ef9080;  alias, 1 drivers
v0x154ecba30_0 .net "reg_write_wb", 0 0, L_0x154efc900;  alias, 1 drivers
v0x154ecbac0_0 .net "rs1_ex", 4 0, L_0x154ef6e10;  alias, 1 drivers
v0x154ecbb90_0 .var "rs1_fwd_ex", 1 0;
v0x154ecbc20_0 .net "rs2_ex", 4 0, L_0x154ef6fb0;  alias, 1 drivers
v0x154ecbcd0_0 .var "rs2_fwd_ex", 1 0;
E_0x154ecb7b0/0 .event edge, v0x154ec5770_0, v0x154ec4480_0, v0x154ecbac0_0, v0x154ecba30_0;
E_0x154ecb7b0/1 .event edge, v0x154ecb910_0, v0x154ecbc20_0;
E_0x154ecb7b0 .event/or E_0x154ecb7b0/0, E_0x154ecb7b0/1;
S_0x154ecbe30 .scope module, "forward_unit_id" "Forward_Unit_Id" 7 278, 16 2 0, S_0x154eb9cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x154ecc180_0 .net "branch_id", 0 0, L_0x154ef6390;  alias, 1 drivers
v0x154ecc220_0 .net "jal_id", 0 0, L_0x154ef6480;  alias, 1 drivers
v0x154ecc2c0_0 .net "jalr_id", 0 0, L_0x154ef6540;  alias, 1 drivers
v0x154ecc350_0 .net "rd_mem", 4 0, L_0x154ef94a0;  alias, 1 drivers
v0x154ecc3f0_0 .net "reg_write_mem", 0 0, L_0x154ef9080;  alias, 1 drivers
v0x154ecc4c0_0 .var "rs1_fwd_id", 1 0;
v0x154ecc570_0 .net "rs1_id", 4 0, L_0x154ef3f40;  alias, 1 drivers
v0x154ecc620_0 .var "rs2_fwd_id", 1 0;
v0x154ecc6d0_0 .net "rs2_id", 4 0, L_0x154ef3fc0;  alias, 1 drivers
E_0x154ecc120/0 .event edge, v0x154ec5770_0, v0x154ecc180_0, v0x154ec4480_0, v0x154ecc570_0;
E_0x154ecc120/1 .event edge, v0x154ecc2c0_0, v0x154ecc6d0_0;
E_0x154ecc120 .event/or E_0x154ecc120/0, E_0x154ecc120/1;
S_0x154ecc8c0 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 7 261, 17 2 0, S_0x154eb9cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /INPUT 1 "miss";
    .port_info 13 /OUTPUT 1 "stall_if";
    .port_info 14 /OUTPUT 1 "bubble_if";
    .port_info 15 /OUTPUT 1 "stall_id";
    .port_info 16 /OUTPUT 1 "bubble_id";
    .port_info 17 /OUTPUT 1 "stall_ex";
    .port_info 18 /OUTPUT 1 "bubble_ex";
    .port_info 19 /OUTPUT 1 "stall_mem";
    .port_info 20 /OUTPUT 1 "bubble_mem";
    .port_info 21 /OUTPUT 1 "stall_wb";
    .port_info 22 /OUTPUT 1 "bubble_wb";
L_0x154efc9b0 .functor OR 1, L_0x154ef6390, L_0x154ef6540, C4<0>, C4<0>;
L_0x154efcce0 .functor OR 1, L_0x154efca60, L_0x154efcb20, C4<0>, C4<0>;
L_0x154efcd90 .functor AND 1, L_0x154ef76d0, L_0x154efcce0, C4<1>, C4<1>;
L_0x154efd1a0 .functor OR 1, L_0x154efce40, L_0x154efd000, C4<0>, C4<0>;
L_0x154efd210 .functor AND 1, L_0x154ef91e0, L_0x154efd1a0, C4<1>, C4<1>;
L_0x154efd3c0 .functor OR 1, L_0x154efcd90, L_0x154efd210, C4<0>, C4<0>;
L_0x154efd430 .functor AND 1, L_0x154efc9b0, L_0x154efd3c0, C4<1>, C4<1>;
L_0x154efd560 .functor OR 1, L_0x154efd430, L_0x154efb250, C4<0>, C4<0>;
L_0x154efd690 .functor OR 1, L_0x154ef6390, L_0x154ef6540, C4<0>, C4<0>;
L_0x154ee2e50 .functor OR 1, L_0x154efd690, L_0x154ef6480, C4<0>, C4<0>;
L_0x154efd900 .functor BUFZ 1, L_0x154efd560, C4<0>, C4<0>, C4<0>;
L_0x154efda50 .functor BUFZ 1, L_0x154efd560, C4<0>, C4<0>, C4<0>;
L_0x154ef7ae0 .functor BUFZ 1, L_0x154ee2e50, C4<0>, C4<0>, C4<0>;
L_0x154ee26f0 .functor BUFZ 1, L_0x154efd560, C4<0>, C4<0>, C4<0>;
v0x154eccd20_0 .net *"_ivl_1", 0 0, L_0x154efc9b0;  1 drivers
v0x154eccdb0_0 .net *"_ivl_10", 0 0, L_0x154efce40;  1 drivers
v0x154ecce40_0 .net *"_ivl_12", 0 0, L_0x154efd000;  1 drivers
v0x154eccef0_0 .net *"_ivl_15", 0 0, L_0x154efd1a0;  1 drivers
v0x154eccf80_0 .net *"_ivl_17", 0 0, L_0x154efd210;  1 drivers
v0x154ecd060_0 .net *"_ivl_19", 0 0, L_0x154efd3c0;  1 drivers
v0x154ecd100_0 .net *"_ivl_2", 0 0, L_0x154efca60;  1 drivers
v0x154ecd1a0_0 .net *"_ivl_21", 0 0, L_0x154efd430;  1 drivers
v0x154ecd240_0 .net *"_ivl_25", 0 0, L_0x154efd690;  1 drivers
v0x154ecd350_0 .net *"_ivl_4", 0 0, L_0x154efcb20;  1 drivers
v0x154ecd3e0_0 .net *"_ivl_7", 0 0, L_0x154efcce0;  1 drivers
v0x154ecd480_0 .net *"_ivl_9", 0 0, L_0x154efcd90;  1 drivers
v0x154ecd520_0 .net "branch_id", 0 0, L_0x154ef6390;  alias, 1 drivers
v0x154ecd5d0_0 .net "bubble", 0 0, L_0x154ee2e50;  1 drivers
v0x154ecd660_0 .net "bubble_ex", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ecd6f0_0 .net "bubble_id", 0 0, L_0x154ef7ae0;  alias, 1 drivers
v0x154ecd780_0 .net "bubble_if", 0 0, L_0x1480412e8;  alias, 1 drivers
v0x154ecd910_0 .net "bubble_mem", 0 0, L_0x148041330;  alias, 1 drivers
v0x154ecd9a0_0 .net "bubble_wb", 0 0, L_0x148041378;  alias, 1 drivers
v0x154ecda30_0 .net "jal_id", 0 0, L_0x154ef6480;  alias, 1 drivers
v0x154ecdae0_0 .net "jalr_id", 0 0, L_0x154ef6540;  alias, 1 drivers
v0x154ecdb70_0 .net "mem_read_ex", 0 0, L_0x154ef7da0;  alias, 1 drivers
v0x154ecdc00_0 .net "mem_read_mem", 0 0, L_0x154ef91e0;  alias, 1 drivers
v0x154ecdc90_0 .net "miss", 0 0, L_0x154efb250;  alias, 1 drivers
v0x154ecdd20_0 .net "pc_src_id", 0 0, v0x154ee0520_0;  alias, 1 drivers
v0x154ecddb0_0 .net "rd_ex", 4 0, L_0x154ef6cb0;  alias, 1 drivers
v0x154ecde80_0 .net "rd_mem", 4 0, L_0x154ef94a0;  alias, 1 drivers
v0x154ecdf90_0 .net "reg_write_ex", 0 0, L_0x154ef76d0;  alias, 1 drivers
v0x154ece020_0 .net "rs1_id", 4 0, L_0x154ef3f40;  alias, 1 drivers
v0x154ece0b0_0 .net "rs2_id", 4 0, L_0x154ef3fc0;  alias, 1 drivers
v0x154ece140_0 .net "rst", 0 0, v0x154ef37f0_0;  alias, 1 drivers
v0x154ece210_0 .net "stall", 0 0, L_0x154efd560;  1 drivers
v0x154ece2a0_0 .net "stall_ex", 0 0, L_0x148041210;  alias, 1 drivers
v0x154ecd810_0 .net "stall_id", 0 0, L_0x154efda50;  alias, 1 drivers
v0x154ece530_0 .net "stall_if", 0 0, L_0x154efd900;  alias, 1 drivers
v0x154ece5c0_0 .net "stall_mem", 0 0, L_0x148041258;  alias, 1 drivers
v0x154ece650_0 .net "stall_wb", 0 0, L_0x1480412a0;  alias, 1 drivers
L_0x154efca60 .cmp/eq 5, L_0x154ef6cb0, L_0x154ef3f40;
L_0x154efcb20 .cmp/eq 5, L_0x154ef6cb0, L_0x154ef3fc0;
L_0x154efce40 .cmp/eq 5, L_0x154ef94a0, L_0x154ef3f40;
L_0x154efd000 .cmp/eq 5, L_0x154ef94a0, L_0x154ef3fc0;
S_0x154ece8d0 .scope module, "id_ex" "ID_EX" 7 114, 18 2 0, S_0x154eb9cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x154ed9bf0_0 .net "alu_src1_ex", 0 0, L_0x154ef79b0;  alias, 1 drivers
v0x154ed9c80_0 .net "alu_src1_id", 0 0, v0x154edc550_0;  alias, 1 drivers
v0x154ed9d10_0 .net "alu_src2_ex", 0 0, L_0x154ef7f00;  alias, 1 drivers
v0x154ed9dc0_0 .net "alu_src2_id", 0 0, v0x154edc640_0;  alias, 1 drivers
v0x154ed9e70_0 .net "alu_type_ex", 3 0, L_0x154ef7150;  alias, 1 drivers
v0x154ed9f40_0 .net "alu_type_id", 3 0, v0x154edc710_0;  alias, 1 drivers
v0x154ed9fd0_0 .net "branch_ex", 0 0, L_0x154ef7c60;  1 drivers
v0x154eda060_0 .net "branch_id", 0 0, L_0x154ef6390;  alias, 1 drivers
v0x154eda0f0_0 .net "bubble_ex", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154eda200_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154eda290_0 .net "imm_ex", 31 0, L_0x154ef6930;  alias, 1 drivers
v0x154eda320_0 .net "imm_id", 31 0, v0x154edf550_0;  alias, 1 drivers
v0x154eda3d0_0 .net "instr_funct3_ex", 2 0, L_0x154ef72b0;  alias, 1 drivers
v0x154eda460_0 .net "instr_funct3_id", 2 0, L_0x154ef65b0;  alias, 1 drivers
v0x154eda4f0_0 .net "jal_ex", 0 0, L_0x154ef8060;  1 drivers
v0x154eda580_0 .net "jal_id", 0 0, L_0x154ef6480;  alias, 1 drivers
v0x154eda610_0 .net "jalr_ex", 0 0, L_0x154ef7830;  1 drivers
v0x154eda7c0_0 .net "jalr_id", 0 0, L_0x154ef6540;  alias, 1 drivers
v0x154eda850_0 .net "mem_read_ex", 0 0, L_0x154ef7da0;  alias, 1 drivers
v0x154eda8e0_0 .net "mem_read_id", 0 0, v0x154edd590_0;  alias, 1 drivers
v0x154eda990_0 .net "mem_write_ex", 0 0, L_0x154ef7570;  alias, 1 drivers
v0x154edaa20_0 .net "mem_write_id", 0 0, v0x154edd6a0_0;  alias, 1 drivers
v0x154edaab0_0 .net "pc_ex", 31 0, L_0x154ef6770;  alias, 1 drivers
v0x154edab40_0 .net "pc_id", 31 0, L_0x154ef3c20;  alias, 1 drivers
v0x154edabd0_0 .net "pc_plus4_ex", 31 0, L_0x154ef6850;  alias, 1 drivers
v0x154edac60_0 .net "pc_plus4_id", 31 0, L_0x154ef3da0;  alias, 1 drivers
v0x154edad10_0 .net "rd_ex", 4 0, L_0x154ef6cb0;  alias, 1 drivers
v0x154edae20_0 .net "rd_id", 4 0, L_0x154ef3e50;  alias, 1 drivers
v0x154edaed0_0 .net "reg_src_ex", 1 0, L_0x154ef7410;  alias, 1 drivers
v0x154edaf60_0 .net "reg_src_id", 1 0, v0x154edd800_0;  alias, 1 drivers
v0x154edaff0_0 .net "reg_write_ex", 0 0, L_0x154ef76d0;  alias, 1 drivers
v0x154edb100_0 .net "reg_write_id", 0 0, v0x154edd960_0;  alias, 1 drivers
v0x154edb190_0 .net "rs1_data_ex", 31 0, L_0x154ef6a10;  alias, 1 drivers
v0x154edb420_0 .net "rs1_data_id", 31 0, L_0x154ef61b0;  alias, 1 drivers
v0x154edb4b0_0 .net "rs1_ex", 4 0, L_0x154ef6e10;  alias, 1 drivers
v0x154edb540_0 .net "rs1_id", 4 0, L_0x154ef3f40;  alias, 1 drivers
v0x154edb5d0_0 .net "rs2_data_ex", 31 0, L_0x154ef6b50;  alias, 1 drivers
v0x154edb660_0 .net "rs2_data_id", 31 0, L_0x154ef62a0;  alias, 1 drivers
v0x154edb710_0 .net "rs2_ex", 4 0, L_0x154ef6fb0;  alias, 1 drivers
v0x154edb7a0_0 .net "rs2_id", 4 0, L_0x154ef3fc0;  alias, 1 drivers
v0x154edb830_0 .net "stall_ex", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ecef50 .scope module, "ID_EX_alu_src1" "PipeDff" 18 41, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x154ecf110 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x154ef79b0 .functor BUFZ 1, v0x154ecf560_0, C4<0>, C4<0>, C4<0>;
v0x154ecf230_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ecf2e0_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ecf370_0 .net "data_in", 0 0, v0x154edc550_0;  alias, 1 drivers
v0x154ecf400_0 .net "data_out", 0 0, L_0x154ef79b0;  alias, 1 drivers
v0x154ecf490_0 .net "data_out_wire", 0 0, v0x154ecf560_0;  1 drivers
v0x154ecf560_0 .var "data_reg", 0 0;
L_0x148040910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ecf600_0 .net "default_val", 0 0, L_0x148040910;  1 drivers
v0x154ecf6b0_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ecf7c0 .scope module, "ID_EX_alu_src2" "PipeDff" 18 44, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x154ecf990 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x154ef7f00 .functor BUFZ 1, v0x154ecffd0_0, C4<0>, C4<0>, C4<0>;
v0x154ecfb50_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ecfc20_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ec3130_0 .net "data_in", 0 0, v0x154edc640_0;  alias, 1 drivers
v0x154ecfeb0_0 .net "data_out", 0 0, L_0x154ef7f00;  alias, 1 drivers
v0x154ecff40_0 .net "data_out_wire", 0 0, v0x154ecffd0_0;  1 drivers
v0x154ecffd0_0 .var "data_reg", 0 0;
L_0x1480409e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ed0060_0 .net "default_val", 0 0, L_0x1480409e8;  1 drivers
v0x154ed00f0_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed0210 .scope module, "ID_EX_alu_type" "PipeDff" 18 33, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x154ed03d0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000100>;
L_0x154ef7150 .functor BUFZ 4, v0x154ed08a0_0, C4<0000>, C4<0000>, C4<0000>;
v0x154ed0590_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed0620_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed06b0_0 .net "data_in", 3 0, v0x154edc710_0;  alias, 1 drivers
v0x154ed0740_0 .net "data_out", 3 0, L_0x154ef7150;  alias, 1 drivers
v0x154ed07d0_0 .net "data_out_wire", 3 0, v0x154ed08a0_0;  1 drivers
v0x154ed08a0_0 .var "data_reg", 3 0;
L_0x148040760 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x154ed0940_0 .net "default_val", 3 0, L_0x148040760;  1 drivers
v0x154ed09f0_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed0b10 .scope module, "ID_EX_branch" "PipeDff" 18 42, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x154ed0cd0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x154ef7c60 .functor BUFZ 1, v0x154ed11d0_0, C4<0>, C4<0>, C4<0>;
v0x154ed0e60_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed0f00_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed0fa0_0 .net "data_in", 0 0, L_0x154ef6390;  alias, 1 drivers
v0x154ed1070_0 .net "data_out", 0 0, L_0x154ef7c60;  alias, 1 drivers
v0x154ed1100_0 .net "data_out_wire", 0 0, v0x154ed11d0_0;  1 drivers
v0x154ed11d0_0 .var "data_reg", 0 0;
L_0x148040958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ed1270_0 .net "default_val", 0 0, L_0x148040958;  1 drivers
v0x154ed1320_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed14a0 .scope module, "ID_EX_imm" "PipeDff" 18 25, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154ed1660 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154ef6930 .functor BUFZ 32, v0x154ed1b60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ed17f0_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed1890_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed1930_0 .net "data_in", 31 0, v0x154edf550_0;  alias, 1 drivers
v0x154ed19c0_0 .net "data_out", 31 0, L_0x154ef6930;  alias, 1 drivers
v0x154ed1ad0_0 .net "data_out_wire", 31 0, v0x154ed1b60_0;  1 drivers
v0x154ed1b60_0 .var "data_reg", 31 0;
L_0x1480405b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ed1bf0_0 .net "default_val", 31 0, L_0x1480405b0;  1 drivers
v0x154ed1c90_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed1db0 .scope module, "ID_EX_instr_funct3" "PipeDff" 18 34, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x154ed1f70 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x154ef72b0 .functor BUFZ 3, v0x154ed2430_0, C4<000>, C4<000>, C4<000>;
v0x154ed2100_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed21a0_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed2240_0 .net "data_in", 2 0, L_0x154ef65b0;  alias, 1 drivers
v0x154ed22d0_0 .net "data_out", 2 0, L_0x154ef72b0;  alias, 1 drivers
v0x154ed2360_0 .net "data_out_wire", 2 0, v0x154ed2430_0;  1 drivers
v0x154ed2430_0 .var "data_reg", 2 0;
L_0x1480407a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x154ed24d0_0 .net "default_val", 2 0, L_0x1480407a8;  1 drivers
v0x154ed2580_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed26a0 .scope module, "ID_EX_jal" "PipeDff" 18 45, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x154ed2860 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x154ef8060 .functor BUFZ 1, v0x154ed2d20_0, C4<0>, C4<0>, C4<0>;
v0x154ed29f0_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed2a90_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed2b30_0 .net "data_in", 0 0, L_0x154ef6480;  alias, 1 drivers
v0x154ed2bc0_0 .net "data_out", 0 0, L_0x154ef8060;  alias, 1 drivers
v0x154ed2c50_0 .net "data_out_wire", 0 0, v0x154ed2d20_0;  1 drivers
v0x154ed2d20_0 .var "data_reg", 0 0;
L_0x148040a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ed2dc0_0 .net "default_val", 0 0, L_0x148040a30;  1 drivers
v0x154ed2e70_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed2f90 .scope module, "ID_EX_jalr" "PipeDff" 18 40, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x154ed3150 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x154ef7830 .functor BUFZ 1, v0x154ed36c0_0, C4<0>, C4<0>, C4<0>;
v0x154ed32e0_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed3480_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed3510_0 .net "data_in", 0 0, L_0x154ef6540;  alias, 1 drivers
v0x154ed35a0_0 .net "data_out", 0 0, L_0x154ef7830;  alias, 1 drivers
v0x154ed3630_0 .net "data_out_wire", 0 0, v0x154ed36c0_0;  1 drivers
v0x154ed36c0_0 .var "data_reg", 0 0;
L_0x1480408c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ed3750_0 .net "default_val", 0 0, L_0x1480408c8;  1 drivers
v0x154ed37e0_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed39e0 .scope module, "ID_EX_mem_read" "PipeDff" 18 43, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x154ed0180 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x154ef7da0 .functor BUFZ 1, v0x154ed4010_0, C4<0>, C4<0>, C4<0>;
v0x154ed3d20_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed3db0_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed3e50_0 .net "data_in", 0 0, v0x154edd590_0;  alias, 1 drivers
v0x154ed3ee0_0 .net "data_out", 0 0, L_0x154ef7da0;  alias, 1 drivers
v0x154ed3f70_0 .net "data_out_wire", 0 0, v0x154ed4010_0;  1 drivers
v0x154ed4010_0 .var "data_reg", 0 0;
L_0x1480409a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ed40c0_0 .net "default_val", 0 0, L_0x1480409a0;  1 drivers
v0x154ed4170_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed4290 .scope module, "ID_EX_mem_write" "PipeDff" 18 38, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x154ed4450 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x154ef7570 .functor BUFZ 1, v0x154ed4910_0, C4<0>, C4<0>, C4<0>;
v0x154ed45e0_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed4680_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed4720_0 .net "data_in", 0 0, v0x154edd6a0_0;  alias, 1 drivers
v0x154ed47b0_0 .net "data_out", 0 0, L_0x154ef7570;  alias, 1 drivers
v0x154ed4840_0 .net "data_out_wire", 0 0, v0x154ed4910_0;  1 drivers
v0x154ed4910_0 .var "data_reg", 0 0;
L_0x148040838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ed49b0_0 .net "default_val", 0 0, L_0x148040838;  1 drivers
v0x154ed4a60_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed4b80 .scope module, "ID_EX_pc" "PipeDff" 18 23, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154ed4d40 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154ef6770 .functor BUFZ 32, v0x154ed5200_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ed4ed0_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed4f70_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed5010_0 .net "data_in", 31 0, L_0x154ef3c20;  alias, 1 drivers
v0x154ed50a0_0 .net "data_out", 31 0, L_0x154ef6770;  alias, 1 drivers
v0x154ed5130_0 .net "data_out_wire", 31 0, v0x154ed5200_0;  1 drivers
v0x154ed5200_0 .var "data_reg", 31 0;
L_0x148040520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ed52a0_0 .net "default_val", 31 0, L_0x148040520;  1 drivers
v0x154ed5350_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed5470 .scope module, "ID_EX_pc_plus4" "PipeDff" 18 24, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154ed5630 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154ef6850 .functor BUFZ 32, v0x154ed5af0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ed57c0_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed5860_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed5900_0 .net "data_in", 31 0, L_0x154ef3da0;  alias, 1 drivers
v0x154ed5990_0 .net "data_out", 31 0, L_0x154ef6850;  alias, 1 drivers
v0x154ed5a20_0 .net "data_out_wire", 31 0, v0x154ed5af0_0;  1 drivers
v0x154ed5af0_0 .var "data_reg", 31 0;
L_0x148040568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ed5b90_0 .net "default_val", 31 0, L_0x148040568;  1 drivers
v0x154ed5c40_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed5d60 .scope module, "ID_EX_rd" "PipeDff" 18 29, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x154ed5f20 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x154ef6cb0 .functor BUFZ 5, v0x154ed63b0_0, C4<00000>, C4<00000>, C4<00000>;
v0x154ed60b0_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed6150_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed61f0_0 .net "data_in", 4 0, L_0x154ef3e50;  alias, 1 drivers
v0x154ed6280_0 .net "data_out", 4 0, L_0x154ef6cb0;  alias, 1 drivers
v0x154ed6310_0 .net "data_out_wire", 4 0, v0x154ed63b0_0;  1 drivers
v0x154ed63b0_0 .var "data_reg", 4 0;
L_0x148040688 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x154ed6460_0 .net "default_val", 4 0, L_0x148040688;  1 drivers
v0x154ed6510_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed6630 .scope module, "ID_EX_reg_src" "PipeDff" 18 35, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x154ed67f0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x154ef7410 .functor BUFZ 2, v0x154ed6cb0_0, C4<00>, C4<00>, C4<00>;
v0x154ed6980_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed6a20_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed6ac0_0 .net "data_in", 1 0, v0x154edd800_0;  alias, 1 drivers
v0x154ed6b50_0 .net "data_out", 1 0, L_0x154ef7410;  alias, 1 drivers
v0x154ed6be0_0 .net "data_out_wire", 1 0, v0x154ed6cb0_0;  1 drivers
v0x154ed6cb0_0 .var "data_reg", 1 0;
L_0x1480407f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154ed6d50_0 .net "default_val", 1 0, L_0x1480407f0;  1 drivers
v0x154ed6e00_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed6f20 .scope module, "ID_EX_reg_write" "PipeDff" 18 39, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x154ed70e0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x154ef76d0 .functor BUFZ 1, v0x154ed7570_0, C4<0>, C4<0>, C4<0>;
v0x154ed7270_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed7310_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed73b0_0 .net "data_in", 0 0, v0x154edd960_0;  alias, 1 drivers
v0x154ed7440_0 .net "data_out", 0 0, L_0x154ef76d0;  alias, 1 drivers
v0x154ed74d0_0 .net "data_out_wire", 0 0, v0x154ed7570_0;  1 drivers
v0x154ed7570_0 .var "data_reg", 0 0;
L_0x148040880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154ed7620_0 .net "default_val", 0 0, L_0x148040880;  1 drivers
v0x154ed76d0_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed77f0 .scope module, "ID_EX_rs1" "PipeDff" 18 30, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x154ed79b0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x154ef6e10 .functor BUFZ 5, v0x154ed7f90_0, C4<00000>, C4<00000>, C4<00000>;
v0x154ed7b40_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed3380_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed7de0_0 .net "data_in", 4 0, L_0x154ef3f40;  alias, 1 drivers
v0x154ed7e70_0 .net "data_out", 4 0, L_0x154ef6e10;  alias, 1 drivers
v0x154ed7f00_0 .net "data_out_wire", 4 0, v0x154ed7f90_0;  1 drivers
v0x154ed7f90_0 .var "data_reg", 4 0;
L_0x1480406d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x154ed8020_0 .net "default_val", 4 0, L_0x1480406d0;  1 drivers
v0x154ed80c0_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed8350 .scope module, "ID_EX_rs1_data" "PipeDff" 18 26, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154ed85c0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154ef6a10 .functor BUFZ 32, v0x154ed89b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ed86d0_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed8760_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed87f0_0 .net "data_in", 31 0, L_0x154ef61b0;  alias, 1 drivers
v0x154ed8880_0 .net "data_out", 31 0, L_0x154ef6a10;  alias, 1 drivers
v0x154ed8910_0 .net "data_out_wire", 31 0, v0x154ed89b0_0;  1 drivers
v0x154ed89b0_0 .var "data_reg", 31 0;
L_0x1480405f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ed8a60_0 .net "default_val", 31 0, L_0x1480405f8;  1 drivers
v0x154ed8b10_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed8c30 .scope module, "ID_EX_rs2" "PipeDff" 18 31, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x154ed8df0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x154ef6fb0 .functor BUFZ 5, v0x154ed90c0_0, C4<00000>, C4<00000>, C4<00000>;
v0x154ed8f80_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed9020_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ecfcb0_0 .net "data_in", 4 0, L_0x154ef3fc0;  alias, 1 drivers
v0x154ecfd40_0 .net "data_out", 4 0, L_0x154ef6fb0;  alias, 1 drivers
v0x154ecfdd0_0 .net "data_out_wire", 4 0, v0x154ed90c0_0;  1 drivers
v0x154ed90c0_0 .var "data_reg", 4 0;
L_0x148040718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x154ed9150_0 .net "default_val", 4 0, L_0x148040718;  1 drivers
v0x154ed9200_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154ed9320 .scope module, "ID_EX_rs2_data" "PipeDff" 18 27, 10 1 0, S_0x154ece8d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154ed94e0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154ef6b50 .functor BUFZ 32, v0x154ed9970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ed9670_0 .net "bubble", 0 0, L_0x154ee26f0;  alias, 1 drivers
v0x154ed9710_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ed97b0_0 .net "data_in", 31 0, L_0x154ef62a0;  alias, 1 drivers
v0x154ed9840_0 .net "data_out", 31 0, L_0x154ef6b50;  alias, 1 drivers
v0x154ed98d0_0 .net "data_out_wire", 31 0, v0x154ed9970_0;  1 drivers
v0x154ed9970_0 .var "data_reg", 31 0;
L_0x148040640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ed9a20_0 .net "default_val", 31 0, L_0x148040640;  1 drivers
v0x154ed9ad0_0 .net "stall", 0 0, L_0x148041210;  alias, 1 drivers
S_0x154edbc50 .scope module, "id_module" "ID_MODULE" 7 74, 19 7 0, S_0x154eb9cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x154ef3e50 .functor BUFZ 5, v0x154edd8d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x154ef3f40 .functor BUFZ 5, v0x154edda30_0, C4<00000>, C4<00000>, C4<00000>;
L_0x154ef3fc0 .functor BUFZ 5, v0x154eddac0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x154ef41c0 .functor OR 1, L_0x154efc900, L_0x154ef40a0, C4<0>, C4<0>;
L_0x154ef43d0 .functor OR 1, L_0x154ef41c0, L_0x154ef4290, C4<0>, C4<0>;
L_0x154ef61b0 .functor BUFZ 32, L_0x154ef4ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x154ef62a0 .functor BUFZ 32, L_0x154ef5450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x154ef6390 .functor BUFZ 1, v0x154edcff0_0, C4<0>, C4<0>, C4<0>;
L_0x154ef6480 .functor BUFZ 1, v0x154edd3a0_0, C4<0>, C4<0>, C4<0>;
L_0x154ef6540 .functor BUFZ 1, v0x154edd440_0, C4<0>, C4<0>, C4<0>;
L_0x154ef65b0 .functor BUFZ 3, v0x154edd2c0_0, C4<000>, C4<000>, C4<000>;
v0x154ee1e20_0 .net "R_Addr1", 4 0, v0x154edda30_0;  1 drivers
v0x154ee1ed0_0 .net "R_Addr2", 4 0, v0x154eddac0_0;  1 drivers
v0x154ee1fb0_0 .net "W_Addr", 4 0, v0x154edd8d0_0;  1 drivers
v0x154ee2040_0 .net *"_ivl_11", 0 0, L_0x154ef41c0;  1 drivers
L_0x148040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154ee20d0_0 .net/2u *"_ivl_12", 1 0, L_0x148040178;  1 drivers
v0x154ee21c0_0 .net *"_ivl_14", 0 0, L_0x154ef4290;  1 drivers
L_0x148040130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154ee2260_0 .net/2u *"_ivl_6", 1 0, L_0x148040130;  1 drivers
v0x154ee2310_0 .net *"_ivl_8", 0 0, L_0x154ef40a0;  1 drivers
v0x154ee23b0_0 .net "alu_src1", 0 0, v0x154edc550_0;  alias, 1 drivers
v0x154ee24c0_0 .net "alu_src2", 0 0, v0x154edc640_0;  alias, 1 drivers
v0x154ee2550_0 .net "alu_type", 3 0, v0x154edc710_0;  alias, 1 drivers
v0x154ee2660_0 .net "branch", 0 0, L_0x154ef6390;  alias, 1 drivers
v0x154ee2770_0 .net "branch_inn", 0 0, v0x154edcff0_0;  1 drivers
v0x154ee2800_0 .net "branch_type", 2 0, L_0x154ef4530;  1 drivers
v0x154ee2890_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ee2920_0 .net "funct3_inn", 2 0, v0x154edd2c0_0;  1 drivers
v0x154ee29b0_0 .net "imm", 31 0, v0x154edf550_0;  alias, 1 drivers
v0x154ee2b40_0 .net "instr", 31 0, L_0x154ef3ae0;  alias, 1 drivers
v0x154ee2bd0_0 .net "instr_funct3", 2 0, L_0x154ef65b0;  alias, 1 drivers
v0x154ee2ca0_0 .net "jal", 0 0, L_0x154ef6480;  alias, 1 drivers
v0x154ee2d30_0 .net "jal_inn", 0 0, v0x154edd3a0_0;  1 drivers
v0x154ee2dc0_0 .net "jalr", 0 0, L_0x154ef6540;  alias, 1 drivers
v0x154ee2ed0_0 .net "jalr_inn", 0 0, v0x154edd440_0;  1 drivers
v0x154ee2f60_0 .net "less_than", 0 0, L_0x154ef6090;  1 drivers
v0x154ee3030_0 .net "load_type", 2 0, L_0x154ef45a0;  1 drivers
v0x154ee30c0_0 .net "mem_read", 0 0, v0x154edd590_0;  alias, 1 drivers
v0x154ee3150_0 .net "mem_write", 0 0, v0x154edd6a0_0;  alias, 1 drivers
v0x154ee31e0_0 .net "new_pc", 31 0, v0x154ee0200_0;  alias, 1 drivers
v0x154ee3270_0 .net "pc", 31 0, L_0x154ef3c20;  alias, 1 drivers
v0x154ee3300_0 .net "pc_plus4", 31 0, L_0x154ef3da0;  alias, 1 drivers
v0x154ee3390_0 .net "pc_src", 0 0, v0x154ee0520_0;  alias, 1 drivers
v0x154ee3460_0 .net "rd", 4 0, L_0x154ef3e50;  alias, 1 drivers
v0x154ee3530_0 .net "rd_wb", 4 0, L_0x154efc7a0;  alias, 1 drivers
v0x154ee2a80_0 .net "reg_src", 1 0, v0x154edd800_0;  alias, 1 drivers
v0x154ee37c0_0 .net "reg_write_data_mem", 31 0, L_0x154ef9ef0;  alias, 1 drivers
v0x154ee3850_0 .net "reg_write_data_wb", 31 0, v0x154eee5f0_0;  alias, 1 drivers
v0x154ee38e0_0 .net "reg_write_enable", 0 0, L_0x154ef43d0;  1 drivers
v0x154ee3970_0 .net "reg_write_in", 0 0, L_0x154efc900;  alias, 1 drivers
v0x154ee3a00_0 .net "reg_write_out", 0 0, v0x154edd960_0;  alias, 1 drivers
v0x154ee3a90_0 .net "rs1", 4 0, L_0x154ef3f40;  alias, 1 drivers
v0x154ee3ba0_0 .net "rs1_data", 31 0, L_0x154ef61b0;  alias, 1 drivers
v0x154ee3c30_0 .net "rs1_data_new", 31 0, L_0x154ef5690;  1 drivers
v0x154ee3cc0_0 .net "rs1_data_old", 31 0, L_0x154ef4ec0;  1 drivers
v0x154ee3d90_0 .net "rs1_fwd_id", 1 0, v0x154ecc4c0_0;  alias, 1 drivers
v0x154ee3e60_0 .net "rs2", 4 0, L_0x154ef3fc0;  alias, 1 drivers
v0x154ee3f70_0 .net "rs2_data", 31 0, L_0x154ef62a0;  alias, 1 drivers
v0x154ee4000_0 .net "rs2_data_new", 31 0, L_0x154ef58d0;  1 drivers
v0x154ee40d0_0 .net "rs2_data_old", 31 0, L_0x154ef5450;  1 drivers
v0x154ee41a0_0 .net "rs2_fwd_id", 1 0, v0x154ecc620_0;  alias, 1 drivers
v0x154ee4270_0 .net "store_type", 2 0, L_0x154ef4690;  1 drivers
v0x154ee4300_0 .net "zero", 0 0, L_0x154ef5b30;  1 drivers
L_0x154ef40a0 .cmp/ne 2, v0x154ecc4c0_0, L_0x148040130;
L_0x154ef4290 .cmp/ne 2, v0x154ecc620_0, L_0x148040178;
S_0x154edc1c0 .scope module, "ID_ALU_Control" "ALUControl" 19 65, 20 3 0, S_0x154edbc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x154edc3e0_0 .net "R_Data1", 31 0, L_0x154ef5690;  alias, 1 drivers
v0x154edc4a0_0 .net "R_Data2", 31 0, L_0x154ef58d0;  alias, 1 drivers
v0x154edc550_0 .var "alu_src1", 0 0;
v0x154edc640_0 .var "alu_src2", 0 0;
v0x154edc710_0 .var "alu_type", 3 0;
v0x154edc820_0 .net "funct3", 2 0, L_0x154ef48e0;  1 drivers
v0x154edc8b0_0 .net "funct7", 6 0, L_0x154ef4980;  1 drivers
v0x154edc940_0 .net "imm", 31 0, v0x154edf550_0;  alias, 1 drivers
v0x154edca10_0 .net "instr", 31 0, L_0x154ef3ae0;  alias, 1 drivers
v0x154edcb20_0 .net "opcode", 6 0, L_0x154ef4740;  1 drivers
E_0x154eceb80 .event edge, v0x154edcb20_0, v0x154edc820_0, v0x154edc8b0_0;
L_0x154ef4740 .part L_0x154ef3ae0, 0, 7;
L_0x154ef48e0 .part L_0x154ef3ae0, 12, 3;
L_0x154ef4980 .part L_0x154ef3ae0, 25, 7;
S_0x154edcc10 .scope module, "ID_Control_Unit" "ControlUnit" 19 45, 21 3 0, S_0x154edbc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x154ef4530 .functor BUFZ 3, v0x154edd140_0, C4<000>, C4<000>, C4<000>;
L_0x154ef45a0 .functor BUFZ 3, v0x154edd140_0, C4<000>, C4<000>, C4<000>;
L_0x154ef4690 .functor BUFZ 3, v0x154edd140_0, C4<000>, C4<000>, C4<000>;
v0x154edcff0_0 .var "branch", 0 0;
v0x154edd090_0 .net "branch_type", 2 0, L_0x154ef4530;  alias, 1 drivers
v0x154edd140_0 .var "funct3", 2 0;
v0x154edd200_0 .net "instr", 31 0, L_0x154ef3ae0;  alias, 1 drivers
v0x154edd2c0_0 .var "instr_funct3", 2 0;
v0x154edd3a0_0 .var "jal", 0 0;
v0x154edd440_0 .var "jalr", 0 0;
v0x154edd4e0_0 .net "load_type", 2 0, L_0x154ef45a0;  alias, 1 drivers
v0x154edd590_0 .var "mem_read", 0 0;
v0x154edd6a0_0 .var "mem_write", 0 0;
v0x154edd770_0 .var "opcode", 6 0;
v0x154edd800_0 .var "reg_src", 1 0;
v0x154edd8d0_0 .var "reg_write_addr", 4 0;
v0x154edd960_0 .var "reg_write_enable", 0 0;
v0x154edda30_0 .var "rs1_read_addr", 4 0;
v0x154eddac0_0 .var "rs2_read_addr", 4 0;
v0x154eddb60_0 .net "store_type", 2 0, L_0x154ef4690;  alias, 1 drivers
E_0x154eceb40 .event edge, v0x154edca10_0, v0x154edd140_0, v0x154edd770_0;
S_0x154eddde0 .scope module, "ID_ID_Control" "ID_Control" 19 87, 22 2 0, S_0x154edbc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 4 "alu_type";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /OUTPUT 32 "rs1_data_update";
    .port_info 9 /OUTPUT 32 "rs2_data_update";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "less_than";
L_0x154ef5e10 .functor OR 1, L_0x154ef5cd0, L_0x154ef5d70, C4<0>, C4<0>;
L_0x148040400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x154ede0e0_0 .net/2u *"_ivl_0", 1 0, L_0x148040400;  1 drivers
L_0x148040490 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x154ede170_0 .net/2u *"_ivl_14", 2 0, L_0x148040490;  1 drivers
v0x154ede220_0 .net *"_ivl_16", 0 0, L_0x154ef5cd0;  1 drivers
L_0x1480404d8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x154ede2d0_0 .net/2u *"_ivl_18", 2 0, L_0x1480404d8;  1 drivers
v0x154ede380_0 .net *"_ivl_2", 0 0, L_0x154ef55b0;  1 drivers
v0x154ede460_0 .net *"_ivl_20", 0 0, L_0x154ef5d70;  1 drivers
v0x154ede500_0 .net *"_ivl_23", 0 0, L_0x154ef5e10;  1 drivers
v0x154ede5a0_0 .net *"_ivl_24", 0 0, L_0x154ef5f00;  1 drivers
v0x154ede640_0 .net *"_ivl_26", 0 0, L_0x154ef5fa0;  1 drivers
L_0x148040448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x154ede750_0 .net/2u *"_ivl_6", 1 0, L_0x148040448;  1 drivers
v0x154ede7f0_0 .net *"_ivl_8", 0 0, L_0x154ef5830;  1 drivers
v0x154ede890_0 .net "alu_type", 3 0, v0x154edc710_0;  alias, 1 drivers
v0x154ede930_0 .net "branch", 0 0, v0x154edcff0_0;  alias, 1 drivers
v0x154ede9e0_0 .net "funct3", 2 0, v0x154edd2c0_0;  alias, 1 drivers
v0x154edea70_0 .net "less_than", 0 0, L_0x154ef6090;  alias, 1 drivers
v0x154edeb00_0 .net "reg_write_data_mem", 31 0, L_0x154ef9ef0;  alias, 1 drivers
v0x154edec10_0 .net "rs1_data", 31 0, L_0x154ef4ec0;  alias, 1 drivers
v0x154ededa0_0 .net "rs1_data_update", 31 0, L_0x154ef5690;  alias, 1 drivers
v0x154edee30_0 .net "rs1_fwd_id", 1 0, v0x154ecc4c0_0;  alias, 1 drivers
v0x154edeec0_0 .net "rs2_data", 31 0, L_0x154ef5450;  alias, 1 drivers
v0x154edef50_0 .net "rs2_data_update", 31 0, L_0x154ef58d0;  alias, 1 drivers
v0x154edefe0_0 .net "rs2_fwd_id", 1 0, v0x154ecc620_0;  alias, 1 drivers
v0x154edf070_0 .net "zero", 0 0, L_0x154ef5b30;  alias, 1 drivers
L_0x154ef55b0 .cmp/eq 2, v0x154ecc4c0_0, L_0x148040400;
L_0x154ef5690 .functor MUXZ 32, L_0x154ef4ec0, L_0x154ef9ef0, L_0x154ef55b0, C4<>;
L_0x154ef5830 .cmp/eq 2, v0x154ecc620_0, L_0x148040448;
L_0x154ef58d0 .functor MUXZ 32, L_0x154ef5450, L_0x154ef9ef0, L_0x154ef5830, C4<>;
L_0x154ef5b30 .cmp/eq 32, L_0x154ef5690, L_0x154ef58d0;
L_0x154ef5cd0 .cmp/eq 3, v0x154edd2c0_0, L_0x148040490;
L_0x154ef5d70 .cmp/eq 3, v0x154edd2c0_0, L_0x1480404d8;
L_0x154ef5f00 .cmp/gt 32, L_0x154ef58d0, L_0x154ef5690;
L_0x154ef5fa0 .cmp/gt.s 32, L_0x154ef58d0, L_0x154ef5690;
L_0x154ef6090 .functor MUXZ 1, L_0x154ef5fa0, L_0x154ef5f00, L_0x154ef5e10, C4<>;
S_0x154edf220 .scope module, "ID_Imm_Gen" "ImmGen" 19 37, 23 3 0, S_0x154edbc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x154edf490_0 .var "funct3", 2 0;
v0x154edf550_0 .var "imm", 31 0;
v0x154edf5f0_0 .var "imm12", 11 0;
v0x154edf680_0 .var "imm20", 20 0;
v0x154edf710_0 .var "immtemp", 31 0;
v0x154edf7f0_0 .net "instr", 31 0, L_0x154ef3ae0;  alias, 1 drivers
v0x154edf8d0_0 .var "opcode", 6 0;
E_0x154edf420/0 .event edge, v0x154edca10_0, v0x154edf8d0_0, v0x154edf490_0, v0x154edf710_0;
E_0x154edf420/1 .event edge, v0x154edf5f0_0, v0x154edf680_0;
E_0x154edf420 .event/or E_0x154edf420/0, E_0x154edf420/1;
S_0x154edf990 .scope module, "ID_PC_EX" "PC_EX" 19 98, 24 2 0, S_0x154edbc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x154edfda0_0 .net "branch", 0 0, v0x154edcff0_0;  alias, 1 drivers
v0x154edfe70_0 .net "branch_type", 2 0, L_0x154ef4530;  alias, 1 drivers
v0x154edff00_0 .net "imm", 31 0, v0x154edf550_0;  alias, 1 drivers
v0x154ee0010_0 .net "jal", 0 0, v0x154edd3a0_0;  alias, 1 drivers
v0x154ee00c0_0 .net "jalr", 0 0, v0x154edd440_0;  alias, 1 drivers
v0x154ee0150_0 .net "less_than", 0 0, L_0x154ef6090;  alias, 1 drivers
v0x154ee0200_0 .var "new_pc", 31 0;
v0x154ee0290_0 .var "new_pc_temp", 31 0;
v0x154ee0320_0 .net "pc", 31 0, L_0x154ef3c20;  alias, 1 drivers
v0x154ee0440_0 .net "pc_plus4", 31 0, L_0x154ef3da0;  alias, 1 drivers
v0x154ee0520_0 .var "pc_src", 0 0;
v0x154ee05b0_0 .net "rs1_data", 31 0, L_0x154ef5690;  alias, 1 drivers
v0x154ee0680_0 .net "zero", 0 0, L_0x154ef5b30;  alias, 1 drivers
E_0x154edfd10/0 .event edge, v0x154edd3a0_0, v0x154ed5010_0, v0x154ed1930_0, v0x154edd440_0;
E_0x154edfd10/1 .event edge, v0x154edc3e0_0, v0x154edcff0_0, v0x154edd090_0, v0x154edf070_0;
E_0x154edfd10/2 .event edge, v0x154ee0290_0, v0x154ed5900_0, v0x154edea70_0;
E_0x154edfd10 .event/or E_0x154edfd10/0, E_0x154edfd10/1, E_0x154edfd10/2;
S_0x154ee0800 .scope module, "ID_RegFile" "RegFile" 19 76, 25 2 0, S_0x154edbc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x154ee0b10_0 .net *"_ivl_0", 31 0, L_0x154ef4a20;  1 drivers
v0x154ee0bd0_0 .net *"_ivl_10", 6 0, L_0x154ef4d00;  1 drivers
L_0x148040250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154ee0c70_0 .net *"_ivl_13", 1 0, L_0x148040250;  1 drivers
L_0x148040298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ee0d00_0 .net/2u *"_ivl_14", 31 0, L_0x148040298;  1 drivers
v0x154ee0d90_0 .net *"_ivl_18", 31 0, L_0x154ef4fe0;  1 drivers
L_0x1480402e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ee0e80_0 .net *"_ivl_21", 26 0, L_0x1480402e0;  1 drivers
L_0x148040328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ee0f30_0 .net/2u *"_ivl_22", 31 0, L_0x148040328;  1 drivers
v0x154ee0fe0_0 .net *"_ivl_24", 0 0, L_0x154ef5120;  1 drivers
v0x154ee1080_0 .net *"_ivl_26", 31 0, L_0x154ef5260;  1 drivers
v0x154ee1190_0 .net *"_ivl_28", 6 0, L_0x154ef5300;  1 drivers
L_0x1480401c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ee1240_0 .net *"_ivl_3", 26 0, L_0x1480401c0;  1 drivers
L_0x148040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154ee12f0_0 .net *"_ivl_31", 1 0, L_0x148040370;  1 drivers
L_0x1480403b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ee13a0_0 .net/2u *"_ivl_32", 31 0, L_0x1480403b8;  1 drivers
L_0x148040208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ee1450_0 .net/2u *"_ivl_4", 31 0, L_0x148040208;  1 drivers
v0x154ee1500_0 .net *"_ivl_6", 0 0, L_0x154ef4b40;  1 drivers
v0x154ee15a0_0 .net *"_ivl_8", 31 0, L_0x154ef4c60;  1 drivers
v0x154ee1650_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ee17e0_0 .var/i "i", 31 0;
v0x154ee1870_0 .net "read_addr1", 4 0, v0x154edda30_0;  alias, 1 drivers
v0x154ee1920_0 .net "read_addr2", 4 0, v0x154eddac0_0;  alias, 1 drivers
v0x154ee19b0_0 .net "read_data1", 31 0, L_0x154ef4ec0;  alias, 1 drivers
v0x154ee1a40_0 .net "read_data2", 31 0, L_0x154ef5450;  alias, 1 drivers
v0x154ee1ad0_0 .net "reg_write_addr", 4 0, L_0x154efc7a0;  alias, 1 drivers
v0x154ee1b60_0 .net "reg_write_data", 31 0, v0x154eee5f0_0;  alias, 1 drivers
v0x154ee1c70_0 .net "reg_write_enable", 0 0, L_0x154ef43d0;  alias, 1 drivers
v0x154ee1d00 .array "register_file", 31 0, 31 0;
E_0x154ee0ac0 .event negedge, v0x154e53520_0;
L_0x154ef4a20 .concat [ 5 27 0 0], v0x154edda30_0, L_0x1480401c0;
L_0x154ef4b40 .cmp/ne 32, L_0x154ef4a20, L_0x148040208;
L_0x154ef4c60 .array/port v0x154ee1d00, L_0x154ef4d00;
L_0x154ef4d00 .concat [ 5 2 0 0], v0x154edda30_0, L_0x148040250;
L_0x154ef4ec0 .functor MUXZ 32, L_0x148040298, L_0x154ef4c60, L_0x154ef4b40, C4<>;
L_0x154ef4fe0 .concat [ 5 27 0 0], v0x154eddac0_0, L_0x1480402e0;
L_0x154ef5120 .cmp/ne 32, L_0x154ef4fe0, L_0x148040328;
L_0x154ef5260 .array/port v0x154ee1d00, L_0x154ef5300;
L_0x154ef5300 .concat [ 5 2 0 0], v0x154eddac0_0, L_0x148040370;
L_0x154ef5450 .functor MUXZ 32, L_0x1480403b8, L_0x154ef5260, L_0x154ef5120, C4<>;
S_0x154ee4630 .scope module, "if_id" "IF_ID" 7 65, 26 2 0, S_0x154eb9cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x154ee6440_0 .net "bubble_id", 0 0, L_0x154ef7ae0;  alias, 1 drivers
v0x154ee6550_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ee65e0_0 .net "instr_id", 31 0, L_0x154ef3ae0;  alias, 1 drivers
v0x154ee6670_0 .net "instr_if", 31 0, L_0x154efdd20;  alias, 1 drivers
v0x154ee6700_0 .net "pc_id", 31 0, L_0x154ef3c20;  alias, 1 drivers
v0x154ee67d0_0 .net "pc_if", 31 0, v0x154ee78e0_0;  alias, 1 drivers
v0x154ee6860_0 .net "pc_plus4_id", 31 0, L_0x154ef3da0;  alias, 1 drivers
v0x154ee68f0_0 .net "pc_plus4_if", 31 0, L_0x154ef3880;  alias, 1 drivers
v0x154ee69a0_0 .net "stall_id", 0 0, L_0x154efda50;  alias, 1 drivers
S_0x154ee48d0 .scope module, "IF_ID_instr" "PipeDff" 26 8, 10 1 0, S_0x154ee4630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154ecb6b0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154ef3ae0 .functor BUFZ 32, v0x154ee4f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ee4c10_0 .net "bubble", 0 0, L_0x154ef7ae0;  alias, 1 drivers
v0x154ee4cc0_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ee4d50_0 .net "data_in", 31 0, L_0x154efdd20;  alias, 1 drivers
v0x154ee4de0_0 .net "data_out", 31 0, L_0x154ef3ae0;  alias, 1 drivers
v0x154ee4ef0_0 .net "data_out_wire", 31 0, v0x154ee4f80_0;  1 drivers
v0x154ee4f80_0 .var "data_reg", 31 0;
L_0x148040058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ee5010_0 .net "default_val", 31 0, L_0x148040058;  1 drivers
v0x154ee50a0_0 .net "stall", 0 0, L_0x154efda50;  alias, 1 drivers
S_0x154ee51b0 .scope module, "IF_ID_pc" "PipeDff" 26 9, 10 1 0, S_0x154ee4630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154ee5380 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154ef3c20 .functor BUFZ 32, v0x154ee58d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ee5540_0 .net "bubble", 0 0, L_0x154ef7ae0;  alias, 1 drivers
v0x154ee5610_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ee56a0_0 .net "data_in", 31 0, v0x154ee78e0_0;  alias, 1 drivers
v0x154ee5730_0 .net "data_out", 31 0, L_0x154ef3c20;  alias, 1 drivers
v0x154ee5840_0 .net "data_out_wire", 31 0, v0x154ee58d0_0;  1 drivers
v0x154ee58d0_0 .var "data_reg", 31 0;
L_0x1480400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ee5960_0 .net "default_val", 31 0, L_0x1480400a0;  1 drivers
v0x154ee59f0_0 .net "stall", 0 0, L_0x154efda50;  alias, 1 drivers
S_0x154ee5b20 .scope module, "IF_ID_pc_plus4" "PipeDff" 26 10, 10 1 0, S_0x154ee4630;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154ee5ce0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154ef3da0 .functor BUFZ 32, v0x154ee61f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ee5ea0_0 .net "bubble", 0 0, L_0x154ef7ae0;  alias, 1 drivers
v0x154ee5f30_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ee5fc0_0 .net "data_in", 31 0, L_0x154ef3880;  alias, 1 drivers
v0x154ee6050_0 .net "data_out", 31 0, L_0x154ef3da0;  alias, 1 drivers
v0x154ee6160_0 .net "data_out_wire", 31 0, v0x154ee61f0_0;  1 drivers
v0x154ee61f0_0 .var "data_reg", 31 0;
L_0x1480400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ee6280_0 .net "default_val", 31 0, L_0x1480400e8;  1 drivers
v0x154ee6320_0 .net "stall", 0 0, L_0x154efda50;  alias, 1 drivers
S_0x154ee6bc0 .scope module, "if_module" "IF_MODULE" 7 42, 27 5 0, S_0x154eb9cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x154ef3880 .functor BUFZ 32, v0x154ee7320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ee7ca0_0 .net "bubble_if", 0 0, L_0x1480412e8;  alias, 1 drivers
v0x154ee7d40_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ee7de0_0 .net "new_pc", 31 0, v0x154ee0200_0;  alias, 1 drivers
v0x154ee7e70_0 .net "pc", 31 0, v0x154ee78e0_0;  alias, 1 drivers
L_0x148040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x154ee7f80_0 .net "pc_incre", 31 0, L_0x148040010;  1 drivers
v0x154ee8020_0 .net "pc_plus4", 31 0, L_0x154ef3880;  alias, 1 drivers
v0x154ee80f0_0 .net "pc_plus4_inn", 31 0, v0x154ee7320_0;  1 drivers
v0x154ee81d0_0 .net "pc_src", 0 0, v0x154ee0520_0;  alias, 1 drivers
v0x154ee82e0_0 .net "rst", 0 0, v0x154ef37f0_0;  alias, 1 drivers
v0x154ee8470_0 .net "stall_if", 0 0, L_0x154efd900;  alias, 1 drivers
S_0x154ee6df0 .scope module, "IF_ADD" "Adder" 27 27, 28 1 0, S_0x154ee6bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x154ee6fc0 .param/l "WIDTH" 0 28 1, +C4<00000000000000000000000000100000>;
v0x154ee71a0_0 .net "op_num1", 31 0, v0x154ee78e0_0;  alias, 1 drivers
v0x154ee7290_0 .net "op_num2", 31 0, L_0x148040010;  alias, 1 drivers
v0x154ee7320_0 .var "res", 31 0;
E_0x154ee7150 .event edge, v0x154ee56a0_0, v0x154ee7290_0;
S_0x154ee73b0 .scope module, "IF_PC" "PC" 27 17, 29 1 0, S_0x154ee6bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x154ee76b0_0 .net "bubble_if", 0 0, L_0x1480412e8;  alias, 1 drivers
v0x154ee7760_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ee77f0_0 .net "new_pc", 31 0, v0x154ee0200_0;  alias, 1 drivers
v0x154ee78e0_0 .var "pc", 31 0;
v0x154ee7970_0 .net "pc_plus4", 31 0, v0x154ee7320_0;  alias, 1 drivers
v0x154ee7a40_0 .net "pc_src", 0 0, v0x154ee0520_0;  alias, 1 drivers
v0x154ee7ad0_0 .net "rst", 0 0, v0x154ef37f0_0;  alias, 1 drivers
v0x154ee7b60_0 .net "stall_if", 0 0, L_0x154efd900;  alias, 1 drivers
E_0x154ee7680 .event posedge, v0x154eb94c0_0, v0x154e53520_0;
S_0x154ee8500 .scope module, "mem_module" "MEM_MODULE" 7 200, 30 2 0, S_0x154eb9cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x154ee8780_0 .net "load_type", 2 0, L_0x154ef9830;  alias, 1 drivers
v0x154ee8840_0 .var "mem2reg_data", 31 0;
v0x154ee88e0_0 .net "mem_read", 0 0, L_0x154ef91e0;  alias, 1 drivers
v0x154ee89f0_0 .net "mem_read_data", 31 0, v0x154ebf460_0;  alias, 1 drivers
v0x154ee8aa0_0 .var "temp", 31 0;
E_0x154ee8720 .event edge, v0x154ebf510_0, v0x154ee8780_0, v0x154ebf460_0, v0x154ee8aa0_0;
S_0x154ee8b70 .scope module, "mem_wb" "MEM_WB" 7 234, 31 2 0, S_0x154eb9cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x154eecf40_0 .net "alu_result_mem", 31 0, L_0x154ef8920;  alias, 1 drivers
v0x154eecfd0_0 .net "alu_result_wb", 31 0, L_0x154efc2c0;  alias, 1 drivers
v0x154eed070_0 .net "bubble_wb", 0 0, L_0x148041378;  alias, 1 drivers
v0x154eed220_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154eed2b0_0 .net "imm_mem", 31 0, L_0x154ef8be0;  alias, 1 drivers
v0x154eed380_0 .net "imm_wb", 31 0, L_0x154efc460;  alias, 1 drivers
v0x154eed410_0 .net "mem2reg_data_mem", 31 0, v0x154ee8840_0;  alias, 1 drivers
v0x154eed4a0_0 .net "mem2reg_data_wb", 31 0, L_0x154efc120;  alias, 1 drivers
v0x154eed530_0 .net "nxpc_wb", 31 0, o0x1480134a0;  alias, 0 drivers
v0x154eed640_0 .net "pc_plus4_mem", 31 0, L_0x154ef8a80;  alias, 1 drivers
v0x154eed6d0_0 .net "pc_plus4_wb", 31 0, L_0x154efc600;  alias, 1 drivers
v0x154eed780_0 .net "rd_mem", 4 0, L_0x154ef94a0;  alias, 1 drivers
v0x154eed810_0 .net "rd_wb", 4 0, L_0x154efc7a0;  alias, 1 drivers
v0x154eed920_0 .net "reg_src_mem", 1 0, L_0x154ef9690;  alias, 1 drivers
v0x154eed9b0_0 .net "reg_src_wb", 1 0, L_0x154efbf80;  alias, 1 drivers
v0x154eeda40_0 .net "reg_write_mem", 0 0, L_0x154ef9080;  alias, 1 drivers
v0x154eedad0_0 .net "reg_write_wb", 0 0, L_0x154efc900;  alias, 1 drivers
v0x154eedc60_0 .net "stall_wb", 0 0, L_0x1480412a0;  alias, 1 drivers
S_0x154ee8f70 .scope module, "MEM_WB_alu_result" "PipeDff" 31 20, 10 1 0, S_0x154ee8b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154ee9140 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154efc2c0 .functor BUFZ 32, v0x154ee9640_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ee9300_0 .net "bubble", 0 0, L_0x148041378;  alias, 1 drivers
v0x154ee93c0_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ee9450_0 .net "data_in", 31 0, L_0x154ef8920;  alias, 1 drivers
v0x154ee94e0_0 .net "data_out", 31 0, L_0x154efc2c0;  alias, 1 drivers
v0x154ee9570_0 .net "data_out_wire", 31 0, v0x154ee9640_0;  1 drivers
v0x154ee9640_0 .var "data_reg", 31 0;
L_0x1480410a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154ee96e0_0 .net "default_val", 31 0, L_0x1480410a8;  1 drivers
v0x154ee9790_0 .net "stall", 0 0, L_0x1480412a0;  alias, 1 drivers
S_0x154ee98a0 .scope module, "MEM_WB_imm" "PipeDff" 31 21, 10 1 0, S_0x154ee8b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154ee9a70 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154efc460 .functor BUFZ 32, v0x154ee9f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154ee9c30_0 .net "bubble", 0 0, L_0x148041378;  alias, 1 drivers
v0x154ee9d00_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154ee9d90_0 .net "data_in", 31 0, L_0x154ef8be0;  alias, 1 drivers
v0x154ee9e20_0 .net "data_out", 31 0, L_0x154efc460;  alias, 1 drivers
v0x154ee9eb0_0 .net "data_out_wire", 31 0, v0x154ee9f80_0;  1 drivers
v0x154ee9f80_0 .var "data_reg", 31 0;
L_0x1480410f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154eea010_0 .net "default_val", 31 0, L_0x1480410f0;  1 drivers
v0x154eea0b0_0 .net "stall", 0 0, L_0x1480412a0;  alias, 1 drivers
S_0x154eea1f0 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 31 19, 10 1 0, S_0x154ee8b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154eea3b0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154efc120 .functor BUFZ 32, v0x154eea860_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154eea570_0 .net "bubble", 0 0, L_0x148041378;  alias, 1 drivers
v0x154eea600_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154eea690_0 .net "data_in", 31 0, v0x154ee8840_0;  alias, 1 drivers
v0x154eea720_0 .net "data_out", 31 0, L_0x154efc120;  alias, 1 drivers
v0x154eea7b0_0 .net "data_out_wire", 31 0, v0x154eea860_0;  1 drivers
v0x154eea860_0 .var "data_reg", 31 0;
L_0x148041060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154eea910_0 .net "default_val", 31 0, L_0x148041060;  1 drivers
v0x154eea9c0_0 .net "stall", 0 0, L_0x1480412a0;  alias, 1 drivers
S_0x154eeaae0 .scope module, "MEM_WB_pc_plus4" "PipeDff" 31 22, 10 1 0, S_0x154ee8b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x154eeaca0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x154efc600 .functor BUFZ 32, v0x154eeb1a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x154eeae30_0 .net "bubble", 0 0, L_0x148041378;  alias, 1 drivers
v0x154eeaed0_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154eeaf70_0 .net "data_in", 31 0, L_0x154ef8a80;  alias, 1 drivers
v0x154eeb040_0 .net "data_out", 31 0, L_0x154efc600;  alias, 1 drivers
v0x154eeb0d0_0 .net "data_out_wire", 31 0, v0x154eeb1a0_0;  1 drivers
v0x154eeb1a0_0 .var "data_reg", 31 0;
L_0x148041138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x154eeb240_0 .net "default_val", 31 0, L_0x148041138;  1 drivers
v0x154eeb2f0_0 .net "stall", 0 0, L_0x1480412a0;  alias, 1 drivers
S_0x154eeb470 .scope module, "MEM_WB_rd" "PipeDff" 31 24, 10 1 0, S_0x154ee8b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x154eeb630 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x154efc7a0 .functor BUFZ 5, v0x154eebab0_0, C4<00000>, C4<00000>, C4<00000>;
v0x154eeb7c0_0 .net "bubble", 0 0, L_0x148041378;  alias, 1 drivers
v0x154eeb860_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154eeb900_0 .net "data_in", 4 0, L_0x154ef94a0;  alias, 1 drivers
v0x154eeb990_0 .net "data_out", 4 0, L_0x154efc7a0;  alias, 1 drivers
v0x154eeba20_0 .net "data_out_wire", 4 0, v0x154eebab0_0;  1 drivers
v0x154eebab0_0 .var "data_reg", 4 0;
L_0x148041180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x154eebb60_0 .net "default_val", 4 0, L_0x148041180;  1 drivers
v0x154eebc10_0 .net "stall", 0 0, L_0x1480412a0;  alias, 1 drivers
S_0x154eebd30 .scope module, "MEM_WB_reg_src" "PipeDff" 31 17, 10 1 0, S_0x154ee8b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x154eebef0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x154efbf80 .functor BUFZ 2, v0x154eec3b0_0, C4<00>, C4<00>, C4<00>;
v0x154eec080_0 .net "bubble", 0 0, L_0x148041378;  alias, 1 drivers
v0x154eec120_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154eec1c0_0 .net "data_in", 1 0, L_0x154ef9690;  alias, 1 drivers
v0x154eec250_0 .net "data_out", 1 0, L_0x154efbf80;  alias, 1 drivers
v0x154eec2e0_0 .net "data_out_wire", 1 0, v0x154eec3b0_0;  1 drivers
v0x154eec3b0_0 .var "data_reg", 1 0;
L_0x148041018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x154eec450_0 .net "default_val", 1 0, L_0x148041018;  1 drivers
v0x154eec500_0 .net "stall", 0 0, L_0x1480412a0;  alias, 1 drivers
S_0x154eec620 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 31 25, 10 1 0, S_0x154ee8b70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x154eec7e0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x154efc900 .functor BUFZ 1, v0x154eecce0_0, C4<0>, C4<0>, C4<0>;
v0x154eec970_0 .net "bubble", 0 0, L_0x148041378;  alias, 1 drivers
v0x154eeca10_0 .net "clk", 0 0, v0x154ef36d0_0;  alias, 1 drivers
v0x154eecab0_0 .net "data_in", 0 0, L_0x154ef9080;  alias, 1 drivers
v0x154eecbc0_0 .net "data_out", 0 0, L_0x154efc900;  alias, 1 drivers
v0x154eecc50_0 .net "data_out_wire", 0 0, v0x154eecce0_0;  1 drivers
v0x154eecce0_0 .var "data_reg", 0 0;
L_0x1480411c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x154eecd70_0 .net "default_val", 0 0, L_0x1480411c8;  1 drivers
v0x154eece20_0 .net "stall", 0 0, L_0x1480412a0;  alias, 1 drivers
S_0x154eeded0 .scope module, "wb_module" "WB_MODULE" 7 252, 32 2 0, S_0x154eb9cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x154ee8d30_0 .net "alu_result", 31 0, L_0x154efc2c0;  alias, 1 drivers
v0x154eee1d0_0 .net "imm", 31 0, L_0x154efc460;  alias, 1 drivers
v0x154eee2b0_0 .net "mem2reg_data", 31 0, L_0x154efc120;  alias, 1 drivers
v0x154eee380_0 .net "nxpc", 31 0, o0x1480134a0;  alias, 0 drivers
v0x154eee410_0 .net "pc_plus4", 31 0, L_0x154efc600;  alias, 1 drivers
v0x154eee520_0 .net "reg_src", 1 0, L_0x154efbf80;  alias, 1 drivers
v0x154eee5f0_0 .var "reg_write_data", 31 0;
E_0x154eeb3d0/0 .event edge, v0x154eec250_0, v0x154ee94e0_0, v0x154eea720_0, v0x154ee9e20_0;
E_0x154eeb3d0/1 .event edge, v0x154eeb040_0;
E_0x154eeb3d0 .event/or E_0x154eeb3d0/0, E_0x154eeb3d0/1;
    .scope S_0x154ee73b0;
T_0 ;
    %wait E_0x154ee7680;
    %load/vec4 v0x154ee7ad0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x154ee76b0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154ee78e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x154ee7b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x154ee78e0_0;
    %assign/vec4 v0x154ee78e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x154ee7a40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x154ee77f0_0;
    %assign/vec4 v0x154ee78e0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x154ee7970_0;
    %assign/vec4 v0x154ee78e0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x154ee6df0;
T_1 ;
    %wait E_0x154ee7150;
    %load/vec4 v0x154ee71a0_0;
    %load/vec4 v0x154ee7290_0;
    %add;
    %store/vec4 v0x154ee7320_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x154ee48d0;
T_2 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ee50a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x154ee4ef0_0;
    %assign/vec4 v0x154ee4f80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x154ee4c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x154ee5010_0;
    %assign/vec4 v0x154ee4f80_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x154ee4d50_0;
    %assign/vec4 v0x154ee4f80_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x154ee51b0;
T_3 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ee59f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x154ee5840_0;
    %assign/vec4 v0x154ee58d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x154ee5540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x154ee5960_0;
    %assign/vec4 v0x154ee58d0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x154ee56a0_0;
    %assign/vec4 v0x154ee58d0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x154ee5b20;
T_4 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ee6320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x154ee6160_0;
    %assign/vec4 v0x154ee61f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x154ee5ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x154ee6280_0;
    %assign/vec4 v0x154ee61f0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x154ee5fc0_0;
    %assign/vec4 v0x154ee61f0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x154edf220;
T_5 ;
    %wait E_0x154edf420;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x154edf490_0, 0, 3;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x154edf8d0_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154edf710_0, 0, 32;
    %load/vec4 v0x154edf8d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154edf550_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154edf550_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x154edf490_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x154edf490_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf710_0, 4, 12;
    %load/vec4 v0x154edf710_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x154edf550_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf710_0, 4, 5;
    %load/vec4 v0x154edf710_0;
    %store/vec4 v0x154edf550_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf710_0, 4, 7;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf710_0, 4, 5;
    %load/vec4 v0x154edf710_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x154edf550_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf710_0, 4, 12;
    %load/vec4 v0x154edf710_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x154edf550_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf5f0_0, 4, 1;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf5f0_0, 4, 6;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf5f0_0, 4, 1;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf5f0_0, 4, 4;
    %load/vec4 v0x154edf5f0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf710_0, 4, 12;
    %load/vec4 v0x154edf710_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x154edf550_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf710_0, 4, 20;
    %load/vec4 v0x154edf710_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x154edf550_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf710_0, 4, 20;
    %load/vec4 v0x154edf710_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x154edf550_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf680_0, 4, 1;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf680_0, 4, 8;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf680_0, 4, 1;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf680_0, 4, 10;
    %load/vec4 v0x154edf680_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf710_0, 4, 20;
    %load/vec4 v0x154edf710_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x154edf550_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x154edf7f0_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154edf710_0, 4, 12;
    %load/vec4 v0x154edf710_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x154edf550_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x154edcc10;
T_6 ;
    %wait E_0x154eceb40;
    %load/vec4 v0x154edd200_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x154edd770_0, 0, 7;
    %load/vec4 v0x154edd200_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x154edd140_0, 0, 3;
    %load/vec4 v0x154edd200_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x154edda30_0, 0, 5;
    %load/vec4 v0x154edd200_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x154eddac0_0, 0, 5;
    %load/vec4 v0x154edd200_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x154edd8d0_0, 0, 5;
    %load/vec4 v0x154edd140_0;
    %store/vec4 v0x154edd2c0_0, 0, 3;
    %load/vec4 v0x154edd770_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edcff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd960_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x154edd800_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edcff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edd960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154edd800_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edcff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edd960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154edd800_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edcff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edd6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd960_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x154edd800_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edcff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edd960_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x154edd800_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edcff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154edd800_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edcff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edd960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154edd800_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edcff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edd960_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154edd800_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edcff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edd3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edd960_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x154edd800_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edcff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd3a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edd440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edd6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edd960_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x154edd800_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x154edc1c0;
T_7 ;
    %wait E_0x154eceb80;
    %load/vec4 v0x154edcb20_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edc550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edc640_0, 0, 1;
    %load/vec4 v0x154edc820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x154edc8b0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x154edc8b0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edc550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edc640_0, 0, 1;
    %load/vec4 v0x154edc820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x154edc8b0_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edc550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edc640_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edc550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edc640_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edc550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edc640_0, 0, 1;
    %load/vec4 v0x154edc820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.43;
T_7.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.43;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.43;
T_7.38 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.43;
T_7.39 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.43;
T_7.40 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.43;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.43;
T_7.43 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edc550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edc640_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edc550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edc640_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edc550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edc640_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154edc550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154edc640_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x154edc710_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x154ee0800;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x154ee17e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x154ee17e0_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x154ee17e0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x154ee1d00, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x154ee17e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x154ee17e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x154ee0800;
T_9 ;
    %wait E_0x154ee0ac0;
    %load/vec4 v0x154ee1c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x154ee1b60_0;
    %load/vec4 v0x154ee1ad0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ee1d00, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x154edf990;
T_10 ;
    %wait E_0x154edfd10;
    %load/vec4 v0x154ee0010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x154ee0320_0;
    %load/vec4 v0x154edff00_0;
    %add;
    %store/vec4 v0x154ee0200_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154ee0520_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x154ee00c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x154ee05b0_0;
    %load/vec4 v0x154edff00_0;
    %add;
    %store/vec4 v0x154ee0200_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154ee0520_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x154edfda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x154ee0320_0;
    %load/vec4 v0x154edff00_0;
    %add;
    %store/vec4 v0x154ee0290_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154ee0520_0, 0, 1;
    %load/vec4 v0x154edfe70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x154ee0440_0;
    %store/vec4 v0x154ee0200_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x154ee0680_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x154ee0290_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x154ee0440_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x154ee0200_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x154ee0680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x154ee0290_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x154ee0440_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x154ee0200_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x154ee0150_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x154ee0290_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x154ee0440_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x154ee0200_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x154ee0150_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x154ee0290_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x154ee0440_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x154ee0200_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x154ee0150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x154ee0290_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x154ee0440_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x154ee0200_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x154ee0150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x154ee0290_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x154ee0440_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x154ee0200_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154ee0520_0, 0, 1;
    %load/vec4 v0x154ee0440_0;
    %store/vec4 v0x154ee0200_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x154ed4b80;
T_11 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed5350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x154ed5130_0;
    %assign/vec4 v0x154ed5200_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x154ed4ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x154ed52a0_0;
    %assign/vec4 v0x154ed5200_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x154ed5010_0;
    %assign/vec4 v0x154ed5200_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x154ed5470;
T_12 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed5c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x154ed5a20_0;
    %assign/vec4 v0x154ed5af0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x154ed57c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x154ed5b90_0;
    %assign/vec4 v0x154ed5af0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x154ed5900_0;
    %assign/vec4 v0x154ed5af0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x154ed14a0;
T_13 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed1c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x154ed1ad0_0;
    %assign/vec4 v0x154ed1b60_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x154ed17f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x154ed1bf0_0;
    %assign/vec4 v0x154ed1b60_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x154ed1930_0;
    %assign/vec4 v0x154ed1b60_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x154ed8350;
T_14 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed8b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x154ed8910_0;
    %assign/vec4 v0x154ed89b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x154ed86d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x154ed8a60_0;
    %assign/vec4 v0x154ed89b0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x154ed87f0_0;
    %assign/vec4 v0x154ed89b0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x154ed9320;
T_15 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed9ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x154ed98d0_0;
    %assign/vec4 v0x154ed9970_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x154ed9670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x154ed9a20_0;
    %assign/vec4 v0x154ed9970_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x154ed97b0_0;
    %assign/vec4 v0x154ed9970_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x154ed5d60;
T_16 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed6510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x154ed6310_0;
    %assign/vec4 v0x154ed63b0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x154ed60b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x154ed6460_0;
    %assign/vec4 v0x154ed63b0_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x154ed61f0_0;
    %assign/vec4 v0x154ed63b0_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x154ed77f0;
T_17 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed80c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x154ed7f00_0;
    %assign/vec4 v0x154ed7f90_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x154ed7b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x154ed8020_0;
    %assign/vec4 v0x154ed7f90_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x154ed7de0_0;
    %assign/vec4 v0x154ed7f90_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x154ed8c30;
T_18 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x154ecfdd0_0;
    %assign/vec4 v0x154ed90c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x154ed8f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x154ed9150_0;
    %assign/vec4 v0x154ed90c0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x154ecfcb0_0;
    %assign/vec4 v0x154ed90c0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x154ed0210;
T_19 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed09f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x154ed07d0_0;
    %assign/vec4 v0x154ed08a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x154ed0590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x154ed0940_0;
    %assign/vec4 v0x154ed08a0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x154ed06b0_0;
    %assign/vec4 v0x154ed08a0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x154ed1db0;
T_20 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed2580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x154ed2360_0;
    %assign/vec4 v0x154ed2430_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x154ed2100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x154ed24d0_0;
    %assign/vec4 v0x154ed2430_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x154ed2240_0;
    %assign/vec4 v0x154ed2430_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x154ed6630;
T_21 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed6e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x154ed6be0_0;
    %assign/vec4 v0x154ed6cb0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x154ed6980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x154ed6d50_0;
    %assign/vec4 v0x154ed6cb0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x154ed6ac0_0;
    %assign/vec4 v0x154ed6cb0_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x154ed4290;
T_22 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed4a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x154ed4840_0;
    %assign/vec4 v0x154ed4910_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x154ed45e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x154ed49b0_0;
    %assign/vec4 v0x154ed4910_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x154ed4720_0;
    %assign/vec4 v0x154ed4910_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x154ed6f20;
T_23 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed76d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x154ed74d0_0;
    %assign/vec4 v0x154ed7570_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x154ed7270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x154ed7620_0;
    %assign/vec4 v0x154ed7570_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x154ed73b0_0;
    %assign/vec4 v0x154ed7570_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x154ed2f90;
T_24 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed37e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x154ed3630_0;
    %assign/vec4 v0x154ed36c0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x154ed32e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x154ed3750_0;
    %assign/vec4 v0x154ed36c0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x154ed3510_0;
    %assign/vec4 v0x154ed36c0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x154ecef50;
T_25 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ecf6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x154ecf490_0;
    %assign/vec4 v0x154ecf560_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x154ecf230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x154ecf600_0;
    %assign/vec4 v0x154ecf560_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x154ecf370_0;
    %assign/vec4 v0x154ecf560_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x154ed0b10;
T_26 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed1320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x154ed1100_0;
    %assign/vec4 v0x154ed11d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x154ed0e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x154ed1270_0;
    %assign/vec4 v0x154ed11d0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x154ed0fa0_0;
    %assign/vec4 v0x154ed11d0_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x154ed39e0;
T_27 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed4170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x154ed3f70_0;
    %assign/vec4 v0x154ed4010_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x154ed3d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x154ed40c0_0;
    %assign/vec4 v0x154ed4010_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x154ed3e50_0;
    %assign/vec4 v0x154ed4010_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x154ecf7c0;
T_28 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed00f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x154ecff40_0;
    %assign/vec4 v0x154ecffd0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x154ecfb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x154ed0060_0;
    %assign/vec4 v0x154ecffd0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x154ec3130_0;
    %assign/vec4 v0x154ecffd0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x154ed26a0;
T_29 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ed2e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x154ed2c50_0;
    %assign/vec4 v0x154ed2d20_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x154ed29f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x154ed2dc0_0;
    %assign/vec4 v0x154ed2d20_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x154ed2b30_0;
    %assign/vec4 v0x154ed2d20_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x154ec8760;
T_30 ;
    %wait E_0x154ec89a0;
    %load/vec4 v0x154ec8cd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x154ec89f0_0;
    %store/vec4 v0x154ec8c20_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x154ec89f0_0;
    %store/vec4 v0x154ec8c20_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x154ec8ab0_0;
    %store/vec4 v0x154ec8c20_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x154ec8b60_0;
    %store/vec4 v0x154ec8c20_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x154ec8e40;
T_31 ;
    %wait E_0x154ec9080;
    %load/vec4 v0x154ec93a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x154ec90d0_0;
    %store/vec4 v0x154ec9310_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x154ec90d0_0;
    %store/vec4 v0x154ec9310_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x154ec9180_0;
    %store/vec4 v0x154ec9310_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x154ec9240_0;
    %store/vec4 v0x154ec9310_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x154ec7c70;
T_32 ;
    %wait E_0x154ec7ea0;
    %load/vec4 v0x154ec8140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ec8050_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154ec82c0_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x154ec7ef0_0;
    %load/vec4 v0x154ec7fa0_0;
    %add;
    %store/vec4 v0x154ec8050_0, 0, 32;
    %load/vec4 v0x154ec8050_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x154ec82c0_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x154ec7ef0_0;
    %ix/getv 4, v0x154ec7fa0_0;
    %shiftl 4;
    %store/vec4 v0x154ec8050_0, 0, 32;
    %load/vec4 v0x154ec8050_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x154ec82c0_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x154ec7ef0_0;
    %load/vec4 v0x154ec7fa0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x154ec8050_0, 0, 32;
    %load/vec4 v0x154ec8050_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x154ec82c0_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x154ec7ef0_0;
    %load/vec4 v0x154ec7fa0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x154ec8050_0, 0, 32;
    %load/vec4 v0x154ec8050_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x154ec82c0_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x154ec7ef0_0;
    %load/vec4 v0x154ec7fa0_0;
    %xor;
    %store/vec4 v0x154ec8050_0, 0, 32;
    %load/vec4 v0x154ec8050_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x154ec82c0_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x154ec7ef0_0;
    %ix/getv 4, v0x154ec7fa0_0;
    %shiftr 4;
    %store/vec4 v0x154ec8050_0, 0, 32;
    %load/vec4 v0x154ec8050_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x154ec82c0_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x154ec7ef0_0;
    %load/vec4 v0x154ec7fa0_0;
    %or;
    %store/vec4 v0x154ec8050_0, 0, 32;
    %load/vec4 v0x154ec8050_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x154ec82c0_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x154ec7ef0_0;
    %load/vec4 v0x154ec7fa0_0;
    %and;
    %store/vec4 v0x154ec8050_0, 0, 32;
    %load/vec4 v0x154ec8050_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x154ec82c0_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x154ec7ef0_0;
    %load/vec4 v0x154ec7fa0_0;
    %sub;
    %store/vec4 v0x154ec8050_0, 0, 32;
    %load/vec4 v0x154ec8050_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x154ec82c0_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x154ec7ef0_0;
    %ix/getv 4, v0x154ec7fa0_0;
    %shiftr/s 4;
    %store/vec4 v0x154ec8050_0, 0, 32;
    %load/vec4 v0x154ec8050_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x154ec82c0_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x154ec7ef0_0;
    %load/vec4 v0x154ec7fa0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x154ec81f0_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x154ec0870;
T_33 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ec1040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x154ec0e10_0;
    %assign/vec4 v0x154ec0ee0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x154ec0b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x154ec0f90_0;
    %assign/vec4 v0x154ec0ee0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x154ec0cd0_0;
    %assign/vec4 v0x154ec0ee0_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x154ec36a0;
T_34 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ec3e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x154ec3c30_0;
    %assign/vec4 v0x154ec3ce0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x154ec39d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x154ec3d90_0;
    %assign/vec4 v0x154ec3ce0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x154ec3b10_0;
    %assign/vec4 v0x154ec3ce0_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x154ec1170;
T_35 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ec1940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x154ec1750_0;
    %assign/vec4 v0x154ec17e0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x154ec14f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x154ec1890_0;
    %assign/vec4 v0x154ec17e0_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x154ec1630_0;
    %assign/vec4 v0x154ec17e0_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x154ec5ba0;
T_36 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ec6300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x154ec60f0_0;
    %assign/vec4 v0x154ec61a0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x154ec5ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x154ec6250_0;
    %assign/vec4 v0x154ec61a0_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x154ec5fd0_0;
    %assign/vec4 v0x154ec61a0_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x154ec2c80;
T_37 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ec3520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x154ec3350_0;
    %assign/vec4 v0x154ec33e0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x154ec3010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x154ec3470_0;
    %assign/vec4 v0x154ec33e0_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x154ec3230_0;
    %assign/vec4 v0x154ec33e0_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x154ec5120;
T_38 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ec59b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x154ec5800_0;
    %assign/vec4 v0x154ec5890_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x154ec54b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x154ec5920_0;
    %assign/vec4 v0x154ec5890_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x154ec56e0_0;
    %assign/vec4 v0x154ec5890_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x154ec23a0;
T_39 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ec2b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x154ec2950_0;
    %assign/vec4 v0x154ec2a20_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x154ec26f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x154ec2ab0_0;
    %assign/vec4 v0x154ec2a20_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x154ec2830_0;
    %assign/vec4 v0x154ec2a20_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x154ec1a50;
T_40 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ec2260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x154ec2070_0;
    %assign/vec4 v0x154ec2100_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x154ec1df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x154ec21b0_0;
    %assign/vec4 v0x154ec2100_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x154ec1f50_0;
    %assign/vec4 v0x154ec2100_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x154ec3f60;
T_41 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ec4720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x154ec4510_0;
    %assign/vec4 v0x154ec45c0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x154ec42b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x154ec4670_0;
    %assign/vec4 v0x154ec45c0_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x154ec43f0_0;
    %assign/vec4 v0x154ec45c0_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x154ec4840;
T_42 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ec5000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x154ec4df0_0;
    %assign/vec4 v0x154ec4ea0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x154ec4b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x154ec4f50_0;
    %assign/vec4 v0x154ec4ea0_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x154ec4cd0_0;
    %assign/vec4 v0x154ec4ea0_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x154ee8500;
T_43 ;
    %wait E_0x154ee8720;
    %load/vec4 v0x154ee88e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ee8840_0, 0, 32;
    %load/vec4 v0x154ee8780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ee8840_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x154ee89f0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154ee8aa0_0, 4, 8;
    %load/vec4 v0x154ee8aa0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x154ee8840_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x154ee89f0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154ee8aa0_0, 4, 8;
    %load/vec4 v0x154ee8aa0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x154ee8840_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x154ee89f0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154ee8aa0_0, 4, 16;
    %load/vec4 v0x154ee8aa0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x154ee8840_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x154ee89f0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x154ee8aa0_0, 4, 16;
    %load/vec4 v0x154ee8aa0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x154ee8840_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x154ee89f0_0;
    %store/vec4 v0x154ee8840_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x154eba090;
T_44 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x154ebe470_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x154ebed40_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x154ebedd0_0, 0, 10;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x154ebe8c0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x154ebef20_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154ebf310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ebff90_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x154eba090;
T_45 ;
    %wait E_0x154ebac20;
    %fork t_1, S_0x154ebac60;
    %jmp t_0;
    .scope S_0x154ebac60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ebb000_0, 0, 32;
T_45.0 ;
    %load/vec4 v0x154ebb000_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_45.1, 5;
    %fork t_3, S_0x154ebae30;
    %jmp t_2;
    .scope S_0x154ebae30;
t_3 ;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebb000_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154ebfc50, 4;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebb000_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154ebf9a0, 4;
    %load/vec4 v0x154ebfa40_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebb000_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154ebf9a0, 4;
    %store/vec4 v0x154ebfba0_0, 0, 10;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154ebe3e0_0, 0, 1;
    %load/vec4 v0x154ebb000_0;
    %store/vec4 v0x154ebe470_0, 0, 32;
    %disable S_0x154ebae30;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebb000_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154ebf9a0, 4;
    %store/vec4 v0x154ebfba0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154ebe3e0_0, 0, 1;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x154ebe470_0, 0, 32;
T_45.3 ;
    %end;
    .scope S_0x154ebac60;
t_2 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x154ebb000_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x154ebb000_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %end;
    .scope S_0x154eba090;
t_0 %join;
    %jmp T_45;
    .thread T_45;
    .scope S_0x154eba090;
T_46 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ebf7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154ebf700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154ebf460_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x154ebe150_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ebe500_0, 0, 32;
T_46.2 ;
    %load/vec4 v0x154ebe500_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x154ebe500_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebf5b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ebe590_0, 0, 32;
T_46.4 ;
    %load/vec4 v0x154ebe590_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x154ebe500_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x154ebe590_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebfc50, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x154ebe500_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x154ebe590_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebe350, 0, 4;
    %pushi/vec4 2147483647, 0, 32;
    %load/vec4 v0x154ebe500_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x154ebe590_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebfce0, 0, 4;
    %load/vec4 v0x154ebe590_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154ebe590_0, 0, 32;
    %jmp T_46.4;
T_46.5 ;
    %load/vec4 v0x154ebe500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154ebe500_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ebe620_0, 0, 32;
T_46.6 ;
    %load/vec4 v0x154ebe620_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x154ebe620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebf080, 0, 4;
    %load/vec4 v0x154ebe620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154ebe620_0, 0, 32;
    %jmp T_46.6;
T_46.7 ;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x154ebe150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %jmp T_46.11;
T_46.8 ;
    %load/vec4 v0x154ebe3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.12, 8;
    %load/vec4 v0x154ebf510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.14, 8;
    %load/vec4 v0x154ebf850_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x154ebe470_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x154ebe6c0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154ebe0c0, 4;
    %assign/vec4 v0x154ebf460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154ebf700_0, 0;
    %jmp T_46.15;
T_46.14 ;
    %load/vec4 v0x154ec0040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.16, 8;
    %load/vec4 v0x154ec00e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.20, 6;
    %jmp T_46.21;
T_46.18 ;
    %load/vec4 v0x154ebfe30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.22, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_46.25, 6;
    %jmp T_46.26;
T_46.22 ;
    %load/vec4 v0x154ebfee0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x154ebf850_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x154ebe470_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x154ebe6c0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebe0c0, 4, 5;
    %jmp T_46.26;
T_46.23 ;
    %load/vec4 v0x154ebfee0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x154ebf850_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x154ebe470_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x154ebe6c0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebe0c0, 4, 5;
    %jmp T_46.26;
T_46.24 ;
    %load/vec4 v0x154ebfee0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x154ebf850_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x154ebe470_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x154ebe6c0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebe0c0, 4, 5;
    %jmp T_46.26;
T_46.25 ;
    %load/vec4 v0x154ebfee0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x154ebf850_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x154ebe470_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x154ebe6c0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebe0c0, 0, 4;
    %jmp T_46.26;
T_46.26 ;
    %pop/vec4 1;
    %jmp T_46.21;
T_46.19 ;
    %load/vec4 v0x154ebfe30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.27, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.28, 6;
    %jmp T_46.29;
T_46.27 ;
    %load/vec4 v0x154ebfee0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x154ebf850_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x154ebe470_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x154ebe6c0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebe0c0, 4, 5;
    %jmp T_46.29;
T_46.28 ;
    %load/vec4 v0x154ebfee0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x154ebf850_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x154ebe470_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x154ebe6c0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebe0c0, 0, 4;
    %jmp T_46.29;
T_46.29 ;
    %pop/vec4 1;
    %jmp T_46.21;
T_46.20 ;
    %load/vec4 v0x154ebfee0_0;
    %load/vec4 v0x154ebf850_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x154ebe470_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x154ebe6c0_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebe0c0, 0, 4;
    %jmp T_46.21;
T_46.21 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebe470_0;
    %pad/s 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebe350, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154ebf700_0, 0;
    %jmp T_46.17;
T_46.16 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154ebf460_0, 0;
T_46.17 ;
T_46.15 ;
    %load/vec4 v0x154ebf510_0;
    %flag_set/vec4 8;
    %load/vec4 v0x154ec0040_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_46.30, 9;
    %fork t_5, S_0x154ebb0c0;
    %jmp t_4;
    .scope S_0x154ebb0c0;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ebb290_0, 0, 32;
T_46.32 ;
    %load/vec4 v0x154ebb290_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.33, 5;
    %load/vec4 v0x154ebb290_0;
    %load/vec4 v0x154ebe470_0;
    %cmp/e;
    %jmp/0xz  T_46.34, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebb290_0;
    %pad/s 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebfce0, 0, 4;
    %jmp T_46.35;
T_46.34 ;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebb290_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154ebfc50, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.36, 8;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebb290_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154ebfce0, 4;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebb290_0;
    %pad/s 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebfce0, 0, 4;
T_46.36 ;
T_46.35 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x154ebb290_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x154ebb290_0, 0, 32;
    %jmp T_46.32;
T_46.33 ;
    %end;
    .scope S_0x154eba090;
t_4 %join;
    %fork t_7, S_0x154ebb320;
    %jmp t_6;
    .scope S_0x154ebb320;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ebb4b0_0, 0, 32;
T_46.38 ;
    %load/vec4 v0x154ebb4b0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.39, 5;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebb4b0_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154ebfc50, 4;
    %load/vec4 v0x154ebde80_0;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebb4b0_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154ebfce0, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.40, 8;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebb4b0_0;
    %pad/s 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154ebfce0, 4;
    %store/vec4 v0x154ebde80_0, 0, 32;
    %load/vec4 v0x154ebb4b0_0;
    %store/vec4 v0x154ebdf30_0, 0, 32;
T_46.40 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x154ebb4b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x154ebb4b0_0, 0, 32;
    %jmp T_46.38;
T_46.39 ;
    %end;
    .scope S_0x154eba090;
t_6 %join;
    %load/vec4 v0x154ebdf30_0;
    %load/vec4 v0x154ebf850_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebf5b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154ebdf30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154ebde80_0, 0;
T_46.30 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x154ebe150_0, 0;
    %jmp T_46.13;
T_46.12 ;
    %load/vec4 v0x154ec0040_0;
    %flag_set/vec4 8;
    %load/vec4 v0x154ebf510_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_46.42, 9;
    %load/vec4 v0x154ebf510_0;
    %assign/vec4 v0x154ebecb0_0, 0;
    %load/vec4 v0x154ec0040_0;
    %assign/vec4 v0x154ebf1d0_0, 0;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebf850_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x154ebf5b0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154ebfc50, 4;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebf850_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x154ebf5b0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154ebe350, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.44, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x154ebe150_0, 0;
    %load/vec4 v0x154ebf850_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebf850_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x154ebf5b0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154ebf9a0, 4;
    %load/vec4 v0x154ebf850_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x154ebef20_0, 0;
    %fork t_9, S_0x154ebb550;
    %jmp t_8;
    .scope S_0x154ebb550;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ebb710_0, 0, 32;
T_46.46 ;
    %load/vec4 v0x154ebb710_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.47, 5;
    %load/vec4 v0x154ebf850_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x154ebf850_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x154ebf5b0, 5;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x154ebb710_0;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x154ebe0c0, 4;
    %ix/getv/s 3, v0x154ebb710_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebf080, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x154ebb710_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x154ebb710_0, 0, 32;
    %jmp T_46.46;
T_46.47 ;
    %end;
    .scope S_0x154eba090;
t_8 %join;
    %jmp T_46.45;
T_46.44 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x154ebe150_0, 0;
T_46.45 ;
    %load/vec4 v0x154ebfa40_0;
    %assign/vec4 v0x154ebedd0_0, 0;
    %load/vec4 v0x154ebf850_0;
    %assign/vec4 v0x154ebed40_0, 0;
    %load/vec4 v0x154ebedd0_0;
    %load/vec4 v0x154ebed40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x154ebe8c0_0, 0;
T_46.42 ;
T_46.13 ;
    %jmp T_46.11;
T_46.9 ;
    %load/vec4 v0x154ebee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.48, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x154ebe150_0, 0;
T_46.48 ;
    %jmp T_46.11;
T_46.10 ;
    %load/vec4 v0x154ebee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.50, 8;
    %fork t_11, S_0x154ebb7d0;
    %jmp t_10;
    .scope S_0x154ebb7d0;
t_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ebb9d0_0, 0, 32;
T_46.52 ;
    %load/vec4 v0x154ebb9d0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.53, 5;
    %ix/getv/s 4, v0x154ebb9d0_0;
    %load/vec4a v0x154ebea20, 4;
    %load/vec4 v0x154ebed40_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x154ebed40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x154ebf5b0, 4;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x154ebb9d0_0;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebe0c0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x154ebb9d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x154ebb9d0_0, 0, 32;
    %jmp T_46.52;
T_46.53 ;
    %end;
    .scope S_0x154eba090;
t_10 %join;
    %load/vec4 v0x154ebedd0_0;
    %load/vec4 v0x154ebed40_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebed40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x154ebf5b0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebf9a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x154ebed40_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebed40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x154ebf5b0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebfc50, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154ebf310_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x154ebed40_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x154ebed40_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x154ebf5b0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154ebe350, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x154ebe150_0, 0;
T_46.50 ;
    %jmp T_46.11;
T_46.11 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x154eba090;
T_47 ;
    %vpi_func 8 340 "$fopen" 32, "cache_else0.txt", "w" {0 0 0};
    %store/vec4 v0x154ebf3b0_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x154eba090;
T_48 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ebe280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ebf8f0_0, 0, 32;
T_48.2 ;
    %load/vec4 v0x154ebf8f0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ebfd80_0, 0, 32;
T_48.4 ;
    %load/vec4 v0x154ebfd80_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_48.5, 5;
    %load/vec4 v0x154ebf8f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x154ebfd80_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154ebfc50, 4;
    %load/vec4 v0x154ebf8f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x154ebfd80_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154ebe350, 4;
    %load/vec4 v0x154ebf8f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x154ebfd80_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154ebf9a0, 4;
    %vpi_call 8 378 "$fwrite", v0x154ebf3b0_0, "%d %d %8h ", S<2,vec4,u1>, S<1,vec4,u1>, S<0,vec4,u10> {3 0 0};
    %load/vec4 v0x154ebf8f0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x154ebfd80_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154ebfce0, 4;
    %vpi_call 8 380 "$fwrite", v0x154ebf3b0_0, "%8h ", S<0,vec4,u32> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154ebe770_0, 0, 32;
T_48.6 ;
    %load/vec4 v0x154ebe770_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.7, 5;
    %load/vec4 v0x154ebf8f0_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %load/vec4 v0x154ebfd80_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 44;
    %add;
    %pad/s 45;
    %load/vec4 v0x154ebe770_0;
    %pad/s 45;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x154ebe0c0, 4;
    %vpi_call 8 384 "$fwrite", v0x154ebf3b0_0, "%8h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x154ebe770_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154ebe770_0, 0, 32;
    %jmp T_48.6;
T_48.7 ;
    %vpi_call 8 386 "$fwrite", v0x154ebf3b0_0, "\012" {0 0 0};
    %load/vec4 v0x154ebfd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154ebfd80_0, 0, 32;
    %jmp T_48.4;
T_48.5 ;
    %vpi_call 8 388 "$fwrite", v0x154ebf3b0_0, "\012" {0 0 0};
    %load/vec4 v0x154ebf8f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154ebf8f0_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x154eebd30;
T_49 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154eec500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x154eec2e0_0;
    %assign/vec4 v0x154eec3b0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x154eec080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x154eec450_0;
    %assign/vec4 v0x154eec3b0_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x154eec1c0_0;
    %assign/vec4 v0x154eec3b0_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x154eea1f0;
T_50 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154eea9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x154eea7b0_0;
    %assign/vec4 v0x154eea860_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x154eea570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x154eea910_0;
    %assign/vec4 v0x154eea860_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x154eea690_0;
    %assign/vec4 v0x154eea860_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x154ee8f70;
T_51 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154ee9790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x154ee9570_0;
    %assign/vec4 v0x154ee9640_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x154ee9300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x154ee96e0_0;
    %assign/vec4 v0x154ee9640_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x154ee9450_0;
    %assign/vec4 v0x154ee9640_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x154ee98a0;
T_52 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154eea0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x154ee9eb0_0;
    %assign/vec4 v0x154ee9f80_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x154ee9c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x154eea010_0;
    %assign/vec4 v0x154ee9f80_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x154ee9d90_0;
    %assign/vec4 v0x154ee9f80_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x154eeaae0;
T_53 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154eeb2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x154eeb0d0_0;
    %assign/vec4 v0x154eeb1a0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x154eeae30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x154eeb240_0;
    %assign/vec4 v0x154eeb1a0_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x154eeaf70_0;
    %assign/vec4 v0x154eeb1a0_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x154eeb470;
T_54 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154eebc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x154eeba20_0;
    %assign/vec4 v0x154eebab0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x154eeb7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x154eebb60_0;
    %assign/vec4 v0x154eebab0_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x154eeb900_0;
    %assign/vec4 v0x154eebab0_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x154eec620;
T_55 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154eece20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x154eecc50_0;
    %assign/vec4 v0x154eecce0_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x154eec970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x154eecd70_0;
    %assign/vec4 v0x154eecce0_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x154eecab0_0;
    %assign/vec4 v0x154eecce0_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x154eeded0;
T_56 ;
    %wait E_0x154eeb3d0;
    %load/vec4 v0x154eee520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154eee5f0_0, 0, 32;
    %jmp T_56.5;
T_56.0 ;
    %load/vec4 v0x154ee8d30_0;
    %store/vec4 v0x154eee5f0_0, 0, 32;
    %jmp T_56.5;
T_56.1 ;
    %load/vec4 v0x154eee2b0_0;
    %store/vec4 v0x154eee5f0_0, 0, 32;
    %jmp T_56.5;
T_56.2 ;
    %load/vec4 v0x154eee1d0_0;
    %store/vec4 v0x154eee5f0_0, 0, 32;
    %jmp T_56.5;
T_56.3 ;
    %load/vec4 v0x154eee410_0;
    %store/vec4 v0x154eee5f0_0, 0, 32;
    %jmp T_56.5;
T_56.5 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x154ecbe30;
T_57 ;
    %wait E_0x154ecc120;
    %load/vec4 v0x154ecc3f0_0;
    %load/vec4 v0x154ecc180_0;
    %and;
    %load/vec4 v0x154ecc350_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x154ecc350_0;
    %load/vec4 v0x154ecc570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x154ecc4c0_0, 0, 2;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x154ecc3f0_0;
    %load/vec4 v0x154ecc2c0_0;
    %and;
    %load/vec4 v0x154ecc350_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x154ecc350_0;
    %load/vec4 v0x154ecc570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x154ecc4c0_0, 0, 2;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154ecc4c0_0, 0, 2;
T_57.3 ;
T_57.1 ;
    %load/vec4 v0x154ecc3f0_0;
    %load/vec4 v0x154ecc180_0;
    %and;
    %load/vec4 v0x154ecc350_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x154ecc350_0;
    %load/vec4 v0x154ecc6d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x154ecc620_0, 0, 2;
    %jmp T_57.5;
T_57.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154ecc620_0, 0, 2;
T_57.5 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x154ecb4f0;
T_58 ;
    %wait E_0x154ecb7b0;
    %load/vec4 v0x154ecb9a0_0;
    %load/vec4 v0x154ecb820_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x154ecb820_0;
    %load/vec4 v0x154ecbac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x154ecbb90_0, 0, 2;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x154ecba30_0;
    %load/vec4 v0x154ecb820_0;
    %load/vec4 v0x154ecbac0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x154ecb910_0;
    %load/vec4 v0x154ecbac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x154ecbb90_0, 0, 2;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154ecbb90_0, 0, 2;
T_58.3 ;
T_58.1 ;
    %load/vec4 v0x154ecb9a0_0;
    %load/vec4 v0x154ecb820_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x154ecb820_0;
    %load/vec4 v0x154ecbc20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x154ecbcd0_0, 0, 2;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x154ecba30_0;
    %load/vec4 v0x154ecb820_0;
    %load/vec4 v0x154ecbc20_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x154ecb910_0;
    %load/vec4 v0x154ecbc20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x154ecbcd0_0, 0, 2;
    %jmp T_58.7;
T_58.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x154ecbcd0_0, 0, 2;
T_58.7 ;
T_58.5 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x154e25fe0;
T_59 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x154e11760_0, 0, 32;
T_59.0 ;
    %load/vec4 v0x154e11760_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_59.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x154e11760_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x154e11810, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x154e11760_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x154e11760_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %vpi_call 4 37 "$readmemh", "test_codes/4_naive_test/inst_data.hex", v0x154e11810 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x154eb7880;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154eb85b0_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x154eb7880;
T_61 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x154eb83b0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x154eb83b0_0;
    %pad/s 48;
    %cmpi/s 65536, 0, 48;
    %flag_or 5, 4;
    %jmp/0xz T_61.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x154eb83b0_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x154eb8460, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x154eb83b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x154eb83b0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %vpi_call 6 47 "$readmemh", "test_codes/4_naive_test/mem_data.hex", v0x154eb8460 {0 0 0};
    %vpi_func 6 48 "$fopen" 32, "mem_else0.txt", "w" {0 0 0};
    %store/vec4 v0x154eb8500_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x154eb7880;
T_62 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154eb8290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154eb83b0_0, 0, 32;
T_62.2 ;
    %load/vec4 v0x154eb83b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_62.3, 5;
    %vpi_call 6 127 "$fwrite", v0x154eb8500_0, "%8h\012", &A<v0x154eb8460, v0x154eb83b0_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x154eb83b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x154eb83b0_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x154eb7880;
T_63 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154eb8660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x154eb8140_0;
    %load/vec4 v0x154eb7fc0_0;
    %parti/s 16, 2, 3;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154eb8460, 0, 4;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x154e8fc50;
T_64 ;
    %wait E_0x154eb7b70;
    %load/vec4 v0x154eb94c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x154eb8b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154eb8fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154eb9800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154eb9320_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154eb9560_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154eb8af0_0, 0, 32;
T_64.2 ;
    %load/vec4 v0x154eb8af0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x154eb8af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154eb9120, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x154eb8af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154eb9610, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x154eb8af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154eb96b0, 0, 4;
    %load/vec4 v0x154eb8af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154eb8af0_0, 0, 32;
    %jmp T_64.2;
T_64.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154eb8e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154eb8c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154eb8ea0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x154eb8b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %jmp T_64.7;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154eb8e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154eb9320_0, 0;
    %load/vec4 v0x154eb88b0_0;
    %assign/vec4 v0x154eb9560_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154eb8fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154eb9800_0, 0;
    %load/vec4 v0x154eb9280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x154eb8b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154eb8af0_0, 0, 32;
T_64.10 ;
    %load/vec4 v0x154eb8af0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.11, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x154eb8af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154eb9610, 0, 4;
    %load/vec4 v0x154eb8af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154eb8af0_0, 0, 32;
    %jmp T_64.10;
T_64.11 ;
    %jmp T_64.9;
T_64.8 ;
    %load/vec4 v0x154eb9ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.12, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x154eb8b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154eb8af0_0, 0, 32;
T_64.14 ;
    %load/vec4 v0x154eb8af0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.15, 5;
    %ix/getv/s 4, v0x154eb8af0_0;
    %load/vec4a v0x154eb9960, 4;
    %ix/getv/s 3, v0x154eb8af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154eb96b0, 0, 4;
    %load/vec4 v0x154eb8af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154eb8af0_0, 0, 32;
    %jmp T_64.14;
T_64.15 ;
T_64.12 ;
T_64.9 ;
    %jmp T_64.7;
T_64.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154eb8fc0_0, 0;
    %load/vec4 v0x154eb9800_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x154eb9800_0, 0;
    %load/vec4 v0x154eb9800_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.16, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154eb9320_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x154eb9800_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x154eb9800_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154eb8e10_0, 0;
    %load/vec4 v0x154eb9b60_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x154eb9560_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x154eb9b60_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x154eb98b0_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x154eb8c20_0, 0;
    %load/vec4 v0x154eb98b0_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x154eb96b0, 4;
    %assign/vec4 v0x154eb8ea0_0, 0;
    %jmp T_64.19;
T_64.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154eb8e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154eb8c20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154eb8ea0_0, 0;
T_64.19 ;
    %jmp T_64.17;
T_64.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154eb8e10_0, 0;
    %load/vec4 v0x154eb9800_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154eb9320_0, 0;
    %jmp T_64.21;
T_64.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154eb9320_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x154eb8b80_0, 0;
T_64.21 ;
T_64.17 ;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154eb8e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x154eb9800_0, 0;
    %load/vec4 v0x154eb8fc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x154eb8fc0_0, 0;
    %load/vec4 v0x154eb8fc0_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.22, 5;
    %load/vec4 v0x154eb8fc0_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_or 5, 4;
    %jmp/0xz  T_64.24, 5;
    %load/vec4 v0x154eb9b60_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x154eb9560_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x154eb9b60_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x154eb9070_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x154eb8c20_0, 0;
T_64.24 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x154eb8fc0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x154eb8fc0_0;
    %pad/u 35;
    %cmpi/u 9, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.26, 8;
    %load/vec4 v0x154eb8ce0_0;
    %load/vec4 v0x154eb8fc0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154eb9610, 0, 4;
T_64.26 ;
    %jmp T_64.23;
T_64.22 ;
    %load/vec4 v0x154eb8fc0_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.28, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154eb8af0_0, 0, 32;
T_64.30 ;
    %load/vec4 v0x154eb8af0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.31, 5;
    %ix/getv/s 4, v0x154eb8af0_0;
    %load/vec4a v0x154eb9610, 4;
    %ix/getv/s 3, v0x154eb8af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154eb9120, 0, 4;
    %load/vec4 v0x154eb8af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154eb8af0_0, 0, 32;
    %jmp T_64.30;
T_64.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x154eb9320_0, 0;
    %jmp T_64.29;
T_64.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x154eb9320_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x154eb8af0_0, 0, 32;
T_64.32 ;
    %load/vec4 v0x154eb8af0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.33, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x154eb8af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x154eb9120, 0, 4;
    %load/vec4 v0x154eb8af0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x154eb8af0_0, 0, 32;
    %jmp T_64.32;
T_64.33 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x154eb8b80_0, 0;
T_64.29 ;
T_64.23 ;
    %jmp T_64.7;
T_64.7 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x154e33720;
T_65 ;
    %vpi_call 2 17 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x154e33720 {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x154e33720;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154ef36d0_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x154e33720;
T_67 ;
    %delay 1, 0;
    %load/vec4 v0x154ef36d0_0;
    %inv;
    %store/vec4 v0x154ef36d0_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x154e33720;
T_68 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154ef37f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154ef3760_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154ef37f0_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154ef3760_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154ef3760_0, 0, 1;
    %vpi_call 2 48 "$stop" {0 0 0};
    %end;
    .thread T_68;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "tb/tb_cache.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/main_memory_wrapper.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/dp_components/data_cache.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
