

================================================================
== Vitis HLS Report for 'add5_sat_ufixed'
================================================================
* Date:           Thu Sep  4 18:22:14 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        add5_sat_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.874 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.21>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%c_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %c" [dut.cpp:15]   --->   Operation 3 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %b" [dut.cpp:15]   --->   Operation 4 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %a" [dut.cpp:15]   --->   Operation 5 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i2 %a_read" [dut.cpp:19]   --->   Operation 6 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i2 %b_read" [dut.cpp:19]   --->   Operation 7 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.56ns)   --->   "%add_ln19 = add i3 %zext_ln19_1, i3 %zext_ln19" [dut.cpp:19]   --->   Operation 8 'add' 'add_ln19' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln19_2 = zext i3 %add_ln19" [dut.cpp:19]   --->   Operation 9 'zext' 'zext_ln19_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln19_3 = zext i2 %c_read" [dut.cpp:19]   --->   Operation 10 'zext' 'zext_ln19_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.65ns)   --->   "%add_ln19_1 = add i4 %zext_ln19_2, i4 %zext_ln19_3" [dut.cpp:19]   --->   Operation 11 'add' 'add_ln19_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.87>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 0"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [dut.cpp:15]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %a"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %a, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %b"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %b, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %c"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %c, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %d"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %d, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %e"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i2 %e, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%e_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %e" [dut.cpp:15]   --->   Operation 24 'read' 'e_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%d_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %d" [dut.cpp:15]   --->   Operation 25 'read' 'd_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln19_4 = zext i2 %d_read" [dut.cpp:19]   --->   Operation 26 'zext' 'zext_ln19_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln19_2 = add i4 %add_ln19_1, i4 %zext_ln19_4" [dut.cpp:19]   --->   Operation 27 'add' 'add_ln19_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln19_5 = zext i2 %e_read" [dut.cpp:19]   --->   Operation 28 'zext' 'zext_ln19_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln19_3 = add i4 %add_ln19_2, i4 %zext_ln19_5" [dut.cpp:19]   --->   Operation 29 'add' 'add_ln19_3' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sat = trunc i4 %add_ln19_3" [dut.cpp:19]   --->   Operation 30 'trunc' 'sat' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln19_3, i32 2, i32 3" [dut.cpp:19]   --->   Operation 31 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.56ns)   --->   "%icmp_ln19 = icmp_ne  i2 %tmp, i2 0" [dut.cpp:19]   --->   Operation 32 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.99ns)   --->   "%sat_1 = select i1 %icmp_ln19, i2 3, i2 %sat" [dut.cpp:19]   --->   Operation 33 'select' 'sat_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln21 = ret i2 %sat_1" [dut.cpp:21]   --->   Operation 34 'ret' 'ret_ln21' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.215ns
The critical path consists of the following:
	wire read operation ('b_read', dut.cpp:15) on port 'b' (dut.cpp:15) [21]  (0.000 ns)
	'add' operation 3 bit ('add_ln19', dut.cpp:19) [25]  (1.565 ns)
	'add' operation 4 bit ('add_ln19_1', dut.cpp:19) [28]  (1.650 ns)

 <State 2>: 5.874ns
The critical path consists of the following:
	wire read operation ('e_read', dut.cpp:15) on port 'e' (dut.cpp:15) [18]  (0.000 ns)
	'add' operation 4 bit ('add_ln19_3', dut.cpp:19) [32]  (3.316 ns)
	'icmp' operation 1 bit ('icmp_ln19', dut.cpp:19) [35]  (1.565 ns)
	'select' operation 2 bit ('sat', dut.cpp:19) [36]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
