// Seed: 4276976438
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout uwire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  output tri0 id_2;
  inout wire id_1;
  assign id_2 = -1;
  logic id_8 = 1;
  wire  id_9;
  assign id_2 = 1 - -1'b0;
  wire id_10;
  assign id_6 = -1'b0;
endmodule
module module_1 #(
    parameter id_1 = 32'd22
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_4
  );
  inout wire id_2;
  inout wire _id_1;
  logic [1 : id_1] id_5;
endmodule
