>Dmel_RG2
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dmel_RG3
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dmel_RG5
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dmel_RG9
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dmel_RG18N
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dmel_RG19
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dmel_RG22
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dmel_RG24
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dmel_RG25
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dmel_RG28
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dmel_RG32N
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dmel_RG34
TTGCGGCCCCCCCTCAGCGCGCGGC
>Dmel_RG36
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dmel_RG38N
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD03
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD06
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD105
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD106
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD146
TTGCGGCCCCTCCCCAGCGCGCGGC
>Dsim_MD15
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD197
TTGCGGCCCCCCTCCAGCGCGCGGC
>Dsim_MD199
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD201
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD221
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD224
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD225
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD233
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD235
TTGCGGCCCCCCTCCAGCACGCGGC
>Dsim_MD238
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD243
TTGCGGCCCCCCTCCAGCGCGCGGC
>Dsim_MD251
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD255
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD63
TTGCGGCCCCCCCCCAGCGCGCGGC
>Dsim_MD72
TTGCGGCCCCCCTCCAGCGCGCGGC
>Dsim_MD73
TTGCGGCCCCCCTCCAGCGCGCGGC
>Dyak_528_6669
TTGCGGCCCCCCCCTGGCGCGCGGC
>Dere_528_6669
TTGCGGCCCCCCCCTGGCGCGCGGC
