# SPDX-License-Identifier: GPL-2.0-only
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/qcom,gcc-qcs404.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

<<<<<<< HEAD
title: Qualcomm Global Clock & Reset Controller on QCS404
=======
title: Qualcomm Global Clock & Reset Controller Bindingfor QCS404
>>>>>>> b7ba80a49124 (Commit)

maintainers:
  - Stephen Boyd <sboyd@kernel.org>
  - Taniya Das <tdas@codeaurora.org>

description: |
<<<<<<< HEAD
  Qualcomm global clock control module provides the clocks, resets and power
  domains on QCS404.

  See also:: include/dt-bindings/clock/qcom,gcc-qcs404.h
=======
  Qualcomm global clock control module which supports the clocks, resets and
  power domains on QCS404.

  See also:
  - dt-bindings/clock/qcom,gcc-qcs404.h
>>>>>>> b7ba80a49124 (Commit)

properties:
  compatible:
    const: qcom,gcc-qcs404

<<<<<<< HEAD
  clocks:
    items:
      - description: XO source
      - description: Sleep clock source
      - description: PCIe 0 PIPE clock (optional)
      - description: DSI phy instance 0 dsi clock
      - description: DSI phy instance 0 byte clock
      - description: HDMI phy PLL clock

  clock-names:
    items:
      - const: cxo
      - const: sleep_clk
      - const: pcie_0_pipe_clk_src
      - const: dsi0pll
      - const: dsi0pllbyte
      - const: hdmi_pll

required:
  - compatible

allOf:
  - $ref: qcom,gcc.yaml#

unevaluatedProperties: false
=======
  '#clock-cells':
    const: 1

  '#reset-cells':
    const: 1

  reg:
    maxItems: 1

  protected-clocks:
    description:
      Protected clock specifier list as per common clock binding.

required:
  - compatible
  - reg
  - '#clock-cells'
  - '#reset-cells'

additionalProperties: false
>>>>>>> b7ba80a49124 (Commit)

examples:
  - |
    clock-controller@1800000 {
      compatible = "qcom,gcc-qcs404";
      reg = <0x01800000 0x80000>;
      #clock-cells = <1>;
      #reset-cells = <1>;
<<<<<<< HEAD
      #power-domain-cells = <1>;
=======
>>>>>>> b7ba80a49124 (Commit)
    };
...
