{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1384975137890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1384975137890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:18:57 2013 " "Processing started: Wed Nov 20 20:18:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1384975137890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1384975137890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1384975137890 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1384975138093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/spi/spi-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/spi/spi-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-behaviour " "Found design unit 1: spi-behaviour" {  } { { "../spi/spi-behaviour.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/spi/spi-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/spi/spi.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/spi/spi.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "../spi/spi.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/spi/spi.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/decoder/decoder_behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/decoder/decoder_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behaviour " "Found design unit 1: decoder-behaviour" {  } { { "../decoder/decoder_behaviour.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/decoder/decoder_behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/decoder/decoder.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/decoder/decoder.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder/decoder.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/decoder/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/gpu-structural.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/gpu-structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpu-structural " "Found design unit 1: gpu-structural" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/gpu.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/gpu.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "../gpu.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/gen6mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Found design unit 1: gen6mhz-behaviour" {  } { { "../gen6mhz.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gen6mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Found entity 1: gen6mhz" {  } { { "../gen6mhz.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gen6mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/vgacontroller/vgacontroller-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/vgacontroller/vgacontroller-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacontroller-behaviour " "Found design unit 1: vgacontroller-behaviour" {  } { { "../vgacontroller/vgacontroller-behaviour.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/vgacontroller/vgacontroller-behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/vgacontroller/vgacontroller.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/vgacontroller/vgacontroller.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vgacontroller " "Found entity 1: vgacontroller" {  } { { "../vgacontroller/vgacontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/vgacontroller/vgacontroller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/ramcontroller/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/ramcontroller/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behavior " "Found design unit 1: sram-behavior" {  } { { "../ramcontroller/sram.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/sram.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../ramcontroller/sram.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/sram.vhd" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/ramcontroller/ramcontroller-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/ramcontroller/ramcontroller-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramcontroller-behaviour " "Found design unit 1: ramcontroller-behaviour" {  } { { "../ramcontroller/ramcontroller-behaviour.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/ramcontroller-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/ramcontroller/ramcontroller.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/ramcontroller/ramcontroller.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ramcontroller " "Found entity 1: ramcontroller" {  } { { "../ramcontroller/ramcontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/ramcontroller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/parameter_def_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/parameter_def_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parameter_def " "Found design unit 1: parameter_def" {  } { { "../parameter_def_pkg.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/parameter_def_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 parameter_def-body " "Found design unit 2: parameter_def-body" {  } { { "../parameter_def_pkg.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/parameter_def_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/pre_vga_dac_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/pre_vga_dac_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975138484 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1384975138515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpu gpu:inst2 " "Elaborating entity \"gpu\" for hierarchy \"gpu:inst2\"" {  } { { "top_de1.bdf" "inst2" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -168 520 712 8 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384975138515 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "asb gpu-structural.vhd(52) " "VHDL Signal Declaration warning at gpu-structural.vhd(52): used implicit default value for signal \"asb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384975138531 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramclaim gpu-structural.vhd(56) " "Verilog HDL or VHDL warning at gpu-structural.vhd(56): object \"ramclaim\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384975138531 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "settingup gpu-structural.vhd(57) " "Verilog HDL or VHDL warning at gpu-structural.vhd(57): object \"settingup\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384975138531 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ramaddr_draw gpu-structural.vhd(60) " "VHDL Signal Declaration warning at gpu-structural.vhd(60): used implicit default value for signal \"ramaddr_draw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384975138531 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ramread_draw gpu-structural.vhd(62) " "VHDL Signal Declaration warning at gpu-structural.vhd(62): used implicit default value for signal \"ramread_draw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384975138531 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ramwrite_draw gpu-structural.vhd(62) " "VHDL Signal Declaration warning at gpu-structural.vhd(62): used implicit default value for signal \"ramwrite_draw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384975138531 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spidav gpu-structural.vhd(65) " "Verilog HDL or VHDL warning at gpu-structural.vhd(65): object \"spidav\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384975138531 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "spidatatx gpu-structural.vhd(66) " "VHDL Signal Declaration warning at gpu-structural.vhd(66): used explicit default value for signal \"spidatatx\" because signal was never assigned a value" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1384975138531 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spidatarx gpu-structural.vhd(67) " "Verilog HDL or VHDL warning at gpu-structural.vhd(67): object \"spidatarx\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384975138531 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "spidatatxload gpu-structural.vhd(68) " "VHDL Signal Declaration warning at gpu-structural.vhd(68): used explicit default value for signal \"spidatatxload\" because signal was never assigned a value" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1384975138531 "|top_de1|gpu:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramcontroller gpu:inst2\|ramcontroller:ramcontroller1 " "Elaborating entity \"ramcontroller\" for hierarchy \"gpu:inst2\|ramcontroller:ramcontroller1\"" {  } { { "../gpu-structural.vhd" "ramcontroller1" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384975138531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgacontroller gpu:inst2\|vgacontroller:vgacontroller1 " "Elaborating entity \"vgacontroller\" for hierarchy \"gpu:inst2\|vgacontroller:vgacontroller1\"" {  } { { "../gpu-structural.vhd" "vgacontroller1" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384975138531 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vgacolor vgacontroller.vhd(25) " "VHDL Signal Declaration warning at vgacontroller.vhd(25): used implicit default value for signal \"vgacolor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vgacontroller/vgacontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/vgacontroller/vgacontroller.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384975138531 "|top_de1|gpu:inst2|vgacontroller:vgacontroller1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi gpu:inst2\|spi:spi1 " "Elaborating entity \"spi\" for hierarchy \"gpu:inst2\|spi:spi1\"" {  } { { "../gpu-structural.vhd" "spi1" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384975138531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -344 288 448 -248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384975138531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_vga_dac_4 pre_vga_dac_4:inst " "Elaborating entity \"pre_vga_dac_4\" for hierarchy \"pre_vga_dac_4:inst\"" {  } { { "top_de1.bdf" "inst" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -248 968 1192 -136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384975138531 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1384975138765 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "gpu:inst2\|ramcontroller:ramcontroller1\|data\[3\]~synth " "Node \"gpu:inst2\|ramcontroller:ramcontroller1\|data\[3\]~synth\"" {  } { { "../ramcontroller/ramcontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/ramcontroller.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384975138859 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpu:inst2\|ramcontroller:ramcontroller1\|data\[2\]~synth " "Node \"gpu:inst2\|ramcontroller:ramcontroller1\|data\[2\]~synth\"" {  } { { "../ramcontroller/ramcontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/ramcontroller.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384975138859 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpu:inst2\|ramcontroller:ramcontroller1\|data\[1\]~synth " "Node \"gpu:inst2\|ramcontroller:ramcontroller1\|data\[1\]~synth\"" {  } { { "../ramcontroller/ramcontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/ramcontroller.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384975138859 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpu:inst2\|ramcontroller:ramcontroller1\|data\[0\]~synth " "Node \"gpu:inst2\|ramcontroller:ramcontroller1\|data\[0\]~synth\"" {  } { { "../ramcontroller/ramcontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/ramcontroller.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384975138859 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1384975138859 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RAMWE VCC " "Pin \"RAMWE\" is stuck at VCC" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -56 1200 1376 -40 "RAMWE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975138859 "|top_de1|RAMWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[15\] VCC " "Pin \"RAMADDR\[15\]\" is stuck at VCC" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -120 1200 1376 -104 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975138859 "|top_de1|RAMADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -192 1200 1376 -176 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975138859 "|top_de1|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[2\] GND " "Pin \"vga_b\[2\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -192 1200 1376 -176 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975138859 "|top_de1|vga_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[1\] GND " "Pin \"vga_b\[1\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -192 1200 1376 -176 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975138859 "|top_de1|vga_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[0\] GND " "Pin \"vga_b\[0\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -192 1200 1376 -176 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975138859 "|top_de1|vga_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -208 1200 1376 -192 "vga_g\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975138859 "|top_de1|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] GND " "Pin \"vga_g\[2\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -208 1200 1376 -192 "vga_g\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975138859 "|top_de1|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -208 1200 1376 -192 "vga_g\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975138859 "|top_de1|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -208 1200 1376 -192 "vga_g\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975138859 "|top_de1|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -224 1200 1376 -208 "vga_r\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975138859 "|top_de1|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[2\] GND " "Pin \"vga_r\[2\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -224 1200 1376 -208 "vga_r\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975138859 "|top_de1|vga_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -224 1200 1376 -208 "vga_r\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975138859 "|top_de1|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[0\] GND " "Pin \"vga_r\[0\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -224 1200 1376 -208 "vga_r\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975138859 "|top_de1|vga_r[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1384975138859 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1384975138921 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1384975139125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384975139125 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPIMOSI " "No output dependent on input pin \"SPIMOSI\"" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -96 40 216 -80 "SPIMOSI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384975139187 "|top_de1|SPIMOSI"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1384975139187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1384975139187 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1384975139187 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1384975139187 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1384975139187 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1384975139187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1384975139203 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 20:18:59 2013 " "Processing ended: Wed Nov 20 20:18:59 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1384975139203 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1384975139203 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1384975139203 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1384975139203 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1384975140312 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1384975140312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:18:59 2013 " "Processing started: Wed Nov 20 20:18:59 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1384975140312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1384975140312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de1 -c top_de1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1384975140312 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1384975140484 ""}
{ "Info" "0" "" "Project  = de1" {  } {  } 0 0 "Project  = de1" 0 0 "Fitter" 0 0 1384975140484 ""}
{ "Info" "0" "" "Revision = top_de1" {  } {  } 0 0 "Revision = top_de1" 0 0 "Fitter" 0 0 1384975140484 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1384975140609 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_de1 EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"top_de1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1384975140625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1384975140640 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1384975140640 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1384975141734 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1384975141781 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1384975142469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1384975142469 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1384975142469 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1384975142469 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1384975142562 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1384975142562 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1384975142562 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1384975142562 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_de1.sdc " "Synopsys Design Constraints File file not found: 'top_de1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1384975143469 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1384975143484 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1384975143531 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50mhz (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clock_50mhz (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384975143547 ""}  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock_50mhz } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_50mhz" } } } } { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -320 112 288 -304 "clock_50mhz" "" } } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_50mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384975143547 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gen6mhz:inst1\|count\[2\]  " "Automatically promoted node gen6mhz:inst1\|count\[2\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1384975143547 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gen6mhz:inst1\|count\[2\]~0 " "Destination node gen6mhz:inst1\|count\[2\]~0" {  } { { "../gen6mhz.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gen6mhz.vhd" 19 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gen6mhz:inst1|count[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1384975143547 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1384975143547 ""}  } { { "../gen6mhz.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gen6mhz.vhd" 19 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { gen6mhz:inst1|count[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1384975143547 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1384975143781 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1384975143781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1384975143781 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1384975143781 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1384975143781 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1384975143781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1384975143781 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1384975143781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1384975143797 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1384975143813 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1384975143813 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384975143859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1384975144875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384975144953 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1384975145047 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1384975145453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384975145453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1384975145500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y14 X50_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } { { "loc" "" { Generic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} 38 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1384975146016 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1384975146016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384975146219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1384975146219 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1384975146219 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1384975146313 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1384975146328 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "36 " "Found 36 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMDATA\[3\] 0 " "Pin \"RAMDATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMDATA\[2\] 0 " "Pin \"RAMDATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMDATA\[1\] 0 " "Pin \"RAMDATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMDATA\[0\] 0 " "Pin \"RAMDATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_hsync 0 " "Pin \"vga_hsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_vsync 0 " "Pin \"vga_vsync\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SPIMISO 0 " "Pin \"SPIMISO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMWE 0 " "Pin \"RAMWE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[15\] 0 " "Pin \"RAMADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[14\] 0 " "Pin \"RAMADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[13\] 0 " "Pin \"RAMADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[12\] 0 " "Pin \"RAMADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[11\] 0 " "Pin \"RAMADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[10\] 0 " "Pin \"RAMADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[9\] 0 " "Pin \"RAMADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[8\] 0 " "Pin \"RAMADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[7\] 0 " "Pin \"RAMADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[6\] 0 " "Pin \"RAMADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[5\] 0 " "Pin \"RAMADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[4\] 0 " "Pin \"RAMADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[3\] 0 " "Pin \"RAMADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[2\] 0 " "Pin \"RAMADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[1\] 0 " "Pin \"RAMADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RAMADDR\[0\] 0 " "Pin \"RAMADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[3\] 0 " "Pin \"vga_b\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[2\] 0 " "Pin \"vga_b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[1\] 0 " "Pin \"vga_b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_b\[0\] 0 " "Pin \"vga_b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[3\] 0 " "Pin \"vga_g\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[2\] 0 " "Pin \"vga_g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[1\] 0 " "Pin \"vga_g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_g\[0\] 0 " "Pin \"vga_g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[3\] 0 " "Pin \"vga_r\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[2\] 0 " "Pin \"vga_r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[1\] 0 " "Pin \"vga_r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vga_r\[0\] 0 " "Pin \"vga_r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1384975146328 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1384975146328 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1384975146453 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1384975146469 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1384975146532 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1384975146719 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RAMDATA\[3\] a permanently disabled " "Pin RAMDATA\[3\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAMDATA[3] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMDATA\[3\]" } } } } { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -88 1200 1376 -72 "RAMDATA" "" } } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMDATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1384975146828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RAMDATA\[2\] a permanently disabled " "Pin RAMDATA\[2\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAMDATA[2] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMDATA\[2\]" } } } } { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -88 1200 1376 -72 "RAMDATA" "" } } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMDATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1384975146828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RAMDATA\[1\] a permanently disabled " "Pin RAMDATA\[1\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAMDATA[1] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMDATA\[1\]" } } } } { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -88 1200 1376 -72 "RAMDATA" "" } } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMDATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1384975146828 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RAMDATA\[0\] a permanently disabled " "Pin RAMDATA\[0\] has a permanently disabled output enable" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAMDATA[0] } } } { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RAMDATA\[0\]" } } } } { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -88 1200 1376 -72 "RAMDATA" "" } } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMDATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1384975146828 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1384975146828 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1384975146844 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.fit.smsg " "Generated suppressed messages file F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1384975147000 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1384975147328 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 20:19:07 2013 " "Processing ended: Wed Nov 20 20:19:07 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1384975147328 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1384975147328 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1384975147328 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1384975147328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1384975148844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1384975148844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:19:08 2013 " "Processing started: Wed Nov 20 20:19:08 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1384975148844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1384975148844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de1 -c top_de1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1384975148844 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1384975149735 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1384975149766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1384975150548 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 20:19:10 2013 " "Processing ended: Wed Nov 20 20:19:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1384975150548 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1384975150548 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1384975150548 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1384975150548 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1384975151157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1384975152001 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:19:11 2013 " "Processing started: Wed Nov 20 20:19:11 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1384975152001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1384975152001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de1 -c top_de1 " "Command: quartus_sta de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1384975152001 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1384975152110 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1384975152266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1384975152282 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1384975152282 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_de1.sdc " "Synopsys Design Constraints File file not found: 'top_de1.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1384975152407 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1384975152407 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name gen6mhz:inst1\|count\[2\] gen6mhz:inst1\|count\[2\] " "create_clock -period 1.000 -name gen6mhz:inst1\|count\[2\] gen6mhz:inst1\|count\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152407 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50mhz clock_50mhz " "create_clock -period 1.000 -name clock_50mhz clock_50mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152407 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152407 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1384975152407 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1384975152438 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1384975152438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.772 " "Worst-case setup slack is -4.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.772      -137.119 gen6mhz:inst1\|count\[2\]  " "   -4.772      -137.119 gen6mhz:inst1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.250        -0.250 clock_50mhz  " "   -0.250        -0.250 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384975152454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.690 " "Worst-case hold slack is -2.690" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.690        -2.690 clock_50mhz  " "   -2.690        -2.690 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 gen6mhz:inst1\|count\[2\]  " "    0.445         0.000 gen6mhz:inst1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384975152454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1384975152454 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1384975152454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631        -5.297 clock_50mhz  " "   -1.631        -5.297 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -56.212 gen6mhz:inst1\|count\[2\]  " "   -0.611       -56.212 gen6mhz:inst1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384975152470 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1384975152892 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1384975152892 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1384975152907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.224 " "Worst-case setup slack is -1.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.224       -27.516 gen6mhz:inst1\|count\[2\]  " "   -1.224       -27.516 gen6mhz:inst1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515         0.000 clock_50mhz  " "    0.515         0.000 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384975152907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.720 " "Worst-case hold slack is -1.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.720        -1.720 clock_50mhz  " "   -1.720        -1.720 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 gen6mhz:inst1\|count\[2\]  " "    0.215         0.000 gen6mhz:inst1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384975152907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1384975152907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1384975152923 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -4.380 clock_50mhz  " "   -1.380        -4.380 clock_50mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152923 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -46.000 gen6mhz:inst1\|count\[2\]  " "   -0.500       -46.000 gen6mhz:inst1\|count\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1384975152923 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1384975152923 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1384975152954 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1384975152970 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1384975152970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1384975153095 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 20:19:13 2013 " "Processing ended: Wed Nov 20 20:19:13 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1384975153095 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1384975153095 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1384975153095 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1384975153095 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus II Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1384975153767 ""}
