module testRam();

	logic [5:0] address;
	logic clk;
	logic [31:0] data;
	logic wren;
	logic q;

	LUTMemory datmem(address, clk, data, wren, q);
	
	initial begin
        reset <= 1; # 5; reset <= 0;  
   end
	 
	  
	always begin
		 clk <= 1; #5; clk <= 0; #5;
	end
	
	always (posedge clk) begin
	
		address = 0;
		$display("Data %d", q);
		#15
		
		adrress = 10;
		$display("Data %d", q);
		#15
		
		
		adrress = 3;
		$display("Data %d", q);
		#15
	
	end
	
	
endmodule