{"vcs1":{"timestamp_begin":1682814198.739150806, "rt":0.62, "ut":0.29, "st":0.12}}
{"vcselab":{"timestamp_begin":1682814199.424784599, "rt":0.44, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1682814199.916141378, "rt":0.23, "ut":0.07, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682814198.395763646}
{"VCS_COMP_START_TIME": 1682814198.395763646}
{"VCS_COMP_END_TIME": 1682814200.222402059}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341112}}
{"stitch_vcselab": {"peak_mem": 238992}}
