# Reading C:/Microsemi/Libero_SoC_v11.9/Modelsim/tcl/vsim/pref.tcl
# do run.do
# INFO: Simulation library postsynth already exists
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 10.5c Lib Mapping Utility 2016.07 Jul 21 2016
# vmap proasic3 C:/Microsemi/Libero_SoC_v11.9/Designer/lib/modelsim/precompiled/vlog/proasic3 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 17:58:40 on Nov 13,2023
# vlog -reportprogress 300 -vlog01compat -work postsynth C:/Users/Monica/Desktop/J3121000001_Comb/J3121000001_Comb/synthesis/cyq_SD1.v 
# -- Compiling module cyq_74HC85
# -- Compiling module cyq_ori_c_1
# -- Compiling module cyq_ori_c_1_0
# -- Compiling module cyq_SD1
# 
# Top level modules:
# 	cyq_SD1
# End time: 17:58:40 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vlog 10.5c Compiler 2016.07 Jul 21 2016
# Start time: 17:58:40 on Nov 13,2023
# vlog -reportprogress 300 "+incdir+C:/Users/Monica/Desktop/J3121000001_Comb/J3121000001_Comb/stimulus" -vlog01compat -work postsynth C:/Users/Monica/Desktop/J3121000001_Comb/J3121000001_Comb/stimulus/test_comb.v 
# -- Compiling module test_cyq_cp
# -- Compiling module test_cyq_jtd
# -- Compiling module test_cyq_74HC148
# -- Compiling module test_cyq_74HC138
# -- Compiling module test_cyq_74HC153
# -- Compiling module test_cyq_74HC85
# -- Compiling module test_cyq_74HC283
# -- Compiling module test_cyq_74HC4511
# -- Compiling module test_cyq_ori_c
# -- Compiling module test_cyq_SD1
# -- Compiling module test_cyq_SD2
# 
# Top level modules:
# 	test_cyq_cp
# 	test_cyq_jtd
# 	test_cyq_74HC148
# 	test_cyq_74HC138
# 	test_cyq_74HC153
# 	test_cyq_74HC85
# 	test_cyq_74HC283
# 	test_cyq_74HC4511
# 	test_cyq_ori_c
# 	test_cyq_SD1
# 	test_cyq_SD2
# End time: 17:58:40 on Nov 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L proasic3 -L postsynth -t 1ps postsynth.test_cyq_SD1 
# Start time: 17:58:40 on Nov 13,2023
# //  ModelSim Microsemi 10.5c Jul 21 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading postsynth.test_cyq_SD1
# Loading postsynth.cyq_SD1
# Loading proasic3.OUTBUF
# Loading proasic3.INBUF
# Loading proasic3.INV
# Loading postsynth.cyq_74HC85
# Loading proasic3.AOI1A
# Loading proasic3.NOR2A
# Loading proasic3.VCC
# Loading proasic3.NOR3
# Loading proasic3.XOR2
# Loading proasic3.XO1
# Loading proasic3.OR2A
# Loading proasic3.GND
# Loading proasic3.AND2A
# Loading postsynth.cyq_ori_c_1
# Loading proasic3.AX1
# Loading proasic3.OA1A
# Loading proasic3.AO1
# Loading proasic3.NOR2
# Loading postsynth.cyq_ori_c_1_0
# ** Warning: (vsim-3015) C:/Users/Monica/Desktop/J3121000001_Comb/J3121000001_Comb/stimulus/test_comb.v(191): [PCDPC] - Port size (3) does not match connection size (1) for port 'Q'. The port definition is at: C:/Users/Monica/Desktop/J3121000001_Comb/J3121000001_Comb/synthesis/cyq_SD1.v(131).
#    Time: 0 ps  Iteration: 0  Instance: /test_cyq_SD1/u0 File: C:/Users/Monica/Desktop/J3121000001_Comb/J3121000001_Comb/synthesis/cyq_SD1.v
# Loading proasic3.UDP_MUX2
# End time: 18:00:06 on Nov 13,2023, Elapsed time: 0:01:26
# Errors: 0, Warnings: 1
