<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1095</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1095-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1095.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:769px;white-space:nowrap" class="ft00">Vol. 3C&#160;26-3</p>
<p style="position:absolute;top:47px;left:766px;white-space:nowrap" class="ft01">VM&#160;ENTRIES</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:95px;white-space:nowrap" class="ft05">Reserved bits&#160;in&#160;the&#160;primary processor-based&#160;VM-execution&#160;controls must be set properly.&#160;Software&#160;may&#160;<br/>consult the&#160;VMX&#160;capability&#160;MSRs to&#160;determin<a href="o_fe12b1e2a880e0ce-1945.html">e the proper settings (see Appendix A.3.2</a>).</p>
<p style="position:absolute;top:139px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:139px;left:95px;white-space:nowrap" class="ft05">If&#160;the “activate&#160;secondary controls” primary&#160;processor-based VM-execution&#160;control&#160;is 1, reserved bits in&#160;the&#160;<br/>secondary&#160;processor-based VM-execution controls&#160;must&#160;be cleared. Software may&#160;consult the&#160;VMX&#160;capability&#160;<br/>MSRs&#160;to&#160;determine&#160;which bits are&#160;reserv<a href="o_fe12b1e2a880e0ce-1946.html">ed (see Appendix A.3.3).<br/></a>If the&#160;“activate secondary controls” primary processor-based VM-execution&#160;control is&#160;0 (or if the processor<br/>does&#160;not support&#160;the 1-setting of that control), no checks are&#160;performed on the&#160;secondary processor-based<br/>VM-execution controls.&#160;The logical&#160;processor operates&#160;as&#160;if&#160;all the secondary processor-based VM-execution<br/>controls were&#160;0.</p>
<p style="position:absolute;top:266px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:267px;left:95px;white-space:nowrap" class="ft05">The CR3-target count must not be greater&#160;than&#160;4. Future processors may&#160;support&#160;a different&#160;number of CR3-<br/>target&#160;values. Software&#160;should read the&#160;VMX&#160;capability MSR IA32_VMX_MISC to&#160;determine&#160;the number&#160;of&#160;<br/>values supported&#160;(see<a href="o_fe12b1e2a880e0ce-1947.html">&#160;Appendix&#160;A.6).</a></p>
<p style="position:absolute;top:322px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:322px;left:95px;white-space:nowrap" class="ft05">If&#160;the “use&#160;I/O bitmaps”&#160;VM-execution&#160;control&#160;is 1, bits&#160;11:0&#160;of each&#160;I/O-bitmap&#160;address must be 0.&#160;Neither&#160;<br/>address&#160;should set&#160;any bits beyond&#160;the&#160;processor’s&#160;physical-address width.</p>
<p style="position:absolute;top:336px;left:601px;white-space:nowrap" class="ft04">1,2</p>
<p style="position:absolute;top:361px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:361px;left:95px;white-space:nowrap" class="ft05">If&#160;the “use&#160;MSR bitmaps”&#160;VM-execution control is&#160;1,&#160;bits&#160;11:0&#160;of&#160;the MSR-bitmap&#160;address must be 0.&#160;The&#160;<br/>address&#160;should not set any&#160;bits beyond&#160;the processor’s&#160;physical-address width.</p>
<p style="position:absolute;top:375px;left:628px;white-space:nowrap" class="ft04">3</p>
<p style="position:absolute;top:400px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:400px;left:95px;white-space:nowrap" class="ft07">If the&#160;“use&#160;TPR shadow” VM-execution&#160;control is&#160;1, the&#160;virtual-APIC address must satisfy&#160;the following&#160;checks:<br/>—&#160;Bits&#160;11:0&#160;of&#160;the&#160;address must be 0.<br/>—&#160;The address&#160;should not set any&#160;bits&#160;beyond the&#160;processor’s physical-address&#160;width.</p>
<p style="position:absolute;top:446px;left:682px;white-space:nowrap" class="ft04">4</p>
<p style="position:absolute;top:471px;left:95px;white-space:nowrap" class="ft05">If all&#160;of&#160;the above checks&#160;are satisfied&#160;and&#160;the&#160;“use TPR shadow” VM-execution control is&#160;1,&#160;bytes 3:1&#160;of VTPR<br/>(see<a href="o_fe12b1e2a880e0ce-1167.html">&#160;Section 29.1.1</a>)&#160;may be cleared (behavior may be&#160;implementation-specific).<br/>The&#160;clearing of these&#160;bytes may occur even&#160;if the VM&#160;entry fails. This is true either if the failure&#160;causes control<br/>to pass to the instruction following the&#160;VM-entry instruction or if it causes&#160;processor state&#160;to be&#160;loaded from<br/>the host-state area of&#160;the VMCS.</p>
<p style="position:absolute;top:565px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:565px;left:95px;white-space:nowrap" class="ft05">If the&#160;“use TPR shadow” VM-execution&#160;control&#160;is 1&#160;and&#160;the “virtual-interrupt delivery”&#160;VM-execution&#160;control is&#160;<br/>0,&#160;bits&#160;31:4 of the&#160;TPR threshold&#160;VM-execution control field must be 0.</p>
<p style="position:absolute;top:579px;left:571px;white-space:nowrap" class="ft04">5</p>
<p style="position:absolute;top:604px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:604px;left:95px;white-space:nowrap" class="ft05">The&#160;following check&#160;is performed if the&#160;“use TPR&#160;shadow”&#160;VM-execution control is&#160;1 and&#160;the “virtualize APIC&#160;<br/>accesses”&#160;and “virtual-interrupt delivery”&#160;VM-execution&#160;controls&#160;are&#160;both 0: the&#160;value&#160;of bits&#160;3:0 of the&#160;TPR&#160;<br/>threshold VM-execution&#160;control&#160;field&#160;should not be greater than the value of bits&#160;7:4&#160;of&#160;<a href="o_fe12b1e2a880e0ce-1167.html">VTPR (see Section&#160;<br/>29.1.1).</a></p>
<p style="position:absolute;top:676px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:676px;left:95px;white-space:nowrap" class="ft03">If the&#160;“NMI&#160;exiting” VM-execution control is&#160;0,&#160;the “virtual NMIs”&#160;VM-execution control must be&#160;0.</p>
<p style="position:absolute;top:698px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:699px;left:95px;white-space:nowrap" class="ft03">If&#160;the “virtual NMIs”&#160;VM-execution&#160;control is&#160;0, the&#160;“NMI-window exiting”&#160;VM-execution control must be 0.</p>
<p style="position:absolute;top:721px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:721px;left:95px;white-space:nowrap" class="ft07">If the&#160;“virtualize APIC-accesses” VM-execution control is&#160;1, the&#160;APIC-access&#160;address must&#160;satisfy the&#160;following&#160;<br/>checks:<br/>—&#160;Bits&#160;11:0&#160;of the&#160;address must be 0.<br/>—&#160;The address&#160;should not set any&#160;bits&#160;beyond the&#160;processor’s physical-address&#160;width.</p>
<p style="position:absolute;top:783px;left:682px;white-space:nowrap" class="ft04">6</p>
<p style="position:absolute;top:808px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:808px;left:95px;white-space:nowrap" class="ft05">If the&#160;“use TPR shadow” VM-execution&#160;control&#160;is 0,&#160;the following VM-execution controls&#160;must&#160;also be 0:&#160;<br/>“virtualize&#160;x2APIC&#160;mode”,&#160;“APIC-register&#160;virtualization”, and “virtual-interrupt delivery”.</p>
<p style="position:absolute;top:822px;left:685px;white-space:nowrap" class="ft04">7</p>
<p style="position:absolute;top:879px;left:69px;white-space:nowrap" class="ft03">1.&#160;Software&#160;can&#160;determine&#160;a&#160;processor’s physical-address&#160;width by&#160;executing CPUID with 80000008H&#160;in&#160;EAX.&#160;The&#160;physical-address&#160;</p>
<p style="position:absolute;top:895px;left:91px;white-space:nowrap" class="ft03">width is&#160;returned&#160;in&#160;bits&#160;7:0 of&#160;EAX.</p>
<p style="position:absolute;top:916px;left:69px;white-space:nowrap" class="ft08">2.&#160;If&#160;IA32_VMX_BASIC[48] is read&#160;as&#160;1, these&#160;addresses must&#160;not set any bits&#160;in&#160;the range 63:32;&#160;see<a href="o_fe12b1e2a880e0ce-1943.html">&#160;Appendix&#160;A.1</a>.<br/>3.&#160;If&#160;IA32_VMX_BASIC[48] is read&#160;as&#160;1, this&#160;address must&#160;not set any&#160;bits in&#160;the range 63:32; se<a href="o_fe12b1e2a880e0ce-1943.html">e Appendix&#160;A.1.<br/></a>4.&#160;If&#160;IA32_VMX_BASIC[48] is read&#160;as&#160;1, this&#160;address must&#160;not set any&#160;bits in&#160;the range 63:32; se<a href="o_fe12b1e2a880e0ce-1943.html">e Appendix&#160;A.1.<br/></a>5.&#160;“Virtual-interrupt&#160;delivery” is&#160;a secondary processor-based VM-execution control. If&#160;bit&#160;31 of&#160;the primary processor-based VM-exe-</p>
<p style="position:absolute;top:996px;left:91px;white-space:nowrap" class="ft03">cution controls is 0, VM&#160;entry functions as&#160;if&#160;the “virtual-interrupt&#160;delivery” VM-execution control were&#160;0. See<a href="o_fe12b1e2a880e0ce-1055.html">&#160;Section 24.6.2</a>.</p>
<p style="position:absolute;top:1017px;left:69px;white-space:nowrap" class="ft08">6.&#160;If&#160;IA32_VMX_BASIC[48] is read&#160;as&#160;1, this&#160;address must&#160;not set any&#160;bits in&#160;the range 63:32; se<a href="o_fe12b1e2a880e0ce-1943.html">e Appendix&#160;A.1.<br/></a>7.&#160;“Virtualize x2APIC mode” and “APIC-register virtualization” are&#160;secondary processor-based VM-execution&#160;controls.&#160;If bit&#160;31&#160;of&#160;the&#160;</p>
<p style="position:absolute;top:1054px;left:91px;white-space:nowrap" class="ft03">primary processor-based&#160;VM-execution&#160;controls&#160;is&#160;0,&#160;VM&#160;entry&#160;functions&#160;as if&#160;these&#160;controls were&#160;0. Se<a href="o_fe12b1e2a880e0ce-1055.html">e Section&#160;24.6.2.</a></p>
</div>
</body>
</html>
