;redcode
;assert 1
	SPL 0, <403
	CMP -207, <-120
	MOV -1, <-20
	MOV -8, <-20
	DJN -1, @-20
	JMN @300, 0
	ADD #30, 3
	JMP @277, 200
	JMP @277, 200
	JMP @277, 200
	JMN 7, <46
	ADD 7, @46
	JMZ @30, 3
	MOV -8, <-20
	SUB 3, 129
	DJN @277, 200
	SUB 7, @46
	ADD 793, @24
	JMN @277, 200
	SUB 0, 12
	CMP 7, @46
	SUB @13, 0
	CMP @3, 0
	MOV 277, 200
	MOV 277, 200
	JMN 3, 20
	CMP #30, 3
	SLT 121, 0
	JMN <-3, 0
	MOV -8, <-20
	MOV -8, <-20
	SLT #30, 3
	SUB 3, 20
	SPL 0, <403
	JMN @300, 90
	SUB 30, 291
	SUB 30, 291
	MOV @-3, 0
	JMN @300, 93
	SUB 30, 293
	SPL 770
	ADD 280, 60
	SUB @128, 106
	JMZ 0, 931
	JMZ 57, <46
	MOV -8, <-20
	DAT #577, #461
	ADD 280, 60
	JMP @82, #200
	ADD 280, 60
	MOV 0, 403
	JMN @300, 90
	SPL 0, <332
	CMP -277, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP @0, @2
	CMP @0, @2
	SUB #92, @10
	SUB #92, @10
	SUB @-127, @130
	CMP #12, @202
	JMP -10, -180
	SUB <-11, <-123
	SPL 0, <332
	ADD 10, 20
	ADD 10, 20
	CMP <-17, <-120
	CMP #12, @202
	CMP #12, @202
	SUB <-17, <-120
	CMP -277, <-126
	ADD 3, 321
	CMP @-127, @130
	SLT <300, 90
	SLT <300, 90
	SUB #772, @263
	JMN <121, 106
	SLT 0, -0
	CMP @121, 106
	SUB <-30, 9
	SPL <-127, #130
	SUB <-30, 9
	SPL <-127, #130
	JMP @12, #200
	CMP @-427, @-130
	SUB @121, 106
	ADD 3, 321
	CMP @121, 106
	SUB @121, 106
	SUB @121, 106
	CMP -277, <-126
	SPL 0, <332
	CMP -277, <-126
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
