{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683050282332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683050282332 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 02 23:28:02 2023 " "Processing started: Tue May 02 23:28:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683050282332 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683050282332 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23 " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC23 -c IITB_RISC23" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683050282332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683050283090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683050283090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_read.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_read.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC23-RR " "Found design unit 1: IITB_RISC23-RR" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683050295420 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC23 " "Found entity 1: IITB_RISC23" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683050295420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683050295420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-working " "Found design unit 1: mux2to1-working" {  } { { "mux2to1.vhd" "" { Text "D:/Project_EE309/EE_309_Project/mux2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683050295420 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "D:/Project_EE309/EE_309_Project/mux2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683050295420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683050295420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-working1 " "Found design unit 1: mux4to1-working1" {  } { { "mux4to1.vhd" "" { Text "D:/Project_EE309/EE_309_Project/mux4to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683050295426 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "D:/Project_EE309/EE_309_Project/mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683050295426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683050295426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "refadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file refadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RefAdd-king " "Found design unit 1: RefAdd-king" {  } { { "RefAdd.vhd" "" { Text "D:/Project_EE309/EE_309_Project/RefAdd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683050295430 ""} { "Info" "ISGN_ENTITY_NAME" "1 RefAdd " "Found entity 1: RefAdd" {  } { { "RefAdd.vhd" "" { Text "D:/Project_EE309/EE_309_Project/RefAdd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683050295430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683050295430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1_3bit-working " "Found design unit 1: mux2to1_3bit-working" {  } { { "mux2to1_3bit.vhd" "" { Text "D:/Project_EE309/EE_309_Project/mux2to1_3bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683050295431 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_3bit " "Found entity 1: mux2to1_3bit" {  } { { "mux2to1_3bit.vhd" "" { Text "D:/Project_EE309/EE_309_Project/mux2to1_3bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683050295431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683050295431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complementor-doit " "Found design unit 1: Complementor-doit" {  } { { "Complementor.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Complementor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683050295431 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complementor " "Found entity 1: Complementor" {  } { { "Complementor.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Complementor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683050295431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683050295431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_back.vhd 2 1 " "Found 2 design units, including 1 entities, in source file write_back.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC231-WB " "Found design unit 1: IITB_RISC231-WB" {  } { { "Write_Back.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Write_Back.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683050295435 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC231 " "Found entity 1: IITB_RISC231" {  } { { "Write_Back.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Write_Back.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683050295435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683050295435 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "ControlSigR2 Register_Read.vhd(184) " "VHDL error at Register_Read.vhd(184): object \"ControlSigR2\" is used but not declared" {  } { { "Register_Read.vhd" "" { Text "D:/Project_EE309/EE_309_Project/Register_Read.vhd" 184 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1683050295435 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683050295572 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 02 23:28:15 2023 " "Processing ended: Tue May 02 23:28:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683050295572 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683050295572 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683050295572 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683050295572 ""}
