////////////////////////////////////////////////////////////////////////////////
//                                            __ _      _     _               //
//                                           / _(_)    | |   | |              //
//                __ _ _   _  ___  ___ _ __ | |_ _  ___| | __| |              //
//               / _` | | | |/ _ \/ _ \ '_ \|  _| |/ _ \ |/ _` |              //
//              | (_| | |_| |  __/  __/ | | | | | |  __/ | (_| |              //
//               \__, |\__,_|\___|\___|_| |_|_| |_|\___|_|\__,_|              //
//                  | |                                                       //
//                  |_|                                                       //
//                                                                            //
//                                                                            //
//              MPSoC-RV64 CPU                                                //
//              Network on Chip Makefile                                      //
//              Mesh Topology                                                 //
//                                                                            //
////////////////////////////////////////////////////////////////////////////////

/* Copyright (c) 2019-2020 by the author(s)
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy
 * of this software and associated documentation files (the "Software"), to deal
 * in the Software without restriction, including without limitation the rights
 * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 * copies of the Software, and to permit persons to whom the Software is
 * furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
 * THE SOFTWARE.
 *
 * =============================================================================
 * Author(s):
 *   Francisco Javier Reina Campo <frareicam@gmail.com>
 */

../../../../rtl/vhdl/pkg/riscv_mpsoc_pkg.vhd
../../../../rtl/vhdl/pkg/riscv_dbg_pkg.vhd
../../../../rtl/vhdl/pkg/riscv_dma_pkg.vhd
../../../../rtl/vhdl/pkg/riscv_msi_pkg.vhd
../../../../rtl/vhdl/pkg/riscv_noc_pkg.vhd

../../../../rtl/vhdl/core/cache/riscv_dcache_core.vhd
../../../../rtl/vhdl/core/cache/riscv_dext.vhd
../../../../rtl/vhdl/core/cache/riscv_icache_core.vhd
../../../../rtl/vhdl/core/cache/riscv_noicache_core.vhd
../../../../rtl/vhdl/core/execution/riscv_alu.vhd
../../../../rtl/vhdl/core/execution/riscv_bu.vhd
../../../../rtl/vhdl/core/execution/riscv_div.vhd
../../../../rtl/vhdl/core/execution/riscv_lsu.vhd
../../../../rtl/vhdl/core/execution/riscv_mul.vhd
../../../../rtl/vhdl/core/memory/riscv_dmem_ctrl.vhd
../../../../rtl/vhdl/core/memory/riscv_imem_ctrl.vhd
../../../../rtl/vhdl/core/memory/riscv_membuf.vhd
../../../../rtl/vhdl/core/memory/riscv_memmisaligned.vhd
../../../../rtl/vhdl/core/memory/riscv_mmu.vhd
../../../../rtl/vhdl/core/memory/riscv_mux.vhd
../../../../rtl/vhdl/core/memory/riscv_pmachk.vhd
../../../../rtl/vhdl/core/memory/riscv_pmpchk.vhd
../../../../rtl/vhdl/core/riscv_bp.vhd
../../../../rtl/vhdl/core/riscv_core.vhd
../../../../rtl/vhdl/core/riscv_du.vhd
../../../../rtl/vhdl/core/riscv_execution.vhd
../../../../rtl/vhdl/core/riscv_id.vhd
../../../../rtl/vhdl/core/riscv_if.vhd
../../../../rtl/vhdl/core/riscv_memory.vhd
../../../../rtl/vhdl/core/riscv_rf.vhd
../../../../rtl/vhdl/core/riscv_state.vhd
../../../../rtl/vhdl/core/riscv_wb.vhd

../../../../rtl/vhdl/memory/riscv_ram_1r1w.vhd
../../../../rtl/vhdl/memory/riscv_ram_1r1w_generic.vhd
../../../../rtl/vhdl/memory/riscv_ram_1rw.vhd
../../../../rtl/vhdl/memory/riscv_ram_1rw_generic.vhd
../../../../rtl/vhdl/memory/riscv_ram_queue.vhd

../../../../rtl/vhdl/pu/riscv_biu.vhd
../../../../rtl/vhdl/pu/riscv_pu.vhd

../../../../dbg/rtl/vhdl/blocks/buffer/riscv_dii_buffer.vhd
../../../../dbg/rtl/vhdl/blocks/buffer/riscv_osd_fifo.vhd
../../../../dbg/rtl/vhdl/blocks/eventpacket/riscv_osd_event_packetization_fixedwidth.vhd
../../../../dbg/rtl/vhdl/blocks/eventpacket/riscv_osd_event_packetization.vhd
../../../../dbg/rtl/vhdl/blocks/regaccess/riscv_osd_regaccess_demux.vhd
../../../../dbg/rtl/vhdl/blocks/regaccess/riscv_osd_regaccess_layer.vhd
../../../../dbg/rtl/vhdl/blocks/regaccess/riscv_osd_regaccess.vhd
../../../../dbg/rtl/vhdl/blocks/tracesample/riscv_osd_tracesample.vhd
../../../../dbg/rtl/vhdl/interconnect/riscv_debug_ring_expand.vhd
../../../../dbg/rtl/vhdl/interconnect/riscv_debug_ring.vhd
../../../../dbg/rtl/vhdl/interconnect/riscv_ring_router_demux.vhd
../../../../dbg/rtl/vhdl/interconnect/riscv_ring_router_gateway_demux.vhd
../../../../dbg/rtl/vhdl/interconnect/riscv_ring_router_gateway_mux.vhd
../../../../dbg/rtl/vhdl/interconnect/riscv_ring_router_gateway.vhd
../../../../dbg/rtl/vhdl/interconnect/riscv_ring_router_mux_rr.vhd
../../../../dbg/rtl/vhdl/interconnect/riscv_ring_router_mux.vhd
../../../../dbg/rtl/vhdl/interconnect/riscv_ring_router.vhd
../../../../dbg/rtl/vhdl/modules/common/riscv_osd_ctm.vhd
../../../../dbg/rtl/vhdl/modules/common/riscv_osd_him.vhd
../../../../dbg/rtl/vhdl/modules/common/riscv_osd_scm.vhd
../../../../dbg/rtl/vhdl/modules/common/riscv_osd_stm.vhd
../../../../dbg/rtl/vhdl/modules/template/riscv_osd_ctm_template.vhd
../../../../dbg/rtl/vhdl/modules/template/riscv_osd_stm_template.vhd
../../../../dbg/rtl/vhdl/riscv_debug_interface.vhd

../../../../dma/rtl/vhdl/modules/riscv_dma_initiator_interface.vhd
../../../../dma/rtl/vhdl/modules/riscv_dma_initiator_request.vhd
../../../../dma/rtl/vhdl/modules/riscv_dma_initiator_response.vhd
../../../../dma/rtl/vhdl/modules/riscv_dma_initiator.vhd
../../../../dma/rtl/vhdl/modules/riscv_dma_interface.vhd
../../../../dma/rtl/vhdl/modules/riscv_dma_transfer_table.vhd
../../../../dma/rtl/vhdl/modules/riscv_dma_transfer_target.vhd
../../../../dma/rtl/vhdl/mpb/riscv_mpb_endpoint.vhd
../../../../dma/rtl/vhdl/mpb/riscv_mpb.vhd
../../../../dma/rtl/vhdl/noc/riscv_dma_arb_rr.vhd
../../../../dma/rtl/vhdl/noc/riscv_dma_buffer.vhd
../../../../dma/rtl/vhdl/riscv_dma.vhd

../../../../noc/rtl/vhdl/arbiter/riscv_arb_rr.vhd
../../../../noc/rtl/vhdl/blocks/riscv_noc_buffer.vhd
../../../../noc/rtl/vhdl/blocks/riscv_noc_channel_mux.vhd
../../../../noc/rtl/vhdl/blocks/riscv_noc_demux.vhd
../../../../noc/rtl/vhdl/blocks/riscv_noc_inputs_mux.vhd
../../../../noc/rtl/vhdl/blocks/riscv_noc_vchannel_mux.vhd
../../../../noc/rtl/vhdl/router/riscv_noc_router_input.vhd
../../../../noc/rtl/vhdl/router/riscv_noc_router_lookup_slice.vhd
../../../../noc/rtl/vhdl/router/riscv_noc_router_lookup.vhd
../../../../noc/rtl/vhdl/router/riscv_noc_router_output.vhd
../../../../noc/rtl/vhdl/router/riscv_noc_router.vhd
../../../../noc/rtl/vhdl/topology/riscv_noc_mesh.vhd

../../../../msi/rtl/vhdl/gpio/riscv_bridge.vhd
../../../../msi/rtl/vhdl/gpio/riscv_gpio.vhd

../../../../msi/rtl/vhdl/ram/riscv_misd_mpram.vhd
../../../../msi/rtl/vhdl/ram/riscv_simd_mpram.vhd
../../../../msi/rtl/vhdl/ram/riscv_spram.vhd

../../../../msi/rtl/vhdl/misd/riscv_misd_memory_interconnect.vhd
../../../../msi/rtl/vhdl/misd/riscv_misd_memory_master_port.vhd
../../../../msi/rtl/vhdl/misd/riscv_misd_memory_slave_port.vhd
../../../../msi/rtl/vhdl/misd/riscv_misd_peripheral_interconnect.vhd
../../../../msi/rtl/vhdl/misd/riscv_misd_peripheral_master_port.vhd
../../../../msi/rtl/vhdl/misd/riscv_misd_peripheral_slave_port.vhd

../../../../msi/rtl/vhdl/simd/riscv_simd_memory_interconnect.vhd
../../../../msi/rtl/vhdl/simd/riscv_simd_memory_master_port.vhd
../../../../msi/rtl/vhdl/simd/riscv_simd_memory_slave_port.vhd
../../../../msi/rtl/vhdl/simd/riscv_simd_peripheral_interconnect.vhd
../../../../msi/rtl/vhdl/simd/riscv_simd_peripheral_master_port.vhd
../../../../msi/rtl/vhdl/simd/riscv_simd_peripheral_slave_port.vhd

../../../../rtl/vhdl/adapter/riscv_noc_adapter.vhd
../../../../rtl/vhdl/adapter/riscv_noc_channels_mux.vhd

../../../../rtl/vhdl/soc/riscv_misd.vhd
../../../../rtl/vhdl/soc/riscv_simd.vhd
../../../../rtl/vhdl/soc/riscv_soc.vhd

../../../../rtl/vhdl/mpsoc/riscv_mpsoc.vhd
