\hypertarget{struct_g_p_i_o___mem_map}{}\section{G\+P\+I\+O\+\_\+\+Mem\+Map Struct Reference}
\label{struct_g_p_i_o___mem_map}\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_aaf4f486952b9b4680e270ce6266122fd}{P\+D\+OR}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a14833f065ec123137ccce5ab873b5879}{P\+S\+OR}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a996f6a159415a5c0d0683346e950e7fb}{P\+C\+OR}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a03faa882b5f4554ff4c11954c2d8759b}{P\+T\+OR}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a01933bea5d005bf126ea2e0345518763}{P\+D\+IR}
\item 
uint32\+\_\+t \hyperlink{struct_g_p_i_o___mem_map_a49dfaa95d08fa9178dd7f098c87f562d}{P\+D\+DR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
G\+P\+IO -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_g_p_i_o___mem_map_a996f6a159415a5c0d0683346e950e7fb}\label{struct_g_p_i_o___mem_map_a996f6a159415a5c0d0683346e950e7fb}} 
\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+C\+OR@{P\+C\+OR}}
\index{P\+C\+OR@{P\+C\+OR}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+C\+OR}{PCOR}}
{\footnotesize\ttfamily uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+C\+OR}

Port Clear Output Register, offset\+: 0x8 \mbox{\Hypertarget{struct_g_p_i_o___mem_map_a49dfaa95d08fa9178dd7f098c87f562d}\label{struct_g_p_i_o___mem_map_a49dfaa95d08fa9178dd7f098c87f562d}} 
\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+DR@{P\+D\+DR}}
\index{P\+D\+DR@{P\+D\+DR}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+D\+DR}{PDDR}}
{\footnotesize\ttfamily uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+DR}

Port Data Direction Register, offset\+: 0x14 \mbox{\Hypertarget{struct_g_p_i_o___mem_map_a01933bea5d005bf126ea2e0345518763}\label{struct_g_p_i_o___mem_map_a01933bea5d005bf126ea2e0345518763}} 
\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+IR@{P\+D\+IR}}
\index{P\+D\+IR@{P\+D\+IR}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+D\+IR}{PDIR}}
{\footnotesize\ttfamily uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+IR}

Port Data Input Register, offset\+: 0x10 \mbox{\Hypertarget{struct_g_p_i_o___mem_map_aaf4f486952b9b4680e270ce6266122fd}\label{struct_g_p_i_o___mem_map_aaf4f486952b9b4680e270ce6266122fd}} 
\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+D\+OR@{P\+D\+OR}}
\index{P\+D\+OR@{P\+D\+OR}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+D\+OR}{PDOR}}
{\footnotesize\ttfamily uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+D\+OR}

Port Data Output Register, offset\+: 0x0 \mbox{\Hypertarget{struct_g_p_i_o___mem_map_a14833f065ec123137ccce5ab873b5879}\label{struct_g_p_i_o___mem_map_a14833f065ec123137ccce5ab873b5879}} 
\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+S\+OR@{P\+S\+OR}}
\index{P\+S\+OR@{P\+S\+OR}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+S\+OR}{PSOR}}
{\footnotesize\ttfamily uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+S\+OR}

Port Set Output Register, offset\+: 0x4 \mbox{\Hypertarget{struct_g_p_i_o___mem_map_a03faa882b5f4554ff4c11954c2d8759b}\label{struct_g_p_i_o___mem_map_a03faa882b5f4554ff4c11954c2d8759b}} 
\index{G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}!P\+T\+OR@{P\+T\+OR}}
\index{P\+T\+OR@{P\+T\+OR}!G\+P\+I\+O\+\_\+\+Mem\+Map@{G\+P\+I\+O\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+T\+OR}{PTOR}}
{\footnotesize\ttfamily uint32\+\_\+t G\+P\+I\+O\+\_\+\+Mem\+Map\+::\+P\+T\+OR}

Port Toggle Output Register, offset\+: 0xC 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/guilherme/workspace.\+kds/\+E\+A076\+\_\+\+P\+E/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
