TrivialCPU: Test Completed Successfuly
TrivialCPU: Test Completed Successfuly
TrivialCPU cpu0 Finished after 1000 issued reads, 1000 returned (102955 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  100605
  [2, 4]  2300
  [4, 6]  50

------------------------------------------------------------------------
--- Cache Stats
--- Name: c0.l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1000
     GetS:                                       907
     GetX:                                       93
     GetSEx:                                     0
- Total misses:                                  227
     GetS, miss on arrival:                      135
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      91
     GetX, miss after being blocked:             1
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    773
     GetS, hit on arrival:                       770
     GetS, hit after being blocked:              2
     GetX, hit on arrival:                       1
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     77.300%
- Miss ratio:                                    22.700%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   135
- GetX   I->M:                                   12
- GetX   S->M:                                   80
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    1319
- Requests handled by MSHR (MSHR hits):          230
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        161
- Latency GetS   I->S                            148
- Latency GetX   I->M                            144
- Latency GetX   S->M                            188

------------------------------------------------------------------------
--- Cache Stats
--- Name: c1.l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           1000
     GetS:                                       907
     GetX:                                       93
     GetSEx:                                     0
- Total misses:                                  151
     GetS, miss on arrival:                      66
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      85
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    849
     GetS, hit on arrival:                       840
     GetS, hit after being blocked:              1
     GetX, hit on arrival:                       8
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     84.900%
- Miss ratio:                                    15.100%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   66
- GetX   I->M:                                   6
- GetX   S->M:                                   79
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    1314
- Requests handled by MSHR (MSHR hits):          152
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        211
- Latency GetS   I->S                            174
- Latency GetX   I->M                            210
- Latency GetX   S->M                            243
TrivialCPU cpu1 Finished after 1000 issued reads, 1000 returned (102955 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  100851
  [2, 4]  2076
  [4, 6]  28

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           378
     GetS:                                       201
     GetX:                                       177
     GetSEx:                                     0
- Total misses:                                  285
     GetS, miss on arrival:                      142
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      59
     GetX, miss after being blocked:             84
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    93
     GetS, hit on arrival:                       0
     GetS, hit after being blocked:              59
     GetX, hit on arrival:                       34
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     24.603%
- Miss ratio:                                    75.397%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   59
- GetS   M(present at another cache):            83
- GetX   I->M:                                   5
- GetX   S->M:                                   46
- GetX   M(present at another cache):            92
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 80
- PutM received:                                 0
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 0]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    743
- Requests handled by MSHR (MSHR hits):          508
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        75
- Latency GetS   I->S                            125
- Latency GetS   M                               70
- Latency GetX   I->M                            118
- Latency GetX   S->M                            180
- Latency GetX   M                               177
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0
Simulation is complete, simulated time: 102.955 us
