riscv {
	machine include;

	objects riscv/exception.o
		riscv/intr.o
		riscv/machdep.o
		riscv/trap.o;
};
