{
    "code": "module TopModule (\n    input logic clk,\n    input logic resetn,\n    input logic x,\n    input logic y,\n    output logic f,\n    output logic g\n);\n\n    typedef enum logic [1:0] {\n        STATE_A = 2'b00,\n        STATE_B = 2'b01,\n        STATE_C = 2'b10,\n        STATE_D = 2'b11\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [1:0] x_sequence;\n\n    always_ff @(posedge clk) begin\n        if (!resetn) begin\n            current_state <= STATE_A;\n            f <= 1'b0;\n            g <= 1'b0;\n            x_sequence <= 2'b00;\n        end else begin\n            current_state <= next_state;\n            if (current_state == STATE_B) begin\n                f <= 1'b1;\n            end else begin\n                f <= 1'b0;\n            end\n            if (current_state == STATE_C && x_sequence == 2'b10 && x == 1'b1) begin\n                g <= 1'b1;\n            end else if (current_state == STATE_D && y == 1'b1) begin\n                g <= 1'b1;\n            end else if (current_state == STATE_D) begin\n                g <= 1'b0;\n            end\n        end\n    end\n\n    always_comb begin\n        next_state = current_state;\n        case (current_state)\n            STATE_A: begin\n                if (resetn) begin\n                    next_state = STATE_B;\n                end\n            end\n            STATE_B: begin\n                next_state = STATE_C;\n            end\n            STATE_C: begin\n                x_sequence = {x_sequence[0], x};\n                if (x_sequence == 2'b10 && x == 1'b1) begin\n                    next_state = STATE_D;\n                end\n            end\n            STATE_D: begin\n                if (y == 1'b1) begin\n                    next_state = STATE_A;\n                end\n            end\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 550,
        "passfail": "R"
    },
    "iterations_used": 1
}