# Autogenerated CACTI config file
-size (bytes) 271656225
-block size (bytes) 256
-associativity 4
-UCA bank count 4
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 0
-technology (u) 0.032
-page size (bits) 8192
-burst length 4
-internal prefetch width 8
-Data array cell type - "itrs-lstp"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "lp-dram"
-Tag array peripheral type - "itrs-hp"
-output/input bus width 256
-operating temperature (K) 350
-cache type "ram"
-tag size (b) "default"
-access mode - "normal"
-design objective 56:0:0:10:55
-deviate 612919:100000:74582:115158:1000000
-NUCAdesign objective 78:100:2:0:90
-NUCAdeviate 1032:10000:6879:10000:10000
-Optimize "ED^2"
-Cache model - "NUCA"
-NUCA bank count 0
-Wire signalling - "Global_10"
-Wire inside mat - "global"
-Wire outside mat - "global"
-Interconnect projection - "aggressive"
-Core count 16
-Cache level - "L3"
