// Seed: 2621171920
module module_0;
  supply1 id_1;
  assign id_1 = 1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  reg  id_2;
  wire id_3;
  wire id_4;
  reg  id_5;
  always @(negedge id_1) begin : LABEL_0
    id_2 <= id_5;
  end
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1
    , id_3
);
  assign id_3[1'b0] = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire  id_3 = id_3;
  wire  id_4;
  uwire id_5;
  assign id_5 = 1;
  supply1 id_6 = 1;
  wire id_7;
  wire id_8;
  assign id_5 = id_6;
endmodule
