
lab6_starter.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002640  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     0000043c  20000000  00402640  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000064  20000440  00402a80  0002043c  2**3
                  ALLOC
  3 .stack        00000404  200004a4  00402ae4  0002043c  2**0
                  ALLOC
  4 .heap         00000200  200008a8  00402ee8  0002043c  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  0002043c  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020465  2**0
                  CONTENTS, READONLY
  7 .debug_info   00004eab  00000000  00000000  000204be  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000006ed  00000000  00000000  00025369  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00001bf7  00000000  00000000  00025a56  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000230  00000000  00000000  0002764d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000228  00000000  00000000  0002787d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000c6de  00000000  00000000  00027aa5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000110d  00000000  00000000  00034183  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0003d066  00000000  00000000  00035290  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00000c48  00000000  00000000  000722f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	a8 08 00 20 3d 01 40 00 39 01 40 00 39 01 40 00     ... =.@.9.@.9.@.
  400010:	39 01 40 00 39 01 40 00 39 01 40 00 00 00 00 00     9.@.9.@.9.@.....
	...
  40002c:	39 01 40 00 39 01 40 00 00 00 00 00 39 01 40 00     9.@.9.@.....9.@.
  40003c:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  40004c:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  40005c:	00 00 00 00 39 01 40 00 39 01 40 00 00 00 00 00     ....9.@.9.@.....
  40006c:	39 01 40 00 39 01 40 00 00 00 00 00 39 01 40 00     9.@.9.@.....9.@.
  40007c:	39 01 40 00 00 00 00 00 00 00 00 00 39 01 40 00     9.@.........9.@.
  40008c:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  40009c:	39 01 40 00 39 01 40 00 39 01 40 00 00 00 00 00     9.@.9.@.9.@.....
	...
  4000b4:	39 01 40 00 39 01 40 00 39 01 40 00 39 01 40 00     9.@.9.@.9.@.9.@.
  4000c4:	39 01 40 00 39 01 40 00                             9.@.9.@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000440 	.word	0x20000440
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00402640 	.word	0x00402640

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	b510      	push	{r4, lr}
  4000f8:	490c      	ldr	r1, [pc, #48]	; (40012c <frame_dummy+0x3c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00402640 	.word	0x00402640
  40012c:	20000444 	.word	0x20000444
  400130:	00402640 	.word	0x00402640
  400134:	00000000 	.word	0x00000000

00400138 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400138:	e7fe      	b.n	400138 <Dummy_Handler>
	...

0040013c <Reset_Handler>:
{
  40013c:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
  40013e:	4b18      	ldr	r3, [pc, #96]	; (4001a0 <Reset_Handler+0x64>)
  400140:	4a18      	ldr	r2, [pc, #96]	; (4001a4 <Reset_Handler+0x68>)
  400142:	429a      	cmp	r2, r3
  400144:	d010      	beq.n	400168 <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
  400146:	4b18      	ldr	r3, [pc, #96]	; (4001a8 <Reset_Handler+0x6c>)
  400148:	4a15      	ldr	r2, [pc, #84]	; (4001a0 <Reset_Handler+0x64>)
  40014a:	429a      	cmp	r2, r3
  40014c:	d20c      	bcs.n	400168 <Reset_Handler+0x2c>
  40014e:	3b01      	subs	r3, #1
  400150:	1a9b      	subs	r3, r3, r2
  400152:	f023 0303 	bic.w	r3, r3, #3
  400156:	3304      	adds	r3, #4
  400158:	4413      	add	r3, r2
  40015a:	4912      	ldr	r1, [pc, #72]	; (4001a4 <Reset_Handler+0x68>)
                        *pDest++ = *pSrc++;
  40015c:	f851 0b04 	ldr.w	r0, [r1], #4
  400160:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  400164:	429a      	cmp	r2, r3
  400166:	d1f9      	bne.n	40015c <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
  400168:	4b10      	ldr	r3, [pc, #64]	; (4001ac <Reset_Handler+0x70>)
  40016a:	4a11      	ldr	r2, [pc, #68]	; (4001b0 <Reset_Handler+0x74>)
  40016c:	429a      	cmp	r2, r3
  40016e:	d20a      	bcs.n	400186 <Reset_Handler+0x4a>
  400170:	3b01      	subs	r3, #1
  400172:	1a9b      	subs	r3, r3, r2
  400174:	f023 0303 	bic.w	r3, r3, #3
  400178:	3304      	adds	r3, #4
  40017a:	4413      	add	r3, r2
                *pDest++ = 0;
  40017c:	2100      	movs	r1, #0
  40017e:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  400182:	4293      	cmp	r3, r2
  400184:	d1fb      	bne.n	40017e <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400186:	4b0b      	ldr	r3, [pc, #44]	; (4001b4 <Reset_Handler+0x78>)
  400188:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
  40018c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  400190:	4a09      	ldr	r2, [pc, #36]	; (4001b8 <Reset_Handler+0x7c>)
  400192:	6093      	str	r3, [r2, #8]
        __libc_init_array();
  400194:	4b09      	ldr	r3, [pc, #36]	; (4001bc <Reset_Handler+0x80>)
  400196:	4798      	blx	r3
        main();
  400198:	4b09      	ldr	r3, [pc, #36]	; (4001c0 <Reset_Handler+0x84>)
  40019a:	4798      	blx	r3
  40019c:	e7fe      	b.n	40019c <Reset_Handler+0x60>
  40019e:	bf00      	nop
  4001a0:	20000000 	.word	0x20000000
  4001a4:	00402640 	.word	0x00402640
  4001a8:	2000043c 	.word	0x2000043c
  4001ac:	200004a4 	.word	0x200004a4
  4001b0:	20000440 	.word	0x20000440
  4001b4:	00400000 	.word	0x00400000
  4001b8:	e000ed00 	.word	0xe000ed00
  4001bc:	00401b4d 	.word	0x00401b4d
  4001c0:	00400ad1 	.word	0x00400ad1

004001c4 <pioInit>:
////////////////////////////////////////////////////////////////////////////////////////////////////

/* Routes Master Clock to the desired peripheral, thereby enabling it.
 *    -- periphID: a PMC peripheral ID to enable, e.g. PMC_ID_PIOA */
void pmcEnablePeriph(int periphID) {
    PMC->PMC_PCER0 = 1 << periphID;
  4001c4:	4b03      	ldr	r3, [pc, #12]	; (4001d4 <pioInit+0x10>)
  4001c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4001ca:	611a      	str	r2, [r3, #16]
  4001cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4001d0:	611a      	str	r2, [r3, #16]
  4001d2:	4770      	bx	lr
  4001d4:	400e0400 	.word	0x400e0400

004001d8 <pioPinMode>:
 *    -- pin: a PIO pin ID, e.g. PIO_PA3
 *    -- function: a PIO function ID, e.g. PIO_PERIPH_C. I/O functions (PIO_INPUT, PIO_OUTPUT)
 *       and peripherals (PIO_PERIPH_A - PIO_PERIPH_D) are mutually exclusive.
 * Note: Upon reset, pins are configured as input I/O lines (as opposed to peripheral functions),
 * and the peripheral defaults to PIO_PERIPH_A. */
void pioPinMode(int pin, int function) {
  4001d8:	b410      	push	{r4}
    return pin >> 5;
  4001da:	1144      	asrs	r4, r0, #5
    return port ? PIOB : PIOA;
  4001dc:	4a2e      	ldr	r2, [pc, #184]	; (400298 <pioPinMode+0xc0>)
  4001de:	4b2f      	ldr	r3, [pc, #188]	; (40029c <pioPinMode+0xc4>)
  4001e0:	2c00      	cmp	r4, #0
  4001e2:	bf08      	it	eq
  4001e4:	4613      	moveq	r3, r2
    Pio* port = pioPinToBase(pin);
    int offset = pin % 32;
  4001e6:	4242      	negs	r2, r0
  4001e8:	f000 001f 	and.w	r0, r0, #31
  4001ec:	f002 021f 	and.w	r2, r2, #31
  4001f0:	bf58      	it	pl
  4001f2:	4250      	negpl	r0, r2

    switch (function) {
  4001f4:	2905      	cmp	r1, #5
  4001f6:	d815      	bhi.n	400224 <pioPinMode+0x4c>
  4001f8:	e8df f001 	tbb	[pc, r1]
  4001fc:	24160b03 	.word	0x24160b03
  400200:	4032      	.short	0x4032
        case PIO_INPUT:
            port->PIO_PER     |=  (1 << offset); // Sets a pin to be PIO-controlled
  400202:	6819      	ldr	r1, [r3, #0]
  400204:	2201      	movs	r2, #1
  400206:	4082      	lsls	r2, r0
  400208:	4311      	orrs	r1, r2
  40020a:	6019      	str	r1, [r3, #0]
            port->PIO_ODR     |=  (1 << offset); // Configures an I/O line as an input
  40020c:	6959      	ldr	r1, [r3, #20]
  40020e:	430a      	orrs	r2, r1
  400210:	615a      	str	r2, [r3, #20]
        case PIO_OUTPUT:
            port->PIO_PER     |=  (1 << offset); // Sets a pin to be PIO-controlled
  400212:	6819      	ldr	r1, [r3, #0]
  400214:	2201      	movs	r2, #1
  400216:	fa02 f000 	lsl.w	r0, r2, r0
  40021a:	4301      	orrs	r1, r0
  40021c:	6019      	str	r1, [r3, #0]
            port->PIO_OER     |=  (1 << offset); // Configures an I/O line as an output
  40021e:	691a      	ldr	r2, [r3, #16]
  400220:	4310      	orrs	r0, r2
  400222:	6118      	str	r0, [r3, #16]
            port->PIO_PDR     |=  (1 << offset); // Sets a pin to be peripheral-controlled
            port->PIO_ABCDSR1 |=  (1 << offset); // Sets the peripheral which controls a pin
            port->PIO_ABCDSR2 |=  (1 << offset); // Sets the peripheral which controls a pin
            break;
    }
}
  400224:	bc10      	pop	{r4}
  400226:	4770      	bx	lr
            port->PIO_PDR     |=  (1 << offset); // Sets a pin to be peripheral-controlled
  400228:	6859      	ldr	r1, [r3, #4]
  40022a:	2201      	movs	r2, #1
  40022c:	fa02 f000 	lsl.w	r0, r2, r0
  400230:	4301      	orrs	r1, r0
  400232:	6059      	str	r1, [r3, #4]
            port->PIO_ABCDSR1 &= ~(1 << offset); // Sets the peripheral which controls a pin
  400234:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400236:	43c0      	mvns	r0, r0
  400238:	4002      	ands	r2, r0
  40023a:	671a      	str	r2, [r3, #112]	; 0x70
            port->PIO_ABCDSR2 &= ~(1 << offset); // Sets the peripheral which controls a pin
  40023c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40023e:	4010      	ands	r0, r2
  400240:	6758      	str	r0, [r3, #116]	; 0x74
            break;
  400242:	e7ef      	b.n	400224 <pioPinMode+0x4c>
            port->PIO_PDR     |=  (1 << offset); // Sets a pin to be peripheral-controlled
  400244:	6859      	ldr	r1, [r3, #4]
  400246:	2201      	movs	r2, #1
  400248:	fa02 f000 	lsl.w	r0, r2, r0
  40024c:	4301      	orrs	r1, r0
  40024e:	6059      	str	r1, [r3, #4]
            port->PIO_ABCDSR1 |=  (1 << offset); // Sets the peripheral which controls a pin
  400250:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400252:	4302      	orrs	r2, r0
  400254:	671a      	str	r2, [r3, #112]	; 0x70
            port->PIO_ABCDSR2 &= ~(1 << offset); // Sets the peripheral which controls a pin
  400256:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400258:	ea22 0000 	bic.w	r0, r2, r0
  40025c:	6758      	str	r0, [r3, #116]	; 0x74
            break;
  40025e:	e7e1      	b.n	400224 <pioPinMode+0x4c>
            port->PIO_PDR     |=  (1 << offset); // Sets a pin to be peripheral-controlled
  400260:	6859      	ldr	r1, [r3, #4]
  400262:	2201      	movs	r2, #1
  400264:	fa02 f000 	lsl.w	r0, r2, r0
  400268:	4301      	orrs	r1, r0
  40026a:	6059      	str	r1, [r3, #4]
            port->PIO_ABCDSR1 &= ~(1 << offset); // Sets the peripheral which controls a pin
  40026c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40026e:	ea22 0200 	bic.w	r2, r2, r0
  400272:	671a      	str	r2, [r3, #112]	; 0x70
            port->PIO_ABCDSR2 |=  (1 << offset); // Sets the peripheral which controls a pin
  400274:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400276:	4310      	orrs	r0, r2
  400278:	6758      	str	r0, [r3, #116]	; 0x74
            break;
  40027a:	e7d3      	b.n	400224 <pioPinMode+0x4c>
            port->PIO_PDR     |=  (1 << offset); // Sets a pin to be peripheral-controlled
  40027c:	6859      	ldr	r1, [r3, #4]
  40027e:	2201      	movs	r2, #1
  400280:	fa02 f000 	lsl.w	r0, r2, r0
  400284:	4301      	orrs	r1, r0
  400286:	6059      	str	r1, [r3, #4]
            port->PIO_ABCDSR1 |=  (1 << offset); // Sets the peripheral which controls a pin
  400288:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40028a:	4302      	orrs	r2, r0
  40028c:	671a      	str	r2, [r3, #112]	; 0x70
            port->PIO_ABCDSR2 |=  (1 << offset); // Sets the peripheral which controls a pin
  40028e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400290:	4310      	orrs	r0, r2
  400292:	6758      	str	r0, [r3, #116]	; 0x74
}
  400294:	e7c6      	b.n	400224 <pioPinMode+0x4c>
  400296:	bf00      	nop
  400298:	400e0e00 	.word	0x400e0e00
  40029c:	400e1000 	.word	0x400e1000

004002a0 <pioDigitalWrite>:
}

/* Writes a digital voltage to a pin configured as an output I/O line.
 *    -- pin: a PIO pin ID, e.g. PIO_PA3
 *    -- val: a PIO value ID, either PIO_HIGH or PIO_LOW */
void pioDigitalWrite(int pin, int val) {
  4002a0:	b410      	push	{r4}
    return pin >> 5;
  4002a2:	1144      	asrs	r4, r0, #5
    return port ? PIOB : PIOA;
  4002a4:	4a0d      	ldr	r2, [pc, #52]	; (4002dc <pioDigitalWrite+0x3c>)
  4002a6:	4b0e      	ldr	r3, [pc, #56]	; (4002e0 <pioDigitalWrite+0x40>)
  4002a8:	2c00      	cmp	r4, #0
  4002aa:	bf08      	it	eq
  4002ac:	4613      	moveq	r3, r2
    Pio* port = pioPinToBase(pin);
    int offset = pin % 32;
  4002ae:	4242      	negs	r2, r0
  4002b0:	f000 001f 	and.w	r0, r0, #31
  4002b4:	f002 021f 	and.w	r2, r2, #31
  4002b8:	bf58      	it	pl
  4002ba:	4250      	negpl	r0, r2
    if (val) port->PIO_SODR |= (1 << offset);
  4002bc:	b939      	cbnz	r1, 4002ce <pioDigitalWrite+0x2e>
    else     port->PIO_CODR |= (1 << offset);
  4002be:	6b59      	ldr	r1, [r3, #52]	; 0x34
  4002c0:	2201      	movs	r2, #1
  4002c2:	fa02 f000 	lsl.w	r0, r2, r0
  4002c6:	4308      	orrs	r0, r1
  4002c8:	6358      	str	r0, [r3, #52]	; 0x34
}
  4002ca:	bc10      	pop	{r4}
  4002cc:	4770      	bx	lr
    if (val) port->PIO_SODR |= (1 << offset);
  4002ce:	6b19      	ldr	r1, [r3, #48]	; 0x30
  4002d0:	2201      	movs	r2, #1
  4002d2:	fa02 f000 	lsl.w	r0, r2, r0
  4002d6:	4308      	orrs	r0, r1
  4002d8:	6318      	str	r0, [r3, #48]	; 0x30
  4002da:	e7f6      	b.n	4002ca <pioDigitalWrite+0x2a>
  4002dc:	400e0e00 	.word	0x400e0e00
  4002e0:	400e1000 	.word	0x400e1000

004002e4 <tcInit>:
  4002e4:	4b03      	ldr	r3, [pc, #12]	; (4002f4 <tcInit+0x10>)
  4002e6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  4002ea:	611a      	str	r2, [r3, #16]
  4002ec:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  4002f0:	611a      	str	r2, [r3, #16]
  4002f2:	4770      	bx	lr
  4002f4:	400e0400 	.word	0x400e0400

004002f8 <tcChannelInit>:

/* Enables a TC channel and configures it with the desired clock and mode.
 *    -- channelID: a TC channel ID, e.g. TC_CH3_ID
 *    -- clock: a TC clock ID, e.g. TC_CLK3_ID
 *    -- mode: a TC mode ID, e.g. TC_MODE_UP_RC */
void tcChannelInit(int channelID, uint32_t clock, uint32_t mode) {
  4002f8:	b430      	push	{r4, r5}
    return channelID / 3;
  4002fa:	4c13      	ldr	r4, [pc, #76]	; (400348 <tcChannelInit+0x50>)
  4002fc:	fb84 3400 	smull	r3, r4, r4, r0
  400300:	eba4 73e0 	sub.w	r3, r4, r0, asr #31
    return (block ? TC1 : TC0);
  400304:	4d11      	ldr	r5, [pc, #68]	; (40034c <tcChannelInit+0x54>)
  400306:	4c12      	ldr	r4, [pc, #72]	; (400350 <tcChannelInit+0x58>)
  400308:	2b00      	cmp	r3, #0
  40030a:	bf08      	it	eq
  40030c:	462c      	moveq	r4, r5
    Tc* block = tcChannelToBlockBase(channelID);
    int chInd = channelID % TC_CH_NUMBER;
  40030e:	4b0e      	ldr	r3, [pc, #56]	; (400348 <tcChannelInit+0x50>)
  400310:	fb83 5300 	smull	r5, r3, r3, r0
  400314:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
  400318:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40031c:	1ac3      	subs	r3, r0, r3
    block->TC_CH[chInd].TC_CCR.CLKEN   = 1;     // Enable clock
  40031e:	019b      	lsls	r3, r3, #6
  400320:	18e0      	adds	r0, r4, r3
  400322:	58e5      	ldr	r5, [r4, r3]
  400324:	f045 0501 	orr.w	r5, r5, #1
  400328:	50e5      	str	r5, [r4, r3]
    block->TC_CH[chInd].TC_CMR.TCCLKS  = clock; // Set clock to desired clock
  40032a:	6843      	ldr	r3, [r0, #4]
  40032c:	f361 0302 	bfi	r3, r1, #0, #3
  400330:	6043      	str	r3, [r0, #4]
    block->TC_CH[chInd].TC_CMR.WAVE    = 1;     // Waveform mode
  400332:	6843      	ldr	r3, [r0, #4]
  400334:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400338:	6043      	str	r3, [r0, #4]
    block->TC_CH[chInd].TC_CMR.WAVESEL = mode;  // Set counting mode to desired mode
  40033a:	6843      	ldr	r3, [r0, #4]
  40033c:	f362 334e 	bfi	r3, r2, #13, #2
  400340:	6043      	str	r3, [r0, #4]
}
  400342:	bc30      	pop	{r4, r5}
  400344:	4770      	bx	lr
  400346:	bf00      	nop
  400348:	55555556 	.word	0x55555556
  40034c:	40010000 	.word	0x40010000
  400350:	40014000 	.word	0x40014000

00400354 <tcDelayInit>:
// TC User Functions - Delay Unit (Higher Level)
////////////////////////////////////////////////////////////////////////////////////////////////////

/* Configures TC Channel 0 to perform delays using the fastest clock and RC compares. Does not
 * require the user to call any lower-level functions such as tcInit(). */
void tcDelayInit() {
  400354:	b508      	push	{r3, lr}
    tcInit();
  400356:	4b04      	ldr	r3, [pc, #16]	; (400368 <tcDelayInit+0x14>)
  400358:	4798      	blx	r3
    tcChannelInit(TC_CH0_ID, TC_CLK1_ID, TC_MODE_UP_RC);
  40035a:	2202      	movs	r2, #2
  40035c:	2100      	movs	r1, #0
  40035e:	4608      	mov	r0, r1
  400360:	4b02      	ldr	r3, [pc, #8]	; (40036c <tcDelayInit+0x18>)
  400362:	4798      	blx	r3
  400364:	bd08      	pop	{r3, pc}
  400366:	bf00      	nop
  400368:	004002e5 	.word	0x004002e5
  40036c:	004002f9 	.word	0x004002f9

00400370 <spiInit>:
 *    -- Mode fault detection enabled
 *    -- WDRBT disabled
 *    -- LLB disabled
 *    -- PCS = 0000 (Peripheral 0 selected), means NPCS[3:0] = 1110
 * Refer to the datasheet for more low-level details. */ 
void spiInit(uint32_t clkdivide, uint32_t cpol, uint32_t ncpha) {
  400370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  400372:	4605      	mov	r5, r0
  400374:	460f      	mov	r7, r1
  400376:	4616      	mov	r6, r2
  400378:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40037c:	4b13      	ldr	r3, [pc, #76]	; (4003cc <spiInit+0x5c>)
  40037e:	611a      	str	r2, [r3, #16]
    pmcEnablePeriph(PMC_ID_SPI);
    pioInit();
  400380:	4b13      	ldr	r3, [pc, #76]	; (4003d0 <spiInit+0x60>)
  400382:	4798      	blx	r3

    // Initially assigning SPI pins (PA11-PA14) to peripheral A (SPI)
    pioPinMode(PIO_PA11, PIO_PERIPH_A);
  400384:	2102      	movs	r1, #2
  400386:	200b      	movs	r0, #11
  400388:	4c12      	ldr	r4, [pc, #72]	; (4003d4 <spiInit+0x64>)
  40038a:	47a0      	blx	r4
    pioPinMode(PIO_PA12, PIO_PERIPH_A);
  40038c:	2102      	movs	r1, #2
  40038e:	200c      	movs	r0, #12
  400390:	47a0      	blx	r4
    pioPinMode(PIO_PA13, PIO_PERIPH_A);
  400392:	2102      	movs	r1, #2
  400394:	200d      	movs	r0, #13
  400396:	47a0      	blx	r4
    pioPinMode(PIO_PA14, PIO_PERIPH_A);
  400398:	2102      	movs	r1, #2
  40039a:	200e      	movs	r0, #14
  40039c:	47a0      	blx	r4

    SPI->SPI_CR.SPIEN = 1; // Enable SPI
  40039e:	4b0e      	ldr	r3, [pc, #56]	; (4003d8 <spiInit+0x68>)
  4003a0:	681a      	ldr	r2, [r3, #0]
  4003a2:	f042 0201 	orr.w	r2, r2, #1
  4003a6:	601a      	str	r2, [r3, #0]
    SPI->SPI_MR.MSTR = 1; // Put SPI in master mode
  4003a8:	685a      	ldr	r2, [r3, #4]
  4003aa:	f042 0201 	orr.w	r2, r2, #1
  4003ae:	605a      	str	r2, [r3, #4]
    SPI->SPI_CSR0.SCBR = clkdivide; // Set the clock divisor
  4003b0:	b2ed      	uxtb	r5, r5
  4003b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4003b4:	f365 220f 	bfi	r2, r5, #8, #8
  4003b8:	631a      	str	r2, [r3, #48]	; 0x30
    SPI->SPI_CSR0.CPOL = cpol; // Set the polarity
  4003ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4003bc:	f367 0200 	bfi	r2, r7, #0, #1
  4003c0:	631a      	str	r2, [r3, #48]	; 0x30
    SPI->SPI_CSR0.NCPHA = ncpha; // Set the phase
  4003c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4003c4:	f366 0241 	bfi	r2, r6, #1, #1
  4003c8:	631a      	str	r2, [r3, #48]	; 0x30
  4003ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4003cc:	400e0400 	.word	0x400e0400
  4003d0:	004001c5 	.word	0x004001c5
  4003d4:	004001d9 	.word	0x004001d9
  4003d8:	40008000 	.word	0x40008000

004003dc <spiSendReceive>:

/* Transmits a character (1 byte) over SPI and returns the received character.
 *    -- send: the character to send over SPI
 *    -- return: the character received over SPI */
char spiSendReceive(char send) {
    SPI->SPI_TDR.TD = send; // Transmit the character over SPI
  4003dc:	4b06      	ldr	r3, [pc, #24]	; (4003f8 <spiSendReceive+0x1c>)
  4003de:	68da      	ldr	r2, [r3, #12]
  4003e0:	f360 020f 	bfi	r2, r0, #0, #16
  4003e4:	60da      	str	r2, [r3, #12]
    while (!(SPI->SPI_SR.RDRF)); // Wait until data has been received
  4003e6:	461a      	mov	r2, r3
  4003e8:	6913      	ldr	r3, [r2, #16]
  4003ea:	f013 0f01 	tst.w	r3, #1
  4003ee:	d0fb      	beq.n	4003e8 <spiSendReceive+0xc>
    return (char) (SPI->SPI_RDR.RD); // Return received character
  4003f0:	4b01      	ldr	r3, [pc, #4]	; (4003f8 <spiSendReceive+0x1c>)
  4003f2:	6898      	ldr	r0, [r3, #8]
}
  4003f4:	b2c0      	uxtb	r0, r0
  4003f6:	4770      	bx	lr
  4003f8:	40008000 	.word	0x40008000

004003fc <spiSendReceive16>:

/* Transmits a short (2 bytes) over SPI and returns the received short.
 *    -- send: the short to send over SPI
 *    -- return: the short received over SPI */
short spiSendReceive16(uint16_t send) {
  4003fc:	b570      	push	{r4, r5, r6, lr}
  4003fe:	4606      	mov	r6, r0
    short rec; // Variable for received data, filled one byte at a time
    rec = spiSendReceive((send & 0xFF00) >> 8); // Send the MSB of the data first
  400400:	0a00      	lsrs	r0, r0, #8
  400402:	4d04      	ldr	r5, [pc, #16]	; (400414 <spiSendReceive16+0x18>)
  400404:	47a8      	blx	r5
  400406:	4604      	mov	r4, r0
    rec = (rec << 8) | spiSendReceive(send & 0xFF); // Send the LSB of the data
  400408:	b2f0      	uxtb	r0, r6
  40040a:	47a8      	blx	r5
  40040c:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
    return rec;
}
  400410:	b200      	sxth	r0, r0
  400412:	bd70      	pop	{r4, r5, r6, pc}
  400414:	004003dd 	.word	0x004003dd

00400418 <uartInit>:
 *    -- CD: a 16-bit unsigned integer which determines the baud rate as follows:
 *       Baud Rate = MCK_FREQ/(16*CD)
 * Note that pin PA9 is used as receive and pin PA10 is used as transmit. pioInit() must be called
 * first. */
// *** Discuss keeping CD as is instead of changing to baud rate
void uartInit(uint32_t parity, uint16_t CD) {
  400418:	b570      	push	{r4, r5, r6, lr}
  40041a:	4606      	mov	r6, r0
  40041c:	460d      	mov	r5, r1
  40041e:	f44f 7280 	mov.w	r2, #256	; 0x100
  400422:	4b0d      	ldr	r3, [pc, #52]	; (400458 <uartInit+0x40>)
  400424:	611a      	str	r2, [r3, #16]
    pmcEnablePeriph(PMC_ID_UART0);
    pioInit();
  400426:	4b0d      	ldr	r3, [pc, #52]	; (40045c <uartInit+0x44>)
  400428:	4798      	blx	r3

    pioPinMode(UART_URXD0_PIN, UART_FUNC); // Set URXD0 pin mode
  40042a:	2102      	movs	r1, #2
  40042c:	2009      	movs	r0, #9
  40042e:	4c0c      	ldr	r4, [pc, #48]	; (400460 <uartInit+0x48>)
  400430:	47a0      	blx	r4
    pioPinMode(UART_ITXD0_PIN, UART_FUNC); // Set ITXD0 pin mode
  400432:	2102      	movs	r1, #2
  400434:	200a      	movs	r0, #10
  400436:	47a0      	blx	r4

    UART->UART_CR.TXEN = 1; // Enable transmitter
  400438:	4b0a      	ldr	r3, [pc, #40]	; (400464 <uartInit+0x4c>)
  40043a:	681a      	ldr	r2, [r3, #0]
  40043c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  400440:	601a      	str	r2, [r3, #0]
    UART->UART_CR.RXEN = 1; // Enable receiver
  400442:	681a      	ldr	r2, [r3, #0]
  400444:	f042 0210 	orr.w	r2, r2, #16
  400448:	601a      	str	r2, [r3, #0]

    UART->UART_MR.PAR = parity; // Set parity
  40044a:	685a      	ldr	r2, [r3, #4]
  40044c:	f366 224b 	bfi	r2, r6, #9, #3
  400450:	605a      	str	r2, [r3, #4]
    UART->UART_BRGR   = CD; // Set baud rate divisor
  400452:	621d      	str	r5, [r3, #32]
  400454:	bd70      	pop	{r4, r5, r6, pc}
  400456:	bf00      	nop
  400458:	400e0400 	.word	0x400e0400
  40045c:	004001c5 	.word	0x004001c5
  400460:	004001d9 	.word	0x004001d9
  400464:	400e0600 	.word	0x400e0600

00400468 <uartTx>:
}

/* Transmits a character (1 byte) over UART.
 *    -- data: the character to send over UART */
void uartTx(char data) {
    while (!(UART->UART_SR.TXRDY)); // Wait until previous data has been transmitted
  400468:	4a03      	ldr	r2, [pc, #12]	; (400478 <uartTx+0x10>)
  40046a:	6953      	ldr	r3, [r2, #20]
  40046c:	f013 0f02 	tst.w	r3, #2
  400470:	d0fb      	beq.n	40046a <uartTx+0x2>
    UART->UART_THR = data; // Write data into holding register for transmit
  400472:	4b01      	ldr	r3, [pc, #4]	; (400478 <uartTx+0x10>)
  400474:	61d8      	str	r0, [r3, #28]
  400476:	4770      	bx	lr
  400478:	400e0600 	.word	0x400e0600

0040047c <uartRx>:
}

/* Checks if a character has been received over UART.
 *    -- return: true if a character has been received; false otherwise */
int uartRxReady() {
    return UART->UART_SR.RXRDY; // Check if data has been received
  40047c:	4b04      	ldr	r3, [pc, #16]	; (400490 <uartRx+0x14>)
  40047e:	695b      	ldr	r3, [r3, #20]
}

/* Receives a character (1 byte) over UART.
 *    -- return: the character received over UART */
char uartRx() {
    if (uartRxReady()) return (char) UART->UART_RHR; // Return received data in holding register
  400480:	f013 0f01 	tst.w	r3, #1
  400484:	bf1a      	itte	ne
  400486:	4b02      	ldrne	r3, [pc, #8]	; (400490 <uartRx+0x14>)
  400488:	6998      	ldrne	r0, [r3, #24]
  40048a:	2000      	moveq	r0, #0
    else               return (char) 0;
}
  40048c:	b2c0      	uxtb	r0, r0
  40048e:	4770      	bx	lr
  400490:	400e0600 	.word	0x400e0600

00400494 <adcInit>:

/* Enables the ADC peripheral and initializes its resolution
 *    -- resolution: an ADC resolution ID, e.g. ADC_MR_LOWRES_BITS_10
 * Note: the ADC clock defaults to MCK_FREQ / 2 = 2 MHz; 1 MHz to 20 MHz is possible with a 
 * faster clock. */
void adcInit(uint32_t resolution) {
  400494:	b510      	push	{r4, lr}
  400496:	4604      	mov	r4, r0
  400498:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40049c:	4b06      	ldr	r3, [pc, #24]	; (4004b8 <adcInit+0x24>)
  40049e:	611a      	str	r2, [r3, #16]
    pmcEnablePeriph(PMC_ID_ADC);
    pioInit();
  4004a0:	4b06      	ldr	r3, [pc, #24]	; (4004bc <adcInit+0x28>)
  4004a2:	4798      	blx	r3

    ADC->ADC_MR.LOWRES = resolution; // Set resolution
  4004a4:	4b06      	ldr	r3, [pc, #24]	; (4004c0 <adcInit+0x2c>)
  4004a6:	685a      	ldr	r2, [r3, #4]
  4004a8:	f364 1204 	bfi	r2, r4, #4, #1
  4004ac:	605a      	str	r2, [r3, #4]
    ADC->ADC_MR.ANACH = 1; // Allow channels to have independent settings
  4004ae:	685a      	ldr	r2, [r3, #4]
  4004b0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  4004b4:	605a      	str	r2, [r3, #4]
  4004b6:	bd10      	pop	{r4, pc}
  4004b8:	400e0400 	.word	0x400e0400
  4004bc:	004001c5 	.word	0x004001c5
  4004c0:	40038000 	.word	0x40038000

004004c4 <adcChannelInit>:
/* Enables an ADC channel and initializes its gain and offset
 *    -- channel: an ADC channel ID, e.g. ADC_CH3
 *    -- gain: an ADC gain ID, e.g. ADC_CGR_GAIN_X2
 *    -- offset: an ADC offset ID, e.g. ADC_COR_OFFSET_ON. Set the offset to 1 to center the analog
 *       signal on (Gain - 1)*Vref/2 prior to gain */
void adcChannelInit(int channel, int gain, int offset) {
  4004c4:	b570      	push	{r4, r5, r6, lr}
  4004c6:	4605      	mov	r5, r0
  4004c8:	460c      	mov	r4, r1
  4004ca:	4616      	mov	r6, r2
    // Set the channel's PIO pin to perform its ADC function.
    switch (channel) {
  4004cc:	2809      	cmp	r0, #9
  4004ce:	d80a      	bhi.n	4004e6 <adcChannelInit+0x22>
  4004d0:	e8df f000 	tbb	[pc, r0]
  4004d4:	38332e05 	.word	0x38332e05
  4004d8:	4c47423d 	.word	0x4c47423d
  4004dc:	5651      	.short	0x5651
        case ADC_CH0: pioPinMode(ADC_CH0_PIN, ADC_FUNC); break;
  4004de:	2105      	movs	r1, #5
  4004e0:	2011      	movs	r0, #17
  4004e2:	4b2a      	ldr	r3, [pc, #168]	; (40058c <adcChannelInit+0xc8>)
  4004e4:	4798      	blx	r3
        case ADC_CH7: pioPinMode(ADC_CH7_PIN, ADC_FUNC); break;
        case ADC_CH8: pioPinMode(ADC_CH8_PIN, ADC_FUNC); break;
        case ADC_CH9: pioPinMode(ADC_CH9_PIN, ADC_FUNC); break;
        case ADC_CH15:                                   break;
    }
    ADC->ADC_CHER |= (1 << channel); // Enable the ADC channel
  4004e6:	4b2a      	ldr	r3, [pc, #168]	; (400590 <adcChannelInit+0xcc>)
  4004e8:	6919      	ldr	r1, [r3, #16]
  4004ea:	2201      	movs	r2, #1
  4004ec:	40aa      	lsls	r2, r5
  4004ee:	430a      	orrs	r2, r1
  4004f0:	611a      	str	r2, [r3, #16]

    // Set the gain
    ADC->ADC_CGR |= (gain << (2*channel));
  4004f2:	6c98      	ldr	r0, [r3, #72]	; 0x48
  4004f4:	0069      	lsls	r1, r5, #1
  4004f6:	fa04 f201 	lsl.w	r2, r4, r1
  4004fa:	4302      	orrs	r2, r0
  4004fc:	649a      	str	r2, [r3, #72]	; 0x48
    ADC->ADC_CGR &= ~((~gain & 0b11) << (2*channel));
  4004fe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  400500:	43e4      	mvns	r4, r4
  400502:	f004 0403 	and.w	r4, r4, #3
  400506:	408c      	lsls	r4, r1
  400508:	ea22 0404 	bic.w	r4, r2, r4
  40050c:	649c      	str	r4, [r3, #72]	; 0x48

    // Set the offset
    ADC->ADC_COR |= (offset << channel);
  40050e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
  400510:	fa06 f205 	lsl.w	r2, r6, r5
  400514:	430a      	orrs	r2, r1
  400516:	64da      	str	r2, [r3, #76]	; 0x4c
    ADC->ADC_COR &= ~((~offset & 0b1) << channel);
  400518:	6cda      	ldr	r2, [r3, #76]	; 0x4c
  40051a:	f016 0f01 	tst.w	r6, #1
  40051e:	bf0c      	ite	eq
  400520:	2101      	moveq	r1, #1
  400522:	2100      	movne	r1, #0
  400524:	fa01 f505 	lsl.w	r5, r1, r5
  400528:	ea22 0505 	bic.w	r5, r2, r5
  40052c:	64dd      	str	r5, [r3, #76]	; 0x4c
  40052e:	bd70      	pop	{r4, r5, r6, pc}
        case ADC_CH1: pioPinMode(ADC_CH1_PIN, ADC_FUNC); break;
  400530:	2105      	movs	r1, #5
  400532:	2012      	movs	r0, #18
  400534:	4b15      	ldr	r3, [pc, #84]	; (40058c <adcChannelInit+0xc8>)
  400536:	4798      	blx	r3
  400538:	e7d5      	b.n	4004e6 <adcChannelInit+0x22>
        case ADC_CH2: pioPinMode(ADC_CH2_PIN, ADC_FUNC); break;
  40053a:	2105      	movs	r1, #5
  40053c:	2013      	movs	r0, #19
  40053e:	4b13      	ldr	r3, [pc, #76]	; (40058c <adcChannelInit+0xc8>)
  400540:	4798      	blx	r3
  400542:	e7d0      	b.n	4004e6 <adcChannelInit+0x22>
        case ADC_CH3: pioPinMode(ADC_CH3_PIN, ADC_FUNC); break;
  400544:	2105      	movs	r1, #5
  400546:	2014      	movs	r0, #20
  400548:	4b10      	ldr	r3, [pc, #64]	; (40058c <adcChannelInit+0xc8>)
  40054a:	4798      	blx	r3
  40054c:	e7cb      	b.n	4004e6 <adcChannelInit+0x22>
        case ADC_CH4: pioPinMode(ADC_CH4_PIN, ADC_FUNC); break;
  40054e:	2105      	movs	r1, #5
  400550:	2020      	movs	r0, #32
  400552:	4b0e      	ldr	r3, [pc, #56]	; (40058c <adcChannelInit+0xc8>)
  400554:	4798      	blx	r3
  400556:	e7c6      	b.n	4004e6 <adcChannelInit+0x22>
        case ADC_CH5: pioPinMode(ADC_CH5_PIN, ADC_FUNC); break;
  400558:	2105      	movs	r1, #5
  40055a:	2021      	movs	r0, #33	; 0x21
  40055c:	4b0b      	ldr	r3, [pc, #44]	; (40058c <adcChannelInit+0xc8>)
  40055e:	4798      	blx	r3
  400560:	e7c1      	b.n	4004e6 <adcChannelInit+0x22>
        case ADC_CH6: pioPinMode(ADC_CH6_PIN, ADC_FUNC); break;
  400562:	2105      	movs	r1, #5
  400564:	2022      	movs	r0, #34	; 0x22
  400566:	4b09      	ldr	r3, [pc, #36]	; (40058c <adcChannelInit+0xc8>)
  400568:	4798      	blx	r3
  40056a:	e7bc      	b.n	4004e6 <adcChannelInit+0x22>
        case ADC_CH7: pioPinMode(ADC_CH7_PIN, ADC_FUNC); break;
  40056c:	2105      	movs	r1, #5
  40056e:	2023      	movs	r0, #35	; 0x23
  400570:	4b06      	ldr	r3, [pc, #24]	; (40058c <adcChannelInit+0xc8>)
  400572:	4798      	blx	r3
  400574:	e7b7      	b.n	4004e6 <adcChannelInit+0x22>
        case ADC_CH8: pioPinMode(ADC_CH8_PIN, ADC_FUNC); break;
  400576:	2105      	movs	r1, #5
  400578:	2015      	movs	r0, #21
  40057a:	4b04      	ldr	r3, [pc, #16]	; (40058c <adcChannelInit+0xc8>)
  40057c:	4798      	blx	r3
  40057e:	e7b2      	b.n	4004e6 <adcChannelInit+0x22>
        case ADC_CH9: pioPinMode(ADC_CH9_PIN, ADC_FUNC); break;
  400580:	2105      	movs	r1, #5
  400582:	2016      	movs	r0, #22
  400584:	4b01      	ldr	r3, [pc, #4]	; (40058c <adcChannelInit+0xc8>)
  400586:	4798      	blx	r3
  400588:	e7ad      	b.n	4004e6 <adcChannelInit+0x22>
  40058a:	bf00      	nop
  40058c:	004001d9 	.word	0x004001d9
  400590:	40038000 	.word	0x40038000
  400594:	00000000 	.word	0x00000000

00400598 <adcRead>:
/* Reads the analog voltage reported by an ADC channel
 *    -- channel: an ADC channel ID, e.g. ADC_CH3
 *    -- return: the analog voltage represented by the ADC's report (in V)
 * Note: it is important to measure the voltage at the ADC's Vref pin and record it in 
 * SAM4S4B_sys.h for accurate results. */
float adcRead(int channel) {
  400598:	b570      	push	{r4, r5, r6, lr}
    ADC->ADC_CR.START = 1; // Start conversion
  40059a:	4a19      	ldr	r2, [pc, #100]	; (400600 <adcRead+0x68>)
  40059c:	6813      	ldr	r3, [r2, #0]
  40059e:	f043 0302 	orr.w	r3, r3, #2
  4005a2:	6013      	str	r3, [r2, #0]
  4005a4:	2201      	movs	r2, #1
  4005a6:	4082      	lsls	r2, r0
    while (!((ADC->ADC_ISR >> channel) & 1)); // Wait for conversion
  4005a8:	4915      	ldr	r1, [pc, #84]	; (400600 <adcRead+0x68>)
  4005aa:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4005ac:	4213      	tst	r3, r2
  4005ae:	d0fc      	beq.n	4005aa <adcRead+0x12>
    int d = ADC->ADC_CDR[channel]; // Received digital value
  4005b0:	4b13      	ldr	r3, [pc, #76]	; (400600 <adcRead+0x68>)
  4005b2:	3014      	adds	r0, #20
  4005b4:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    int dMax = (ADC->ADC_MR.LOWRES) ? ADC_DMAX_10 : ADC_DMAX_12; // Maximum possible value
  4005b8:	685b      	ldr	r3, [r3, #4]
  4005ba:	f3c3 1300 	ubfx	r3, r3, #4, #1
  4005be:	f640 72ff 	movw	r2, #4095	; 0xfff
  4005c2:	f240 34ff 	movw	r4, #1023	; 0x3ff
  4005c6:	2b00      	cmp	r3, #0
  4005c8:	bf08      	it	eq
  4005ca:	4614      	moveq	r4, r2
    return (((float) d) / dMax) * ADC_VREF;
  4005cc:	4d0d      	ldr	r5, [pc, #52]	; (400604 <adcRead+0x6c>)
  4005ce:	47a8      	blx	r5
  4005d0:	4606      	mov	r6, r0
  4005d2:	4620      	mov	r0, r4
  4005d4:	47a8      	blx	r5
  4005d6:	4601      	mov	r1, r0
  4005d8:	4630      	mov	r0, r6
  4005da:	4b0b      	ldr	r3, [pc, #44]	; (400608 <adcRead+0x70>)
  4005dc:	4798      	blx	r3
  4005de:	4b0b      	ldr	r3, [pc, #44]	; (40060c <adcRead+0x74>)
  4005e0:	4798      	blx	r3
  4005e2:	a305      	add	r3, pc, #20	; (adr r3, 4005f8 <adcRead+0x60>)
  4005e4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4005e8:	4c09      	ldr	r4, [pc, #36]	; (400610 <adcRead+0x78>)
  4005ea:	47a0      	blx	r4
  4005ec:	4b09      	ldr	r3, [pc, #36]	; (400614 <adcRead+0x7c>)
  4005ee:	4798      	blx	r3
}
  4005f0:	bd70      	pop	{r4, r5, r6, pc}
  4005f2:	bf00      	nop
  4005f4:	f3af 8000 	nop.w
  4005f8:	66666666 	.word	0x66666666
  4005fc:	400a6666 	.word	0x400a6666
  400600:	40038000 	.word	0x40038000
  400604:	004017b9 	.word	0x004017b9
  400608:	004019c9 	.word	0x004019c9
  40060c:	00400f79 	.word	0x00400f79
  400610:	00401021 	.word	0x00401021
  400614:	004015a5 	.word	0x004015a5

00400618 <sendString>:
const char* webpageStart = "<!DOCTYPE html><html><head><title>E155 Web Server Demo Webpage</title><meta http-equiv=\"refresh\" content=\"5\"></head><body><h1>E155 Web Server Demo Webpage</h1>";
const char* ledStr = "<p>LED Control:</p><form action=\"ledon\"><input type=\"submit\" value=\"Turn the LED on!\" /></form> <form action=\"ledoff\"><input type=\"submit\" value=\"Turn the LED off!\" /></form>";
const char* webpageEnd   = "</body></html>";

// Sends a null terminated string of arbitrary length
void sendString(char* str) {
  400618:	b538      	push	{r3, r4, r5, lr}
  40061a:	4604      	mov	r4, r0
	char* ptr = str;
	while (*ptr) uartTx(*ptr++);
  40061c:	7800      	ldrb	r0, [r0, #0]
  40061e:	b128      	cbz	r0, 40062c <sendString+0x14>
  400620:	4d03      	ldr	r5, [pc, #12]	; (400630 <sendString+0x18>)
  400622:	47a8      	blx	r5
  400624:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  400628:	2800      	cmp	r0, #0
  40062a:	d1fa      	bne.n	400622 <sendString+0xa>
  40062c:	bd38      	pop	{r3, r4, r5, pc}
  40062e:	bf00      	nop
  400630:	00400469 	.word	0x00400469

00400634 <inString>:
}

//determines whether a given character sequence is in a char array request, returning 1 if present, -1 if not present
int inString(char request[], char des[]) {
  400634:	b508      	push	{r3, lr}
	if (strstr(request, des) != NULL) {return 1;}
  400636:	4b04      	ldr	r3, [pc, #16]	; (400648 <inString+0x14>)
  400638:	4798      	blx	r3
  40063a:	2800      	cmp	r0, #0
	return -1;
}
  40063c:	bf14      	ite	ne
  40063e:	2001      	movne	r0, #1
  400640:	f04f 30ff 	moveq.w	r0, #4294967295
  400644:	bd08      	pop	{r3, pc}
  400646:	bf00      	nop
  400648:	00401e81 	.word	0x00401e81

0040064c <requestInString>:

//determines if tags "REQ:" and "/REQ" are in the input string
int requestInString(char request[]) {
  40064c:	b508      	push	{r3, lr}
	int tag1InString = inString(request, "\n");
  40064e:	4904      	ldr	r1, [pc, #16]	; (400660 <requestInString+0x14>)
  400650:	4b04      	ldr	r3, [pc, #16]	; (400664 <requestInString+0x18>)
  400652:	4798      	blx	r3
	if(tag1InString > 0) {
  400654:	2800      	cmp	r0, #0
		return 1;
	}
	return -1;
}
  400656:	bfcc      	ite	gt
  400658:	2001      	movgt	r0, #1
  40065a:	f04f 30ff 	movle.w	r0, #4294967295
  40065e:	bd08      	pop	{r3, pc}
  400660:	00402458 	.word	0x00402458
  400664:	00400635 	.word	0x00400635

00400668 <convertTemp>:

// Returns temperature in DegC, double precision. Output value of “51.23” equals 51.23 DegC.
// t_fine carries fine temperature as global value
volatile double convertTemp (volatile char msb, volatile char lsb, volatile char xlsb) {
  400668:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40066c:	b083      	sub	sp, #12
  40066e:	f88d 0007 	strb.w	r0, [sp, #7]
  400672:	f88d 1006 	strb.w	r1, [sp, #6]
  400676:	f88d 2005 	strb.w	r2, [sp, #5]
	const unsigned short dig_T1 = 27504;
	const short dig_T2 = 26435;
	const short dig_T3 = -1000;
	
	// From page xxx in the BMP280 datasheet
	signed long adc_T = (msb << 12) | (lsb << 4) | xlsb;
  40067a:	f89d 2007 	ldrb.w	r2, [sp, #7]
  40067e:	f89d 3006 	ldrb.w	r3, [sp, #6]
  400682:	f89d 0005 	ldrb.w	r0, [sp, #5]
  400686:	011b      	lsls	r3, r3, #4
  400688:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
	double var1, var2, T;
	var1 = (((double) adc_T)/16384.0 - ((double) dig_T1)/1024.0) * ((double) dig_T2);
  40068c:	4318      	orrs	r0, r3
  40068e:	4b26      	ldr	r3, [pc, #152]	; (400728 <convertTemp+0xc0>)
  400690:	4798      	blx	r3
  400692:	4680      	mov	r8, r0
  400694:	4689      	mov	r9, r1
	var2 = ((((double )adc_T)/131072.0 - ((double) dig_T1)/8192.0) *
  400696:	4c25      	ldr	r4, [pc, #148]	; (40072c <convertTemp+0xc4>)
  400698:	2200      	movs	r2, #0
  40069a:	4b25      	ldr	r3, [pc, #148]	; (400730 <convertTemp+0xc8>)
  40069c:	47a0      	blx	r4
  40069e:	4d25      	ldr	r5, [pc, #148]	; (400734 <convertTemp+0xcc>)
  4006a0:	a319      	add	r3, pc, #100	; (adr r3, 400708 <convertTemp+0xa0>)
  4006a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006a6:	47a8      	blx	r5
  4006a8:	4606      	mov	r6, r0
  4006aa:	460f      	mov	r7, r1
	var1 = (((double) adc_T)/16384.0 - ((double) dig_T1)/1024.0) * ((double) dig_T2);
  4006ac:	2200      	movs	r2, #0
  4006ae:	4b22      	ldr	r3, [pc, #136]	; (400738 <convertTemp+0xd0>)
  4006b0:	4640      	mov	r0, r8
  4006b2:	4649      	mov	r1, r9
  4006b4:	47a0      	blx	r4
  4006b6:	a316      	add	r3, pc, #88	; (adr r3, 400710 <convertTemp+0xa8>)
  4006b8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006bc:	47a8      	blx	r5
  4006be:	a316      	add	r3, pc, #88	; (adr r3, 400718 <convertTemp+0xb0>)
  4006c0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006c4:	47a0      	blx	r4
  4006c6:	4680      	mov	r8, r0
  4006c8:	4689      	mov	r9, r1
	var2 = ((((double )adc_T)/131072.0 - ((double) dig_T1)/8192.0) *
  4006ca:	4632      	mov	r2, r6
  4006cc:	463b      	mov	r3, r7
  4006ce:	4630      	mov	r0, r6
  4006d0:	4639      	mov	r1, r7
  4006d2:	47a0      	blx	r4
  4006d4:	a312      	add	r3, pc, #72	; (adr r3, 400720 <convertTemp+0xb8>)
  4006d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4006da:	47a0      	blx	r4
	(((double) adc_T)/131072.0 - ((double) dig_T1)/8192.0)) * ((double) dig_T3);
	t_fine = (long signed int) (var1 + var2);
  4006dc:	4602      	mov	r2, r0
  4006de:	460b      	mov	r3, r1
  4006e0:	4640      	mov	r0, r8
  4006e2:	4649      	mov	r1, r9
  4006e4:	4c15      	ldr	r4, [pc, #84]	; (40073c <convertTemp+0xd4>)
  4006e6:	47a0      	blx	r4
  4006e8:	4604      	mov	r4, r0
  4006ea:	460d      	mov	r5, r1
  4006ec:	4b14      	ldr	r3, [pc, #80]	; (400740 <convertTemp+0xd8>)
  4006ee:	4798      	blx	r3
  4006f0:	4b14      	ldr	r3, [pc, #80]	; (400744 <convertTemp+0xdc>)
  4006f2:	6018      	str	r0, [r3, #0]
	T = (var1 + var2) / 5120.0;
  4006f4:	2200      	movs	r2, #0
  4006f6:	4b14      	ldr	r3, [pc, #80]	; (400748 <convertTemp+0xe0>)
  4006f8:	4620      	mov	r0, r4
  4006fa:	4629      	mov	r1, r5
  4006fc:	4c13      	ldr	r4, [pc, #76]	; (40074c <convertTemp+0xe4>)
  4006fe:	47a0      	blx	r4
	return T;
}
  400700:	b003      	add	sp, #12
  400702:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400706:	bf00      	nop
  400708:	00000000 	.word	0x00000000
  40070c:	400adc00 	.word	0x400adc00
  400710:	00000000 	.word	0x00000000
  400714:	403adc00 	.word	0x403adc00
  400718:	00000000 	.word	0x00000000
  40071c:	40d9d0c0 	.word	0x40d9d0c0
  400720:	00000000 	.word	0x00000000
  400724:	c08f4000 	.word	0xc08f4000
  400728:	00400f55 	.word	0x00400f55
  40072c:	00401021 	.word	0x00401021
  400730:	3ee00000 	.word	0x3ee00000
  400734:	00400cb9 	.word	0x00400cb9
  400738:	3f100000 	.word	0x3f100000
  40073c:	00400cbd 	.word	0x00400cbd
  400740:	00401555 	.word	0x00401555
  400744:	20000460 	.word	0x20000460
  400748:	40b40000 	.word	0x40b40000
  40074c:	00401275 	.word	0x00401275

00400750 <convertPress>:

// Returns pressure in Pa as double. Output value of “96386.2” equals 96386.2 Pa = 963.862 hPa
volatile double convertPress (volatile char msb, volatile char lsb, volatile char xlsb) {
  400750:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  400754:	b088      	sub	sp, #32
  400756:	f88d 001f 	strb.w	r0, [sp, #31]
  40075a:	f88d 101e 	strb.w	r1, [sp, #30]
  40075e:	f88d 201d 	strb.w	r2, [sp, #29]
	const short dig_P5 = 140;
	const short dig_P6 = -7;
	const short dig_P7 = 15500;
	const short dig_P8 = -14600;
	const short dig_P9 = 6000;
	long adc_P = (msb << 12) | (lsb << 4) | xlsb;
  400762:	f89d 001f 	ldrb.w	r0, [sp, #31]
  400766:	fa5f f880 	uxtb.w	r8, r0
  40076a:	f89d 501e 	ldrb.w	r5, [sp, #30]
  40076e:	f89d a01d 	ldrb.w	sl, [sp, #29]
	double var1, var2, p;
	
	// From page xxx in the BMP280 datasheet
	var1 = ((double) t_fine/2.0) - 64000.0;
  400772:	4b6b      	ldr	r3, [pc, #428]	; (400920 <convertPress+0x1d0>)
  400774:	6818      	ldr	r0, [r3, #0]
  400776:	4b6b      	ldr	r3, [pc, #428]	; (400924 <convertPress+0x1d4>)
  400778:	4798      	blx	r3
  40077a:	4c6b      	ldr	r4, [pc, #428]	; (400928 <convertPress+0x1d8>)
  40077c:	2200      	movs	r2, #0
  40077e:	4b6b      	ldr	r3, [pc, #428]	; (40092c <convertPress+0x1dc>)
  400780:	47a0      	blx	r4
  400782:	2200      	movs	r2, #0
  400784:	4b6a      	ldr	r3, [pc, #424]	; (400930 <convertPress+0x1e0>)
  400786:	4e6b      	ldr	r6, [pc, #428]	; (400934 <convertPress+0x1e4>)
  400788:	47b0      	blx	r6
  40078a:	e9cd 0100 	strd	r0, r1, [sp]
	var2 = var1 * var1 * ((double) dig_P6) / 32768.0;
	var2 = var2 + var1 * ((double) dig_P5) * 2.0;
	var2 = (var2/4.0)+(((double) dig_P4) * 65536.0);
	var1 = (((double) dig_P3) * var1 * var1 / 524288.0 + ((double) dig_P2) * var1) / 524288.0;
  40078e:	a354      	add	r3, pc, #336	; (adr r3, 4008e0 <convertPress+0x190>)
  400790:	e9d3 2300 	ldrd	r2, r3, [r3]
  400794:	47a0      	blx	r4
  400796:	e9dd 2300 	ldrd	r2, r3, [sp]
  40079a:	47a0      	blx	r4
  40079c:	2200      	movs	r2, #0
  40079e:	f04f 537b 	mov.w	r3, #1052770304	; 0x3ec00000
  4007a2:	47a0      	blx	r4
  4007a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4007a8:	a34f      	add	r3, pc, #316	; (adr r3, 4008e8 <convertPress+0x198>)
  4007aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4007ae:	e9dd 0100 	ldrd	r0, r1, [sp]
  4007b2:	47a0      	blx	r4
  4007b4:	4e60      	ldr	r6, [pc, #384]	; (400938 <convertPress+0x1e8>)
  4007b6:	4602      	mov	r2, r0
  4007b8:	460b      	mov	r3, r1
  4007ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4007be:	47b0      	blx	r6
  4007c0:	2200      	movs	r2, #0
  4007c2:	f04f 537b 	mov.w	r3, #1052770304	; 0x3ec00000
  4007c6:	47a0      	blx	r4
	var1 = (1.0 + var1 / 32768.0)*((double) dig_P1);
  4007c8:	2200      	movs	r2, #0
  4007ca:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
  4007ce:	47a0      	blx	r4
  4007d0:	2200      	movs	r2, #0
  4007d2:	4b5a      	ldr	r3, [pc, #360]	; (40093c <convertPress+0x1ec>)
  4007d4:	47b0      	blx	r6
  4007d6:	a346      	add	r3, pc, #280	; (adr r3, 4008f0 <convertPress+0x1a0>)
  4007d8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4007dc:	47a0      	blx	r4
  4007de:	e9cd 0102 	strd	r0, r1, [sp, #8]
	if (var1 == 0.0) return 0; // Avoid exception caused by division by zero
  4007e2:	2200      	movs	r2, #0
  4007e4:	2300      	movs	r3, #0
  4007e6:	4c56      	ldr	r4, [pc, #344]	; (400940 <convertPress+0x1f0>)
  4007e8:	47a0      	blx	r4
  4007ea:	2800      	cmp	r0, #0
  4007ec:	d173      	bne.n	4008d6 <convertPress+0x186>
  4007ee:	b2ed      	uxtb	r5, r5
  4007f0:	fa5f fa8a 	uxtb.w	sl, sl
	var2 = var1 * var1 * ((double) dig_P6) / 32768.0;
  4007f4:	4c4c      	ldr	r4, [pc, #304]	; (400928 <convertPress+0x1d8>)
  4007f6:	e9dd 2300 	ldrd	r2, r3, [sp]
  4007fa:	4610      	mov	r0, r2
  4007fc:	4619      	mov	r1, r3
  4007fe:	47a0      	blx	r4
  400800:	2200      	movs	r2, #0
  400802:	4b50      	ldr	r3, [pc, #320]	; (400944 <convertPress+0x1f4>)
  400804:	47a0      	blx	r4
  400806:	2200      	movs	r2, #0
  400808:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
  40080c:	47a0      	blx	r4
  40080e:	e9cd 0104 	strd	r0, r1, [sp, #16]
	var2 = var2 + var1 * ((double) dig_P5) * 2.0;
  400812:	2200      	movs	r2, #0
  400814:	4b4c      	ldr	r3, [pc, #304]	; (400948 <convertPress+0x1f8>)
  400816:	e9dd 0100 	ldrd	r0, r1, [sp]
  40081a:	47a0      	blx	r4
  40081c:	4602      	mov	r2, r0
  40081e:	460b      	mov	r3, r1
  400820:	47b0      	blx	r6
  400822:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  400826:	47b0      	blx	r6
	var2 = (var2/4.0)+(((double) dig_P4) * 65536.0);
  400828:	2200      	movs	r2, #0
  40082a:	4b48      	ldr	r3, [pc, #288]	; (40094c <convertPress+0x1fc>)
  40082c:	47a0      	blx	r4
  40082e:	e9cd 0100 	strd	r0, r1, [sp]
	long adc_P = (msb << 12) | (lsb << 4) | xlsb;
  400832:	0128      	lsls	r0, r5, #4
  400834:	ea40 3008 	orr.w	r0, r0, r8, lsl #12
	p = 1048576.0 - (double) adc_P;
  400838:	ea40 000a 	orr.w	r0, r0, sl
  40083c:	4b39      	ldr	r3, [pc, #228]	; (400924 <convertPress+0x1d4>)
  40083e:	4798      	blx	r3
  400840:	4d3c      	ldr	r5, [pc, #240]	; (400934 <convertPress+0x1e4>)
  400842:	4602      	mov	r2, r0
  400844:	460b      	mov	r3, r1
  400846:	2000      	movs	r0, #0
  400848:	4941      	ldr	r1, [pc, #260]	; (400950 <convertPress+0x200>)
  40084a:	47a8      	blx	r5
  40084c:	4682      	mov	sl, r0
  40084e:	468b      	mov	fp, r1
	var2 = (var2/4.0)+(((double) dig_P4) * 65536.0);
  400850:	a329      	add	r3, pc, #164	; (adr r3, 4008f8 <convertPress+0x1a8>)
  400852:	e9d3 2300 	ldrd	r2, r3, [r3]
  400856:	e9dd 0100 	ldrd	r0, r1, [sp]
  40085a:	47b0      	blx	r6
	p = (p - (var2 / 4096.0)) * 6250.0 / var1;
  40085c:	2200      	movs	r2, #0
  40085e:	4b3d      	ldr	r3, [pc, #244]	; (400954 <convertPress+0x204>)
  400860:	47a0      	blx	r4
  400862:	4602      	mov	r2, r0
  400864:	460b      	mov	r3, r1
  400866:	4650      	mov	r0, sl
  400868:	4659      	mov	r1, fp
  40086a:	47a8      	blx	r5
  40086c:	a324      	add	r3, pc, #144	; (adr r3, 400900 <convertPress+0x1b0>)
  40086e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400872:	47a0      	blx	r4
  400874:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  400878:	4d37      	ldr	r5, [pc, #220]	; (400958 <convertPress+0x208>)
  40087a:	47a8      	blx	r5
  40087c:	4680      	mov	r8, r0
  40087e:	4689      	mov	r9, r1
	var1 = ((double) dig_P9) * p * p / 2147483648.0;
  400880:	a321      	add	r3, pc, #132	; (adr r3, 400908 <convertPress+0x1b8>)
  400882:	e9d3 2300 	ldrd	r2, r3, [r3]
  400886:	47a0      	blx	r4
  400888:	4642      	mov	r2, r8
  40088a:	464b      	mov	r3, r9
  40088c:	47a0      	blx	r4
  40088e:	2200      	movs	r2, #0
  400890:	f04f 5378 	mov.w	r3, #1040187392	; 0x3e000000
  400894:	47a0      	blx	r4
  400896:	4682      	mov	sl, r0
  400898:	468b      	mov	fp, r1
	var2 = p * ((double) dig_P8) / 32768.0;
  40089a:	a31d      	add	r3, pc, #116	; (adr r3, 400910 <convertPress+0x1c0>)
  40089c:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008a0:	4640      	mov	r0, r8
  4008a2:	4649      	mov	r1, r9
  4008a4:	47a0      	blx	r4
  4008a6:	2200      	movs	r2, #0
  4008a8:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
  4008ac:	47a0      	blx	r4
	p = p + (var1 + var2 + ((double) dig_P7)) / 16.0;
  4008ae:	4602      	mov	r2, r0
  4008b0:	460b      	mov	r3, r1
  4008b2:	4650      	mov	r0, sl
  4008b4:	4659      	mov	r1, fp
  4008b6:	47b0      	blx	r6
  4008b8:	a317      	add	r3, pc, #92	; (adr r3, 400918 <convertPress+0x1c8>)
  4008ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4008be:	47b0      	blx	r6
  4008c0:	2200      	movs	r2, #0
  4008c2:	4b26      	ldr	r3, [pc, #152]	; (40095c <convertPress+0x20c>)
  4008c4:	47a0      	blx	r4
  4008c6:	4602      	mov	r2, r0
  4008c8:	460b      	mov	r3, r1
  4008ca:	4640      	mov	r0, r8
  4008cc:	4649      	mov	r1, r9
  4008ce:	47b0      	blx	r6
	return p;
}
  4008d0:	b008      	add	sp, #32
  4008d2:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
	if (var1 == 0.0) return 0; // Avoid exception caused by division by zero
  4008d6:	2000      	movs	r0, #0
  4008d8:	2100      	movs	r1, #0
  4008da:	e7f9      	b.n	4008d0 <convertPress+0x180>
  4008dc:	f3af 8000 	nop.w
  4008e0:	00000000 	.word	0x00000000
  4008e4:	40a7a000 	.word	0x40a7a000
  4008e8:	00000000 	.word	0x00000000
  4008ec:	c0c4de80 	.word	0xc0c4de80
  4008f0:	00000000 	.word	0x00000000
  4008f4:	40e1cfa0 	.word	0x40e1cfa0
  4008f8:	00000000 	.word	0x00000000
  4008fc:	41a64e00 	.word	0x41a64e00
  400900:	00000000 	.word	0x00000000
  400904:	40b86a00 	.word	0x40b86a00
  400908:	00000000 	.word	0x00000000
  40090c:	40b77000 	.word	0x40b77000
  400910:	00000000 	.word	0x00000000
  400914:	c0cc8400 	.word	0xc0cc8400
  400918:	00000000 	.word	0x00000000
  40091c:	40ce4600 	.word	0x40ce4600
  400920:	20000460 	.word	0x20000460
  400924:	00400f55 	.word	0x00400f55
  400928:	00401021 	.word	0x00401021
  40092c:	3fe00000 	.word	0x3fe00000
  400930:	40ef4000 	.word	0x40ef4000
  400934:	00400cb9 	.word	0x00400cb9
  400938:	00400cbd 	.word	0x00400cbd
  40093c:	3ff00000 	.word	0x3ff00000
  400940:	004014f1 	.word	0x004014f1
  400944:	c01c0000 	.word	0xc01c0000
  400948:	40618000 	.word	0x40618000
  40094c:	3fd00000 	.word	0x3fd00000
  400950:	41300000 	.word	0x41300000
  400954:	3f300000 	.word	0x3f300000
  400958:	00401275 	.word	0x00401275
  40095c:	3fb00000 	.word	0x3fb00000

00400960 <updateButton>:

void updateButton(char request[])
{
  400960:	b510      	push	{r4, lr}
  400962:	4604      	mov	r4, r0
	//the request has been received. now process to determine whether to turn the LED on or off
	if (inString(request, "ledoff")==1) {
  400964:	490a      	ldr	r1, [pc, #40]	; (400990 <updateButton+0x30>)
  400966:	4b0b      	ldr	r3, [pc, #44]	; (400994 <updateButton+0x34>)
  400968:	4798      	blx	r3
  40096a:	2801      	cmp	r0, #1
  40096c:	d006      	beq.n	40097c <updateButton+0x1c>
		pioDigitalWrite(LED_PIN, PIO_HIGH);
	}
	if (inString(request, "ledon")==1) {
  40096e:	490a      	ldr	r1, [pc, #40]	; (400998 <updateButton+0x38>)
  400970:	4620      	mov	r0, r4
  400972:	4b08      	ldr	r3, [pc, #32]	; (400994 <updateButton+0x34>)
  400974:	4798      	blx	r3
  400976:	2801      	cmp	r0, #1
  400978:	d005      	beq.n	400986 <updateButton+0x26>
  40097a:	bd10      	pop	{r4, pc}
		pioDigitalWrite(LED_PIN, PIO_HIGH);
  40097c:	2101      	movs	r1, #1
  40097e:	2012      	movs	r0, #18
  400980:	4b06      	ldr	r3, [pc, #24]	; (40099c <updateButton+0x3c>)
  400982:	4798      	blx	r3
  400984:	e7f3      	b.n	40096e <updateButton+0xe>
		pioDigitalWrite(LED_PIN, PIO_LOW);
  400986:	2100      	movs	r1, #0
  400988:	2012      	movs	r0, #18
  40098a:	4b04      	ldr	r3, [pc, #16]	; (40099c <updateButton+0x3c>)
  40098c:	4798      	blx	r3
	}
}
  40098e:	e7f4      	b.n	40097a <updateButton+0x1a>
  400990:	0040245c 	.word	0x0040245c
  400994:	00400635 	.word	0x00400635
  400998:	00402464 	.word	0x00402464
  40099c:	004002a1 	.word	0x004002a1

004009a0 <initADC>:
// Solution Functions
/////////////////////////////////////////////////////////////////


void initADC(void)
{
  4009a0:	b508      	push	{r3, lr}
	adcInit(ADC_MR_LOWRES_BITS_10);
  4009a2:	2001      	movs	r0, #1
  4009a4:	4b03      	ldr	r3, [pc, #12]	; (4009b4 <initADC+0x14>)
  4009a6:	4798      	blx	r3
	adcChannelInit(ADC_CH4, ADC_CGR_GAIN_X1, ADC_COR_OFFSET_OFF); // Using ADC channel 4 (on pin PIO_PB0)
  4009a8:	2200      	movs	r2, #0
  4009aa:	4611      	mov	r1, r2
  4009ac:	2004      	movs	r0, #4
  4009ae:	4b02      	ldr	r3, [pc, #8]	; (4009b8 <initADC+0x18>)
  4009b0:	4798      	blx	r3
  4009b2:	bd08      	pop	{r3, pc}
  4009b4:	00400495 	.word	0x00400495
  4009b8:	004004c5 	.word	0x004004c5

004009bc <initSPI>:
}

void initSPI(void)
{
  4009bc:	b508      	push	{r3, lr}
	pioPinMode(CSBMP, PIO_OUTPUT);
  4009be:	2101      	movs	r1, #1
  4009c0:	2008      	movs	r0, #8
  4009c2:	4b06      	ldr	r3, [pc, #24]	; (4009dc <initSPI+0x20>)
  4009c4:	4798      	blx	r3
	pioDigitalWrite(CSBMP, PIO_HIGH); // Either force the pin high initially or delay long enough for the pull-up resistor to respond
  4009c6:	2101      	movs	r1, #1
  4009c8:	2008      	movs	r0, #8
  4009ca:	4b05      	ldr	r3, [pc, #20]	; (4009e0 <initSPI+0x24>)
  4009cc:	4798      	blx	r3
	spiInit(20, 1, 1); // Divide clock by 10 since max freq is 10 MHz. In (1, 1) mode.
  4009ce:	2201      	movs	r2, #1
  4009d0:	4611      	mov	r1, r2
  4009d2:	2014      	movs	r0, #20
  4009d4:	4b03      	ldr	r3, [pc, #12]	; (4009e4 <initSPI+0x28>)
  4009d6:	4798      	blx	r3
  4009d8:	bd08      	pop	{r3, pc}
  4009da:	bf00      	nop
  4009dc:	004001d9 	.word	0x004001d9
  4009e0:	004002a1 	.word	0x004002a1
  4009e4:	00400371 	.word	0x00400371

004009e8 <initBMP>:
	
}

void initBMP(void)
{
  4009e8:	b538      	push	{r3, r4, r5, lr}
	// Initialize BMP280
	pioDigitalWrite(CSBMP, PIO_LOW);
  4009ea:	2100      	movs	r1, #0
  4009ec:	2008      	movs	r0, #8
  4009ee:	4c0c      	ldr	r4, [pc, #48]	; (400a20 <initBMP+0x38>)
  4009f0:	47a0      	blx	r4
	spiSendReceive16(0x742F); // osrs_t = 001, osrs_p = 011, mode = 11
  4009f2:	f247 402f 	movw	r0, #29743	; 0x742f
  4009f6:	4d0b      	ldr	r5, [pc, #44]	; (400a24 <initBMP+0x3c>)
  4009f8:	47a8      	blx	r5
	spiSendReceive16(0x7510); // t_sb = 000, filter = 100, [0], spi3w_en = 0
  4009fa:	f247 5010 	movw	r0, #29968	; 0x7510
  4009fe:	47a8      	blx	r5
	pioDigitalWrite(CSBMP, PIO_HIGH);
  400a00:	2101      	movs	r1, #1
  400a02:	2008      	movs	r0, #8
  400a04:	47a0      	blx	r4
	
	// Confirm chip ID
	pioDigitalWrite(CSBMP, PIO_LOW);
  400a06:	2100      	movs	r1, #0
  400a08:	2008      	movs	r0, #8
  400a0a:	47a0      	blx	r4
	spiSendReceive(0xD0);
  400a0c:	20d0      	movs	r0, #208	; 0xd0
  400a0e:	4d06      	ldr	r5, [pc, #24]	; (400a28 <initBMP+0x40>)
  400a10:	47a8      	blx	r5
	char id = spiSendReceive(0);
  400a12:	2000      	movs	r0, #0
  400a14:	47a8      	blx	r5
	pioDigitalWrite(CSBMP, PIO_HIGH);
  400a16:	2101      	movs	r1, #1
  400a18:	2008      	movs	r0, #8
  400a1a:	47a0      	blx	r4
  400a1c:	bd38      	pop	{r3, r4, r5, pc}
  400a1e:	bf00      	nop
  400a20:	004002a1 	.word	0x004002a1
  400a24:	004003fd 	.word	0x004003fd
  400a28:	004003dd 	.word	0x004003dd

00400a2c <getTemperatureAndPressure>:
}

void getTemperatureAndPressure(void)
{
  400a2c:	b530      	push	{r4, r5, lr}
  400a2e:	b083      	sub	sp, #12
	pioDigitalWrite(CSBMP, PIO_LOW);
  400a30:	2100      	movs	r1, #0
  400a32:	2008      	movs	r0, #8
  400a34:	4d1b      	ldr	r5, [pc, #108]	; (400aa4 <getTemperatureAndPressure+0x78>)
  400a36:	47a8      	blx	r5
	spiSendReceive(0xF7);
  400a38:	20f7      	movs	r0, #247	; 0xf7
  400a3a:	4c1b      	ldr	r4, [pc, #108]	; (400aa8 <getTemperatureAndPressure+0x7c>)
  400a3c:	47a0      	blx	r4
	volatile char press_msb = spiSendReceive(0);
  400a3e:	2000      	movs	r0, #0
  400a40:	47a0      	blx	r4
  400a42:	f88d 0007 	strb.w	r0, [sp, #7]
	volatile char press_lsb = spiSendReceive(0);
  400a46:	2000      	movs	r0, #0
  400a48:	47a0      	blx	r4
  400a4a:	f88d 0006 	strb.w	r0, [sp, #6]
	volatile char press_xlsb = spiSendReceive(0);
  400a4e:	2000      	movs	r0, #0
  400a50:	47a0      	blx	r4
  400a52:	f88d 0005 	strb.w	r0, [sp, #5]
	volatile char temp_msb = spiSendReceive(0);
  400a56:	2000      	movs	r0, #0
  400a58:	47a0      	blx	r4
  400a5a:	f88d 0004 	strb.w	r0, [sp, #4]
	volatile char temp_lsb = spiSendReceive(0);
  400a5e:	2000      	movs	r0, #0
  400a60:	47a0      	blx	r4
  400a62:	f88d 0003 	strb.w	r0, [sp, #3]
	volatile char temp_xlsb = spiSendReceive(0);
  400a66:	2000      	movs	r0, #0
  400a68:	47a0      	blx	r4
  400a6a:	f88d 0002 	strb.w	r0, [sp, #2]
	pioDigitalWrite(CSBMP, PIO_HIGH);
  400a6e:	2101      	movs	r1, #1
  400a70:	2008      	movs	r0, #8
  400a72:	47a8      	blx	r5
	
	temp = convertTemp(temp_msb, temp_lsb, temp_xlsb);
  400a74:	f89d 0004 	ldrb.w	r0, [sp, #4]
  400a78:	f89d 1003 	ldrb.w	r1, [sp, #3]
  400a7c:	f89d 2002 	ldrb.w	r2, [sp, #2]
  400a80:	4b0a      	ldr	r3, [pc, #40]	; (400aac <getTemperatureAndPressure+0x80>)
  400a82:	4798      	blx	r3
  400a84:	4c0a      	ldr	r4, [pc, #40]	; (400ab0 <getTemperatureAndPressure+0x84>)
  400a86:	e9c4 0102 	strd	r0, r1, [r4, #8]
	press = convertPress(press_msb, press_lsb, press_xlsb);
  400a8a:	f89d 0007 	ldrb.w	r0, [sp, #7]
  400a8e:	f89d 1006 	ldrb.w	r1, [sp, #6]
  400a92:	f89d 2005 	ldrb.w	r2, [sp, #5]
  400a96:	4b07      	ldr	r3, [pc, #28]	; (400ab4 <getTemperatureAndPressure+0x88>)
  400a98:	4798      	blx	r3
  400a9a:	e9c4 0104 	strd	r0, r1, [r4, #16]
}
  400a9e:	b003      	add	sp, #12
  400aa0:	bd30      	pop	{r4, r5, pc}
  400aa2:	bf00      	nop
  400aa4:	004002a1 	.word	0x004002a1
  400aa8:	004003dd 	.word	0x004003dd
  400aac:	00400669 	.word	0x00400669
  400ab0:	20000460 	.word	0x20000460
  400ab4:	00400751 	.word	0x00400751

00400ab8 <getLight>:

void getLight(void)
{
  400ab8:	b508      	push	{r3, lr}
	light = adcRead(ADC_CH4);
  400aba:	2004      	movs	r0, #4
  400abc:	4b02      	ldr	r3, [pc, #8]	; (400ac8 <getLight+0x10>)
  400abe:	4798      	blx	r3
  400ac0:	4b02      	ldr	r3, [pc, #8]	; (400acc <getLight+0x14>)
  400ac2:	6198      	str	r0, [r3, #24]
  400ac4:	bd08      	pop	{r3, pc}
  400ac6:	bf00      	nop
  400ac8:	00400599 	.word	0x00400599
  400acc:	20000460 	.word	0x20000460

00400ad0 <main>:
/////////////////////////////////////////////////////////////////
// Main Function
/////////////////////////////////////////////////////////////////

int main(void)
{
  400ad0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400ad4:	b0a4      	sub	sp, #144	; 0x90
////////////////////////////////////////////////////////////////////////////////////////////////////
// WDT User Functions
////////////////////////////////////////////////////////////////////////////////////////////////////

void wdtDisable() {
    WDT->WDT_MR.WDDIS = 1;
  400ad6:	4a54      	ldr	r2, [pc, #336]	; (400c28 <main+0x158>)
  400ad8:	6853      	ldr	r3, [r2, #4]
  400ada:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  400ade:	6053      	str	r3, [r2, #4]
    //Initialize peripheral clocks
	samInit();
	pioInit();
  400ae0:	4b52      	ldr	r3, [pc, #328]	; (400c2c <main+0x15c>)
  400ae2:	4798      	blx	r3
	tcInit();
  400ae4:	4b52      	ldr	r3, [pc, #328]	; (400c30 <main+0x160>)
  400ae6:	4798      	blx	r3
	tcDelayInit();
  400ae8:	4b52      	ldr	r3, [pc, #328]	; (400c34 <main+0x164>)
  400aea:	4798      	blx	r3
	
	initADC();
  400aec:	4b52      	ldr	r3, [pc, #328]	; (400c38 <main+0x168>)
  400aee:	4798      	blx	r3
	initSPI();
  400af0:	4b52      	ldr	r3, [pc, #328]	; (400c3c <main+0x16c>)
  400af2:	4798      	blx	r3
	initBMP();
  400af4:	4b52      	ldr	r3, [pc, #328]	; (400c40 <main+0x170>)
  400af6:	4798      	blx	r3
	
	//Initialize GPIO pin  for LED control
	pioPinMode(LED_PIN, PIO_OUTPUT);
  400af8:	2101      	movs	r1, #1
  400afa:	2012      	movs	r0, #18
  400afc:	4b51      	ldr	r3, [pc, #324]	; (400c44 <main+0x174>)
  400afe:	4798      	blx	r3
	pioDigitalWrite(LED_PIN, PIO_HIGH);
  400b00:	2101      	movs	r1, #1
  400b02:	2012      	movs	r0, #18
  400b04:	4b50      	ldr	r3, [pc, #320]	; (400c48 <main+0x178>)
  400b06:	4798      	blx	r3
	
	//Initialize UART for communication with the ESP with no parity, 9600 baud
	//The peripheral clock is 4MHz, and we provide a clock divider factor CD such that baud rate = MCK/(16*CD)
	//Therefore we need a clock divide coefficient of 13, which provides a baud rate of 19231 baud. This less than 0.1% error is accounted for by the receiving UART
	uartInit(4, 13);
  400b08:	210d      	movs	r1, #13
  400b0a:	2004      	movs	r0, #4
  400b0c:	4b4f      	ldr	r3, [pc, #316]	; (400c4c <main+0x17c>)
  400b0e:	4798      	blx	r3
    return UART->UART_SR.RXRDY; // Check if data has been received
  400b10:	4c4f      	ldr	r4, [pc, #316]	; (400c50 <main+0x180>)
  400b12:	e072      	b.n	400bfa <main+0x12a>
		// Receive web request from the ESP
		char request[BUFF_LEN] = "                  "; //initializing to a known value
		int  charIndex = 0;
		while (requestInString(request) == -1) {
			// Loop if we run out of space
			if (charIndex >= BUFF_LEN) charIndex = 0;
  400b14:	2d20      	cmp	r5, #32
  400b16:	bfa8      	it	ge
  400b18:	2500      	movge	r5, #0
  400b1a:	6963      	ldr	r3, [r4, #20]
			
			//wait for a complete request to be transmitted before processing
			while (!uartRxReady());
  400b1c:	f013 0f01 	tst.w	r3, #1
  400b20:	d0fb      	beq.n	400b1a <main+0x4a>
			request[charIndex++] = uartRx();
  400b22:	1c6e      	adds	r6, r5, #1
  400b24:	47c0      	blx	r8
  400b26:	ab24      	add	r3, sp, #144	; 0x90
  400b28:	441d      	add	r5, r3
  400b2a:	f805 0c20 	strb.w	r0, [r5, #-32]
  400b2e:	4635      	mov	r5, r6
		while (requestInString(request) == -1) {
  400b30:	a81c      	add	r0, sp, #112	; 0x70
  400b32:	47b8      	blx	r7
  400b34:	f1b0 3fff 	cmp.w	r0, #4294967295
  400b38:	d0ec      	beq.n	400b14 <main+0x44>
		}
		
			getTemperatureAndPressure();
  400b3a:	4b46      	ldr	r3, [pc, #280]	; (400c54 <main+0x184>)
  400b3c:	4798      	blx	r3
		getLight();
  400b3e:	4b46      	ldr	r3, [pc, #280]	; (400c58 <main+0x188>)
  400b40:	4798      	blx	r3
		updateButton(request);
  400b42:	a81c      	add	r0, sp, #112	; 0x70
  400b44:	4b45      	ldr	r3, [pc, #276]	; (400c5c <main+0x18c>)
  400b46:	4798      	blx	r3
		char pressure[20];
		char lightStringPt1[20];
		char lightStringPt2[20];

		// use integer to string function because float to string is finicky
		itoa(temp, temperature, 10);
  400b48:	4d45      	ldr	r5, [pc, #276]	; (400c60 <main+0x190>)
  400b4a:	4f46      	ldr	r7, [pc, #280]	; (400c64 <main+0x194>)
  400b4c:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
  400b50:	47b8      	blx	r7
  400b52:	220a      	movs	r2, #10
  400b54:	a903      	add	r1, sp, #12
  400b56:	f8df a150 	ldr.w	sl, [pc, #336]	; 400ca8 <main+0x1d8>
  400b5a:	47d0      	blx	sl
		itoa((temp*10)-((int)temp)*10, temperaturept2, 10);
  400b5c:	e9d5 0102 	ldrd	r0, r1, [r5, #8]
  400b60:	e9d5 8902 	ldrd	r8, r9, [r5, #8]
  400b64:	2200      	movs	r2, #0
  400b66:	4b40      	ldr	r3, [pc, #256]	; (400c68 <main+0x198>)
  400b68:	4e40      	ldr	r6, [pc, #256]	; (400c6c <main+0x19c>)
  400b6a:	47b0      	blx	r6
  400b6c:	e9cd 0100 	strd	r0, r1, [sp]
  400b70:	4640      	mov	r0, r8
  400b72:	4649      	mov	r1, r9
  400b74:	47b8      	blx	r7
  400b76:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400b7a:	0040      	lsls	r0, r0, #1
  400b7c:	4b3c      	ldr	r3, [pc, #240]	; (400c70 <main+0x1a0>)
  400b7e:	4798      	blx	r3
  400b80:	4602      	mov	r2, r0
  400b82:	460b      	mov	r3, r1
  400b84:	e9dd 0100 	ldrd	r0, r1, [sp]
  400b88:	4e3a      	ldr	r6, [pc, #232]	; (400c74 <main+0x1a4>)
  400b8a:	47b0      	blx	r6
  400b8c:	47b8      	blx	r7
  400b8e:	220a      	movs	r2, #10
  400b90:	a908      	add	r1, sp, #32
  400b92:	47d0      	blx	sl
		itoa(press, pressure, 10);
  400b94:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
  400b98:	47b8      	blx	r7
  400b9a:	220a      	movs	r2, #10
  400b9c:	a90d      	add	r1, sp, #52	; 0x34
  400b9e:	47d0      	blx	sl
		itoa(light, lightStringPt1, 10);
  400ba0:	69a8      	ldr	r0, [r5, #24]
  400ba2:	4e35      	ldr	r6, [pc, #212]	; (400c78 <main+0x1a8>)
  400ba4:	47b0      	blx	r6
  400ba6:	220a      	movs	r2, #10
  400ba8:	a912      	add	r1, sp, #72	; 0x48
  400baa:	47d0      	blx	sl
		itoa((light*10)-((int)light)*10, lightStringPt2, 10);
  400bac:	69a8      	ldr	r0, [r5, #24]
  400bae:	69af      	ldr	r7, [r5, #24]
  400bb0:	4932      	ldr	r1, [pc, #200]	; (400c7c <main+0x1ac>)
  400bb2:	4b33      	ldr	r3, [pc, #204]	; (400c80 <main+0x1b0>)
  400bb4:	4798      	blx	r3
  400bb6:	4605      	mov	r5, r0
  400bb8:	4638      	mov	r0, r7
  400bba:	47b0      	blx	r6
  400bbc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  400bc0:	0040      	lsls	r0, r0, #1
  400bc2:	4b30      	ldr	r3, [pc, #192]	; (400c84 <main+0x1b4>)
  400bc4:	4798      	blx	r3
  400bc6:	4601      	mov	r1, r0
  400bc8:	4628      	mov	r0, r5
  400bca:	4b2f      	ldr	r3, [pc, #188]	; (400c88 <main+0x1b8>)
  400bcc:	4798      	blx	r3
  400bce:	47b0      	blx	r6
  400bd0:	220a      	movs	r2, #10
  400bd2:	a917      	add	r1, sp, #92	; 0x5c
  400bd4:	47d0      	blx	sl
		
		//finally, transmit the webpage over UART
		//transmitting the first section of the webpage
		sendString(webpageStart);
  400bd6:	4e2d      	ldr	r6, [pc, #180]	; (400c8c <main+0x1bc>)
  400bd8:	6830      	ldr	r0, [r6, #0]
  400bda:	4d2d      	ldr	r5, [pc, #180]	; (400c90 <main+0x1c0>)
  400bdc:	47a8      	blx	r5
		
		sendString(ledStr);
  400bde:	6870      	ldr	r0, [r6, #4]
  400be0:	47a8      	blx	r5
		
		//sendString("<p>Current pressure:</p>");
		//sendString(pressure);
		///sendString(" Pa");

		sendString("<p>Current light:</p>");
  400be2:	482c      	ldr	r0, [pc, #176]	; (400c94 <main+0x1c4>)
  400be4:	47a8      	blx	r5
		sendString(lightStringPt1);
  400be6:	a812      	add	r0, sp, #72	; 0x48
  400be8:	47a8      	blx	r5
		sendString(".");
  400bea:	482b      	ldr	r0, [pc, #172]	; (400c98 <main+0x1c8>)
  400bec:	47a8      	blx	r5
		sendString(lightStringPt2);
  400bee:	a817      	add	r0, sp, #92	; 0x5c
  400bf0:	47a8      	blx	r5
		sendString(" volts");
  400bf2:	482a      	ldr	r0, [pc, #168]	; (400c9c <main+0x1cc>)
  400bf4:	47a8      	blx	r5
		
		sendString(webpageEnd);
  400bf6:	68b0      	ldr	r0, [r6, #8]
  400bf8:	47a8      	blx	r5
		char request[BUFF_LEN] = "                  "; //initializing to a known value
  400bfa:	ad1c      	add	r5, sp, #112	; 0x70
  400bfc:	4e28      	ldr	r6, [pc, #160]	; (400ca0 <main+0x1d0>)
  400bfe:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
  400c00:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  400c02:	6833      	ldr	r3, [r6, #0]
  400c04:	f825 3b02 	strh.w	r3, [r5], #2
  400c08:	0c1b      	lsrs	r3, r3, #16
  400c0a:	702b      	strb	r3, [r5, #0]
  400c0c:	2300      	movs	r3, #0
  400c0e:	f8cd 3083 	str.w	r3, [sp, #131]	; 0x83
  400c12:	f8cd 3087 	str.w	r3, [sp, #135]	; 0x87
  400c16:	f8cd 308b 	str.w	r3, [sp, #139]	; 0x8b
  400c1a:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
		int  charIndex = 0;
  400c1e:	2500      	movs	r5, #0
		while (requestInString(request) == -1) {
  400c20:	4f20      	ldr	r7, [pc, #128]	; (400ca4 <main+0x1d4>)
			request[charIndex++] = uartRx();
  400c22:	f8df 8088 	ldr.w	r8, [pc, #136]	; 400cac <main+0x1dc>
		while (requestInString(request) == -1) {
  400c26:	e783      	b.n	400b30 <main+0x60>
  400c28:	400e1450 	.word	0x400e1450
  400c2c:	004001c5 	.word	0x004001c5
  400c30:	004002e5 	.word	0x004002e5
  400c34:	00400355 	.word	0x00400355
  400c38:	004009a1 	.word	0x004009a1
  400c3c:	004009bd 	.word	0x004009bd
  400c40:	004009e9 	.word	0x004009e9
  400c44:	004001d9 	.word	0x004001d9
  400c48:	004002a1 	.word	0x004002a1
  400c4c:	00400419 	.word	0x00400419
  400c50:	400e0600 	.word	0x400e0600
  400c54:	00400a2d 	.word	0x00400a2d
  400c58:	00400ab9 	.word	0x00400ab9
  400c5c:	00400961 	.word	0x00400961
  400c60:	20000460 	.word	0x20000460
  400c64:	00401555 	.word	0x00401555
  400c68:	40240000 	.word	0x40240000
  400c6c:	00401021 	.word	0x00401021
  400c70:	00400f55 	.word	0x00400f55
  400c74:	00400cb9 	.word	0x00400cb9
  400c78:	00401b01 	.word	0x00401b01
  400c7c:	41200000 	.word	0x41200000
  400c80:	00401861 	.word	0x00401861
  400c84:	004017b9 	.word	0x004017b9
  400c88:	0040164d 	.word	0x0040164d
  400c8c:	20000000 	.word	0x20000000
  400c90:	00400619 	.word	0x00400619
  400c94:	0040246c 	.word	0x0040246c
  400c98:	00402484 	.word	0x00402484
  400c9c:	00402488 	.word	0x00402488
  400ca0:	00402438 	.word	0x00402438
  400ca4:	0040064d 	.word	0x0040064d
  400ca8:	00401bcd 	.word	0x00401bcd
  400cac:	0040047d 	.word	0x0040047d

00400cb0 <__aeabi_drsub>:
  400cb0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  400cb4:	e002      	b.n	400cbc <__adddf3>
  400cb6:	bf00      	nop

00400cb8 <__aeabi_dsub>:
  400cb8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00400cbc <__adddf3>:
  400cbc:	b530      	push	{r4, r5, lr}
  400cbe:	ea4f 0441 	mov.w	r4, r1, lsl #1
  400cc2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  400cc6:	ea94 0f05 	teq	r4, r5
  400cca:	bf08      	it	eq
  400ccc:	ea90 0f02 	teqeq	r0, r2
  400cd0:	bf1f      	itttt	ne
  400cd2:	ea54 0c00 	orrsne.w	ip, r4, r0
  400cd6:	ea55 0c02 	orrsne.w	ip, r5, r2
  400cda:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  400cde:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  400ce2:	f000 80e2 	beq.w	400eaa <__adddf3+0x1ee>
  400ce6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  400cea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  400cee:	bfb8      	it	lt
  400cf0:	426d      	neglt	r5, r5
  400cf2:	dd0c      	ble.n	400d0e <__adddf3+0x52>
  400cf4:	442c      	add	r4, r5
  400cf6:	ea80 0202 	eor.w	r2, r0, r2
  400cfa:	ea81 0303 	eor.w	r3, r1, r3
  400cfe:	ea82 0000 	eor.w	r0, r2, r0
  400d02:	ea83 0101 	eor.w	r1, r3, r1
  400d06:	ea80 0202 	eor.w	r2, r0, r2
  400d0a:	ea81 0303 	eor.w	r3, r1, r3
  400d0e:	2d36      	cmp	r5, #54	; 0x36
  400d10:	bf88      	it	hi
  400d12:	bd30      	pophi	{r4, r5, pc}
  400d14:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  400d18:	ea4f 3101 	mov.w	r1, r1, lsl #12
  400d1c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  400d20:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  400d24:	d002      	beq.n	400d2c <__adddf3+0x70>
  400d26:	4240      	negs	r0, r0
  400d28:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  400d2c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  400d30:	ea4f 3303 	mov.w	r3, r3, lsl #12
  400d34:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  400d38:	d002      	beq.n	400d40 <__adddf3+0x84>
  400d3a:	4252      	negs	r2, r2
  400d3c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  400d40:	ea94 0f05 	teq	r4, r5
  400d44:	f000 80a7 	beq.w	400e96 <__adddf3+0x1da>
  400d48:	f1a4 0401 	sub.w	r4, r4, #1
  400d4c:	f1d5 0e20 	rsbs	lr, r5, #32
  400d50:	db0d      	blt.n	400d6e <__adddf3+0xb2>
  400d52:	fa02 fc0e 	lsl.w	ip, r2, lr
  400d56:	fa22 f205 	lsr.w	r2, r2, r5
  400d5a:	1880      	adds	r0, r0, r2
  400d5c:	f141 0100 	adc.w	r1, r1, #0
  400d60:	fa03 f20e 	lsl.w	r2, r3, lr
  400d64:	1880      	adds	r0, r0, r2
  400d66:	fa43 f305 	asr.w	r3, r3, r5
  400d6a:	4159      	adcs	r1, r3
  400d6c:	e00e      	b.n	400d8c <__adddf3+0xd0>
  400d6e:	f1a5 0520 	sub.w	r5, r5, #32
  400d72:	f10e 0e20 	add.w	lr, lr, #32
  400d76:	2a01      	cmp	r2, #1
  400d78:	fa03 fc0e 	lsl.w	ip, r3, lr
  400d7c:	bf28      	it	cs
  400d7e:	f04c 0c02 	orrcs.w	ip, ip, #2
  400d82:	fa43 f305 	asr.w	r3, r3, r5
  400d86:	18c0      	adds	r0, r0, r3
  400d88:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  400d8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  400d90:	d507      	bpl.n	400da2 <__adddf3+0xe6>
  400d92:	f04f 0e00 	mov.w	lr, #0
  400d96:	f1dc 0c00 	rsbs	ip, ip, #0
  400d9a:	eb7e 0000 	sbcs.w	r0, lr, r0
  400d9e:	eb6e 0101 	sbc.w	r1, lr, r1
  400da2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  400da6:	d31b      	bcc.n	400de0 <__adddf3+0x124>
  400da8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  400dac:	d30c      	bcc.n	400dc8 <__adddf3+0x10c>
  400dae:	0849      	lsrs	r1, r1, #1
  400db0:	ea5f 0030 	movs.w	r0, r0, rrx
  400db4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  400db8:	f104 0401 	add.w	r4, r4, #1
  400dbc:	ea4f 5244 	mov.w	r2, r4, lsl #21
  400dc0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  400dc4:	f080 809a 	bcs.w	400efc <__adddf3+0x240>
  400dc8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  400dcc:	bf08      	it	eq
  400dce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  400dd2:	f150 0000 	adcs.w	r0, r0, #0
  400dd6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  400dda:	ea41 0105 	orr.w	r1, r1, r5
  400dde:	bd30      	pop	{r4, r5, pc}
  400de0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  400de4:	4140      	adcs	r0, r0
  400de6:	eb41 0101 	adc.w	r1, r1, r1
  400dea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  400dee:	f1a4 0401 	sub.w	r4, r4, #1
  400df2:	d1e9      	bne.n	400dc8 <__adddf3+0x10c>
  400df4:	f091 0f00 	teq	r1, #0
  400df8:	bf04      	itt	eq
  400dfa:	4601      	moveq	r1, r0
  400dfc:	2000      	moveq	r0, #0
  400dfe:	fab1 f381 	clz	r3, r1
  400e02:	bf08      	it	eq
  400e04:	3320      	addeq	r3, #32
  400e06:	f1a3 030b 	sub.w	r3, r3, #11
  400e0a:	f1b3 0220 	subs.w	r2, r3, #32
  400e0e:	da0c      	bge.n	400e2a <__adddf3+0x16e>
  400e10:	320c      	adds	r2, #12
  400e12:	dd08      	ble.n	400e26 <__adddf3+0x16a>
  400e14:	f102 0c14 	add.w	ip, r2, #20
  400e18:	f1c2 020c 	rsb	r2, r2, #12
  400e1c:	fa01 f00c 	lsl.w	r0, r1, ip
  400e20:	fa21 f102 	lsr.w	r1, r1, r2
  400e24:	e00c      	b.n	400e40 <__adddf3+0x184>
  400e26:	f102 0214 	add.w	r2, r2, #20
  400e2a:	bfd8      	it	le
  400e2c:	f1c2 0c20 	rsble	ip, r2, #32
  400e30:	fa01 f102 	lsl.w	r1, r1, r2
  400e34:	fa20 fc0c 	lsr.w	ip, r0, ip
  400e38:	bfdc      	itt	le
  400e3a:	ea41 010c 	orrle.w	r1, r1, ip
  400e3e:	4090      	lslle	r0, r2
  400e40:	1ae4      	subs	r4, r4, r3
  400e42:	bfa2      	ittt	ge
  400e44:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  400e48:	4329      	orrge	r1, r5
  400e4a:	bd30      	popge	{r4, r5, pc}
  400e4c:	ea6f 0404 	mvn.w	r4, r4
  400e50:	3c1f      	subs	r4, #31
  400e52:	da1c      	bge.n	400e8e <__adddf3+0x1d2>
  400e54:	340c      	adds	r4, #12
  400e56:	dc0e      	bgt.n	400e76 <__adddf3+0x1ba>
  400e58:	f104 0414 	add.w	r4, r4, #20
  400e5c:	f1c4 0220 	rsb	r2, r4, #32
  400e60:	fa20 f004 	lsr.w	r0, r0, r4
  400e64:	fa01 f302 	lsl.w	r3, r1, r2
  400e68:	ea40 0003 	orr.w	r0, r0, r3
  400e6c:	fa21 f304 	lsr.w	r3, r1, r4
  400e70:	ea45 0103 	orr.w	r1, r5, r3
  400e74:	bd30      	pop	{r4, r5, pc}
  400e76:	f1c4 040c 	rsb	r4, r4, #12
  400e7a:	f1c4 0220 	rsb	r2, r4, #32
  400e7e:	fa20 f002 	lsr.w	r0, r0, r2
  400e82:	fa01 f304 	lsl.w	r3, r1, r4
  400e86:	ea40 0003 	orr.w	r0, r0, r3
  400e8a:	4629      	mov	r1, r5
  400e8c:	bd30      	pop	{r4, r5, pc}
  400e8e:	fa21 f004 	lsr.w	r0, r1, r4
  400e92:	4629      	mov	r1, r5
  400e94:	bd30      	pop	{r4, r5, pc}
  400e96:	f094 0f00 	teq	r4, #0
  400e9a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  400e9e:	bf06      	itte	eq
  400ea0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  400ea4:	3401      	addeq	r4, #1
  400ea6:	3d01      	subne	r5, #1
  400ea8:	e74e      	b.n	400d48 <__adddf3+0x8c>
  400eaa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  400eae:	bf18      	it	ne
  400eb0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  400eb4:	d029      	beq.n	400f0a <__adddf3+0x24e>
  400eb6:	ea94 0f05 	teq	r4, r5
  400eba:	bf08      	it	eq
  400ebc:	ea90 0f02 	teqeq	r0, r2
  400ec0:	d005      	beq.n	400ece <__adddf3+0x212>
  400ec2:	ea54 0c00 	orrs.w	ip, r4, r0
  400ec6:	bf04      	itt	eq
  400ec8:	4619      	moveq	r1, r3
  400eca:	4610      	moveq	r0, r2
  400ecc:	bd30      	pop	{r4, r5, pc}
  400ece:	ea91 0f03 	teq	r1, r3
  400ed2:	bf1e      	ittt	ne
  400ed4:	2100      	movne	r1, #0
  400ed6:	2000      	movne	r0, #0
  400ed8:	bd30      	popne	{r4, r5, pc}
  400eda:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  400ede:	d105      	bne.n	400eec <__adddf3+0x230>
  400ee0:	0040      	lsls	r0, r0, #1
  400ee2:	4149      	adcs	r1, r1
  400ee4:	bf28      	it	cs
  400ee6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  400eea:	bd30      	pop	{r4, r5, pc}
  400eec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  400ef0:	bf3c      	itt	cc
  400ef2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  400ef6:	bd30      	popcc	{r4, r5, pc}
  400ef8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  400efc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  400f00:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  400f04:	f04f 0000 	mov.w	r0, #0
  400f08:	bd30      	pop	{r4, r5, pc}
  400f0a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  400f0e:	bf1a      	itte	ne
  400f10:	4619      	movne	r1, r3
  400f12:	4610      	movne	r0, r2
  400f14:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  400f18:	bf1c      	itt	ne
  400f1a:	460b      	movne	r3, r1
  400f1c:	4602      	movne	r2, r0
  400f1e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  400f22:	bf06      	itte	eq
  400f24:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  400f28:	ea91 0f03 	teqeq	r1, r3
  400f2c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  400f30:	bd30      	pop	{r4, r5, pc}
  400f32:	bf00      	nop

00400f34 <__aeabi_ui2d>:
  400f34:	f090 0f00 	teq	r0, #0
  400f38:	bf04      	itt	eq
  400f3a:	2100      	moveq	r1, #0
  400f3c:	4770      	bxeq	lr
  400f3e:	b530      	push	{r4, r5, lr}
  400f40:	f44f 6480 	mov.w	r4, #1024	; 0x400
  400f44:	f104 0432 	add.w	r4, r4, #50	; 0x32
  400f48:	f04f 0500 	mov.w	r5, #0
  400f4c:	f04f 0100 	mov.w	r1, #0
  400f50:	e750      	b.n	400df4 <__adddf3+0x138>
  400f52:	bf00      	nop

00400f54 <__aeabi_i2d>:
  400f54:	f090 0f00 	teq	r0, #0
  400f58:	bf04      	itt	eq
  400f5a:	2100      	moveq	r1, #0
  400f5c:	4770      	bxeq	lr
  400f5e:	b530      	push	{r4, r5, lr}
  400f60:	f44f 6480 	mov.w	r4, #1024	; 0x400
  400f64:	f104 0432 	add.w	r4, r4, #50	; 0x32
  400f68:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  400f6c:	bf48      	it	mi
  400f6e:	4240      	negmi	r0, r0
  400f70:	f04f 0100 	mov.w	r1, #0
  400f74:	e73e      	b.n	400df4 <__adddf3+0x138>
  400f76:	bf00      	nop

00400f78 <__aeabi_f2d>:
  400f78:	0042      	lsls	r2, r0, #1
  400f7a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  400f7e:	ea4f 0131 	mov.w	r1, r1, rrx
  400f82:	ea4f 7002 	mov.w	r0, r2, lsl #28
  400f86:	bf1f      	itttt	ne
  400f88:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  400f8c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  400f90:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  400f94:	4770      	bxne	lr
  400f96:	f092 0f00 	teq	r2, #0
  400f9a:	bf14      	ite	ne
  400f9c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  400fa0:	4770      	bxeq	lr
  400fa2:	b530      	push	{r4, r5, lr}
  400fa4:	f44f 7460 	mov.w	r4, #896	; 0x380
  400fa8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  400fac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  400fb0:	e720      	b.n	400df4 <__adddf3+0x138>
  400fb2:	bf00      	nop

00400fb4 <__aeabi_ul2d>:
  400fb4:	ea50 0201 	orrs.w	r2, r0, r1
  400fb8:	bf08      	it	eq
  400fba:	4770      	bxeq	lr
  400fbc:	b530      	push	{r4, r5, lr}
  400fbe:	f04f 0500 	mov.w	r5, #0
  400fc2:	e00a      	b.n	400fda <__aeabi_l2d+0x16>

00400fc4 <__aeabi_l2d>:
  400fc4:	ea50 0201 	orrs.w	r2, r0, r1
  400fc8:	bf08      	it	eq
  400fca:	4770      	bxeq	lr
  400fcc:	b530      	push	{r4, r5, lr}
  400fce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  400fd2:	d502      	bpl.n	400fda <__aeabi_l2d+0x16>
  400fd4:	4240      	negs	r0, r0
  400fd6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  400fda:	f44f 6480 	mov.w	r4, #1024	; 0x400
  400fde:	f104 0432 	add.w	r4, r4, #50	; 0x32
  400fe2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  400fe6:	f43f aedc 	beq.w	400da2 <__adddf3+0xe6>
  400fea:	f04f 0203 	mov.w	r2, #3
  400fee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  400ff2:	bf18      	it	ne
  400ff4:	3203      	addne	r2, #3
  400ff6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  400ffa:	bf18      	it	ne
  400ffc:	3203      	addne	r2, #3
  400ffe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  401002:	f1c2 0320 	rsb	r3, r2, #32
  401006:	fa00 fc03 	lsl.w	ip, r0, r3
  40100a:	fa20 f002 	lsr.w	r0, r0, r2
  40100e:	fa01 fe03 	lsl.w	lr, r1, r3
  401012:	ea40 000e 	orr.w	r0, r0, lr
  401016:	fa21 f102 	lsr.w	r1, r1, r2
  40101a:	4414      	add	r4, r2
  40101c:	e6c1      	b.n	400da2 <__adddf3+0xe6>
  40101e:	bf00      	nop

00401020 <__aeabi_dmul>:
  401020:	b570      	push	{r4, r5, r6, lr}
  401022:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401026:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40102a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40102e:	bf1d      	ittte	ne
  401030:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401034:	ea94 0f0c 	teqne	r4, ip
  401038:	ea95 0f0c 	teqne	r5, ip
  40103c:	f000 f8de 	bleq	4011fc <__aeabi_dmul+0x1dc>
  401040:	442c      	add	r4, r5
  401042:	ea81 0603 	eor.w	r6, r1, r3
  401046:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40104a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40104e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  401052:	bf18      	it	ne
  401054:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  401058:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40105c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401060:	d038      	beq.n	4010d4 <__aeabi_dmul+0xb4>
  401062:	fba0 ce02 	umull	ip, lr, r0, r2
  401066:	f04f 0500 	mov.w	r5, #0
  40106a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40106e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  401072:	fbe0 e503 	umlal	lr, r5, r0, r3
  401076:	f04f 0600 	mov.w	r6, #0
  40107a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40107e:	f09c 0f00 	teq	ip, #0
  401082:	bf18      	it	ne
  401084:	f04e 0e01 	orrne.w	lr, lr, #1
  401088:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40108c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  401090:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  401094:	d204      	bcs.n	4010a0 <__aeabi_dmul+0x80>
  401096:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40109a:	416d      	adcs	r5, r5
  40109c:	eb46 0606 	adc.w	r6, r6, r6
  4010a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4010a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4010a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4010ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4010b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4010b4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4010b8:	bf88      	it	hi
  4010ba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4010be:	d81e      	bhi.n	4010fe <__aeabi_dmul+0xde>
  4010c0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4010c4:	bf08      	it	eq
  4010c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4010ca:	f150 0000 	adcs.w	r0, r0, #0
  4010ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4010d2:	bd70      	pop	{r4, r5, r6, pc}
  4010d4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4010d8:	ea46 0101 	orr.w	r1, r6, r1
  4010dc:	ea40 0002 	orr.w	r0, r0, r2
  4010e0:	ea81 0103 	eor.w	r1, r1, r3
  4010e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4010e8:	bfc2      	ittt	gt
  4010ea:	ebd4 050c 	rsbsgt	r5, r4, ip
  4010ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4010f2:	bd70      	popgt	{r4, r5, r6, pc}
  4010f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4010f8:	f04f 0e00 	mov.w	lr, #0
  4010fc:	3c01      	subs	r4, #1
  4010fe:	f300 80ab 	bgt.w	401258 <__aeabi_dmul+0x238>
  401102:	f114 0f36 	cmn.w	r4, #54	; 0x36
  401106:	bfde      	ittt	le
  401108:	2000      	movle	r0, #0
  40110a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40110e:	bd70      	pople	{r4, r5, r6, pc}
  401110:	f1c4 0400 	rsb	r4, r4, #0
  401114:	3c20      	subs	r4, #32
  401116:	da35      	bge.n	401184 <__aeabi_dmul+0x164>
  401118:	340c      	adds	r4, #12
  40111a:	dc1b      	bgt.n	401154 <__aeabi_dmul+0x134>
  40111c:	f104 0414 	add.w	r4, r4, #20
  401120:	f1c4 0520 	rsb	r5, r4, #32
  401124:	fa00 f305 	lsl.w	r3, r0, r5
  401128:	fa20 f004 	lsr.w	r0, r0, r4
  40112c:	fa01 f205 	lsl.w	r2, r1, r5
  401130:	ea40 0002 	orr.w	r0, r0, r2
  401134:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  401138:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40113c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401140:	fa21 f604 	lsr.w	r6, r1, r4
  401144:	eb42 0106 	adc.w	r1, r2, r6
  401148:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40114c:	bf08      	it	eq
  40114e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401152:	bd70      	pop	{r4, r5, r6, pc}
  401154:	f1c4 040c 	rsb	r4, r4, #12
  401158:	f1c4 0520 	rsb	r5, r4, #32
  40115c:	fa00 f304 	lsl.w	r3, r0, r4
  401160:	fa20 f005 	lsr.w	r0, r0, r5
  401164:	fa01 f204 	lsl.w	r2, r1, r4
  401168:	ea40 0002 	orr.w	r0, r0, r2
  40116c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401170:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  401174:	f141 0100 	adc.w	r1, r1, #0
  401178:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40117c:	bf08      	it	eq
  40117e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  401182:	bd70      	pop	{r4, r5, r6, pc}
  401184:	f1c4 0520 	rsb	r5, r4, #32
  401188:	fa00 f205 	lsl.w	r2, r0, r5
  40118c:	ea4e 0e02 	orr.w	lr, lr, r2
  401190:	fa20 f304 	lsr.w	r3, r0, r4
  401194:	fa01 f205 	lsl.w	r2, r1, r5
  401198:	ea43 0302 	orr.w	r3, r3, r2
  40119c:	fa21 f004 	lsr.w	r0, r1, r4
  4011a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4011a4:	fa21 f204 	lsr.w	r2, r1, r4
  4011a8:	ea20 0002 	bic.w	r0, r0, r2
  4011ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4011b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4011b4:	bf08      	it	eq
  4011b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4011ba:	bd70      	pop	{r4, r5, r6, pc}
  4011bc:	f094 0f00 	teq	r4, #0
  4011c0:	d10f      	bne.n	4011e2 <__aeabi_dmul+0x1c2>
  4011c2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4011c6:	0040      	lsls	r0, r0, #1
  4011c8:	eb41 0101 	adc.w	r1, r1, r1
  4011cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4011d0:	bf08      	it	eq
  4011d2:	3c01      	subeq	r4, #1
  4011d4:	d0f7      	beq.n	4011c6 <__aeabi_dmul+0x1a6>
  4011d6:	ea41 0106 	orr.w	r1, r1, r6
  4011da:	f095 0f00 	teq	r5, #0
  4011de:	bf18      	it	ne
  4011e0:	4770      	bxne	lr
  4011e2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4011e6:	0052      	lsls	r2, r2, #1
  4011e8:	eb43 0303 	adc.w	r3, r3, r3
  4011ec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4011f0:	bf08      	it	eq
  4011f2:	3d01      	subeq	r5, #1
  4011f4:	d0f7      	beq.n	4011e6 <__aeabi_dmul+0x1c6>
  4011f6:	ea43 0306 	orr.w	r3, r3, r6
  4011fa:	4770      	bx	lr
  4011fc:	ea94 0f0c 	teq	r4, ip
  401200:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  401204:	bf18      	it	ne
  401206:	ea95 0f0c 	teqne	r5, ip
  40120a:	d00c      	beq.n	401226 <__aeabi_dmul+0x206>
  40120c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401210:	bf18      	it	ne
  401212:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401216:	d1d1      	bne.n	4011bc <__aeabi_dmul+0x19c>
  401218:	ea81 0103 	eor.w	r1, r1, r3
  40121c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  401220:	f04f 0000 	mov.w	r0, #0
  401224:	bd70      	pop	{r4, r5, r6, pc}
  401226:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40122a:	bf06      	itte	eq
  40122c:	4610      	moveq	r0, r2
  40122e:	4619      	moveq	r1, r3
  401230:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  401234:	d019      	beq.n	40126a <__aeabi_dmul+0x24a>
  401236:	ea94 0f0c 	teq	r4, ip
  40123a:	d102      	bne.n	401242 <__aeabi_dmul+0x222>
  40123c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  401240:	d113      	bne.n	40126a <__aeabi_dmul+0x24a>
  401242:	ea95 0f0c 	teq	r5, ip
  401246:	d105      	bne.n	401254 <__aeabi_dmul+0x234>
  401248:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40124c:	bf1c      	itt	ne
  40124e:	4610      	movne	r0, r2
  401250:	4619      	movne	r1, r3
  401252:	d10a      	bne.n	40126a <__aeabi_dmul+0x24a>
  401254:	ea81 0103 	eor.w	r1, r1, r3
  401258:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40125c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  401260:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  401264:	f04f 0000 	mov.w	r0, #0
  401268:	bd70      	pop	{r4, r5, r6, pc}
  40126a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40126e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  401272:	bd70      	pop	{r4, r5, r6, pc}

00401274 <__aeabi_ddiv>:
  401274:	b570      	push	{r4, r5, r6, lr}
  401276:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40127a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40127e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  401282:	bf1d      	ittte	ne
  401284:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  401288:	ea94 0f0c 	teqne	r4, ip
  40128c:	ea95 0f0c 	teqne	r5, ip
  401290:	f000 f8a7 	bleq	4013e2 <__aeabi_ddiv+0x16e>
  401294:	eba4 0405 	sub.w	r4, r4, r5
  401298:	ea81 0e03 	eor.w	lr, r1, r3
  40129c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4012a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4012a4:	f000 8088 	beq.w	4013b8 <__aeabi_ddiv+0x144>
  4012a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4012ac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4012b0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4012b4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4012b8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4012bc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4012c0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4012c4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4012c8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4012cc:	429d      	cmp	r5, r3
  4012ce:	bf08      	it	eq
  4012d0:	4296      	cmpeq	r6, r2
  4012d2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4012d6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4012da:	d202      	bcs.n	4012e2 <__aeabi_ddiv+0x6e>
  4012dc:	085b      	lsrs	r3, r3, #1
  4012de:	ea4f 0232 	mov.w	r2, r2, rrx
  4012e2:	1ab6      	subs	r6, r6, r2
  4012e4:	eb65 0503 	sbc.w	r5, r5, r3
  4012e8:	085b      	lsrs	r3, r3, #1
  4012ea:	ea4f 0232 	mov.w	r2, r2, rrx
  4012ee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4012f2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4012f6:	ebb6 0e02 	subs.w	lr, r6, r2
  4012fa:	eb75 0e03 	sbcs.w	lr, r5, r3
  4012fe:	bf22      	ittt	cs
  401300:	1ab6      	subcs	r6, r6, r2
  401302:	4675      	movcs	r5, lr
  401304:	ea40 000c 	orrcs.w	r0, r0, ip
  401308:	085b      	lsrs	r3, r3, #1
  40130a:	ea4f 0232 	mov.w	r2, r2, rrx
  40130e:	ebb6 0e02 	subs.w	lr, r6, r2
  401312:	eb75 0e03 	sbcs.w	lr, r5, r3
  401316:	bf22      	ittt	cs
  401318:	1ab6      	subcs	r6, r6, r2
  40131a:	4675      	movcs	r5, lr
  40131c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401320:	085b      	lsrs	r3, r3, #1
  401322:	ea4f 0232 	mov.w	r2, r2, rrx
  401326:	ebb6 0e02 	subs.w	lr, r6, r2
  40132a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40132e:	bf22      	ittt	cs
  401330:	1ab6      	subcs	r6, r6, r2
  401332:	4675      	movcs	r5, lr
  401334:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401338:	085b      	lsrs	r3, r3, #1
  40133a:	ea4f 0232 	mov.w	r2, r2, rrx
  40133e:	ebb6 0e02 	subs.w	lr, r6, r2
  401342:	eb75 0e03 	sbcs.w	lr, r5, r3
  401346:	bf22      	ittt	cs
  401348:	1ab6      	subcs	r6, r6, r2
  40134a:	4675      	movcs	r5, lr
  40134c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401350:	ea55 0e06 	orrs.w	lr, r5, r6
  401354:	d018      	beq.n	401388 <__aeabi_ddiv+0x114>
  401356:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40135a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40135e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  401362:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  401366:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40136a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40136e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  401372:	d1c0      	bne.n	4012f6 <__aeabi_ddiv+0x82>
  401374:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401378:	d10b      	bne.n	401392 <__aeabi_ddiv+0x11e>
  40137a:	ea41 0100 	orr.w	r1, r1, r0
  40137e:	f04f 0000 	mov.w	r0, #0
  401382:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  401386:	e7b6      	b.n	4012f6 <__aeabi_ddiv+0x82>
  401388:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40138c:	bf04      	itt	eq
  40138e:	4301      	orreq	r1, r0
  401390:	2000      	moveq	r0, #0
  401392:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  401396:	bf88      	it	hi
  401398:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40139c:	f63f aeaf 	bhi.w	4010fe <__aeabi_dmul+0xde>
  4013a0:	ebb5 0c03 	subs.w	ip, r5, r3
  4013a4:	bf04      	itt	eq
  4013a6:	ebb6 0c02 	subseq.w	ip, r6, r2
  4013aa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4013ae:	f150 0000 	adcs.w	r0, r0, #0
  4013b2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4013b6:	bd70      	pop	{r4, r5, r6, pc}
  4013b8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4013bc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4013c0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4013c4:	bfc2      	ittt	gt
  4013c6:	ebd4 050c 	rsbsgt	r5, r4, ip
  4013ca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4013ce:	bd70      	popgt	{r4, r5, r6, pc}
  4013d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4013d4:	f04f 0e00 	mov.w	lr, #0
  4013d8:	3c01      	subs	r4, #1
  4013da:	e690      	b.n	4010fe <__aeabi_dmul+0xde>
  4013dc:	ea45 0e06 	orr.w	lr, r5, r6
  4013e0:	e68d      	b.n	4010fe <__aeabi_dmul+0xde>
  4013e2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4013e6:	ea94 0f0c 	teq	r4, ip
  4013ea:	bf08      	it	eq
  4013ec:	ea95 0f0c 	teqeq	r5, ip
  4013f0:	f43f af3b 	beq.w	40126a <__aeabi_dmul+0x24a>
  4013f4:	ea94 0f0c 	teq	r4, ip
  4013f8:	d10a      	bne.n	401410 <__aeabi_ddiv+0x19c>
  4013fa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4013fe:	f47f af34 	bne.w	40126a <__aeabi_dmul+0x24a>
  401402:	ea95 0f0c 	teq	r5, ip
  401406:	f47f af25 	bne.w	401254 <__aeabi_dmul+0x234>
  40140a:	4610      	mov	r0, r2
  40140c:	4619      	mov	r1, r3
  40140e:	e72c      	b.n	40126a <__aeabi_dmul+0x24a>
  401410:	ea95 0f0c 	teq	r5, ip
  401414:	d106      	bne.n	401424 <__aeabi_ddiv+0x1b0>
  401416:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40141a:	f43f aefd 	beq.w	401218 <__aeabi_dmul+0x1f8>
  40141e:	4610      	mov	r0, r2
  401420:	4619      	mov	r1, r3
  401422:	e722      	b.n	40126a <__aeabi_dmul+0x24a>
  401424:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  401428:	bf18      	it	ne
  40142a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40142e:	f47f aec5 	bne.w	4011bc <__aeabi_dmul+0x19c>
  401432:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  401436:	f47f af0d 	bne.w	401254 <__aeabi_dmul+0x234>
  40143a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40143e:	f47f aeeb 	bne.w	401218 <__aeabi_dmul+0x1f8>
  401442:	e712      	b.n	40126a <__aeabi_dmul+0x24a>

00401444 <__gedf2>:
  401444:	f04f 3cff 	mov.w	ip, #4294967295
  401448:	e006      	b.n	401458 <__cmpdf2+0x4>
  40144a:	bf00      	nop

0040144c <__ledf2>:
  40144c:	f04f 0c01 	mov.w	ip, #1
  401450:	e002      	b.n	401458 <__cmpdf2+0x4>
  401452:	bf00      	nop

00401454 <__cmpdf2>:
  401454:	f04f 0c01 	mov.w	ip, #1
  401458:	f84d cd04 	str.w	ip, [sp, #-4]!
  40145c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  401460:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  401464:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  401468:	bf18      	it	ne
  40146a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40146e:	d01b      	beq.n	4014a8 <__cmpdf2+0x54>
  401470:	b001      	add	sp, #4
  401472:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  401476:	bf0c      	ite	eq
  401478:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40147c:	ea91 0f03 	teqne	r1, r3
  401480:	bf02      	ittt	eq
  401482:	ea90 0f02 	teqeq	r0, r2
  401486:	2000      	moveq	r0, #0
  401488:	4770      	bxeq	lr
  40148a:	f110 0f00 	cmn.w	r0, #0
  40148e:	ea91 0f03 	teq	r1, r3
  401492:	bf58      	it	pl
  401494:	4299      	cmppl	r1, r3
  401496:	bf08      	it	eq
  401498:	4290      	cmpeq	r0, r2
  40149a:	bf2c      	ite	cs
  40149c:	17d8      	asrcs	r0, r3, #31
  40149e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4014a2:	f040 0001 	orr.w	r0, r0, #1
  4014a6:	4770      	bx	lr
  4014a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4014ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4014b0:	d102      	bne.n	4014b8 <__cmpdf2+0x64>
  4014b2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4014b6:	d107      	bne.n	4014c8 <__cmpdf2+0x74>
  4014b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4014bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4014c0:	d1d6      	bne.n	401470 <__cmpdf2+0x1c>
  4014c2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4014c6:	d0d3      	beq.n	401470 <__cmpdf2+0x1c>
  4014c8:	f85d 0b04 	ldr.w	r0, [sp], #4
  4014cc:	4770      	bx	lr
  4014ce:	bf00      	nop

004014d0 <__aeabi_cdrcmple>:
  4014d0:	4684      	mov	ip, r0
  4014d2:	4610      	mov	r0, r2
  4014d4:	4662      	mov	r2, ip
  4014d6:	468c      	mov	ip, r1
  4014d8:	4619      	mov	r1, r3
  4014da:	4663      	mov	r3, ip
  4014dc:	e000      	b.n	4014e0 <__aeabi_cdcmpeq>
  4014de:	bf00      	nop

004014e0 <__aeabi_cdcmpeq>:
  4014e0:	b501      	push	{r0, lr}
  4014e2:	f7ff ffb7 	bl	401454 <__cmpdf2>
  4014e6:	2800      	cmp	r0, #0
  4014e8:	bf48      	it	mi
  4014ea:	f110 0f00 	cmnmi.w	r0, #0
  4014ee:	bd01      	pop	{r0, pc}

004014f0 <__aeabi_dcmpeq>:
  4014f0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4014f4:	f7ff fff4 	bl	4014e0 <__aeabi_cdcmpeq>
  4014f8:	bf0c      	ite	eq
  4014fa:	2001      	moveq	r0, #1
  4014fc:	2000      	movne	r0, #0
  4014fe:	f85d fb08 	ldr.w	pc, [sp], #8
  401502:	bf00      	nop

00401504 <__aeabi_dcmplt>:
  401504:	f84d ed08 	str.w	lr, [sp, #-8]!
  401508:	f7ff ffea 	bl	4014e0 <__aeabi_cdcmpeq>
  40150c:	bf34      	ite	cc
  40150e:	2001      	movcc	r0, #1
  401510:	2000      	movcs	r0, #0
  401512:	f85d fb08 	ldr.w	pc, [sp], #8
  401516:	bf00      	nop

00401518 <__aeabi_dcmple>:
  401518:	f84d ed08 	str.w	lr, [sp, #-8]!
  40151c:	f7ff ffe0 	bl	4014e0 <__aeabi_cdcmpeq>
  401520:	bf94      	ite	ls
  401522:	2001      	movls	r0, #1
  401524:	2000      	movhi	r0, #0
  401526:	f85d fb08 	ldr.w	pc, [sp], #8
  40152a:	bf00      	nop

0040152c <__aeabi_dcmpge>:
  40152c:	f84d ed08 	str.w	lr, [sp, #-8]!
  401530:	f7ff ffce 	bl	4014d0 <__aeabi_cdrcmple>
  401534:	bf94      	ite	ls
  401536:	2001      	movls	r0, #1
  401538:	2000      	movhi	r0, #0
  40153a:	f85d fb08 	ldr.w	pc, [sp], #8
  40153e:	bf00      	nop

00401540 <__aeabi_dcmpgt>:
  401540:	f84d ed08 	str.w	lr, [sp, #-8]!
  401544:	f7ff ffc4 	bl	4014d0 <__aeabi_cdrcmple>
  401548:	bf34      	ite	cc
  40154a:	2001      	movcc	r0, #1
  40154c:	2000      	movcs	r0, #0
  40154e:	f85d fb08 	ldr.w	pc, [sp], #8
  401552:	bf00      	nop

00401554 <__aeabi_d2iz>:
  401554:	ea4f 0241 	mov.w	r2, r1, lsl #1
  401558:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40155c:	d215      	bcs.n	40158a <__aeabi_d2iz+0x36>
  40155e:	d511      	bpl.n	401584 <__aeabi_d2iz+0x30>
  401560:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  401564:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  401568:	d912      	bls.n	401590 <__aeabi_d2iz+0x3c>
  40156a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40156e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  401572:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  401576:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40157a:	fa23 f002 	lsr.w	r0, r3, r2
  40157e:	bf18      	it	ne
  401580:	4240      	negne	r0, r0
  401582:	4770      	bx	lr
  401584:	f04f 0000 	mov.w	r0, #0
  401588:	4770      	bx	lr
  40158a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40158e:	d105      	bne.n	40159c <__aeabi_d2iz+0x48>
  401590:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  401594:	bf08      	it	eq
  401596:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40159a:	4770      	bx	lr
  40159c:	f04f 0000 	mov.w	r0, #0
  4015a0:	4770      	bx	lr
  4015a2:	bf00      	nop

004015a4 <__aeabi_d2f>:
  4015a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4015a8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4015ac:	bf24      	itt	cs
  4015ae:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4015b2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4015b6:	d90d      	bls.n	4015d4 <__aeabi_d2f+0x30>
  4015b8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4015bc:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4015c0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4015c4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4015c8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4015cc:	bf08      	it	eq
  4015ce:	f020 0001 	biceq.w	r0, r0, #1
  4015d2:	4770      	bx	lr
  4015d4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4015d8:	d121      	bne.n	40161e <__aeabi_d2f+0x7a>
  4015da:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4015de:	bfbc      	itt	lt
  4015e0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4015e4:	4770      	bxlt	lr
  4015e6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4015ea:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4015ee:	f1c2 0218 	rsb	r2, r2, #24
  4015f2:	f1c2 0c20 	rsb	ip, r2, #32
  4015f6:	fa10 f30c 	lsls.w	r3, r0, ip
  4015fa:	fa20 f002 	lsr.w	r0, r0, r2
  4015fe:	bf18      	it	ne
  401600:	f040 0001 	orrne.w	r0, r0, #1
  401604:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  401608:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40160c:	fa03 fc0c 	lsl.w	ip, r3, ip
  401610:	ea40 000c 	orr.w	r0, r0, ip
  401614:	fa23 f302 	lsr.w	r3, r3, r2
  401618:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40161c:	e7cc      	b.n	4015b8 <__aeabi_d2f+0x14>
  40161e:	ea7f 5362 	mvns.w	r3, r2, asr #21
  401622:	d107      	bne.n	401634 <__aeabi_d2f+0x90>
  401624:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  401628:	bf1e      	ittt	ne
  40162a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40162e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  401632:	4770      	bxne	lr
  401634:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  401638:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40163c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  401640:	4770      	bx	lr
  401642:	bf00      	nop

00401644 <__aeabi_frsub>:
  401644:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  401648:	e002      	b.n	401650 <__addsf3>
  40164a:	bf00      	nop

0040164c <__aeabi_fsub>:
  40164c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00401650 <__addsf3>:
  401650:	0042      	lsls	r2, r0, #1
  401652:	bf1f      	itttt	ne
  401654:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  401658:	ea92 0f03 	teqne	r2, r3
  40165c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  401660:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  401664:	d06a      	beq.n	40173c <__addsf3+0xec>
  401666:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40166a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40166e:	bfc1      	itttt	gt
  401670:	18d2      	addgt	r2, r2, r3
  401672:	4041      	eorgt	r1, r0
  401674:	4048      	eorgt	r0, r1
  401676:	4041      	eorgt	r1, r0
  401678:	bfb8      	it	lt
  40167a:	425b      	neglt	r3, r3
  40167c:	2b19      	cmp	r3, #25
  40167e:	bf88      	it	hi
  401680:	4770      	bxhi	lr
  401682:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  401686:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40168a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40168e:	bf18      	it	ne
  401690:	4240      	negne	r0, r0
  401692:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401696:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40169a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40169e:	bf18      	it	ne
  4016a0:	4249      	negne	r1, r1
  4016a2:	ea92 0f03 	teq	r2, r3
  4016a6:	d03f      	beq.n	401728 <__addsf3+0xd8>
  4016a8:	f1a2 0201 	sub.w	r2, r2, #1
  4016ac:	fa41 fc03 	asr.w	ip, r1, r3
  4016b0:	eb10 000c 	adds.w	r0, r0, ip
  4016b4:	f1c3 0320 	rsb	r3, r3, #32
  4016b8:	fa01 f103 	lsl.w	r1, r1, r3
  4016bc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4016c0:	d502      	bpl.n	4016c8 <__addsf3+0x78>
  4016c2:	4249      	negs	r1, r1
  4016c4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  4016c8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  4016cc:	d313      	bcc.n	4016f6 <__addsf3+0xa6>
  4016ce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  4016d2:	d306      	bcc.n	4016e2 <__addsf3+0x92>
  4016d4:	0840      	lsrs	r0, r0, #1
  4016d6:	ea4f 0131 	mov.w	r1, r1, rrx
  4016da:	f102 0201 	add.w	r2, r2, #1
  4016de:	2afe      	cmp	r2, #254	; 0xfe
  4016e0:	d251      	bcs.n	401786 <__addsf3+0x136>
  4016e2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  4016e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4016ea:	bf08      	it	eq
  4016ec:	f020 0001 	biceq.w	r0, r0, #1
  4016f0:	ea40 0003 	orr.w	r0, r0, r3
  4016f4:	4770      	bx	lr
  4016f6:	0049      	lsls	r1, r1, #1
  4016f8:	eb40 0000 	adc.w	r0, r0, r0
  4016fc:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  401700:	f1a2 0201 	sub.w	r2, r2, #1
  401704:	d1ed      	bne.n	4016e2 <__addsf3+0x92>
  401706:	fab0 fc80 	clz	ip, r0
  40170a:	f1ac 0c08 	sub.w	ip, ip, #8
  40170e:	ebb2 020c 	subs.w	r2, r2, ip
  401712:	fa00 f00c 	lsl.w	r0, r0, ip
  401716:	bfaa      	itet	ge
  401718:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  40171c:	4252      	neglt	r2, r2
  40171e:	4318      	orrge	r0, r3
  401720:	bfbc      	itt	lt
  401722:	40d0      	lsrlt	r0, r2
  401724:	4318      	orrlt	r0, r3
  401726:	4770      	bx	lr
  401728:	f092 0f00 	teq	r2, #0
  40172c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  401730:	bf06      	itte	eq
  401732:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  401736:	3201      	addeq	r2, #1
  401738:	3b01      	subne	r3, #1
  40173a:	e7b5      	b.n	4016a8 <__addsf3+0x58>
  40173c:	ea4f 0341 	mov.w	r3, r1, lsl #1
  401740:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  401744:	bf18      	it	ne
  401746:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40174a:	d021      	beq.n	401790 <__addsf3+0x140>
  40174c:	ea92 0f03 	teq	r2, r3
  401750:	d004      	beq.n	40175c <__addsf3+0x10c>
  401752:	f092 0f00 	teq	r2, #0
  401756:	bf08      	it	eq
  401758:	4608      	moveq	r0, r1
  40175a:	4770      	bx	lr
  40175c:	ea90 0f01 	teq	r0, r1
  401760:	bf1c      	itt	ne
  401762:	2000      	movne	r0, #0
  401764:	4770      	bxne	lr
  401766:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40176a:	d104      	bne.n	401776 <__addsf3+0x126>
  40176c:	0040      	lsls	r0, r0, #1
  40176e:	bf28      	it	cs
  401770:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  401774:	4770      	bx	lr
  401776:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40177a:	bf3c      	itt	cc
  40177c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  401780:	4770      	bxcc	lr
  401782:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  401786:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  40178a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40178e:	4770      	bx	lr
  401790:	ea7f 6222 	mvns.w	r2, r2, asr #24
  401794:	bf16      	itet	ne
  401796:	4608      	movne	r0, r1
  401798:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  40179c:	4601      	movne	r1, r0
  40179e:	0242      	lsls	r2, r0, #9
  4017a0:	bf06      	itte	eq
  4017a2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4017a6:	ea90 0f01 	teqeq	r0, r1
  4017aa:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4017ae:	4770      	bx	lr

004017b0 <__aeabi_ui2f>:
  4017b0:	f04f 0300 	mov.w	r3, #0
  4017b4:	e004      	b.n	4017c0 <__aeabi_i2f+0x8>
  4017b6:	bf00      	nop

004017b8 <__aeabi_i2f>:
  4017b8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  4017bc:	bf48      	it	mi
  4017be:	4240      	negmi	r0, r0
  4017c0:	ea5f 0c00 	movs.w	ip, r0
  4017c4:	bf08      	it	eq
  4017c6:	4770      	bxeq	lr
  4017c8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  4017cc:	4601      	mov	r1, r0
  4017ce:	f04f 0000 	mov.w	r0, #0
  4017d2:	e01c      	b.n	40180e <__aeabi_l2f+0x2a>

004017d4 <__aeabi_ul2f>:
  4017d4:	ea50 0201 	orrs.w	r2, r0, r1
  4017d8:	bf08      	it	eq
  4017da:	4770      	bxeq	lr
  4017dc:	f04f 0300 	mov.w	r3, #0
  4017e0:	e00a      	b.n	4017f8 <__aeabi_l2f+0x14>
  4017e2:	bf00      	nop

004017e4 <__aeabi_l2f>:
  4017e4:	ea50 0201 	orrs.w	r2, r0, r1
  4017e8:	bf08      	it	eq
  4017ea:	4770      	bxeq	lr
  4017ec:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  4017f0:	d502      	bpl.n	4017f8 <__aeabi_l2f+0x14>
  4017f2:	4240      	negs	r0, r0
  4017f4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4017f8:	ea5f 0c01 	movs.w	ip, r1
  4017fc:	bf02      	ittt	eq
  4017fe:	4684      	moveq	ip, r0
  401800:	4601      	moveq	r1, r0
  401802:	2000      	moveq	r0, #0
  401804:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  401808:	bf08      	it	eq
  40180a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40180e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  401812:	fabc f28c 	clz	r2, ip
  401816:	3a08      	subs	r2, #8
  401818:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40181c:	db10      	blt.n	401840 <__aeabi_l2f+0x5c>
  40181e:	fa01 fc02 	lsl.w	ip, r1, r2
  401822:	4463      	add	r3, ip
  401824:	fa00 fc02 	lsl.w	ip, r0, r2
  401828:	f1c2 0220 	rsb	r2, r2, #32
  40182c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401830:	fa20 f202 	lsr.w	r2, r0, r2
  401834:	eb43 0002 	adc.w	r0, r3, r2
  401838:	bf08      	it	eq
  40183a:	f020 0001 	biceq.w	r0, r0, #1
  40183e:	4770      	bx	lr
  401840:	f102 0220 	add.w	r2, r2, #32
  401844:	fa01 fc02 	lsl.w	ip, r1, r2
  401848:	f1c2 0220 	rsb	r2, r2, #32
  40184c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  401850:	fa21 f202 	lsr.w	r2, r1, r2
  401854:	eb43 0002 	adc.w	r0, r3, r2
  401858:	bf08      	it	eq
  40185a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40185e:	4770      	bx	lr

00401860 <__aeabi_fmul>:
  401860:	f04f 0cff 	mov.w	ip, #255	; 0xff
  401864:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  401868:	bf1e      	ittt	ne
  40186a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40186e:	ea92 0f0c 	teqne	r2, ip
  401872:	ea93 0f0c 	teqne	r3, ip
  401876:	d06f      	beq.n	401958 <__aeabi_fmul+0xf8>
  401878:	441a      	add	r2, r3
  40187a:	ea80 0c01 	eor.w	ip, r0, r1
  40187e:	0240      	lsls	r0, r0, #9
  401880:	bf18      	it	ne
  401882:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  401886:	d01e      	beq.n	4018c6 <__aeabi_fmul+0x66>
  401888:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40188c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  401890:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  401894:	fba0 3101 	umull	r3, r1, r0, r1
  401898:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40189c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  4018a0:	bf3e      	ittt	cc
  4018a2:	0049      	lslcc	r1, r1, #1
  4018a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  4018a8:	005b      	lslcc	r3, r3, #1
  4018aa:	ea40 0001 	orr.w	r0, r0, r1
  4018ae:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  4018b2:	2afd      	cmp	r2, #253	; 0xfd
  4018b4:	d81d      	bhi.n	4018f2 <__aeabi_fmul+0x92>
  4018b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  4018ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4018be:	bf08      	it	eq
  4018c0:	f020 0001 	biceq.w	r0, r0, #1
  4018c4:	4770      	bx	lr
  4018c6:	f090 0f00 	teq	r0, #0
  4018ca:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  4018ce:	bf08      	it	eq
  4018d0:	0249      	lsleq	r1, r1, #9
  4018d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  4018d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  4018da:	3a7f      	subs	r2, #127	; 0x7f
  4018dc:	bfc2      	ittt	gt
  4018de:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  4018e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4018e6:	4770      	bxgt	lr
  4018e8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4018ec:	f04f 0300 	mov.w	r3, #0
  4018f0:	3a01      	subs	r2, #1
  4018f2:	dc5d      	bgt.n	4019b0 <__aeabi_fmul+0x150>
  4018f4:	f112 0f19 	cmn.w	r2, #25
  4018f8:	bfdc      	itt	le
  4018fa:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  4018fe:	4770      	bxle	lr
  401900:	f1c2 0200 	rsb	r2, r2, #0
  401904:	0041      	lsls	r1, r0, #1
  401906:	fa21 f102 	lsr.w	r1, r1, r2
  40190a:	f1c2 0220 	rsb	r2, r2, #32
  40190e:	fa00 fc02 	lsl.w	ip, r0, r2
  401912:	ea5f 0031 	movs.w	r0, r1, rrx
  401916:	f140 0000 	adc.w	r0, r0, #0
  40191a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40191e:	bf08      	it	eq
  401920:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  401924:	4770      	bx	lr
  401926:	f092 0f00 	teq	r2, #0
  40192a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40192e:	bf02      	ittt	eq
  401930:	0040      	lsleq	r0, r0, #1
  401932:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  401936:	3a01      	subeq	r2, #1
  401938:	d0f9      	beq.n	40192e <__aeabi_fmul+0xce>
  40193a:	ea40 000c 	orr.w	r0, r0, ip
  40193e:	f093 0f00 	teq	r3, #0
  401942:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  401946:	bf02      	ittt	eq
  401948:	0049      	lsleq	r1, r1, #1
  40194a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40194e:	3b01      	subeq	r3, #1
  401950:	d0f9      	beq.n	401946 <__aeabi_fmul+0xe6>
  401952:	ea41 010c 	orr.w	r1, r1, ip
  401956:	e78f      	b.n	401878 <__aeabi_fmul+0x18>
  401958:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40195c:	ea92 0f0c 	teq	r2, ip
  401960:	bf18      	it	ne
  401962:	ea93 0f0c 	teqne	r3, ip
  401966:	d00a      	beq.n	40197e <__aeabi_fmul+0x11e>
  401968:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40196c:	bf18      	it	ne
  40196e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  401972:	d1d8      	bne.n	401926 <__aeabi_fmul+0xc6>
  401974:	ea80 0001 	eor.w	r0, r0, r1
  401978:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40197c:	4770      	bx	lr
  40197e:	f090 0f00 	teq	r0, #0
  401982:	bf17      	itett	ne
  401984:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  401988:	4608      	moveq	r0, r1
  40198a:	f091 0f00 	teqne	r1, #0
  40198e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  401992:	d014      	beq.n	4019be <__aeabi_fmul+0x15e>
  401994:	ea92 0f0c 	teq	r2, ip
  401998:	d101      	bne.n	40199e <__aeabi_fmul+0x13e>
  40199a:	0242      	lsls	r2, r0, #9
  40199c:	d10f      	bne.n	4019be <__aeabi_fmul+0x15e>
  40199e:	ea93 0f0c 	teq	r3, ip
  4019a2:	d103      	bne.n	4019ac <__aeabi_fmul+0x14c>
  4019a4:	024b      	lsls	r3, r1, #9
  4019a6:	bf18      	it	ne
  4019a8:	4608      	movne	r0, r1
  4019aa:	d108      	bne.n	4019be <__aeabi_fmul+0x15e>
  4019ac:	ea80 0001 	eor.w	r0, r0, r1
  4019b0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  4019b4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4019b8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4019bc:	4770      	bx	lr
  4019be:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4019c2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  4019c6:	4770      	bx	lr

004019c8 <__aeabi_fdiv>:
  4019c8:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4019cc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  4019d0:	bf1e      	ittt	ne
  4019d2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  4019d6:	ea92 0f0c 	teqne	r2, ip
  4019da:	ea93 0f0c 	teqne	r3, ip
  4019de:	d069      	beq.n	401ab4 <__aeabi_fdiv+0xec>
  4019e0:	eba2 0203 	sub.w	r2, r2, r3
  4019e4:	ea80 0c01 	eor.w	ip, r0, r1
  4019e8:	0249      	lsls	r1, r1, #9
  4019ea:	ea4f 2040 	mov.w	r0, r0, lsl #9
  4019ee:	d037      	beq.n	401a60 <__aeabi_fdiv+0x98>
  4019f0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4019f4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  4019f8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  4019fc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  401a00:	428b      	cmp	r3, r1
  401a02:	bf38      	it	cc
  401a04:	005b      	lslcc	r3, r3, #1
  401a06:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  401a0a:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  401a0e:	428b      	cmp	r3, r1
  401a10:	bf24      	itt	cs
  401a12:	1a5b      	subcs	r3, r3, r1
  401a14:	ea40 000c 	orrcs.w	r0, r0, ip
  401a18:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  401a1c:	bf24      	itt	cs
  401a1e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  401a22:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  401a26:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  401a2a:	bf24      	itt	cs
  401a2c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  401a30:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  401a34:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  401a38:	bf24      	itt	cs
  401a3a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  401a3e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  401a42:	011b      	lsls	r3, r3, #4
  401a44:	bf18      	it	ne
  401a46:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  401a4a:	d1e0      	bne.n	401a0e <__aeabi_fdiv+0x46>
  401a4c:	2afd      	cmp	r2, #253	; 0xfd
  401a4e:	f63f af50 	bhi.w	4018f2 <__aeabi_fmul+0x92>
  401a52:	428b      	cmp	r3, r1
  401a54:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  401a58:	bf08      	it	eq
  401a5a:	f020 0001 	biceq.w	r0, r0, #1
  401a5e:	4770      	bx	lr
  401a60:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  401a64:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  401a68:	327f      	adds	r2, #127	; 0x7f
  401a6a:	bfc2      	ittt	gt
  401a6c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  401a70:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  401a74:	4770      	bxgt	lr
  401a76:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  401a7a:	f04f 0300 	mov.w	r3, #0
  401a7e:	3a01      	subs	r2, #1
  401a80:	e737      	b.n	4018f2 <__aeabi_fmul+0x92>
  401a82:	f092 0f00 	teq	r2, #0
  401a86:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  401a8a:	bf02      	ittt	eq
  401a8c:	0040      	lsleq	r0, r0, #1
  401a8e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  401a92:	3a01      	subeq	r2, #1
  401a94:	d0f9      	beq.n	401a8a <__aeabi_fdiv+0xc2>
  401a96:	ea40 000c 	orr.w	r0, r0, ip
  401a9a:	f093 0f00 	teq	r3, #0
  401a9e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  401aa2:	bf02      	ittt	eq
  401aa4:	0049      	lsleq	r1, r1, #1
  401aa6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  401aaa:	3b01      	subeq	r3, #1
  401aac:	d0f9      	beq.n	401aa2 <__aeabi_fdiv+0xda>
  401aae:	ea41 010c 	orr.w	r1, r1, ip
  401ab2:	e795      	b.n	4019e0 <__aeabi_fdiv+0x18>
  401ab4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  401ab8:	ea92 0f0c 	teq	r2, ip
  401abc:	d108      	bne.n	401ad0 <__aeabi_fdiv+0x108>
  401abe:	0242      	lsls	r2, r0, #9
  401ac0:	f47f af7d 	bne.w	4019be <__aeabi_fmul+0x15e>
  401ac4:	ea93 0f0c 	teq	r3, ip
  401ac8:	f47f af70 	bne.w	4019ac <__aeabi_fmul+0x14c>
  401acc:	4608      	mov	r0, r1
  401ace:	e776      	b.n	4019be <__aeabi_fmul+0x15e>
  401ad0:	ea93 0f0c 	teq	r3, ip
  401ad4:	d104      	bne.n	401ae0 <__aeabi_fdiv+0x118>
  401ad6:	024b      	lsls	r3, r1, #9
  401ad8:	f43f af4c 	beq.w	401974 <__aeabi_fmul+0x114>
  401adc:	4608      	mov	r0, r1
  401ade:	e76e      	b.n	4019be <__aeabi_fmul+0x15e>
  401ae0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  401ae4:	bf18      	it	ne
  401ae6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  401aea:	d1ca      	bne.n	401a82 <__aeabi_fdiv+0xba>
  401aec:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  401af0:	f47f af5c 	bne.w	4019ac <__aeabi_fmul+0x14c>
  401af4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  401af8:	f47f af3c 	bne.w	401974 <__aeabi_fmul+0x114>
  401afc:	e75f      	b.n	4019be <__aeabi_fmul+0x15e>
  401afe:	bf00      	nop

00401b00 <__aeabi_f2iz>:
  401b00:	ea4f 0240 	mov.w	r2, r0, lsl #1
  401b04:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  401b08:	d30f      	bcc.n	401b2a <__aeabi_f2iz+0x2a>
  401b0a:	f04f 039e 	mov.w	r3, #158	; 0x9e
  401b0e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  401b12:	d90d      	bls.n	401b30 <__aeabi_f2iz+0x30>
  401b14:	ea4f 2300 	mov.w	r3, r0, lsl #8
  401b18:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  401b1c:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  401b20:	fa23 f002 	lsr.w	r0, r3, r2
  401b24:	bf18      	it	ne
  401b26:	4240      	negne	r0, r0
  401b28:	4770      	bx	lr
  401b2a:	f04f 0000 	mov.w	r0, #0
  401b2e:	4770      	bx	lr
  401b30:	f112 0f61 	cmn.w	r2, #97	; 0x61
  401b34:	d101      	bne.n	401b3a <__aeabi_f2iz+0x3a>
  401b36:	0242      	lsls	r2, r0, #9
  401b38:	d105      	bne.n	401b46 <__aeabi_f2iz+0x46>
  401b3a:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  401b3e:	bf08      	it	eq
  401b40:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  401b44:	4770      	bx	lr
  401b46:	f04f 0000 	mov.w	r0, #0
  401b4a:	4770      	bx	lr

00401b4c <__libc_init_array>:
  401b4c:	b570      	push	{r4, r5, r6, lr}
  401b4e:	4e0f      	ldr	r6, [pc, #60]	; (401b8c <__libc_init_array+0x40>)
  401b50:	4d0f      	ldr	r5, [pc, #60]	; (401b90 <__libc_init_array+0x44>)
  401b52:	1b76      	subs	r6, r6, r5
  401b54:	10b6      	asrs	r6, r6, #2
  401b56:	bf18      	it	ne
  401b58:	2400      	movne	r4, #0
  401b5a:	d005      	beq.n	401b68 <__libc_init_array+0x1c>
  401b5c:	3401      	adds	r4, #1
  401b5e:	f855 3b04 	ldr.w	r3, [r5], #4
  401b62:	4798      	blx	r3
  401b64:	42a6      	cmp	r6, r4
  401b66:	d1f9      	bne.n	401b5c <__libc_init_array+0x10>
  401b68:	4e0a      	ldr	r6, [pc, #40]	; (401b94 <__libc_init_array+0x48>)
  401b6a:	4d0b      	ldr	r5, [pc, #44]	; (401b98 <__libc_init_array+0x4c>)
  401b6c:	f000 fd56 	bl	40261c <_init>
  401b70:	1b76      	subs	r6, r6, r5
  401b72:	10b6      	asrs	r6, r6, #2
  401b74:	bf18      	it	ne
  401b76:	2400      	movne	r4, #0
  401b78:	d006      	beq.n	401b88 <__libc_init_array+0x3c>
  401b7a:	3401      	adds	r4, #1
  401b7c:	f855 3b04 	ldr.w	r3, [r5], #4
  401b80:	4798      	blx	r3
  401b82:	42a6      	cmp	r6, r4
  401b84:	d1f9      	bne.n	401b7a <__libc_init_array+0x2e>
  401b86:	bd70      	pop	{r4, r5, r6, pc}
  401b88:	bd70      	pop	{r4, r5, r6, pc}
  401b8a:	bf00      	nop
  401b8c:	00402628 	.word	0x00402628
  401b90:	00402628 	.word	0x00402628
  401b94:	00402630 	.word	0x00402630
  401b98:	00402628 	.word	0x00402628

00401b9c <__itoa>:
  401b9c:	1e93      	subs	r3, r2, #2
  401b9e:	2b22      	cmp	r3, #34	; 0x22
  401ba0:	d810      	bhi.n	401bc4 <__itoa+0x28>
  401ba2:	2a0a      	cmp	r2, #10
  401ba4:	b510      	push	{r4, lr}
  401ba6:	d006      	beq.n	401bb6 <__itoa+0x1a>
  401ba8:	2300      	movs	r3, #0
  401baa:	460c      	mov	r4, r1
  401bac:	4419      	add	r1, r3
  401bae:	f000 fa73 	bl	402098 <__utoa>
  401bb2:	4620      	mov	r0, r4
  401bb4:	bd10      	pop	{r4, pc}
  401bb6:	2800      	cmp	r0, #0
  401bb8:	daf6      	bge.n	401ba8 <__itoa+0xc>
  401bba:	232d      	movs	r3, #45	; 0x2d
  401bbc:	4240      	negs	r0, r0
  401bbe:	700b      	strb	r3, [r1, #0]
  401bc0:	2301      	movs	r3, #1
  401bc2:	e7f2      	b.n	401baa <__itoa+0xe>
  401bc4:	2000      	movs	r0, #0
  401bc6:	7008      	strb	r0, [r1, #0]
  401bc8:	4770      	bx	lr
  401bca:	bf00      	nop

00401bcc <itoa>:
  401bcc:	f7ff bfe6 	b.w	401b9c <__itoa>

00401bd0 <critical_factorization>:
  401bd0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401bd4:	f04f 0e01 	mov.w	lr, #1
  401bd8:	2500      	movs	r5, #0
  401bda:	4674      	mov	r4, lr
  401bdc:	f04f 36ff 	mov.w	r6, #4294967295
  401be0:	192b      	adds	r3, r5, r4
  401be2:	428b      	cmp	r3, r1
  401be4:	eb00 0706 	add.w	r7, r0, r6
  401be8:	d20d      	bcs.n	401c06 <critical_factorization+0x36>
  401bea:	5d3f      	ldrb	r7, [r7, r4]
  401bec:	f810 c003 	ldrb.w	ip, [r0, r3]
  401bf0:	45bc      	cmp	ip, r7
  401bf2:	d22d      	bcs.n	401c50 <critical_factorization+0x80>
  401bf4:	461d      	mov	r5, r3
  401bf6:	2401      	movs	r4, #1
  401bf8:	eba3 0e06 	sub.w	lr, r3, r6
  401bfc:	192b      	adds	r3, r5, r4
  401bfe:	428b      	cmp	r3, r1
  401c00:	eb00 0706 	add.w	r7, r0, r6
  401c04:	d3f1      	bcc.n	401bea <critical_factorization+0x1a>
  401c06:	f04f 0801 	mov.w	r8, #1
  401c0a:	2500      	movs	r5, #0
  401c0c:	4644      	mov	r4, r8
  401c0e:	f04f 37ff 	mov.w	r7, #4294967295
  401c12:	f8c2 e000 	str.w	lr, [r2]
  401c16:	192b      	adds	r3, r5, r4
  401c18:	4299      	cmp	r1, r3
  401c1a:	eb00 0e07 	add.w	lr, r0, r7
  401c1e:	d90e      	bls.n	401c3e <critical_factorization+0x6e>
  401c20:	f81e e004 	ldrb.w	lr, [lr, r4]
  401c24:	f810 c003 	ldrb.w	ip, [r0, r3]
  401c28:	45f4      	cmp	ip, lr
  401c2a:	d918      	bls.n	401c5e <critical_factorization+0x8e>
  401c2c:	461d      	mov	r5, r3
  401c2e:	2401      	movs	r4, #1
  401c30:	eba3 0807 	sub.w	r8, r3, r7
  401c34:	192b      	adds	r3, r5, r4
  401c36:	4299      	cmp	r1, r3
  401c38:	eb00 0e07 	add.w	lr, r0, r7
  401c3c:	d8f0      	bhi.n	401c20 <critical_factorization+0x50>
  401c3e:	3701      	adds	r7, #1
  401c40:	1c70      	adds	r0, r6, #1
  401c42:	4287      	cmp	r7, r0
  401c44:	bf24      	itt	cs
  401c46:	4638      	movcs	r0, r7
  401c48:	f8c2 8000 	strcs.w	r8, [r2]
  401c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401c50:	d00c      	beq.n	401c6c <critical_factorization+0x9c>
  401c52:	f04f 0e01 	mov.w	lr, #1
  401c56:	462e      	mov	r6, r5
  401c58:	4674      	mov	r4, lr
  401c5a:	4475      	add	r5, lr
  401c5c:	e7c0      	b.n	401be0 <critical_factorization+0x10>
  401c5e:	d00b      	beq.n	401c78 <critical_factorization+0xa8>
  401c60:	f04f 0801 	mov.w	r8, #1
  401c64:	462f      	mov	r7, r5
  401c66:	4644      	mov	r4, r8
  401c68:	4445      	add	r5, r8
  401c6a:	e7d4      	b.n	401c16 <critical_factorization+0x46>
  401c6c:	4574      	cmp	r4, lr
  401c6e:	bf12      	itee	ne
  401c70:	3401      	addne	r4, #1
  401c72:	461d      	moveq	r5, r3
  401c74:	2401      	moveq	r4, #1
  401c76:	e7b3      	b.n	401be0 <critical_factorization+0x10>
  401c78:	4544      	cmp	r4, r8
  401c7a:	bf12      	itee	ne
  401c7c:	3401      	addne	r4, #1
  401c7e:	461d      	moveq	r5, r3
  401c80:	2401      	moveq	r4, #1
  401c82:	e7c8      	b.n	401c16 <critical_factorization+0x46>

00401c84 <two_way_long_needle>:
  401c84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c88:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  401c8c:	4616      	mov	r6, r2
  401c8e:	4605      	mov	r5, r0
  401c90:	468b      	mov	fp, r1
  401c92:	4610      	mov	r0, r2
  401c94:	4619      	mov	r1, r3
  401c96:	aa03      	add	r2, sp, #12
  401c98:	461c      	mov	r4, r3
  401c9a:	f7ff ff99 	bl	401bd0 <critical_factorization>
  401c9e:	4681      	mov	r9, r0
  401ca0:	ab03      	add	r3, sp, #12
  401ca2:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  401ca6:	f843 4f04 	str.w	r4, [r3, #4]!
  401caa:	4293      	cmp	r3, r2
  401cac:	d1fb      	bne.n	401ca6 <two_way_long_needle+0x22>
  401cae:	b14c      	cbz	r4, 401cc4 <two_way_long_needle+0x40>
  401cb0:	1e63      	subs	r3, r4, #1
  401cb2:	1e72      	subs	r2, r6, #1
  401cb4:	a804      	add	r0, sp, #16
  401cb6:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  401cba:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  401cbe:	f113 33ff 	adds.w	r3, r3, #4294967295
  401cc2:	d2f8      	bcs.n	401cb6 <two_way_long_needle+0x32>
  401cc4:	9903      	ldr	r1, [sp, #12]
  401cc6:	464a      	mov	r2, r9
  401cc8:	4431      	add	r1, r6
  401cca:	4630      	mov	r0, r6
  401ccc:	f000 fa98 	bl	402200 <memcmp>
  401cd0:	2800      	cmp	r0, #0
  401cd2:	d16f      	bne.n	401db4 <two_way_long_needle+0x130>
  401cd4:	f109 33ff 	add.w	r3, r9, #4294967295
  401cd8:	9300      	str	r3, [sp, #0]
  401cda:	18f3      	adds	r3, r6, r3
  401cdc:	4682      	mov	sl, r0
  401cde:	9301      	str	r3, [sp, #4]
  401ce0:	4623      	mov	r3, r4
  401ce2:	4680      	mov	r8, r0
  401ce4:	4654      	mov	r4, sl
  401ce6:	4658      	mov	r0, fp
  401ce8:	469a      	mov	sl, r3
  401cea:	eb08 070a 	add.w	r7, r8, sl
  401cee:	1a3a      	subs	r2, r7, r0
  401cf0:	2100      	movs	r1, #0
  401cf2:	4428      	add	r0, r5
  401cf4:	f000 fa3e 	bl	402174 <memchr>
  401cf8:	2800      	cmp	r0, #0
  401cfa:	d156      	bne.n	401daa <two_way_long_needle+0x126>
  401cfc:	2f00      	cmp	r7, #0
  401cfe:	d054      	beq.n	401daa <two_way_long_needle+0x126>
  401d00:	19eb      	adds	r3, r5, r7
  401d02:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  401d06:	ab04      	add	r3, sp, #16
  401d08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401d0c:	b14b      	cbz	r3, 401d22 <two_way_long_needle+0x9e>
  401d0e:	b124      	cbz	r4, 401d1a <two_way_long_needle+0x96>
  401d10:	9a03      	ldr	r2, [sp, #12]
  401d12:	4293      	cmp	r3, r2
  401d14:	d201      	bcs.n	401d1a <two_way_long_needle+0x96>
  401d16:	ebaa 0302 	sub.w	r3, sl, r2
  401d1a:	4498      	add	r8, r3
  401d1c:	2400      	movs	r4, #0
  401d1e:	4638      	mov	r0, r7
  401d20:	e7e3      	b.n	401cea <two_way_long_needle+0x66>
  401d22:	454c      	cmp	r4, r9
  401d24:	4623      	mov	r3, r4
  401d26:	bf38      	it	cc
  401d28:	464b      	movcc	r3, r9
  401d2a:	f10a 3eff 	add.w	lr, sl, #4294967295
  401d2e:	4573      	cmp	r3, lr
  401d30:	d213      	bcs.n	401d5a <two_way_long_needle+0xd6>
  401d32:	eb08 0203 	add.w	r2, r8, r3
  401d36:	5ca8      	ldrb	r0, [r5, r2]
  401d38:	f816 c003 	ldrb.w	ip, [r6, r3]
  401d3c:	442a      	add	r2, r5
  401d3e:	4584      	cmp	ip, r0
  401d40:	eb06 0103 	add.w	r1, r6, r3
  401d44:	d006      	beq.n	401d54 <two_way_long_needle+0xd0>
  401d46:	e02c      	b.n	401da2 <two_way_long_needle+0x11e>
  401d48:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  401d4c:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  401d50:	4584      	cmp	ip, r0
  401d52:	d126      	bne.n	401da2 <two_way_long_needle+0x11e>
  401d54:	3301      	adds	r3, #1
  401d56:	4573      	cmp	r3, lr
  401d58:	d3f6      	bcc.n	401d48 <two_way_long_needle+0xc4>
  401d5a:	454c      	cmp	r4, r9
  401d5c:	9900      	ldr	r1, [sp, #0]
  401d5e:	f080 8089 	bcs.w	401e74 <two_way_long_needle+0x1f0>
  401d62:	9b00      	ldr	r3, [sp, #0]
  401d64:	eb08 0203 	add.w	r2, r8, r3
  401d68:	9b01      	ldr	r3, [sp, #4]
  401d6a:	5ca8      	ldrb	r0, [r5, r2]
  401d6c:	781b      	ldrb	r3, [r3, #0]
  401d6e:	442a      	add	r2, r5
  401d70:	4298      	cmp	r0, r3
  401d72:	d17f      	bne.n	401e74 <two_way_long_needle+0x1f0>
  401d74:	9801      	ldr	r0, [sp, #4]
  401d76:	f104 3bff 	add.w	fp, r4, #4294967295
  401d7a:	e006      	b.n	401d8a <two_way_long_needle+0x106>
  401d7c:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  401d80:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  401d84:	45f4      	cmp	ip, lr
  401d86:	d103      	bne.n	401d90 <two_way_long_needle+0x10c>
  401d88:	4619      	mov	r1, r3
  401d8a:	1e4b      	subs	r3, r1, #1
  401d8c:	459b      	cmp	fp, r3
  401d8e:	d1f5      	bne.n	401d7c <two_way_long_needle+0xf8>
  401d90:	3401      	adds	r4, #1
  401d92:	428c      	cmp	r4, r1
  401d94:	d870      	bhi.n	401e78 <two_way_long_needle+0x1f4>
  401d96:	9c03      	ldr	r4, [sp, #12]
  401d98:	4638      	mov	r0, r7
  401d9a:	44a0      	add	r8, r4
  401d9c:	ebaa 0404 	sub.w	r4, sl, r4
  401da0:	e7a3      	b.n	401cea <two_way_long_needle+0x66>
  401da2:	f1c9 0201 	rsb	r2, r9, #1
  401da6:	4490      	add	r8, r2
  401da8:	e7b7      	b.n	401d1a <two_way_long_needle+0x96>
  401daa:	2000      	movs	r0, #0
  401dac:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  401db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401db4:	eba4 0309 	sub.w	r3, r4, r9
  401db8:	454b      	cmp	r3, r9
  401dba:	bf38      	it	cc
  401dbc:	464b      	movcc	r3, r9
  401dbe:	f109 38ff 	add.w	r8, r9, #4294967295
  401dc2:	3301      	adds	r3, #1
  401dc4:	9303      	str	r3, [sp, #12]
  401dc6:	eb06 0308 	add.w	r3, r6, r8
  401dca:	4658      	mov	r0, fp
  401dcc:	f04f 0a00 	mov.w	sl, #0
  401dd0:	46cb      	mov	fp, r9
  401dd2:	4699      	mov	r9, r3
  401dd4:	eb0a 0704 	add.w	r7, sl, r4
  401dd8:	1a3a      	subs	r2, r7, r0
  401dda:	2100      	movs	r1, #0
  401ddc:	4428      	add	r0, r5
  401dde:	f000 f9c9 	bl	402174 <memchr>
  401de2:	2800      	cmp	r0, #0
  401de4:	d1e1      	bne.n	401daa <two_way_long_needle+0x126>
  401de6:	2f00      	cmp	r7, #0
  401de8:	d0df      	beq.n	401daa <two_way_long_needle+0x126>
  401dea:	19eb      	adds	r3, r5, r7
  401dec:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  401df0:	ab04      	add	r3, sp, #16
  401df2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  401df6:	bba3      	cbnz	r3, 401e62 <two_way_long_needle+0x1de>
  401df8:	1e60      	subs	r0, r4, #1
  401dfa:	4583      	cmp	fp, r0
  401dfc:	d215      	bcs.n	401e2a <two_way_long_needle+0x1a6>
  401dfe:	eb0a 020b 	add.w	r2, sl, fp
  401e02:	f815 e002 	ldrb.w	lr, [r5, r2]
  401e06:	f816 300b 	ldrb.w	r3, [r6, fp]
  401e0a:	442a      	add	r2, r5
  401e0c:	459e      	cmp	lr, r3
  401e0e:	eb06 010b 	add.w	r1, r6, fp
  401e12:	465b      	mov	r3, fp
  401e14:	d006      	beq.n	401e24 <two_way_long_needle+0x1a0>
  401e16:	e027      	b.n	401e68 <two_way_long_needle+0x1e4>
  401e18:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  401e1c:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  401e20:	45f4      	cmp	ip, lr
  401e22:	d121      	bne.n	401e68 <two_way_long_needle+0x1e4>
  401e24:	3301      	adds	r3, #1
  401e26:	4283      	cmp	r3, r0
  401e28:	d3f6      	bcc.n	401e18 <two_way_long_needle+0x194>
  401e2a:	f1b8 3fff 	cmp.w	r8, #4294967295
  401e2e:	d011      	beq.n	401e54 <two_way_long_needle+0x1d0>
  401e30:	eb0a 0208 	add.w	r2, sl, r8
  401e34:	5cab      	ldrb	r3, [r5, r2]
  401e36:	f899 1000 	ldrb.w	r1, [r9]
  401e3a:	442a      	add	r2, r5
  401e3c:	4299      	cmp	r1, r3
  401e3e:	d10f      	bne.n	401e60 <two_way_long_needle+0x1dc>
  401e40:	464b      	mov	r3, r9
  401e42:	e005      	b.n	401e50 <two_way_long_needle+0x1cc>
  401e44:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  401e48:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  401e4c:	4288      	cmp	r0, r1
  401e4e:	d107      	bne.n	401e60 <two_way_long_needle+0x1dc>
  401e50:	42b3      	cmp	r3, r6
  401e52:	d1f7      	bne.n	401e44 <two_way_long_needle+0x1c0>
  401e54:	eb05 000a 	add.w	r0, r5, sl
  401e58:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  401e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e60:	9b03      	ldr	r3, [sp, #12]
  401e62:	449a      	add	sl, r3
  401e64:	4638      	mov	r0, r7
  401e66:	e7b5      	b.n	401dd4 <two_way_long_needle+0x150>
  401e68:	f1cb 0201 	rsb	r2, fp, #1
  401e6c:	4492      	add	sl, r2
  401e6e:	449a      	add	sl, r3
  401e70:	4638      	mov	r0, r7
  401e72:	e7af      	b.n	401dd4 <two_way_long_needle+0x150>
  401e74:	4649      	mov	r1, r9
  401e76:	e78b      	b.n	401d90 <two_way_long_needle+0x10c>
  401e78:	eb05 0008 	add.w	r0, r5, r8
  401e7c:	e796      	b.n	401dac <two_way_long_needle+0x128>
  401e7e:	bf00      	nop

00401e80 <strstr>:
  401e80:	7802      	ldrb	r2, [r0, #0]
  401e82:	2a00      	cmp	r2, #0
  401e84:	f000 8101 	beq.w	40208a <strstr+0x20a>
  401e88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401e8c:	f891 8000 	ldrb.w	r8, [r1]
  401e90:	b085      	sub	sp, #20
  401e92:	4644      	mov	r4, r8
  401e94:	f1b8 0f00 	cmp.w	r8, #0
  401e98:	d016      	beq.n	401ec8 <strstr+0x48>
  401e9a:	4686      	mov	lr, r0
  401e9c:	f101 0c01 	add.w	ip, r1, #1
  401ea0:	2701      	movs	r7, #1
  401ea2:	e004      	b.n	401eae <strstr+0x2e>
  401ea4:	4663      	mov	r3, ip
  401ea6:	f813 4b01 	ldrb.w	r4, [r3], #1
  401eaa:	b164      	cbz	r4, 401ec6 <strstr+0x46>
  401eac:	469c      	mov	ip, r3
  401eae:	42a2      	cmp	r2, r4
  401eb0:	bf14      	ite	ne
  401eb2:	2700      	movne	r7, #0
  401eb4:	f007 0701 	andeq.w	r7, r7, #1
  401eb8:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  401ebc:	2a00      	cmp	r2, #0
  401ebe:	d1f1      	bne.n	401ea4 <strstr+0x24>
  401ec0:	f89c 3000 	ldrb.w	r3, [ip]
  401ec4:	b9fb      	cbnz	r3, 401f06 <strstr+0x86>
  401ec6:	b117      	cbz	r7, 401ece <strstr+0x4e>
  401ec8:	b005      	add	sp, #20
  401eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ece:	460e      	mov	r6, r1
  401ed0:	4605      	mov	r5, r0
  401ed2:	4641      	mov	r1, r8
  401ed4:	3001      	adds	r0, #1
  401ed6:	ebac 0406 	sub.w	r4, ip, r6
  401eda:	f000 f9c1 	bl	402260 <strchr>
  401ede:	4607      	mov	r7, r0
  401ee0:	b188      	cbz	r0, 401f06 <strstr+0x86>
  401ee2:	2c01      	cmp	r4, #1
  401ee4:	d0f0      	beq.n	401ec8 <strstr+0x48>
  401ee6:	1928      	adds	r0, r5, r4
  401ee8:	4287      	cmp	r7, r0
  401eea:	bf8c      	ite	hi
  401eec:	2101      	movhi	r1, #1
  401eee:	1bc1      	subls	r1, r0, r7
  401ef0:	2c1f      	cmp	r4, #31
  401ef2:	468b      	mov	fp, r1
  401ef4:	d90b      	bls.n	401f0e <strstr+0x8e>
  401ef6:	4623      	mov	r3, r4
  401ef8:	4632      	mov	r2, r6
  401efa:	4638      	mov	r0, r7
  401efc:	f7ff fec2 	bl	401c84 <two_way_long_needle>
  401f00:	b005      	add	sp, #20
  401f02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f06:	2000      	movs	r0, #0
  401f08:	b005      	add	sp, #20
  401f0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401f0e:	aa03      	add	r2, sp, #12
  401f10:	4621      	mov	r1, r4
  401f12:	4630      	mov	r0, r6
  401f14:	f7ff fe5c 	bl	401bd0 <critical_factorization>
  401f18:	9903      	ldr	r1, [sp, #12]
  401f1a:	4680      	mov	r8, r0
  401f1c:	4602      	mov	r2, r0
  401f1e:	4431      	add	r1, r6
  401f20:	4630      	mov	r0, r6
  401f22:	f000 f96d 	bl	402200 <memcmp>
  401f26:	2800      	cmp	r0, #0
  401f28:	d157      	bne.n	401fda <strstr+0x15a>
  401f2a:	4681      	mov	r9, r0
  401f2c:	4605      	mov	r5, r0
  401f2e:	46b2      	mov	sl, r6
  401f30:	4658      	mov	r0, fp
  401f32:	f108 33ff 	add.w	r3, r8, #4294967295
  401f36:	9300      	str	r3, [sp, #0]
  401f38:	18f3      	adds	r3, r6, r3
  401f3a:	9301      	str	r3, [sp, #4]
  401f3c:	1966      	adds	r6, r4, r5
  401f3e:	1a32      	subs	r2, r6, r0
  401f40:	2100      	movs	r1, #0
  401f42:	4438      	add	r0, r7
  401f44:	f000 f916 	bl	402174 <memchr>
  401f48:	2800      	cmp	r0, #0
  401f4a:	d1dc      	bne.n	401f06 <strstr+0x86>
  401f4c:	2e00      	cmp	r6, #0
  401f4e:	d0da      	beq.n	401f06 <strstr+0x86>
  401f50:	45c8      	cmp	r8, r9
  401f52:	4643      	mov	r3, r8
  401f54:	bf38      	it	cc
  401f56:	464b      	movcc	r3, r9
  401f58:	429c      	cmp	r4, r3
  401f5a:	d912      	bls.n	401f82 <strstr+0x102>
  401f5c:	195a      	adds	r2, r3, r5
  401f5e:	5cb9      	ldrb	r1, [r7, r2]
  401f60:	f81a 0003 	ldrb.w	r0, [sl, r3]
  401f64:	443a      	add	r2, r7
  401f66:	4288      	cmp	r0, r1
  401f68:	eb0a 0e03 	add.w	lr, sl, r3
  401f6c:	d006      	beq.n	401f7c <strstr+0xfc>
  401f6e:	e02c      	b.n	401fca <strstr+0x14a>
  401f70:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  401f74:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  401f78:	4288      	cmp	r0, r1
  401f7a:	d126      	bne.n	401fca <strstr+0x14a>
  401f7c:	3301      	adds	r3, #1
  401f7e:	429c      	cmp	r4, r3
  401f80:	d1f6      	bne.n	401f70 <strstr+0xf0>
  401f82:	45c8      	cmp	r8, r9
  401f84:	9900      	ldr	r1, [sp, #0]
  401f86:	f240 8083 	bls.w	402090 <strstr+0x210>
  401f8a:	9b00      	ldr	r3, [sp, #0]
  401f8c:	18ea      	adds	r2, r5, r3
  401f8e:	9b01      	ldr	r3, [sp, #4]
  401f90:	5cb8      	ldrb	r0, [r7, r2]
  401f92:	781b      	ldrb	r3, [r3, #0]
  401f94:	443a      	add	r2, r7
  401f96:	4298      	cmp	r0, r3
  401f98:	d17a      	bne.n	402090 <strstr+0x210>
  401f9a:	9801      	ldr	r0, [sp, #4]
  401f9c:	f109 3bff 	add.w	fp, r9, #4294967295
  401fa0:	e006      	b.n	401fb0 <strstr+0x130>
  401fa2:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  401fa6:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  401faa:	45f4      	cmp	ip, lr
  401fac:	d103      	bne.n	401fb6 <strstr+0x136>
  401fae:	4619      	mov	r1, r3
  401fb0:	1e4b      	subs	r3, r1, #1
  401fb2:	455b      	cmp	r3, fp
  401fb4:	d1f5      	bne.n	401fa2 <strstr+0x122>
  401fb6:	f109 0901 	add.w	r9, r9, #1
  401fba:	4589      	cmp	r9, r1
  401fbc:	d857      	bhi.n	40206e <strstr+0x1ee>
  401fbe:	9b03      	ldr	r3, [sp, #12]
  401fc0:	4630      	mov	r0, r6
  401fc2:	441d      	add	r5, r3
  401fc4:	eba4 0903 	sub.w	r9, r4, r3
  401fc8:	e7b8      	b.n	401f3c <strstr+0xbc>
  401fca:	f1c8 0201 	rsb	r2, r8, #1
  401fce:	4415      	add	r5, r2
  401fd0:	441d      	add	r5, r3
  401fd2:	f04f 0900 	mov.w	r9, #0
  401fd6:	4630      	mov	r0, r6
  401fd8:	e7b0      	b.n	401f3c <strstr+0xbc>
  401fda:	eba4 0308 	sub.w	r3, r4, r8
  401fde:	4543      	cmp	r3, r8
  401fe0:	bf38      	it	cc
  401fe2:	4643      	movcc	r3, r8
  401fe4:	f108 39ff 	add.w	r9, r8, #4294967295
  401fe8:	3301      	adds	r3, #1
  401fea:	9303      	str	r3, [sp, #12]
  401fec:	eb06 0309 	add.w	r3, r6, r9
  401ff0:	4658      	mov	r0, fp
  401ff2:	2500      	movs	r5, #0
  401ff4:	46bb      	mov	fp, r7
  401ff6:	469a      	mov	sl, r3
  401ff8:	1967      	adds	r7, r4, r5
  401ffa:	1a3a      	subs	r2, r7, r0
  401ffc:	2100      	movs	r1, #0
  401ffe:	4458      	add	r0, fp
  402000:	f000 f8b8 	bl	402174 <memchr>
  402004:	2800      	cmp	r0, #0
  402006:	f47f af7e 	bne.w	401f06 <strstr+0x86>
  40200a:	2f00      	cmp	r7, #0
  40200c:	f43f af7b 	beq.w	401f06 <strstr+0x86>
  402010:	4544      	cmp	r4, r8
  402012:	d915      	bls.n	402040 <strstr+0x1c0>
  402014:	eb08 0205 	add.w	r2, r8, r5
  402018:	f81b 0002 	ldrb.w	r0, [fp, r2]
  40201c:	f816 3008 	ldrb.w	r3, [r6, r8]
  402020:	445a      	add	r2, fp
  402022:	4298      	cmp	r0, r3
  402024:	eb06 0108 	add.w	r1, r6, r8
  402028:	4643      	mov	r3, r8
  40202a:	d006      	beq.n	40203a <strstr+0x1ba>
  40202c:	e023      	b.n	402076 <strstr+0x1f6>
  40202e:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  402032:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  402036:	4586      	cmp	lr, r0
  402038:	d11d      	bne.n	402076 <strstr+0x1f6>
  40203a:	3301      	adds	r3, #1
  40203c:	429c      	cmp	r4, r3
  40203e:	d1f6      	bne.n	40202e <strstr+0x1ae>
  402040:	f1b9 3fff 	cmp.w	r9, #4294967295
  402044:	d012      	beq.n	40206c <strstr+0x1ec>
  402046:	eb05 0209 	add.w	r2, r5, r9
  40204a:	f81b 1002 	ldrb.w	r1, [fp, r2]
  40204e:	f89a 3000 	ldrb.w	r3, [sl]
  402052:	445a      	add	r2, fp
  402054:	4299      	cmp	r1, r3
  402056:	d114      	bne.n	402082 <strstr+0x202>
  402058:	4653      	mov	r3, sl
  40205a:	e005      	b.n	402068 <strstr+0x1e8>
  40205c:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  402060:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  402064:	4288      	cmp	r0, r1
  402066:	d10c      	bne.n	402082 <strstr+0x202>
  402068:	42b3      	cmp	r3, r6
  40206a:	d1f7      	bne.n	40205c <strstr+0x1dc>
  40206c:	465f      	mov	r7, fp
  40206e:	1978      	adds	r0, r7, r5
  402070:	b005      	add	sp, #20
  402072:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402076:	f1c8 0201 	rsb	r2, r8, #1
  40207a:	4415      	add	r5, r2
  40207c:	441d      	add	r5, r3
  40207e:	4638      	mov	r0, r7
  402080:	e7ba      	b.n	401ff8 <strstr+0x178>
  402082:	9b03      	ldr	r3, [sp, #12]
  402084:	4638      	mov	r0, r7
  402086:	441d      	add	r5, r3
  402088:	e7b6      	b.n	401ff8 <strstr+0x178>
  40208a:	780b      	ldrb	r3, [r1, #0]
  40208c:	b913      	cbnz	r3, 402094 <strstr+0x214>
  40208e:	4770      	bx	lr
  402090:	4641      	mov	r1, r8
  402092:	e790      	b.n	401fb6 <strstr+0x136>
  402094:	2000      	movs	r0, #0
  402096:	4770      	bx	lr

00402098 <__utoa>:
  402098:	b5f0      	push	{r4, r5, r6, r7, lr}
  40209a:	b08b      	sub	sp, #44	; 0x2c
  40209c:	466f      	mov	r7, sp
  40209e:	4615      	mov	r5, r2
  4020a0:	f8df e070 	ldr.w	lr, [pc, #112]	; 402114 <__utoa+0x7c>
  4020a4:	4604      	mov	r4, r0
  4020a6:	460e      	mov	r6, r1
  4020a8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  4020ac:	c70f      	stmia	r7!, {r0, r1, r2, r3}
  4020ae:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
  4020b2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
  4020b4:	e89e 0003 	ldmia.w	lr, {r0, r1}
  4020b8:	1eab      	subs	r3, r5, #2
  4020ba:	f847 0b04 	str.w	r0, [r7], #4
  4020be:	2b22      	cmp	r3, #34	; 0x22
  4020c0:	7039      	strb	r1, [r7, #0]
  4020c2:	d822      	bhi.n	40210a <__utoa+0x72>
  4020c4:	1e71      	subs	r1, r6, #1
  4020c6:	4608      	mov	r0, r1
  4020c8:	2300      	movs	r3, #0
  4020ca:	e000      	b.n	4020ce <__utoa+0x36>
  4020cc:	4613      	mov	r3, r2
  4020ce:	fbb4 f2f5 	udiv	r2, r4, r5
  4020d2:	fb05 4412 	mls	r4, r5, r2, r4
  4020d6:	af0a      	add	r7, sp, #40	; 0x28
  4020d8:	443c      	add	r4, r7
  4020da:	f814 7c28 	ldrb.w	r7, [r4, #-40]
  4020de:	4614      	mov	r4, r2
  4020e0:	f800 7f01 	strb.w	r7, [r0, #1]!
  4020e4:	1c5a      	adds	r2, r3, #1
  4020e6:	2c00      	cmp	r4, #0
  4020e8:	d1f0      	bne.n	4020cc <__utoa+0x34>
  4020ea:	54b4      	strb	r4, [r6, r2]
  4020ec:	18f2      	adds	r2, r6, r3
  4020ee:	b14b      	cbz	r3, 402104 <__utoa+0x6c>
  4020f0:	3401      	adds	r4, #1
  4020f2:	784d      	ldrb	r5, [r1, #1]
  4020f4:	7817      	ldrb	r7, [r2, #0]
  4020f6:	1b18      	subs	r0, r3, r4
  4020f8:	4284      	cmp	r4, r0
  4020fa:	f801 7f01 	strb.w	r7, [r1, #1]!
  4020fe:	f802 5901 	strb.w	r5, [r2], #-1
  402102:	dbf5      	blt.n	4020f0 <__utoa+0x58>
  402104:	4630      	mov	r0, r6
  402106:	b00b      	add	sp, #44	; 0x2c
  402108:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40210a:	2000      	movs	r0, #0
  40210c:	7030      	strb	r0, [r6, #0]
  40210e:	b00b      	add	sp, #44	; 0x2c
  402110:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402112:	bf00      	nop
  402114:	004025f4 	.word	0x004025f4

00402118 <register_fini>:
  402118:	4b02      	ldr	r3, [pc, #8]	; (402124 <register_fini+0xc>)
  40211a:	b113      	cbz	r3, 402122 <register_fini+0xa>
  40211c:	4802      	ldr	r0, [pc, #8]	; (402128 <register_fini+0x10>)
  40211e:	f000 b805 	b.w	40212c <atexit>
  402122:	4770      	bx	lr
  402124:	00000000 	.word	0x00000000
  402128:	00402139 	.word	0x00402139

0040212c <atexit>:
  40212c:	2300      	movs	r3, #0
  40212e:	4601      	mov	r1, r0
  402130:	461a      	mov	r2, r3
  402132:	4618      	mov	r0, r3
  402134:	f000 b908 	b.w	402348 <__register_exitproc>

00402138 <__libc_fini_array>:
  402138:	b538      	push	{r3, r4, r5, lr}
  40213a:	4c0a      	ldr	r4, [pc, #40]	; (402164 <__libc_fini_array+0x2c>)
  40213c:	4d0a      	ldr	r5, [pc, #40]	; (402168 <__libc_fini_array+0x30>)
  40213e:	1b64      	subs	r4, r4, r5
  402140:	10a4      	asrs	r4, r4, #2
  402142:	d00a      	beq.n	40215a <__libc_fini_array+0x22>
  402144:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402148:	3b01      	subs	r3, #1
  40214a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40214e:	3c01      	subs	r4, #1
  402150:	f855 3904 	ldr.w	r3, [r5], #-4
  402154:	4798      	blx	r3
  402156:	2c00      	cmp	r4, #0
  402158:	d1f9      	bne.n	40214e <__libc_fini_array+0x16>
  40215a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40215e:	f000 ba67 	b.w	402630 <_fini>
  402162:	bf00      	nop
  402164:	00402640 	.word	0x00402640
  402168:	0040263c 	.word	0x0040263c

0040216c <__retarget_lock_acquire_recursive>:
  40216c:	4770      	bx	lr
  40216e:	bf00      	nop

00402170 <__retarget_lock_release_recursive>:
  402170:	4770      	bx	lr
  402172:	bf00      	nop

00402174 <memchr>:
  402174:	0783      	lsls	r3, r0, #30
  402176:	b470      	push	{r4, r5, r6}
  402178:	b2cd      	uxtb	r5, r1
  40217a:	d03d      	beq.n	4021f8 <memchr+0x84>
  40217c:	1e54      	subs	r4, r2, #1
  40217e:	b30a      	cbz	r2, 4021c4 <memchr+0x50>
  402180:	7803      	ldrb	r3, [r0, #0]
  402182:	42ab      	cmp	r3, r5
  402184:	d01f      	beq.n	4021c6 <memchr+0x52>
  402186:	1c43      	adds	r3, r0, #1
  402188:	e005      	b.n	402196 <memchr+0x22>
  40218a:	f114 34ff 	adds.w	r4, r4, #4294967295
  40218e:	d319      	bcc.n	4021c4 <memchr+0x50>
  402190:	7802      	ldrb	r2, [r0, #0]
  402192:	42aa      	cmp	r2, r5
  402194:	d017      	beq.n	4021c6 <memchr+0x52>
  402196:	f013 0f03 	tst.w	r3, #3
  40219a:	4618      	mov	r0, r3
  40219c:	f103 0301 	add.w	r3, r3, #1
  4021a0:	d1f3      	bne.n	40218a <memchr+0x16>
  4021a2:	2c03      	cmp	r4, #3
  4021a4:	d811      	bhi.n	4021ca <memchr+0x56>
  4021a6:	b34c      	cbz	r4, 4021fc <memchr+0x88>
  4021a8:	7803      	ldrb	r3, [r0, #0]
  4021aa:	42ab      	cmp	r3, r5
  4021ac:	d00b      	beq.n	4021c6 <memchr+0x52>
  4021ae:	4404      	add	r4, r0
  4021b0:	1c43      	adds	r3, r0, #1
  4021b2:	e002      	b.n	4021ba <memchr+0x46>
  4021b4:	7802      	ldrb	r2, [r0, #0]
  4021b6:	42aa      	cmp	r2, r5
  4021b8:	d005      	beq.n	4021c6 <memchr+0x52>
  4021ba:	429c      	cmp	r4, r3
  4021bc:	4618      	mov	r0, r3
  4021be:	f103 0301 	add.w	r3, r3, #1
  4021c2:	d1f7      	bne.n	4021b4 <memchr+0x40>
  4021c4:	2000      	movs	r0, #0
  4021c6:	bc70      	pop	{r4, r5, r6}
  4021c8:	4770      	bx	lr
  4021ca:	0209      	lsls	r1, r1, #8
  4021cc:	b289      	uxth	r1, r1
  4021ce:	4329      	orrs	r1, r5
  4021d0:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4021d4:	6803      	ldr	r3, [r0, #0]
  4021d6:	4606      	mov	r6, r0
  4021d8:	404b      	eors	r3, r1
  4021da:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  4021de:	ea22 0303 	bic.w	r3, r2, r3
  4021e2:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4021e6:	f100 0004 	add.w	r0, r0, #4
  4021ea:	d103      	bne.n	4021f4 <memchr+0x80>
  4021ec:	3c04      	subs	r4, #4
  4021ee:	2c03      	cmp	r4, #3
  4021f0:	d8f0      	bhi.n	4021d4 <memchr+0x60>
  4021f2:	e7d8      	b.n	4021a6 <memchr+0x32>
  4021f4:	4630      	mov	r0, r6
  4021f6:	e7d7      	b.n	4021a8 <memchr+0x34>
  4021f8:	4614      	mov	r4, r2
  4021fa:	e7d2      	b.n	4021a2 <memchr+0x2e>
  4021fc:	4620      	mov	r0, r4
  4021fe:	e7e2      	b.n	4021c6 <memchr+0x52>

00402200 <memcmp>:
  402200:	2a03      	cmp	r2, #3
  402202:	b470      	push	{r4, r5, r6}
  402204:	d922      	bls.n	40224c <memcmp+0x4c>
  402206:	ea40 0301 	orr.w	r3, r0, r1
  40220a:	079b      	lsls	r3, r3, #30
  40220c:	d011      	beq.n	402232 <memcmp+0x32>
  40220e:	7803      	ldrb	r3, [r0, #0]
  402210:	780c      	ldrb	r4, [r1, #0]
  402212:	42a3      	cmp	r3, r4
  402214:	d11d      	bne.n	402252 <memcmp+0x52>
  402216:	440a      	add	r2, r1
  402218:	3101      	adds	r1, #1
  40221a:	e005      	b.n	402228 <memcmp+0x28>
  40221c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  402220:	f811 4b01 	ldrb.w	r4, [r1], #1
  402224:	42a3      	cmp	r3, r4
  402226:	d114      	bne.n	402252 <memcmp+0x52>
  402228:	4291      	cmp	r1, r2
  40222a:	d1f7      	bne.n	40221c <memcmp+0x1c>
  40222c:	2000      	movs	r0, #0
  40222e:	bc70      	pop	{r4, r5, r6}
  402230:	4770      	bx	lr
  402232:	680d      	ldr	r5, [r1, #0]
  402234:	6806      	ldr	r6, [r0, #0]
  402236:	460c      	mov	r4, r1
  402238:	42ae      	cmp	r6, r5
  40223a:	4603      	mov	r3, r0
  40223c:	f101 0104 	add.w	r1, r1, #4
  402240:	f100 0004 	add.w	r0, r0, #4
  402244:	d108      	bne.n	402258 <memcmp+0x58>
  402246:	3a04      	subs	r2, #4
  402248:	2a03      	cmp	r2, #3
  40224a:	d8f2      	bhi.n	402232 <memcmp+0x32>
  40224c:	2a00      	cmp	r2, #0
  40224e:	d1de      	bne.n	40220e <memcmp+0xe>
  402250:	e7ec      	b.n	40222c <memcmp+0x2c>
  402252:	1b18      	subs	r0, r3, r4
  402254:	bc70      	pop	{r4, r5, r6}
  402256:	4770      	bx	lr
  402258:	4621      	mov	r1, r4
  40225a:	4618      	mov	r0, r3
  40225c:	e7d7      	b.n	40220e <memcmp+0xe>
  40225e:	bf00      	nop

00402260 <strchr>:
  402260:	b2c9      	uxtb	r1, r1
  402262:	2900      	cmp	r1, #0
  402264:	d041      	beq.n	4022ea <strchr+0x8a>
  402266:	0782      	lsls	r2, r0, #30
  402268:	b4f0      	push	{r4, r5, r6, r7}
  40226a:	d067      	beq.n	40233c <strchr+0xdc>
  40226c:	7803      	ldrb	r3, [r0, #0]
  40226e:	2b00      	cmp	r3, #0
  402270:	d068      	beq.n	402344 <strchr+0xe4>
  402272:	4299      	cmp	r1, r3
  402274:	d037      	beq.n	4022e6 <strchr+0x86>
  402276:	1c43      	adds	r3, r0, #1
  402278:	e004      	b.n	402284 <strchr+0x24>
  40227a:	f813 0b01 	ldrb.w	r0, [r3], #1
  40227e:	b390      	cbz	r0, 4022e6 <strchr+0x86>
  402280:	4281      	cmp	r1, r0
  402282:	d02f      	beq.n	4022e4 <strchr+0x84>
  402284:	079a      	lsls	r2, r3, #30
  402286:	461c      	mov	r4, r3
  402288:	d1f7      	bne.n	40227a <strchr+0x1a>
  40228a:	6825      	ldr	r5, [r4, #0]
  40228c:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  402290:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  402294:	ea83 0605 	eor.w	r6, r3, r5
  402298:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  40229c:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  4022a0:	ea20 0006 	bic.w	r0, r0, r6
  4022a4:	ea22 0205 	bic.w	r2, r2, r5
  4022a8:	4302      	orrs	r2, r0
  4022aa:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4022ae:	d111      	bne.n	4022d4 <strchr+0x74>
  4022b0:	4620      	mov	r0, r4
  4022b2:	f850 6f04 	ldr.w	r6, [r0, #4]!
  4022b6:	ea83 0706 	eor.w	r7, r3, r6
  4022ba:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  4022be:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  4022c2:	ea25 0507 	bic.w	r5, r5, r7
  4022c6:	ea22 0206 	bic.w	r2, r2, r6
  4022ca:	432a      	orrs	r2, r5
  4022cc:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4022d0:	d0ef      	beq.n	4022b2 <strchr+0x52>
  4022d2:	4604      	mov	r4, r0
  4022d4:	7820      	ldrb	r0, [r4, #0]
  4022d6:	b918      	cbnz	r0, 4022e0 <strchr+0x80>
  4022d8:	e005      	b.n	4022e6 <strchr+0x86>
  4022da:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  4022de:	b110      	cbz	r0, 4022e6 <strchr+0x86>
  4022e0:	4281      	cmp	r1, r0
  4022e2:	d1fa      	bne.n	4022da <strchr+0x7a>
  4022e4:	4620      	mov	r0, r4
  4022e6:	bcf0      	pop	{r4, r5, r6, r7}
  4022e8:	4770      	bx	lr
  4022ea:	0783      	lsls	r3, r0, #30
  4022ec:	d024      	beq.n	402338 <strchr+0xd8>
  4022ee:	7803      	ldrb	r3, [r0, #0]
  4022f0:	2b00      	cmp	r3, #0
  4022f2:	d0f9      	beq.n	4022e8 <strchr+0x88>
  4022f4:	1c43      	adds	r3, r0, #1
  4022f6:	e003      	b.n	402300 <strchr+0xa0>
  4022f8:	7802      	ldrb	r2, [r0, #0]
  4022fa:	3301      	adds	r3, #1
  4022fc:	2a00      	cmp	r2, #0
  4022fe:	d0f3      	beq.n	4022e8 <strchr+0x88>
  402300:	0799      	lsls	r1, r3, #30
  402302:	4618      	mov	r0, r3
  402304:	d1f8      	bne.n	4022f8 <strchr+0x98>
  402306:	6819      	ldr	r1, [r3, #0]
  402308:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  40230c:	ea22 0201 	bic.w	r2, r2, r1
  402310:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  402314:	d108      	bne.n	402328 <strchr+0xc8>
  402316:	f853 1f04 	ldr.w	r1, [r3, #4]!
  40231a:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  40231e:	ea22 0201 	bic.w	r2, r2, r1
  402322:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  402326:	d0f6      	beq.n	402316 <strchr+0xb6>
  402328:	781a      	ldrb	r2, [r3, #0]
  40232a:	4618      	mov	r0, r3
  40232c:	b142      	cbz	r2, 402340 <strchr+0xe0>
  40232e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  402332:	2b00      	cmp	r3, #0
  402334:	d1fb      	bne.n	40232e <strchr+0xce>
  402336:	4770      	bx	lr
  402338:	4603      	mov	r3, r0
  40233a:	e7e4      	b.n	402306 <strchr+0xa6>
  40233c:	4604      	mov	r4, r0
  40233e:	e7a4      	b.n	40228a <strchr+0x2a>
  402340:	4618      	mov	r0, r3
  402342:	4770      	bx	lr
  402344:	4618      	mov	r0, r3
  402346:	e7ce      	b.n	4022e6 <strchr+0x86>

00402348 <__register_exitproc>:
  402348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40234c:	4d2c      	ldr	r5, [pc, #176]	; (402400 <__register_exitproc+0xb8>)
  40234e:	4606      	mov	r6, r0
  402350:	6828      	ldr	r0, [r5, #0]
  402352:	4698      	mov	r8, r3
  402354:	460f      	mov	r7, r1
  402356:	4691      	mov	r9, r2
  402358:	f7ff ff08 	bl	40216c <__retarget_lock_acquire_recursive>
  40235c:	4b29      	ldr	r3, [pc, #164]	; (402404 <__register_exitproc+0xbc>)
  40235e:	681c      	ldr	r4, [r3, #0]
  402360:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  402364:	2b00      	cmp	r3, #0
  402366:	d03e      	beq.n	4023e6 <__register_exitproc+0x9e>
  402368:	685a      	ldr	r2, [r3, #4]
  40236a:	2a1f      	cmp	r2, #31
  40236c:	dc1c      	bgt.n	4023a8 <__register_exitproc+0x60>
  40236e:	f102 0e01 	add.w	lr, r2, #1
  402372:	b176      	cbz	r6, 402392 <__register_exitproc+0x4a>
  402374:	2101      	movs	r1, #1
  402376:	eb03 0482 	add.w	r4, r3, r2, lsl #2
  40237a:	f8c4 9088 	str.w	r9, [r4, #136]	; 0x88
  40237e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  402382:	4091      	lsls	r1, r2
  402384:	4308      	orrs	r0, r1
  402386:	2e02      	cmp	r6, #2
  402388:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40238c:	f8c4 8108 	str.w	r8, [r4, #264]	; 0x108
  402390:	d023      	beq.n	4023da <__register_exitproc+0x92>
  402392:	3202      	adds	r2, #2
  402394:	f8c3 e004 	str.w	lr, [r3, #4]
  402398:	6828      	ldr	r0, [r5, #0]
  40239a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40239e:	f7ff fee7 	bl	402170 <__retarget_lock_release_recursive>
  4023a2:	2000      	movs	r0, #0
  4023a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4023a8:	4b17      	ldr	r3, [pc, #92]	; (402408 <__register_exitproc+0xc0>)
  4023aa:	b30b      	cbz	r3, 4023f0 <__register_exitproc+0xa8>
  4023ac:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4023b0:	f3af 8000 	nop.w
  4023b4:	4603      	mov	r3, r0
  4023b6:	b1d8      	cbz	r0, 4023f0 <__register_exitproc+0xa8>
  4023b8:	2000      	movs	r0, #0
  4023ba:	f8d4 1148 	ldr.w	r1, [r4, #328]	; 0x148
  4023be:	f04f 0e01 	mov.w	lr, #1
  4023c2:	6058      	str	r0, [r3, #4]
  4023c4:	6019      	str	r1, [r3, #0]
  4023c6:	4602      	mov	r2, r0
  4023c8:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4023cc:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4023d0:	f8c3 018c 	str.w	r0, [r3, #396]	; 0x18c
  4023d4:	2e00      	cmp	r6, #0
  4023d6:	d0dc      	beq.n	402392 <__register_exitproc+0x4a>
  4023d8:	e7cc      	b.n	402374 <__register_exitproc+0x2c>
  4023da:	f8d3 018c 	ldr.w	r0, [r3, #396]	; 0x18c
  4023de:	4301      	orrs	r1, r0
  4023e0:	f8c3 118c 	str.w	r1, [r3, #396]	; 0x18c
  4023e4:	e7d5      	b.n	402392 <__register_exitproc+0x4a>
  4023e6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4023ea:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4023ee:	e7bb      	b.n	402368 <__register_exitproc+0x20>
  4023f0:	6828      	ldr	r0, [r5, #0]
  4023f2:	f7ff febd 	bl	402170 <__retarget_lock_release_recursive>
  4023f6:	f04f 30ff 	mov.w	r0, #4294967295
  4023fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4023fe:	bf00      	nop
  402400:	20000438 	.word	0x20000438
  402404:	004025f0 	.word	0x004025f0
  402408:	00000000 	.word	0x00000000
  40240c:	00000001 	.word	0x00000001
  402410:	00000002 	.word	0x00000002
  402414:	00000004 	.word	0x00000004
  402418:	00000008 	.word	0x00000008
  40241c:	00000010 	.word	0x00000010
  402420:	00000020 	.word	0x00000020
  402424:	00000040 	.word	0x00000040
  402428:	00000080 	.word	0x00000080
  40242c:	00000100 	.word	0x00000100
  402430:	00000200 	.word	0x00000200
  402434:	00000400 	.word	0x00000400
  402438:	20202020 	.word	0x20202020
  40243c:	20202020 	.word	0x20202020
  402440:	20202020 	.word	0x20202020
  402444:	20202020 	.word	0x20202020
  402448:	00002020 	.word	0x00002020
	...
  402458:	0000000a 	.word	0x0000000a
  40245c:	6f64656c 	.word	0x6f64656c
  402460:	00006666 	.word	0x00006666
  402464:	6f64656c 	.word	0x6f64656c
  402468:	0000006e 	.word	0x0000006e
  40246c:	433e703c 	.word	0x433e703c
  402470:	65727275 	.word	0x65727275
  402474:	6c20746e 	.word	0x6c20746e
  402478:	74686769 	.word	0x74686769
  40247c:	702f3c3a 	.word	0x702f3c3a
  402480:	0000003e 	.word	0x0000003e
  402484:	0000002e 	.word	0x0000002e
  402488:	6c6f7620 	.word	0x6c6f7620
  40248c:	00007374 	.word	0x00007374
  402490:	6f622f3c 	.word	0x6f622f3c
  402494:	3c3e7964 	.word	0x3c3e7964
  402498:	6d74682f 	.word	0x6d74682f
  40249c:	00003e6c 	.word	0x00003e6c
  4024a0:	4c3e703c 	.word	0x4c3e703c
  4024a4:	43204445 	.word	0x43204445
  4024a8:	72746e6f 	.word	0x72746e6f
  4024ac:	3c3a6c6f 	.word	0x3c3a6c6f
  4024b0:	3c3e702f 	.word	0x3c3e702f
  4024b4:	6d726f66 	.word	0x6d726f66
  4024b8:	74636120 	.word	0x74636120
  4024bc:	3d6e6f69 	.word	0x3d6e6f69
  4024c0:	64656c22 	.word	0x64656c22
  4024c4:	3e226e6f 	.word	0x3e226e6f
  4024c8:	706e693c 	.word	0x706e693c
  4024cc:	74207475 	.word	0x74207475
  4024d0:	3d657079 	.word	0x3d657079
  4024d4:	62757322 	.word	0x62757322
  4024d8:	2274696d 	.word	0x2274696d
  4024dc:	6c617620 	.word	0x6c617620
  4024e0:	223d6575 	.word	0x223d6575
  4024e4:	6e727554 	.word	0x6e727554
  4024e8:	65687420 	.word	0x65687420
  4024ec:	44454c20 	.word	0x44454c20
  4024f0:	216e6f20 	.word	0x216e6f20
  4024f4:	3e2f2022 	.word	0x3e2f2022
  4024f8:	6f662f3c 	.word	0x6f662f3c
  4024fc:	203e6d72 	.word	0x203e6d72
  402500:	726f663c 	.word	0x726f663c
  402504:	6361206d 	.word	0x6361206d
  402508:	6e6f6974 	.word	0x6e6f6974
  40250c:	656c223d 	.word	0x656c223d
  402510:	66666f64 	.word	0x66666f64
  402514:	693c3e22 	.word	0x693c3e22
  402518:	7475706e 	.word	0x7475706e
  40251c:	70797420 	.word	0x70797420
  402520:	73223d65 	.word	0x73223d65
  402524:	696d6275 	.word	0x696d6275
  402528:	76202274 	.word	0x76202274
  40252c:	65756c61 	.word	0x65756c61
  402530:	7554223d 	.word	0x7554223d
  402534:	74206e72 	.word	0x74206e72
  402538:	4c206568 	.word	0x4c206568
  40253c:	6f204445 	.word	0x6f204445
  402540:	22216666 	.word	0x22216666
  402544:	3c3e2f20 	.word	0x3c3e2f20
  402548:	726f662f 	.word	0x726f662f
  40254c:	00003e6d 	.word	0x00003e6d
  402550:	4f44213c 	.word	0x4f44213c
  402554:	50595443 	.word	0x50595443
  402558:	74682045 	.word	0x74682045
  40255c:	3c3e6c6d 	.word	0x3c3e6c6d
  402560:	6c6d7468 	.word	0x6c6d7468
  402564:	65683c3e 	.word	0x65683c3e
  402568:	3c3e6461 	.word	0x3c3e6461
  40256c:	6c746974 	.word	0x6c746974
  402570:	31453e65 	.word	0x31453e65
  402574:	57203535 	.word	0x57203535
  402578:	53206265 	.word	0x53206265
  40257c:	65767265 	.word	0x65767265
  402580:	65442072 	.word	0x65442072
  402584:	57206f6d 	.word	0x57206f6d
  402588:	61706265 	.word	0x61706265
  40258c:	2f3c6567 	.word	0x2f3c6567
  402590:	6c746974 	.word	0x6c746974
  402594:	6d3c3e65 	.word	0x6d3c3e65
  402598:	20617465 	.word	0x20617465
  40259c:	70747468 	.word	0x70747468
  4025a0:	7571652d 	.word	0x7571652d
  4025a4:	223d7669 	.word	0x223d7669
  4025a8:	72666572 	.word	0x72666572
  4025ac:	22687365 	.word	0x22687365
  4025b0:	6e6f6320 	.word	0x6e6f6320
  4025b4:	746e6574 	.word	0x746e6574
  4025b8:	2235223d 	.word	0x2235223d
  4025bc:	682f3c3e 	.word	0x682f3c3e
  4025c0:	3e646165 	.word	0x3e646165
  4025c4:	646f623c 	.word	0x646f623c
  4025c8:	683c3e79 	.word	0x683c3e79
  4025cc:	31453e31 	.word	0x31453e31
  4025d0:	57203535 	.word	0x57203535
  4025d4:	53206265 	.word	0x53206265
  4025d8:	65767265 	.word	0x65767265
  4025dc:	65442072 	.word	0x65442072
  4025e0:	57206f6d 	.word	0x57206f6d
  4025e4:	61706265 	.word	0x61706265
  4025e8:	2f3c6567 	.word	0x2f3c6567
  4025ec:	003e3168 	.word	0x003e3168

004025f0 <_global_impure_ptr>:
  4025f0:	20000010 33323130 37363534 62613938     ... 0123456789ab
  402600:	66656463 6a696867 6e6d6c6b 7271706f     cdefghijklmnopqr
  402610:	76757473 7a797877 00000000              stuvwxyz....

0040261c <_init>:
  40261c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40261e:	bf00      	nop
  402620:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402622:	bc08      	pop	{r3}
  402624:	469e      	mov	lr, r3
  402626:	4770      	bx	lr

00402628 <__init_array_start>:
  402628:	00402119 	.word	0x00402119

0040262c <__frame_dummy_init_array_entry>:
  40262c:	004000f1                                ..@.

00402630 <_fini>:
  402630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402632:	bf00      	nop
  402634:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402636:	bc08      	pop	{r3}
  402638:	469e      	mov	lr, r3
  40263a:	4770      	bx	lr

0040263c <__fini_array_start>:
  40263c:	004000cd 	.word	0x004000cd
