{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 25 16:34:31 2018 " "Info: Processing started: Fri May 25 16:34:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "M " "Info: Assuming node \"M\" is an undefined clock" {  } { { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -496 344 512 -480 "M" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "M register register mov:inst13\|74198:inst\|117 mov:inst13\|74198:inst\|117 405.02 MHz Internal " "Info: Clock \"M\" Internal fmax is restricted to 405.02 MHz between source register \"mov:inst13\|74198:inst\|117\" and destination register \"mov:inst13\|74198:inst\|117\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.632 ns + Longest register register " "Info: + Longest register to register delay is 1.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mov:inst13\|74198:inst\|117 1 REG LCFF_X16_Y3_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y3_N1; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mov:inst13|74198:inst|117 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.386 ns) + CELL(0.521 ns) 0.907 ns mov:inst13\|74198:inst\|125~134 2 COMB LCCOMB_X16_Y3_N16 1 " "Info: 2: + IC(0.386 ns) + CELL(0.521 ns) = 0.907 ns; Loc. = LCCOMB_X16_Y3_N16; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|125~134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { mov:inst13|74198:inst|117 mov:inst13|74198:inst|125~134 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 576 640 872 "125" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.319 ns) 1.536 ns mov:inst13\|74198:inst\|125~135 3 COMB LCCOMB_X16_Y3_N0 1 " "Info: 3: + IC(0.310 ns) + CELL(0.319 ns) = 1.536 ns; Loc. = LCCOMB_X16_Y3_N0; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|125~135'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.629 ns" { mov:inst13|74198:inst|125~134 mov:inst13|74198:inst|125~135 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 576 640 872 "125" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 1.632 ns mov:inst13\|74198:inst\|117 4 REG LCFF_X16_Y3_N1 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.632 ns; Loc. = LCFF_X16_Y3_N1; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mov:inst13|74198:inst|125~135 mov:inst13|74198:inst|117 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.936 ns ( 57.35 % ) " "Info: Total cell delay = 0.936 ns ( 57.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.696 ns ( 42.65 % ) " "Info: Total interconnect delay = 0.696 ns ( 42.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { mov:inst13|74198:inst|117 mov:inst13|74198:inst|125~134 mov:inst13|74198:inst|125~135 mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.632 ns" { mov:inst13|74198:inst|117 {} mov:inst13|74198:inst|125~134 {} mov:inst13|74198:inst|125~135 {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.386ns 0.310ns 0.000ns } { 0.000ns 0.521ns 0.319ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 3.221 ns + Shortest register " "Info: + Shortest clock path from clock \"M\" to destination register is 3.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -496 344 512 -480 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.602 ns) 3.221 ns mov:inst13\|74198:inst\|117 2 REG LCFF_X16_Y3_N1 4 " "Info: 2: + IC(1.716 ns) + CELL(0.602 ns) = 3.221 ns; Loc. = LCFF_X16_Y3_N1; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { M mov:inst13|74198:inst|117 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 46.72 % ) " "Info: Total cell delay = 1.505 ns ( 46.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.716 ns ( 53.28 % ) " "Info: Total interconnect delay = 1.716 ns ( 53.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.221 ns" { M mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.221 ns" { M {} M~combout {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.000ns 1.716ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M source 3.221 ns - Longest register " "Info: - Longest clock path from clock \"M\" to source register is 3.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -496 344 512 -480 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.602 ns) 3.221 ns mov:inst13\|74198:inst\|117 2 REG LCFF_X16_Y3_N1 4 " "Info: 2: + IC(1.716 ns) + CELL(0.602 ns) = 3.221 ns; Loc. = LCFF_X16_Y3_N1; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { M mov:inst13|74198:inst|117 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 46.72 % ) " "Info: Total cell delay = 1.505 ns ( 46.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.716 ns ( 53.28 % ) " "Info: Total interconnect delay = 1.716 ns ( 53.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.221 ns" { M mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.221 ns" { M {} M~combout {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.000ns 1.716ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.221 ns" { M mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.221 ns" { M {} M~combout {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.000ns 1.716ns } { 0.000ns 0.903ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.221 ns" { M {} M~combout {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.000ns 1.716ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.632 ns" { mov:inst13|74198:inst|117 mov:inst13|74198:inst|125~134 mov:inst13|74198:inst|125~135 mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.632 ns" { mov:inst13|74198:inst|117 {} mov:inst13|74198:inst|125~134 {} mov:inst13|74198:inst|125~135 {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.386ns 0.310ns 0.000ns } { 0.000ns 0.521ns 0.319ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.221 ns" { M mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.221 ns" { M {} M~combout {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.000ns 1.716ns } { 0.000ns 0.903ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.221 ns" { M {} M~combout {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.000ns 1.716ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { mov:inst13|74198:inst|117 {} } {  } {  } "" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "mov:inst13\|74198:inst\|119 S1 M 5.507 ns register " "Info: tsu for register \"mov:inst13\|74198:inst\|119\" (data pin = \"S1\", clock pin = \"M\") is 5.507 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.749 ns + Longest pin register " "Info: + Longest pin to register delay is 8.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns S1 1 PIN PIN_86 20 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_86; Fanout = 20; PIN Node = 'S1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -464 344 512 -448 "S1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.512 ns) + CELL(0.544 ns) 7.949 ns mov:inst13\|74198:inst\|127~134 2 COMB LCCOMB_X16_Y3_N28 1 " "Info: 2: + IC(6.512 ns) + CELL(0.544 ns) = 7.949 ns; Loc. = LCCOMB_X16_Y3_N28; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|127~134'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.056 ns" { S1 mov:inst13|74198:inst|127~134 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 576 640 1224 "127" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.526 ns) + CELL(0.178 ns) 8.653 ns mov:inst13\|74198:inst\|127~135 3 COMB LCCOMB_X17_Y3_N24 1 " "Info: 3: + IC(0.526 ns) + CELL(0.178 ns) = 8.653 ns; Loc. = LCCOMB_X17_Y3_N24; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|127~135'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { mov:inst13|74198:inst|127~134 mov:inst13|74198:inst|127~135 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 576 640 1224 "127" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.749 ns mov:inst13\|74198:inst\|119 4 REG LCFF_X17_Y3_N25 4 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.749 ns; Loc. = LCFF_X17_Y3_N25; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mov:inst13|74198:inst|127~135 mov:inst13|74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.711 ns ( 19.56 % ) " "Info: Total cell delay = 1.711 ns ( 19.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.038 ns ( 80.44 % ) " "Info: Total interconnect delay = 7.038 ns ( 80.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.749 ns" { S1 mov:inst13|74198:inst|127~134 mov:inst13|74198:inst|127~135 mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.749 ns" { S1 {} S1~combout {} mov:inst13|74198:inst|127~134 {} mov:inst13|74198:inst|127~135 {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 6.512ns 0.526ns 0.000ns } { 0.000ns 0.893ns 0.544ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 3.204 ns - Shortest register " "Info: - Shortest clock path from clock \"M\" to destination register is 3.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -496 344 512 -480 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.699 ns) + CELL(0.602 ns) 3.204 ns mov:inst13\|74198:inst\|119 2 REG LCFF_X17_Y3_N25 4 " "Info: 2: + IC(1.699 ns) + CELL(0.602 ns) = 3.204 ns; Loc. = LCFF_X17_Y3_N25; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|119'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.301 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 1184 680 744 1264 "119" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 46.97 % ) " "Info: Total cell delay = 1.505 ns ( 46.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.699 ns ( 53.03 % ) " "Info: Total interconnect delay = 1.699 ns ( 53.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.204 ns" { M {} M~combout {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 1.699ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.749 ns" { S1 mov:inst13|74198:inst|127~134 mov:inst13|74198:inst|127~135 mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.749 ns" { S1 {} S1~combout {} mov:inst13|74198:inst|127~134 {} mov:inst13|74198:inst|127~135 {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 6.512ns 0.526ns 0.000ns } { 0.000ns 0.893ns 0.544ns 0.178ns 0.096ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { M mov:inst13|74198:inst|119 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.204 ns" { M {} M~combout {} mov:inst13|74198:inst|119 {} } { 0.000ns 0.000ns 1.699ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "M O1 mov:inst13\|74198:inst\|114 12.578 ns register " "Info: tco from clock \"M\" to destination pin \"O1\" through register \"mov:inst13\|74198:inst\|114\" is 12.578 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M source 3.221 ns + Longest register " "Info: + Longest clock path from clock \"M\" to source register is 3.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -496 344 512 -480 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.602 ns) 3.221 ns mov:inst13\|74198:inst\|114 2 REG LCFF_X16_Y3_N9 4 " "Info: 2: + IC(1.716 ns) + CELL(0.602 ns) = 3.221 ns; Loc. = LCFF_X16_Y3_N9; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|114'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { M mov:inst13|74198:inst|114 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 46.72 % ) " "Info: Total cell delay = 1.505 ns ( 46.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.716 ns ( 53.28 % ) " "Info: Total interconnect delay = 1.716 ns ( 53.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.221 ns" { M mov:inst13|74198:inst|114 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.221 ns" { M {} M~combout {} mov:inst13|74198:inst|114 {} } { 0.000ns 0.000ns 1.716ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.080 ns + Longest register pin " "Info: + Longest register to pin delay is 9.080 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mov:inst13\|74198:inst\|114 1 REG LCFF_X16_Y3_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y3_N9; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|114'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { mov:inst13|74198:inst|114 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 304 680 744 384 "114" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.859 ns) + CELL(0.521 ns) 2.380 ns 3C1:inst14\|inst1~203 2 COMB LCCOMB_X21_Y8_N28 1 " "Info: 2: + IC(1.859 ns) + CELL(0.521 ns) = 2.380 ns; Loc. = LCCOMB_X21_Y8_N28; Fanout = 1; COMB Node = '3C1:inst14\|inst1~203'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.380 ns" { mov:inst13|74198:inst|114 3C1:inst14|inst1~203 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/3c1/3C1.bdf" { { 144 680 744 192 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.278 ns) 3.828 ns 3C1:inst14\|inst1~205 3 COMB LCCOMB_X17_Y7_N12 1 " "Info: 3: + IC(1.170 ns) + CELL(0.278 ns) = 3.828 ns; Loc. = LCCOMB_X17_Y7_N12; Fanout = 1; COMB Node = '3C1:inst14\|inst1~205'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { 3C1:inst14|inst1~203 3C1:inst14|inst1~205 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/3c1/3C1.bdf" { { 144 680 744 192 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.352 ns) + CELL(2.900 ns) 9.080 ns O1 4 PIN PIN_143 0 " "Info: 4: + IC(2.352 ns) + CELL(2.900 ns) = 9.080 ns; Loc. = PIN_143; Fanout = 0; PIN Node = 'O1'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.252 ns" { 3C1:inst14|inst1~205 O1 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -552 976 1152 -536 "O1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.699 ns ( 40.74 % ) " "Info: Total cell delay = 3.699 ns ( 40.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.381 ns ( 59.26 % ) " "Info: Total interconnect delay = 5.381 ns ( 59.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.080 ns" { mov:inst13|74198:inst|114 3C1:inst14|inst1~203 3C1:inst14|inst1~205 O1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.080 ns" { mov:inst13|74198:inst|114 {} 3C1:inst14|inst1~203 {} 3C1:inst14|inst1~205 {} O1 {} } { 0.000ns 1.859ns 1.170ns 2.352ns } { 0.000ns 0.521ns 0.278ns 2.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.221 ns" { M mov:inst13|74198:inst|114 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.221 ns" { M {} M~combout {} mov:inst13|74198:inst|114 {} } { 0.000ns 0.000ns 1.716ns } { 0.000ns 0.903ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.080 ns" { mov:inst13|74198:inst|114 3C1:inst14|inst1~203 3C1:inst14|inst1~205 O1 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.080 ns" { mov:inst13|74198:inst|114 {} 3C1:inst14|inst1~203 {} 3C1:inst14|inst1~205 {} O1 {} } { 0.000ns 1.859ns 1.170ns 2.352ns } { 0.000ns 0.521ns 0.278ns 2.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "A0 O5 22.582 ns Longest " "Info: Longest tpd from source pin \"A0\" to destination pin \"O5\" is 22.582 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns A0 1 PIN PIN_67 23 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_67; Fanout = 23; PIN Node = 'A0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -768 344 512 -752 "A0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.449 ns) + CELL(0.178 ns) 7.550 ns MUL:inst12\|74285:inst1\|53~9 2 COMB LCCOMB_X17_Y7_N22 3 " "Info: 2: + IC(6.449 ns) + CELL(0.178 ns) = 7.550 ns; Loc. = LCCOMB_X17_Y7_N22; Fanout = 3; COMB Node = 'MUL:inst12\|74285:inst1\|53~9'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.627 ns" { A0 MUL:inst12|74285:inst1|53~9 } "NODE_NAME" } } { "74285.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74285.bdf" { { 1216 376 440 1320 "53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.839 ns) + CELL(0.516 ns) 9.905 ns MUL:inst12\|74284:inst\|25 3 COMB LCCOMB_X23_Y12_N6 5 " "Info: 3: + IC(1.839 ns) + CELL(0.516 ns) = 9.905 ns; Loc. = LCCOMB_X23_Y12_N6; Fanout = 5; COMB Node = 'MUL:inst12\|74284:inst\|25'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.355 ns" { MUL:inst12|74285:inst1|53~9 MUL:inst12|74284:inst|25 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 576 528 592 616 "25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.521 ns) 11.343 ns MUL:inst12\|74284:inst\|87~490 4 COMB LCCOMB_X23_Y10_N22 1 " "Info: 4: + IC(0.917 ns) + CELL(0.521 ns) = 11.343 ns; Loc. = LCCOMB_X23_Y10_N22; Fanout = 1; COMB Node = 'MUL:inst12\|74284:inst\|87~490'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { MUL:inst12|74284:inst|25 MUL:inst12|74284:inst|87~490 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1520 968 1032 1656 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.544 ns) 12.736 ns MUL:inst12\|74284:inst\|87~491 5 COMB LCCOMB_X23_Y10_N8 1 " "Info: 5: + IC(0.849 ns) + CELL(0.544 ns) = 12.736 ns; Loc. = LCCOMB_X23_Y10_N8; Fanout = 1; COMB Node = 'MUL:inst12\|74284:inst\|87~491'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { MUL:inst12|74284:inst|87~490 MUL:inst12|74284:inst|87~491 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1520 968 1032 1656 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.883 ns) + CELL(0.545 ns) 14.164 ns MUL:inst12\|74284:inst\|109~15 6 COMB LCCOMB_X23_Y12_N2 1 " "Info: 6: + IC(0.883 ns) + CELL(0.545 ns) = 14.164 ns; Loc. = LCCOMB_X23_Y12_N2; Fanout = 1; COMB Node = 'MUL:inst12\|74284:inst\|109~15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { MUL:inst12|74284:inst|87~491 MUL:inst12|74284:inst|109~15 } "NODE_NAME" } } { "74284.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74284.bdf" { { 1392 1408 1472 1432 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.456 ns) + CELL(0.178 ns) 15.798 ns 3C1:inst14\|inst14 7 COMB LCCOMB_X16_Y8_N2 1 " "Info: 7: + IC(1.456 ns) + CELL(0.178 ns) = 15.798 ns; Loc. = LCCOMB_X16_Y8_N2; Fanout = 1; COMB Node = '3C1:inst14\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { MUL:inst12|74284:inst|109~15 3C1:inst14|inst14 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/3c1/3C1.bdf" { { 344 304 368 392 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.521 ns) 17.416 ns 3C1:inst14\|inst5 8 COMB LCCOMB_X21_Y8_N20 1 " "Info: 8: + IC(1.097 ns) + CELL(0.521 ns) = 17.416 ns; Loc. = LCCOMB_X21_Y8_N20; Fanout = 1; COMB Node = '3C1:inst14\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { 3C1:inst14|inst14 3C1:inst14|inst5 } "NODE_NAME" } } { "3C1.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/3c1/3C1.bdf" { { 336 680 744 384 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.256 ns) + CELL(2.910 ns) 22.582 ns O5 9 PIN PIN_147 0 " "Info: 9: + IC(2.256 ns) + CELL(2.910 ns) = 22.582 ns; Loc. = PIN_147; Fanout = 0; PIN Node = 'O5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { 3C1:inst14|inst5 O5 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -488 976 1152 -472 "O5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.836 ns ( 30.27 % ) " "Info: Total cell delay = 6.836 ns ( 30.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.746 ns ( 69.73 % ) " "Info: Total interconnect delay = 15.746 ns ( 69.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "22.582 ns" { A0 MUL:inst12|74285:inst1|53~9 MUL:inst12|74284:inst|25 MUL:inst12|74284:inst|87~490 MUL:inst12|74284:inst|87~491 MUL:inst12|74284:inst|109~15 3C1:inst14|inst14 3C1:inst14|inst5 O5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "22.582 ns" { A0 {} A0~combout {} MUL:inst12|74285:inst1|53~9 {} MUL:inst12|74284:inst|25 {} MUL:inst12|74284:inst|87~490 {} MUL:inst12|74284:inst|87~491 {} MUL:inst12|74284:inst|109~15 {} 3C1:inst14|inst14 {} 3C1:inst14|inst5 {} O5 {} } { 0.000ns 0.000ns 6.449ns 1.839ns 0.917ns 0.849ns 0.883ns 1.456ns 1.097ns 2.256ns } { 0.000ns 0.923ns 0.178ns 0.516ns 0.521ns 0.544ns 0.545ns 0.178ns 0.521ns 2.910ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "mov:inst13\|74198:inst\|117 A4 M -2.923 ns register " "Info: th for register \"mov:inst13\|74198:inst\|117\" (data pin = \"A4\", clock pin = \"M\") is -2.923 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "M destination 3.221 ns + Longest register " "Info: + Longest clock path from clock \"M\" to destination register is 3.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.903 ns) 0.903 ns M 1 CLK PIN_82 16 " "Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_82; Fanout = 16; CLK Node = 'M'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -496 344 512 -480 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.602 ns) 3.221 ns mov:inst13\|74198:inst\|117 2 REG LCFF_X16_Y3_N1 4 " "Info: 2: + IC(1.716 ns) + CELL(0.602 ns) = 3.221 ns; Loc. = LCFF_X16_Y3_N1; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.318 ns" { M mov:inst13|74198:inst|117 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.505 ns ( 46.72 % ) " "Info: Total cell delay = 1.505 ns ( 46.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.716 ns ( 53.28 % ) " "Info: Total interconnect delay = 1.716 ns ( 53.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.221 ns" { M mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.221 ns" { M {} M~combout {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.000ns 1.716ns } { 0.000ns 0.903ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.430 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns A4 1 PIN PIN_72 3 " "Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_72; Fanout = 3; PIN Node = 'A4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4 } "NODE_NAME" } } { "../MUL/ALU.bdf" "" { Schematic "D:/Monday/Project/HardWiring/ALU/MUL/ALU.bdf" { { -704 344 512 -688 "A4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.263 ns) + CELL(0.178 ns) 6.334 ns mov:inst13\|74198:inst\|125~135 2 COMB LCCOMB_X16_Y3_N0 1 " "Info: 2: + IC(5.263 ns) + CELL(0.178 ns) = 6.334 ns; Loc. = LCCOMB_X16_Y3_N0; Fanout = 1; COMB Node = 'mov:inst13\|74198:inst\|125~135'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.441 ns" { A4 mov:inst13|74198:inst|125~135 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 576 640 872 "125" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.430 ns mov:inst13\|74198:inst\|117 3 REG LCFF_X16_Y3_N1 4 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.430 ns; Loc. = LCFF_X16_Y3_N1; Fanout = 4; REG Node = 'mov:inst13\|74198:inst\|117'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { mov:inst13|74198:inst|125~135 mov:inst13|74198:inst|117 } "NODE_NAME" } } { "74198.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74198.bdf" { { 832 680 744 912 "117" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.167 ns ( 18.15 % ) " "Info: Total cell delay = 1.167 ns ( 18.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.263 ns ( 81.85 % ) " "Info: Total interconnect delay = 5.263 ns ( 81.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.430 ns" { A4 mov:inst13|74198:inst|125~135 mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.430 ns" { A4 {} A4~combout {} mov:inst13|74198:inst|125~135 {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.000ns 5.263ns 0.000ns } { 0.000ns 0.893ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.221 ns" { M mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.221 ns" { M {} M~combout {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.000ns 1.716ns } { 0.000ns 0.903ns 0.602ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.430 ns" { A4 mov:inst13|74198:inst|125~135 mov:inst13|74198:inst|117 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.430 ns" { A4 {} A4~combout {} mov:inst13|74198:inst|125~135 {} mov:inst13|74198:inst|117 {} } { 0.000ns 0.000ns 5.263ns 0.000ns } { 0.000ns 0.893ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 25 16:34:31 2018 " "Info: Processing ended: Fri May 25 16:34:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
