Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Nov 30 23:03:57 2017
| Host         : LAPTOP-BT7NMSMH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_top_wrapper_timing_summary_routed.rpt -rpx system_top_wrapper_timing_summary_routed.rpx
| Design       : system_top_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.897        0.000                      0                 2293        0.022        0.000                      0                 2293        3.000        0.000                       0                  1027  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                ------------       ----------      --------------
clk_fpga_0                           {0.000 5.000}      10.000          100.000         
system_top_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_system_top_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
  clkfbout_system_top_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                             7.845        0.000                       0                     1  
system_top_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_top_clk_wiz_0_0          1.897        0.000                      0                 2293        0.022        0.000                      0                 2293        4.020        0.000                       0                  1022  
  clkfbout_system_top_clk_wiz_0_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  system_top_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_top_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_top_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_top_clk_wiz_0_0
  To Clock:  clk_out1_system_top_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.897ns  (required time - arrival time)
  Source:                 system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/FSM_sequential_is_MPU6050_Interface_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/sda_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.897ns  (logic 2.245ns (28.430%)  route 5.652ns (71.570%))
  Logic Levels:           10  (LUT5=1 LUT6=6 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 11.480 - 10.000 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.652     1.655    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IPCORE_CLK
    SLICE_X47Y89         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/FSM_sequential_is_MPU6050_Interface_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y89         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/FSM_sequential_is_MPU6050_Interface_reg[0]/Q
                         net (fo=81, routed)          1.333     3.444    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/is_MPU6050_Interface[0]
    SLICE_X41Y92         LUT6 (Prop_lut6_I0_O)        0.124     3.568 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg[7]_i_9/O
                         net (fo=11, routed)          0.890     4.458    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg[7]_i_9_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I3_O)        0.124     4.582 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg[1]_i_4/O
                         net (fo=1, routed)           0.874     5.456    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg[1]_i_4_n_0
    SLICE_X42Y92         LUT5 (Prop_lut5_I0_O)        0.124     5.580 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     5.580    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg[1]_i_3_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I1_O)      0.214     5.794 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr_reg_reg[1]_i_1/O
                         net (fo=2, routed)           0.590     6.385    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/reg_addr[1]
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.297     6.682 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_MPU6050_Interface/IOBUF_inst_i_26/O
                         net (fo=2, routed)           0.416     7.098    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/bit_cnt_reg[1]_1
    SLICE_X40Y90         LUT6 (Prop_lut6_I1_O)        0.124     7.222 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_22/O
                         net (fo=2, routed)           0.456     7.677    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_22_n_0
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124     7.801 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     7.801    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_14_n_0
    SLICE_X40Y87         MUXF7 (Prop_muxf7_I0_O)      0.238     8.039 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     8.039    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_8_n_0
    SLICE_X40Y87         MUXF8 (Prop_muxf8_I0_O)      0.104     8.143 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_3/O
                         net (fo=1, routed)           0.651     8.795    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_3_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.316     9.111 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IOBUF_inst_i_1/O
                         net (fo=3, routed)           0.441     9.552    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/I2C_DATA
    SLICE_X40Y86         FDSE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/sda_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.477    11.480    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/IPCORE_CLK
    SLICE_X40Y86         FDSE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/sda_reg_reg/C
                         clock pessimism              0.114    11.594    
                         clock uncertainty           -0.074    11.520    
    SLICE_X40Y86         FDSE (Setup_fdse_C_D)       -0.071    11.449    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/sda_reg_reg
  -------------------------------------------------------------------
                         required time                         11.449    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  1.897    

Slack (MET) :             2.962ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.631ns  (logic 2.726ns (41.108%)  route 3.905ns (58.892%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.891     1.894    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.419     2.313 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.080     3.393    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.692 f  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           1.127     4.819    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          1.073     6.016    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.140 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16/O
                         net (fo=1, routed)           0.000     6.140    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[2]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.520 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.520    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.739 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.625     7.364    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][0]
    SLICE_X33Y96         LUT3 (Prop_lut3_I0_O)        0.295     7.659 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     7.659    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.191 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.525 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.525    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_6
    SLICE_X33Y97         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.483    11.486    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y97         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.014    11.500    
                         clock uncertainty           -0.074    11.425    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.062    11.487    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                  2.962    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 2.705ns (40.921%)  route 3.905ns (59.079%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.891     1.894    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.419     2.313 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.080     3.393    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.692 f  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           1.127     4.819    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          1.073     6.016    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.140 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16/O
                         net (fo=1, routed)           0.000     6.140    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[2]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.520 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.520    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.739 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.625     7.364    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][0]
    SLICE_X33Y96         LUT3 (Prop_lut3_I0_O)        0.295     7.659 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     7.659    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.191 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.504 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.504    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_4
    SLICE_X33Y97         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.483    11.486    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y97         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.014    11.500    
                         clock uncertainty           -0.074    11.425    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.062    11.487    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                  2.983    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 2.631ns (40.252%)  route 3.905ns (59.748%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.891     1.894    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.419     2.313 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.080     3.393    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.692 f  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           1.127     4.819    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          1.073     6.016    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.140 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16/O
                         net (fo=1, routed)           0.000     6.140    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[2]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.520 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.520    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.739 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.625     7.364    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][0]
    SLICE_X33Y96         LUT3 (Prop_lut3_I0_O)        0.295     7.659 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     7.659    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.191 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.430 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.430    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_5
    SLICE_X33Y97         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.483    11.486    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y97         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.014    11.500    
                         clock uncertainty           -0.074    11.425    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.062    11.487    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                          -8.430    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.073ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 2.615ns (40.106%)  route 3.905ns (59.894%))
  Logic Levels:           8  (CARRY4=4 LUT3=2 LUT6=2)
  Clock Path Skew:        -0.394ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 11.486 - 10.000 ) 
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.891     1.894    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.419     2.313 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=13, routed)          1.080     3.393    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[47]_0[14]
    SLICE_X32Y101        LUT3 (Prop_lut3_I1_O)        0.299     3.692 f  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=4, routed)           1.127     4.819    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_reg_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I5_O)        0.124     4.943 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=35, routed)          1.073     6.016    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/state_reg[0]_rep
    SLICE_X32Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.140 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_16/O
                         net (fo=1, routed)           0.000     6.140    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/S[2]
    SLICE_X32Y95         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.520 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.520    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_11_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.739 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[4]_i_6/O[0]
                         net (fo=1, routed)           0.625     7.364    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[11][0]
    SLICE_X33Y96         LUT3 (Prop_lut3_I0_O)        0.295     7.659 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5/O
                         net (fo=1, routed)           0.000     7.659    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_5_n_0
    SLICE_X33Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.191 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.191    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_0
    SLICE_X33Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.414 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.414    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_7
    SLICE_X33Y97         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.483    11.486    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y97         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.014    11.500    
                         clock uncertainty           -0.074    11.425    
    SLICE_X33Y97         FDRE (Setup_fdre_C_D)        0.062    11.487    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.487    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  3.073    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.535ns (23.528%)  route 4.989ns (76.472%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.695     1.698    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X27Y88         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.894     3.048    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg_n_0_[38]
    SLICE_X33Y89         LUT2 (Prop_lut2_I0_O)        0.149     3.197 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.681     3.879    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.332     4.211 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[2]_INST_0/O
                         net (fo=9, routed)           1.431     5.642    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_ARADDR[0]
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.146     5.788 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_7/O
                         net (fo=10, routed)          0.788     6.576    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_7_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I4_O)        0.328     6.904 f  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_5/O
                         net (fo=1, routed)           0.567     7.471    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_5_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.595 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_2/O
                         net (fo=8, routed)           0.628     8.222    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/E[0]
    SLICE_X36Y92         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.481    11.484    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y92         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[0]/C
                         clock pessimism              0.114    11.598    
                         clock uncertainty           -0.074    11.524    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.169    11.355    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.535ns (23.528%)  route 4.989ns (76.472%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.695     1.698    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X27Y88         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.894     3.048    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg_n_0_[38]
    SLICE_X33Y89         LUT2 (Prop_lut2_I0_O)        0.149     3.197 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.681     3.879    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.332     4.211 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[2]_INST_0/O
                         net (fo=9, routed)           1.431     5.642    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_ARADDR[0]
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.146     5.788 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_7/O
                         net (fo=10, routed)          0.788     6.576    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_7_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I4_O)        0.328     6.904 f  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_5/O
                         net (fo=1, routed)           0.567     7.471    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_5_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.595 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_2/O
                         net (fo=8, routed)           0.628     8.222    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/E[0]
    SLICE_X36Y92         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.481    11.484    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y92         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[1]/C
                         clock pessimism              0.114    11.598    
                         clock uncertainty           -0.074    11.524    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.169    11.355    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.535ns (23.528%)  route 4.989ns (76.472%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.695     1.698    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X27Y88         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.894     3.048    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg_n_0_[38]
    SLICE_X33Y89         LUT2 (Prop_lut2_I0_O)        0.149     3.197 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.681     3.879    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.332     4.211 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[2]_INST_0/O
                         net (fo=9, routed)           1.431     5.642    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_ARADDR[0]
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.146     5.788 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_7/O
                         net (fo=10, routed)          0.788     6.576    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_7_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I4_O)        0.328     6.904 f  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_5/O
                         net (fo=1, routed)           0.567     7.471    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_5_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.595 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_2/O
                         net (fo=8, routed)           0.628     8.222    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/E[0]
    SLICE_X36Y92         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.481    11.484    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y92         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[2]/C
                         clock pessimism              0.114    11.598    
                         clock uncertainty           -0.074    11.524    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.169    11.355    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.535ns (23.528%)  route 4.989ns (76.472%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.695     1.698    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X27Y88         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.894     3.048    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg_n_0_[38]
    SLICE_X33Y89         LUT2 (Prop_lut2_I0_O)        0.149     3.197 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.681     3.879    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.332     4.211 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[2]_INST_0/O
                         net (fo=9, routed)           1.431     5.642    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_ARADDR[0]
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.146     5.788 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_7/O
                         net (fo=10, routed)          0.788     6.576    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_7_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I4_O)        0.328     6.904 f  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_5/O
                         net (fo=1, routed)           0.567     7.471    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_5_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.595 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_2/O
                         net (fo=8, routed)           0.628     8.222    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/E[0]
    SLICE_X36Y92         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.481    11.484    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y92         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[3]/C
                         clock pessimism              0.114    11.598    
                         clock uncertainty           -0.074    11.524    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.169    11.355    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.132ns  (required time - arrival time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@10.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.524ns  (logic 1.535ns (23.528%)  route 4.989ns (76.472%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 11.484 - 10.000 ) 
    Source Clock Delay      (SCD):    1.698ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.695     1.698    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X27Y88         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y88         FDRE (Prop_fdre_C_Q)         0.456     2.154 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[38]/Q
                         net (fo=1, routed)           0.894     3.048    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg_n_0_[38]
    SLICE_X33Y89         LUT2 (Prop_lut2_I0_O)        0.149     3.197 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_axi_araddr[11]_INST_0_i_1/O
                         net (fo=10, routed)          0.681     3.879    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[38]
    SLICE_X31Y86         LUT6 (Prop_lut6_I4_O)        0.332     4.211 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/m_axi_araddr[2]_INST_0/O
                         net (fo=9, routed)           1.431     5.642    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_ARADDR[0]
    SLICE_X32Y93         LUT3 (Prop_lut3_I0_O)        0.146     5.788 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_7/O
                         net (fo=10, routed)          0.788     6.576    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_7_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I4_O)        0.328     6.904 f  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_5/O
                         net (fo=1, routed)           0.567     7.471    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_5_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.595 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_axi_lite_module_inst/write_reg_RegAddr[7]_i_2/O
                         net (fo=8, routed)           0.628     8.222    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/E[0]
    SLICE_X36Y92         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    11.612    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     8.187 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.912    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        1.481    11.484    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X36Y92         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[4]/C
                         clock pessimism              0.114    11.598    
                         clock uncertainty           -0.074    11.524    
    SLICE_X36Y92         FDRE (Setup_fdre_C_CE)      -0.169    11.355    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_axi_lite_inst/u_ADXL345_ip_addr_decoder_inst/write_reg_RegAddr_reg[4]
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                          -8.222    
  -------------------------------------------------------------------
                         slack                                  3.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.661     0.663    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.170     0.974    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y99         SRL16E                                       r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.846     0.848    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.005     0.843    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     0.952    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -0.952    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.310%)  route 0.170ns (54.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.661     0.663    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.170     0.974    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y99         SRL16E                                       r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.846     0.848    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.005     0.843    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     0.937    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.298%)  route 0.177ns (55.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.577ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.575     0.577    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y87         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     0.718 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.177     0.895    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[7]
    SLICE_X26Y88         SRLC32E                                      r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.843     0.845    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.234     0.611    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     0.794    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.475%)  route 0.191ns (57.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.661     0.663    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.191     0.995    system_top_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.887     0.889    system_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.005     0.884    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     0.884    system_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.253%)  route 0.193ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.661     0.663    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     0.804 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.193     0.997    system_top_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  system_top_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.887     0.889    system_top_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_top_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.005     0.884    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     0.884    system_top_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.573     0.575    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     0.772    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X27Y89         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.843     0.845    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.270     0.575    
    SLICE_X27Y89         FDRE (Hold_fdre_C_D)         0.078     0.653    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.573     0.575    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     0.772    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X27Y89         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.843     0.845    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.270     0.575    
    SLICE_X27Y89         FDRE (Hold_fdre_C_D)         0.076     0.651    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.573     0.575    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/Q
                         net (fo=1, routed)           0.056     0.772    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[10]
    SLICE_X27Y89         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.843     0.845    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
                         clock pessimism             -0.270     0.575    
    SLICE_X27Y89         FDRE (Hold_fdre_C_D)         0.075     0.650    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/Unit_Delay_out1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/Unit_Delay1_out1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.209ns (44.007%)  route 0.266ns (55.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.556     0.558    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/IPCORE_CLK
    SLICE_X46Y89         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/Unit_Delay_out1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/Unit_Delay_out1_reg/Q
                         net (fo=9, routed)           0.266     0.988    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/Unit_Delay_out1
    SLICE_X52Y89         LUT6 (Prop_lut6_I4_O)        0.045     1.033 r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/GPLEDs[0]_INST_0/O
                         net (fo=2, routed)           0.000     1.033    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/GPLEDs[0]
    SLICE_X52Y89         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/Unit_Delay1_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.820     0.822    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/IPCORE_CLK
    SLICE_X52Y89         FDRE                                         r  system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/Unit_Delay1_out1_reg[0]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X52Y89         FDRE (Hold_fdre_C_D)         0.091     0.908    system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/Unit_Delay1_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_top_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_system_top_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_top_clk_wiz_0_0 rise@0.000ns - clk_out1_system_top_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.575ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.573     0.575    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDRE (Prop_fdre_C_Q)         0.141     0.716 r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     0.772    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X27Y89         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_top_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_top_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    system_top_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_top_i/clk_wiz_0/inst/clk_out1_system_top_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_top_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1021, routed)        0.843     0.845    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y89         FDRE                                         r  system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.270     0.575    
    SLICE_X27Y89         FDRE (Hold_fdre_C_D)         0.071     0.646    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    system_top_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y85     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X41Y85     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X40Y85     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y86     system_top_i/ADXL345_ip_0/U0/u_ADXL345_ip_dut_inst/u_ADXL345_ip_src_I2C_MPU6050_IP/u_I2C_MasterController/u_i2c_mstr/FSM_sequential_is_i2c_mstr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y84     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq0_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y84     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y85     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y83     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_offset_r_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y97     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y97     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y92     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y90     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y86     system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100    system_top_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_top_clk_wiz_0_0
  To Clock:  clkfbout_system_top_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_top_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    system_top_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_top_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



