
`include "include.v"

module forwarding(
	input [`RS1_WIDTH -1:0]rs1_ex,
	input [`RS2_WIDTH -1:0]rs2_ex,
	input  rd_wb,
	input  write_reg_wb,
	input  rd_mem,
	input  write_reg_mem,
	output [2:0]rs1_forward,
//	output [`RS1_WIDTH -1:0]rs1_forward_data
	output [2:0]rs2_forward
//	output [`RS1_WIDTH -1:0]rs2_forward_data
);

//æ³?: regfile å†…éƒ¨å·²ç»å¤„ç†äº†è¯»å†™å†²çªï¼Œä¸?å¾‹å…ˆå†™åè¯»ï¼Œå› æ­¤è¯»å–regfile	ä¸éœ€è¦å‰é€’wbé˜¶æ®µçš„æ•°æ?
//ä½†æ˜¯idé˜¶æ®µè¯»å–regfile ä»ç„¶éœ?è¦å‰é€’exå’Œmemé˜¶æ®µçš„æŒ‡ä»¤æ‰§è¡Œç»“æ?
//ä¸ºäº†ç®?åŒ–æ“ä½œï¼Œidçš„å‰é€’è¢«è½¬ç§»åˆ°exé˜¶æ®µæ‰§è¡Œï¼Œç›¸åº”åœ°ï¼Œå‰é€’exå’Œmemé˜¶æ®µçš„æŒ‡ä»¤ç»“æœè½¬åŒ–ä¸ºå‰é?’memå’Œwbé˜¶æ®µçš„æŒ‡ä»¤ç»“æ?
//å€¼å¾—æ³¨æ„çš„æ˜¯ï¼Œå¦‚æœåŒæ—¶éœ€è¦å‰é€’å‰ä¸¤ä¸ªé˜¶æ®µçš„æŒ‡ä»¤ç»“æœï¼Œè¦å¦‚ä½•å¤„ç†ï¼Ÿ
//åº”å½“æ³¨æ„åˆ°ï¼Œmemé˜¶æ®µçš„æŒ‡ä»¤ç»“æœæ˜¯æœ?æ–°çš„ï¼Œè?Œä¸”ä¹Ÿç»è¿‡äº†å‰é?’å¤„ç†ï¼Œæ‰?ä»¥ï¼Œæ­¤æ—¶åº”å½“å–memé˜¶æ®µçš„æŒ‡ä»¤ç»“æ?
//ä»¥ä¸Šï¼Œå¼€å§‹ç¼–ç¨‹ï¼

	//å‰é?’wbé˜¶æ®µçš„æ•°æ?  ä½†æ˜¯memé˜¶æ®µä¼˜å…ˆ
	assign rs1_forward[2] = (rd_wb == rs1_ex)? (~rs1_forward[1] & write_reg_wb):1'b0;
	//å‰é?’memé˜¶æ®µçš„æ•°æ? 
	assign rs1_forward[1] = (rd_mem == rs1_ex)? (write_reg_mem):1'b0;
	//ä¸å‰é€?
	assign rs1_forward[0] = ~rs1_forward[2] & ~rs1_forward[1];
	
	//å‰é?’wbé˜¶æ®µçš„æ•°æ?  ä½†æ˜¯memé˜¶æ®µä¼˜å…ˆ
	assign rs2_forward[2] = (rd_wb == rs2_ex)? (~rs2_forward[1] & write_reg_wb):1'b0;
	//å‰é?’memé˜¶æ®µçš„æ•°æ? 
	assign rs2_forward[1] = (rd_mem == rs2_ex)? (write_reg_mem):1'b0;
	//ä¸å‰é€?
	assign rs2_forward[0] = ~rs2_forward[2] & ~rs2_forward[1];
	
	
endmodule