<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/perf_counters.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// Author: Florian Zaruba, ETH Zurich</span>
<a name="l-12"></a><span class="c1">// Date: 06.10.2017</span>
<a name="l-13"></a><span class="c1">// Description: Performance counters</span>
<a name="l-14"></a>
<a name="l-15"></a>
<a name="l-16"></a><span class="k">module</span> <span class="n">perf_counters</span> <span class="k">import</span> <span class="n">ariane_pkg</span><span class="o">::*</span><span class="p">;</span> <span class="p">(</span>
<a name="l-17"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                    <span class="n">clk_i</span><span class="p">,</span>
<a name="l-18"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                    <span class="n">rst_ni</span><span class="p">,</span>
<a name="l-19"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                    <span class="n">debug_mode_i</span><span class="p">,</span> <span class="c1">// debug mode</span>
<a name="l-20"></a>  <span class="c1">// SRAM like interface</span>
<a name="l-21"></a>  <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>                              <span class="n">addr_i</span><span class="p">,</span>   <span class="c1">// read/write address (up to 29 aux counters possible in riscv encoding.h)</span>
<a name="l-22"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                    <span class="n">we_i</span><span class="p">,</span>     <span class="c1">// write enable</span>
<a name="l-23"></a>  <span class="k">input</span>  <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span>                            <span class="n">data_i</span><span class="p">,</span>   <span class="c1">// data to write</span>
<a name="l-24"></a>  <span class="k">output</span> <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span>                            <span class="n">data_o</span><span class="p">,</span>   <span class="c1">// data to read</span>
<a name="l-25"></a>  <span class="c1">// from commit stage</span>
<a name="l-26"></a>  <span class="k">input</span>  <span class="n">scoreboard_entry_t</span> <span class="p">[</span><span class="n">NR_COMMIT_PORTS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">commit_instr_i</span><span class="p">,</span>     <span class="c1">// the instruction we want to commit</span>
<a name="l-27"></a>  <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="n">NR_COMMIT_PORTS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>              <span class="n">commit_ack_i</span><span class="p">,</span>       <span class="c1">// acknowledge that we are indeed committing</span>
<a name="l-28"></a>
<a name="l-29"></a>  <span class="c1">// from L1 caches</span>
<a name="l-30"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                    <span class="n">l1_icache_miss_i</span><span class="p">,</span>
<a name="l-31"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                    <span class="n">l1_dcache_miss_i</span><span class="p">,</span>
<a name="l-32"></a>  <span class="c1">// from MMU</span>
<a name="l-33"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                    <span class="n">itlb_miss_i</span><span class="p">,</span>
<a name="l-34"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                    <span class="n">dtlb_miss_i</span><span class="p">,</span>
<a name="l-35"></a>  <span class="c1">// from issue stage</span>
<a name="l-36"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                    <span class="n">sb_full_i</span><span class="p">,</span>
<a name="l-37"></a>  <span class="c1">// from frontend</span>
<a name="l-38"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                    <span class="n">if_empty_i</span><span class="p">,</span>
<a name="l-39"></a>  <span class="c1">// from PC Gen</span>
<a name="l-40"></a>  <span class="k">input</span>  <span class="n">exception_t</span>                              <span class="n">ex_i</span><span class="p">,</span>
<a name="l-41"></a>  <span class="k">input</span>  <span class="kt">logic</span>                                    <span class="n">eret_i</span><span class="p">,</span>
<a name="l-42"></a>  <span class="k">input</span>  <span class="n">bp_resolve_t</span>                             <span class="n">resolved_branch_i</span>
<a name="l-43"></a><span class="p">);</span>
<a name="l-44"></a>  <span class="k">localparam</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">RegOffset</span> <span class="o">=</span> <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_ML1_ICACHE_MISS</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">;</span>
<a name="l-45"></a>
<a name="l-46"></a>  <span class="kt">logic</span> <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MIF_EMPTY</span> <span class="o">:</span> <span class="n">riscv</span><span class="o">::</span><span class="n">CSR_ML1_ICACHE_MISS</span><span class="p">][</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">perf_counter_d</span><span class="p">,</span> <span class="n">perf_counter_q</span><span class="p">;</span>
<a name="l-47"></a>
<a name="l-48"></a>  <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">perf_counters</span>
<a name="l-49"></a>    <span class="n">perf_counter_d</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">;</span>
<a name="l-50"></a>    <span class="n">data_o</span> <span class="o">=</span> <span class="mb">&#39;b0</span><span class="p">;</span>
<a name="l-51"></a>
<a name="l-52"></a>    <span class="c1">// don&#39;t increment counters in debug mode</span>
<a name="l-53"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">debug_mode_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-54"></a>      <span class="c1">// ------------------------------</span>
<a name="l-55"></a>      <span class="c1">// Update Performance Counters</span>
<a name="l-56"></a>      <span class="c1">// ------------------------------</span>
<a name="l-57"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">l1_icache_miss_i</span><span class="p">)</span>
<a name="l-58"></a>        <span class="n">perf_counter_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_ML1_ICACHE_MISS</span><span class="p">]</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_ML1_ICACHE_MISS</span><span class="p">]</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-59"></a>
<a name="l-60"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">l1_dcache_miss_i</span><span class="p">)</span>
<a name="l-61"></a>        <span class="n">perf_counter_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_ML1_DCACHE_MISS</span><span class="p">]</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_ML1_DCACHE_MISS</span><span class="p">]</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-62"></a>
<a name="l-63"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">itlb_miss_i</span><span class="p">)</span>
<a name="l-64"></a>        <span class="n">perf_counter_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MITLB_MISS</span><span class="p">]</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MITLB_MISS</span><span class="p">]</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-65"></a>
<a name="l-66"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">dtlb_miss_i</span><span class="p">)</span>
<a name="l-67"></a>        <span class="n">perf_counter_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MDTLB_MISS</span><span class="p">]</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MDTLB_MISS</span><span class="p">]</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-68"></a>
<a name="l-69"></a>      <span class="c1">// instruction related perf counters</span>
<a name="l-70"></a>      <span class="k">for</span> <span class="p">(</span><span class="kt">int</span> <span class="kt">unsigned</span> <span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NR_COMMIT_PORTS</span><span class="o">-</span><span class="mi">1</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-71"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">commit_ack_i</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="k">begin</span>
<a name="l-72"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">commit_instr_i</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">fu</span> <span class="o">==</span> <span class="n">LOAD</span><span class="p">)</span>
<a name="l-73"></a>            <span class="n">perf_counter_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MLOAD</span><span class="p">]</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MLOAD</span><span class="p">]</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-74"></a>
<a name="l-75"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">commit_instr_i</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">fu</span> <span class="o">==</span> <span class="n">STORE</span><span class="p">)</span>
<a name="l-76"></a>            <span class="n">perf_counter_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MSTORE</span><span class="p">]</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MSTORE</span><span class="p">]</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-77"></a>
<a name="l-78"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">commit_instr_i</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">fu</span> <span class="o">==</span> <span class="n">CTRL_FLOW</span><span class="p">)</span>
<a name="l-79"></a>            <span class="n">perf_counter_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MBRANCH_JUMP</span><span class="p">]</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MBRANCH_JUMP</span><span class="p">]</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-80"></a>
<a name="l-81"></a>          <span class="c1">// The standard software calling convention uses register x1 to hold the return address on a call</span>
<a name="l-82"></a>          <span class="c1">// the unconditional jump is decoded as ADD op</span>
<a name="l-83"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">commit_instr_i</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">fu</span> <span class="o">==</span> <span class="n">CTRL_FLOW</span> <span class="o">&amp;&amp;</span> <span class="n">commit_instr_i</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">op</span> <span class="o">==</span> <span class="m">&#39;0</span>
<a name="l-84"></a>                                                <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">commit_instr_i</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">rd</span> <span class="o">==</span> <span class="mi">&#39;d1</span> <span class="o">||</span> <span class="n">commit_instr_i</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">rd</span> <span class="o">==</span> <span class="mi">&#39;d1</span><span class="p">))</span>
<a name="l-85"></a>            <span class="n">perf_counter_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MCALL</span><span class="p">]</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MCALL</span><span class="p">]</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-86"></a>
<a name="l-87"></a>          <span class="c1">// Return from call</span>
<a name="l-88"></a>          <span class="k">if</span> <span class="p">(</span><span class="n">commit_instr_i</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">op</span> <span class="o">==</span> <span class="n">JALR</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">commit_instr_i</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">rd</span> <span class="o">==</span> <span class="mi">&#39;d1</span> <span class="o">||</span> <span class="n">commit_instr_i</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">rd</span> <span class="o">==</span> <span class="mi">&#39;d1</span><span class="p">))</span>
<a name="l-89"></a>            <span class="n">perf_counter_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MRET</span><span class="p">]</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MRET</span><span class="p">]</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-90"></a>        <span class="k">end</span>
<a name="l-91"></a>      <span class="k">end</span>
<a name="l-92"></a>
<a name="l-93"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">ex_i</span><span class="p">.</span><span class="n">valid</span><span class="p">)</span>
<a name="l-94"></a>        <span class="n">perf_counter_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MEXCEPTION</span><span class="p">]</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MEXCEPTION</span><span class="p">]</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-95"></a>
<a name="l-96"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">eret_i</span><span class="p">)</span>
<a name="l-97"></a>        <span class="n">perf_counter_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MEXCEPTION_RET</span><span class="p">]</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MEXCEPTION_RET</span><span class="p">]</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-98"></a>
<a name="l-99"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">resolved_branch_i</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="n">resolved_branch_i</span><span class="p">.</span><span class="n">is_mispredict</span><span class="p">)</span>
<a name="l-100"></a>        <span class="n">perf_counter_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MMIS_PREDICT</span><span class="p">]</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MMIS_PREDICT</span><span class="p">]</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-101"></a>
<a name="l-102"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">sb_full_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-103"></a>        <span class="n">perf_counter_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MSB_FULL</span><span class="p">]</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MSB_FULL</span><span class="p">]</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-104"></a>      <span class="k">end</span>
<a name="l-105"></a>
<a name="l-106"></a>      <span class="k">if</span> <span class="p">(</span><span class="n">if_empty_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-107"></a>        <span class="n">perf_counter_d</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MIF_EMPTY</span><span class="p">]</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">CSR_MIF_EMPTY</span><span class="p">]</span> <span class="o">+</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-108"></a>      <span class="k">end</span>
<a name="l-109"></a>    <span class="k">end</span>
<a name="l-110"></a>
<a name="l-111"></a>    <span class="c1">// write after read</span>
<a name="l-112"></a>    <span class="n">data_o</span> <span class="o">=</span> <span class="n">perf_counter_q</span><span class="p">[{</span><span class="n">RegOffset</span><span class="p">,</span><span class="n">addr_i</span><span class="p">}];</span>
<a name="l-113"></a>    <span class="k">if</span> <span class="p">(</span><span class="n">we_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-114"></a>      <span class="n">perf_counter_d</span><span class="p">[{</span><span class="n">RegOffset</span><span class="p">,</span><span class="n">addr_i</span><span class="p">}]</span> <span class="o">=</span> <span class="n">data_i</span><span class="p">;</span>
<a name="l-115"></a>    <span class="k">end</span>
<a name="l-116"></a>  <span class="k">end</span>
<a name="l-117"></a>
<a name="l-118"></a>  <span class="c1">// ----------------</span>
<a name="l-119"></a>  <span class="c1">// Registers</span>
<a name="l-120"></a>  <span class="c1">// ----------------</span>
<a name="l-121"></a>  <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-122"></a>    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-123"></a>      <span class="n">perf_counter_q</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-124"></a>    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-125"></a>      <span class="n">perf_counter_q</span> <span class="o">&lt;=</span> <span class="n">perf_counter_d</span><span class="p">;</span>
<a name="l-126"></a>    <span class="k">end</span>
<a name="l-127"></a>  <span class="k">end</span>
<a name="l-128"></a>
<a name="l-129"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>