<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys</a></h3>
<pre class="test-passed">
description: continuous assignment with net delay test
should_fail: 0
tags: 10.3.3
incdirs: /home/travis/build/SymbiFlow/sv-tests/tests/chapter-10
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-10/10.3.3--cont-assignment-net-delay.sv.html" target="file-frame">tests/chapter-10/10.3.3--cont-assignment-net-delay.sv</a>
time_elapsed: 0.010s
ram usage: 10336 KB
</pre>
<pre class="log">


-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../tests/chapter-10/10.3.3--cont-assignment-net-delay.sv.html" target="file-frame">tests/chapter-10/10.3.3--cont-assignment-net-delay.sv</a>
Parsing SystemVerilog input from `<a href="../../../tests/chapter-10/10.3.3--cont-assignment-net-delay.sv.html" target="file-frame">tests/chapter-10/10.3.3--cont-assignment-net-delay.sv</a>&#39; to AST representation.
Generating RTLIL representation for module `\top&#39;.
Warning: wire &#39;\w&#39; is assigned in a block at <a href="../../../tests/chapter-10/10.3.3--cont-assignment-net-delay.sv.html#l-12" target="file-frame">tests/chapter-10/10.3.3--cont-assignment-net-delay.sv:12</a>.
Successfully finished Verilog frontend.

</pre>
</body>