0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/input_output/input_output.sim/sim_1/impl/timing/xsim/IO_tb_time_impl.v,1593038903,verilog,,C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/input_output/input_output.srcs/sim_1/new/IO_tb.v,,glbl;inputOutput,,,,,,,,
C:/Users/monke/Documents/GitHub/ReconHardware/PynqSoftware/input_output/input_output.srcs/sim_1/new/IO_tb.v,1593038486,verilog,,,,IO_tb,,,,,,,,
