IP,Test_Name,Status,Remarks
RTL_SIM,test_shift_reg_20_test_shift_reg_20_,,
RTL_SIM,soc_top_test_mult_16bit_outreg_,,
RTL_SIM,soc_top_test_mac_32_sclr_FCB,Passed,
RTL_SIM,test_shift_reg_2161_test_shift_reg_2161_,,
RTL_SIM,calibrate_test__PL,,
RTL_SIM,dpram_8x4096_test_dpram_8x4096_test_FCB,,
RTL_SIM,soc_top_test_mult_16bit_inreg_FCB,,
RTL_SIM,soc_top_test_mac_32_preacc_,Failed,NaN
RTL_SIM,pl_ram_test__PL,,
RTL_SIM,soc_top_test_mac_32_arst_,Passed,
RTL_SIM,test_shift_reg_2160_test_shift_reg_2160_,,
RTL_SIM,soc_top_test_test_add8bit_ior_FCB,Failed,NaN
RTL_SIM,soc_top_test_mult_16bit_outreg_FCB,,
RTL_SIM,spram_36x1024_test_spram_36x1024_test_FCB,,
RTL_SIM,dpram_16x2048_test_dpram_16x2048_test_FCB,,
RTL_SIM,soc_top_test_test_and2_FCB,Passed,
RTL_SIM,soc_top_test_test_add8bit_FCB,Failed,NaN
RTL_SIM,enable_test__PL,,
RTL_SIM,ctrl_a_inc_test__PL,,
RTL_SIM,spram_8x4096_test_spram_8x4096_test_FCB,,
RTL_SIM,test_up_counter_sync_test_up_counter_sync_,,
RTL_SIM,soc_top_test_mult_16bit_inreg_,,
RTL_SIM,soc_top_test_mac_32_preacc_FCB,Failed,NaN
RTL_SIM,soc_top_test_test_and2_,Passed,
RTL_SIM,soc_top_test_mac_32_sclr_,Passed,
RTL_SIM,soc_top_test_test_add8bit_ior_,Failed,NaN
RTL_SIM,soc_top_test_eight_mult_20x18_unsigned_regin_FCB,Passed,
RTL_SIM,soc_top_test_mult_14x10_unsigned_FCB,Passed,
RTL_SIM,test_shift_reg_test_shift_reg_,,
RTL_SIM,soc_top_test_eight_mult_20x18_unsigned_,Passed,
RTL_SIM,soc_top_test_test_mux2_1_FCB,Passed,
RTL_SIM,test_up_counter_sync_test_up_counter_sync_FCB,,
RTL_SIM,dpram_32x1024_test_dpram_32x1024_test_FCB,,
RTL_SIM,spram_32x1024_test_spram_32x1024_test_,,
RTL_SIM,soc_top_test_eight_mult_20x18_unsigned_regin_,Passed,
RTL_SIM,soc_top_test_test_mux16_1_,Passed,
RTL_SIM,soc_top_test_eight_mult_20x18_unsigned_FCB,Passed,
RTL_SIM,dpram_8x4096_test_dpram_8x4096_test_,,
RTL_SIM,spram_36x1024_test_spram_36x1024_test_,,
RTL_SIM,spram_18x2048_test_spram_18x2048_test_,,
RTL_SIM,register_wr_test__PL,,
RTL_SIM,soc_top_test_test_mux16_1_FCB,Passed,
RTL_SIM,soc_top_test_test_and6reg_,Passed,
RTL_SIM,mult_8bit_test_mult_8bit_test_FCB,,
RTL_SIM,test_johnson_counter_test_johnson_counter_,,
RTL_SIM,test_up_counter_test_up_counter_FCB,,
RTL_SIM,soc_top_test_mult_8bit_FCB,Passed,
RTL_SIM,dpram_16x2048_test_dpram_16x2048_test_,,
RTL_SIM,soc_top_test_mult_16_signed_,Passed,
RTL_SIM,soc_top_test_mult_16_signed_FCB,Passed,
RTL_SIM,test_gray_counter_test_gray_counter_FCB,,
RTL_SIM,soc_top_test_fir_tap4_unsigned_FCB,Failed,NaN
RTL_SIM,soc_top_test_mult_16bit_ioreg_,,
RTL_SIM,soc_top_test_test_xor5_FCB,Passed,
RTL_SIM,spram_8x4096_test_spram_8x4096_test_,,
RTL_SIM,soc_top_test_test_mux8_1_,Passed,
RTL_SIM,spram_16x2048_test_spram_16x2048_test_,,
RTL_SIM,parity_test__PL,,
RTL_SIM,soc_top_test_mac_32_FCB,Failed,NaN
RTL_SIM,soc_top_test_test_mux8_1_FCB,Passed,
RTL_SIM,soc_top_test_fir_tap4_unsigned_,Failed,NaN
RTL_SIM,soc_top_test_three_mult_14x10_unsigned_FCB,Passed,
RTL_SIM,test_ring_counter_test_ring_counter_,,
RTL_SIM,soc_top_test_test_mux4_1_FCB,Passed,
RTL_SIM,soc_top_test_mac_32_preacc_sclr_,,
RTL_SIM,soc_top_test_test_andorxor_FCB,Passed,
RTL_SIM,soc_top_test_mult_28x20_unsigned_regin_,Failed,NaN
RTL_SIM,soc_top_test_test_mux2_1_,Passed,
RTL_SIM,dpram_32x1024_test_dpram_32x1024_test_,,
RTL_SIM,test_shift_reg_test_shift_reg_FCB,,
RTL_SIM,bist_test__PL,,
RTL_SIM,soc_top_test_two_mult_14x10_unsigned_regin_FCB,,
RTL_SIM,soc_top_test_three_mult_14x10_unsigned_,Passed,
RTL_SIM,spram_16x1024_test_spram_16x1024_test_,,
RTL_SIM,soc_top_test_test_add16bit_FCB,Failed,NaN
RTL_SIM,soc_top_test_mac_32_arst_FCB,Passed,
RTL_SIM,spram_16x2048_test_spram_16x2048_test_FCB,,
RTL_SIM,soc_top_test_test_add8bit_,Failed,NaN
RTL_SIM,soc_top_test_mult_28x20_unsigned_,Passed,
RTL_SIM,soc_top_test_test_andorxor_,Passed,
RTL_SIM,test_up_counter_test_up_counter_,,
RTL_SIM,spram_9x4096_test_spram_9x4096_test_,,
RTL_SIM,test_down_counter_test_down_counter_,,
RTL_SIM,soc_top_test_test_and6reg_FCB,Passed,
RTL_SIM,test_shift_reg_21_test_shift_reg_21_,,
RTL_SIM,spram_9x4096_test_spram_9x4096_test_FCB,,
RTL_SIM,split_test__PL,,
RTL_SIM,soc_top_test_test_and6_FCB,Passed,
RTL_SIM,soc_top_test_mac_32_preacc_sclr_FCB,,
RTL_SIM,spram_32x1024_test_spram_32x1024_test_FCB,,
RTL_SIM,soc_top_test_mult_28x20_unsigned_FCB,Passed,
RTL_SIM,soc_top_test_test_dlatch_,Passed,
RTL_SIM,soc_top_test_test_dlatch_FCB,Passed,
RTL_SIM,spram_16x1024_test_spram_16x1024_test_FCB,,
RTL_SIM,mult_8bit_test_mult_8bit_test_,,
RTL_SIM,soc_top_test_mult_14x10_unsigned_,Passed,
RTL_SIM,dpram_16x1024_test_test_dpram_16x1024_test_test_,,
RTL_SIM,soc_top_test_mult_16bit_ioreg_FCB,,
RTL_SIM,soc_top_test_mac_32_,Failed,NaN
RTL_SIM,test_down_counter_test_down_counter_FCB,,
RTL_SIM,spram_18x2048_test_spram_18x2048_test_FCB,,
RTL_SIM,ctrl_s_inc_d_test__PL,,
RTL_SIM,fail_bist_test__PL,,
RTL_SIM,soc_top_test_test_xor5_,Passed,
RTL_SIM,dpram_16x1024_test_test_dpram_16x1024_test_test_FCB,,
RTL_SIM,soc_top_test_mult_28x20_unsigned_regin_FCB,Failed,NaN
RTL_SIM,test_ring_counter_test_ring_counter_FCB,,
RTL_SIM,soc_top_test_two_mult_14x10_unsigned_regin_,,
RTL_SIM,soc_top_test_test_mux4_1_,Passed,
RTL_SIM,ctrl_s_inc_test__PL,,
RTL_SIM,soc_top_test_mult_8bit_,Passed,
RTL_SIM,test_gray_counter_test_gray_counter_,,
RTL_SIM,soc_top_test_test_and6_,Passed,
RTL_SIM,soc_top_test_test_add16bit_,Failed,NaN
RTL_SIM,soc_top_test_test_dlatch_rs_FCB,Passed,
RTL_SIM,test_johnson_counter_test_johnson_counter_FCB,,
RTL_SIM,soc_top_test_test_dlatch_rs_,Passed,
