;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #12, @60
	SUB #12, @0
	SUB <12, @-100
	SUB 12, @10
	JMN -1, @-20
	JMN -1, @-20
	SUB 12, @10
	SUB 12, @10
	DAT #20, <12
	SUB -207, <-120
	SUB #12, @100
	JMP 0, #2
	JMP @12, #200
	JMP @12, #200
	SUB -207, <-120
	DJN 1, @-1
	SUB 300, 90
	SUB 300, 90
	JMP @300, 90
	SUB 300, 90
	SUB 380, 90
	JMP @300, 90
	SUB #12, @200
	SPL 600, -40
	SLT 121, 3
	SUB @-127, 100
	SUB #12, @100
	SPL 600, -40
	SUB #121, 100
	SUB #12, @100
	SUB #12, @100
	SPL 0, -40
	SUB 300, 90
	ADD #270, <3
	DJN 20, <12
	ADD #270, <3
	SUB 300, 90
	ADD 3, 20
	JMN 20, <12
	ADD 3, 20
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <402
	SPL 0, <402
	ADD #270, <1
