
Brushed_Motor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000019a4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001a64  08001a64  00002a64  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001a94  08001a94  0000300c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08001a94  08001a94  0000300c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08001a94  08001a94  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001a94  08001a94  00002a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001a98  08001a98  00002a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08001a9c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  2000000c  08001aa8  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000d4  08001aa8  000030d4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ba47  00000000  00000000  00003034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c2d  00000000  00000000  0000ea7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00005e51  00000000  00000000  000106a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000980  00000000  00000000  00016500  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000096a  00000000  00000000  00016e80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00017c05  00000000  00000000  000177ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000d212  00000000  00000000  0002f3ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008bcf0  00000000  00000000  0003c601  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c82f1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000018c8  00000000  00000000  000c8334  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  000c9bfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001a4c 	.word	0x08001a4c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001a4c 	.word	0x08001a4c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			@ (mov r8, r8)

08000220 <HAL_CAN_RxFifo0MsgPendingCallback>:
	SLOW_DECAY
}CAR_STATE;

volatile CAR_STATE current_state; // no optimization

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *can){
 8000220:	b570      	push	{r4, r5, r6, lr}
	if(HAL_CAN_GetRxMessage(can,CAN_FILTER_FIFO0, &RxHeader, RxMessage ) == HAL_OK){
 8000222:	4c0a      	ldr	r4, [pc, #40]	@ (800024c <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000224:	4d0a      	ldr	r5, [pc, #40]	@ (8000250 <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8000226:	0023      	movs	r3, r4
 8000228:	002a      	movs	r2, r5
 800022a:	2100      	movs	r1, #0
 800022c:	f000 fc13 	bl	8000a56 <HAL_CAN_GetRxMessage>
 8000230:	2800      	cmp	r0, #0
 8000232:	d10a      	bne.n	800024a <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>

		HAL_GPIO_TogglePin(DBGLED1_GPIO_Port, DBGLED1_Pin);
 8000234:	2090      	movs	r0, #144	@ 0x90
 8000236:	2140      	movs	r1, #64	@ 0x40
 8000238:	05c0      	lsls	r0, r0, #23
 800023a:	f000 feb5 	bl	8000fa8 <HAL_GPIO_TogglePin>
		if(RxHeader.StdId == ACC_ID){
 800023e:	682b      	ldr	r3, [r5, #0]
 8000240:	2b03      	cmp	r3, #3
 8000242:	d102      	bne.n	800024a <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
			speed = (uint8_t)RxMessage[0];
 8000244:	7822      	ldrb	r2, [r4, #0]
 8000246:	4b03      	ldr	r3, [pc, #12]	@ (8000254 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 8000248:	701a      	strb	r2, [r3, #0]

		}
	}


}
 800024a:	bd70      	pop	{r4, r5, r6, pc}
 800024c:	20000055 	.word	0x20000055
 8000250:	20000038 	.word	0x20000038
 8000254:	20000054 	.word	0x20000054

08000258 <update_car_state>:
void update_car_state(){
 8000258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	switch(current_state){
 800025a:	4d49      	ldr	r5, [pc, #292]	@ (8000380 <update_car_state+0x128>)
 800025c:	4f49      	ldr	r7, [pc, #292]	@ (8000384 <update_car_state+0x12c>)
 800025e:	782b      	ldrb	r3, [r5, #0]
 8000260:	b2dc      	uxtb	r4, r3
 8000262:	2b01      	cmp	r3, #1
 8000264:	d023      	beq.n	80002ae <update_car_state+0x56>
 8000266:	2c02      	cmp	r4, #2
 8000268:	d048      	beq.n	80002fc <update_car_state+0xa4>
 800026a:	4e47      	ldr	r6, [pc, #284]	@ (8000388 <update_car_state+0x130>)
 800026c:	2c00      	cmp	r4, #0
 800026e:	d000      	beq.n	8000272 <update_car_state+0x1a>
 8000270:	e06f      	b.n	8000352 <update_car_state+0xfa>
		case REST:
			// High Side Siwtch is Off, Low Side Switch is Off
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000272:	2090      	movs	r0, #144	@ 0x90
 8000274:	0022      	movs	r2, r4
 8000276:	2120      	movs	r1, #32
 8000278:	05c0      	lsls	r0, r0, #23
 800027a:	f000 fe8f 	bl	8000f9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800027e:	2090      	movs	r0, #144	@ 0x90
 8000280:	0022      	movs	r2, r4
 8000282:	2110      	movs	r1, #16
 8000284:	05c0      	lsls	r0, r0, #23
 8000286:	f000 fe89 	bl	8000f9c <HAL_GPIO_WritePin>
			TIM16->CCR1 = 0;

			if(speed>0){
 800028a:	4b40      	ldr	r3, [pc, #256]	@ (800038c <update_car_state+0x134>)
			TIM16->CCR1 = 0;
 800028c:	637c      	str	r4, [r7, #52]	@ 0x34
			if(speed>0){
 800028e:	781b      	ldrb	r3, [r3, #0]
 8000290:	b2da      	uxtb	r2, r3
 8000292:	2b00      	cmp	r3, #0
 8000294:	d101      	bne.n	800029a <update_car_state+0x42>
 8000296:	7032      	strb	r2, [r6, #0]
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // R2
			current_state = REST;
			DECAY_REST_COUNT = DECAY_DRIVE_COUNT = DRIVE_DECAY_COUNT = REST_DRIVE_COUNT = 0;
			break;
	}
}
 8000298:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				REST_DRIVE_COUNT += 1;
 800029a:	7833      	ldrb	r3, [r6, #0]
 800029c:	3301      	adds	r3, #1
 800029e:	b2db      	uxtb	r3, r3
 80002a0:	7033      	strb	r3, [r6, #0]
			if(REST_DRIVE_COUNT > TRANS_DEBOUNCE_LOOPS){
 80002a2:	2b32      	cmp	r3, #50	@ 0x32
 80002a4:	d9f8      	bls.n	8000298 <update_car_state+0x40>
				current_state = DRIVE;
 80002a6:	2301      	movs	r3, #1
				REST_DRIVE_COUNT = 0;
 80002a8:	7034      	strb	r4, [r6, #0]
				current_state = DRIVE;
 80002aa:	702b      	strb	r3, [r5, #0]
				REST_DRIVE_COUNT = 0;
 80002ac:	e7f4      	b.n	8000298 <update_car_state+0x40>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // R2
 80002ae:	2090      	movs	r0, #144	@ 0x90
 80002b0:	0022      	movs	r2, r4
 80002b2:	2120      	movs	r1, #32
 80002b4:	05c0      	lsls	r0, r0, #23
 80002b6:	f000 fe71 	bl	8000f9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET); // R1
 80002ba:	2090      	movs	r0, #144	@ 0x90
 80002bc:	0022      	movs	r2, r4
 80002be:	2110      	movs	r1, #16
 80002c0:	05c0      	lsls	r0, r0, #23
 80002c2:	f000 fe6b 	bl	8000f9c <HAL_GPIO_WritePin>
			TIM16->CCR1 = (uint32_t)(((uint32_t)speed * TIM16->ARR * 8) / (25 * 10));
 80002c6:	4c31      	ldr	r4, [pc, #196]	@ (800038c <update_car_state+0x134>)
 80002c8:	21fa      	movs	r1, #250	@ 0xfa
 80002ca:	7823      	ldrb	r3, [r4, #0]
 80002cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80002ce:	4358      	muls	r0, r3
 80002d0:	00c0      	lsls	r0, r0, #3
 80002d2:	f7ff ff19 	bl	8000108 <__udivsi3>
 80002d6:	6378      	str	r0, [r7, #52]	@ 0x34
			if(speed == 0){
 80002d8:	7823      	ldrb	r3, [r4, #0]
 80002da:	4a2d      	ldr	r2, [pc, #180]	@ (8000390 <update_car_state+0x138>)
 80002dc:	b2d9      	uxtb	r1, r3
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d002      	beq.n	80002e8 <update_car_state+0x90>
 80002e2:	2300      	movs	r3, #0
 80002e4:	7013      	strb	r3, [r2, #0]
			if(DRIVE_DECAY_COUNT > TRANS_DEBOUNCE_LOOPS){
 80002e6:	e7d7      	b.n	8000298 <update_car_state+0x40>
				DRIVE_DECAY_COUNT += 1;
 80002e8:	7813      	ldrb	r3, [r2, #0]
 80002ea:	3301      	adds	r3, #1
 80002ec:	b2db      	uxtb	r3, r3
 80002ee:	7013      	strb	r3, [r2, #0]
			if(DRIVE_DECAY_COUNT > TRANS_DEBOUNCE_LOOPS){
 80002f0:	2b32      	cmp	r3, #50	@ 0x32
 80002f2:	d9d1      	bls.n	8000298 <update_car_state+0x40>
				current_state = SLOW_DECAY;
 80002f4:	2302      	movs	r3, #2
				DRIVE_DECAY_COUNT = 0;
 80002f6:	7011      	strb	r1, [r2, #0]
				current_state = SLOW_DECAY;
 80002f8:	702b      	strb	r3, [r5, #0]
				DRIVE_DECAY_COUNT = 0;
 80002fa:	e7cd      	b.n	8000298 <update_car_state+0x40>
			TIM16->CCR1 = 0;
 80002fc:	2400      	movs	r4, #0
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // R1
 80002fe:	2090      	movs	r0, #144	@ 0x90
 8000300:	0022      	movs	r2, r4
 8000302:	2110      	movs	r1, #16
 8000304:	05c0      	lsls	r0, r0, #23
			TIM16->CCR1 = 0;
 8000306:	637c      	str	r4, [r7, #52]	@ 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // R1
 8000308:	f000 fe48 	bl	8000f9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // R2
 800030c:	2090      	movs	r0, #144	@ 0x90
 800030e:	2201      	movs	r2, #1
 8000310:	2120      	movs	r1, #32
 8000312:	05c0      	lsls	r0, r0, #23
 8000314:	f000 fe42 	bl	8000f9c <HAL_GPIO_WritePin>
			if(speed == 0 ){
 8000318:	4b1c      	ldr	r3, [pc, #112]	@ (800038c <update_car_state+0x134>)
 800031a:	491e      	ldr	r1, [pc, #120]	@ (8000394 <update_car_state+0x13c>)
 800031c:	781b      	ldrb	r3, [r3, #0]
 800031e:	4a1e      	ldr	r2, [pc, #120]	@ (8000398 <update_car_state+0x140>)
 8000320:	b2d8      	uxtb	r0, r3
 8000322:	42a3      	cmp	r3, r4
 8000324:	d109      	bne.n	800033a <update_car_state+0xe2>
				DECAY_REST_COUNT += 1;
 8000326:	7813      	ldrb	r3, [r2, #0]
				DECAY_DRIVE_COUNT = 0;
 8000328:	7008      	strb	r0, [r1, #0]
				DECAY_REST_COUNT += 1;
 800032a:	3301      	adds	r3, #1
 800032c:	7013      	strb	r3, [r2, #0]
			else if(DECAY_REST_COUNT > TRANS_DEBOUNCE_LOOPS){
 800032e:	b2db      	uxtb	r3, r3
 8000330:	2b32      	cmp	r3, #50	@ 0x32
 8000332:	d9b1      	bls.n	8000298 <update_car_state+0x40>
				DECAY_REST_COUNT = 0;
 8000334:	7010      	strb	r0, [r2, #0]
				current_state = REST;
 8000336:	7028      	strb	r0, [r5, #0]
 8000338:	e7ae      	b.n	8000298 <update_car_state+0x40>
				DECAY_DRIVE_COUNT += 1;
 800033a:	780b      	ldrb	r3, [r1, #0]
				DECAY_REST_COUNT = 0;
 800033c:	7014      	strb	r4, [r2, #0]
				DECAY_DRIVE_COUNT += 1;
 800033e:	3301      	adds	r3, #1
 8000340:	b2db      	uxtb	r3, r3
			if(DECAY_DRIVE_COUNT > TRANS_DEBOUNCE_LOOPS){
 8000342:	2b32      	cmp	r3, #50	@ 0x32
 8000344:	d903      	bls.n	800034e <update_car_state+0xf6>
				current_state = DRIVE;
 8000346:	2301      	movs	r3, #1
				DECAY_DRIVE_COUNT = 0;
 8000348:	700c      	strb	r4, [r1, #0]
				current_state = DRIVE;
 800034a:	702b      	strb	r3, [r5, #0]
 800034c:	e7a4      	b.n	8000298 <update_car_state+0x40>
				DECAY_DRIVE_COUNT += 1;
 800034e:	700b      	strb	r3, [r1, #0]
			else if(DECAY_REST_COUNT > TRANS_DEBOUNCE_LOOPS){
 8000350:	e7a2      	b.n	8000298 <update_car_state+0x40>
			TIM16->CCR1 = 0;
 8000352:	2400      	movs	r4, #0
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // R1
 8000354:	2090      	movs	r0, #144	@ 0x90
 8000356:	0022      	movs	r2, r4
 8000358:	2110      	movs	r1, #16
 800035a:	05c0      	lsls	r0, r0, #23
			TIM16->CCR1 = 0;
 800035c:	637c      	str	r4, [r7, #52]	@ 0x34
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // R1
 800035e:	f000 fe1d 	bl	8000f9c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // R2
 8000362:	2090      	movs	r0, #144	@ 0x90
 8000364:	0022      	movs	r2, r4
 8000366:	2120      	movs	r1, #32
 8000368:	05c0      	lsls	r0, r0, #23
 800036a:	f000 fe17 	bl	8000f9c <HAL_GPIO_WritePin>
			DECAY_REST_COUNT = DECAY_DRIVE_COUNT = DRIVE_DECAY_COUNT = REST_DRIVE_COUNT = 0;
 800036e:	4b08      	ldr	r3, [pc, #32]	@ (8000390 <update_car_state+0x138>)
			current_state = REST;
 8000370:	702c      	strb	r4, [r5, #0]
			DECAY_REST_COUNT = DECAY_DRIVE_COUNT = DRIVE_DECAY_COUNT = REST_DRIVE_COUNT = 0;
 8000372:	701c      	strb	r4, [r3, #0]
 8000374:	4b07      	ldr	r3, [pc, #28]	@ (8000394 <update_car_state+0x13c>)
 8000376:	7034      	strb	r4, [r6, #0]
 8000378:	701c      	strb	r4, [r3, #0]
 800037a:	4b07      	ldr	r3, [pc, #28]	@ (8000398 <update_car_state+0x140>)
 800037c:	701c      	strb	r4, [r3, #0]
}
 800037e:	e78b      	b.n	8000298 <update_car_state+0x40>
 8000380:	20000028 	.word	0x20000028
 8000384:	40014400 	.word	0x40014400
 8000388:	2000002c 	.word	0x2000002c
 800038c:	20000054 	.word	0x20000054
 8000390:	2000002b 	.word	0x2000002b
 8000394:	2000002a 	.word	0x2000002a
 8000398:	20000029 	.word	0x20000029

0800039c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800039c:	b510      	push	{r4, lr}
 800039e:	b092      	sub	sp, #72	@ 0x48
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003a0:	2230      	movs	r2, #48	@ 0x30
 80003a2:	2100      	movs	r1, #0
 80003a4:	a806      	add	r0, sp, #24
 80003a6:	f001 fb25 	bl	80019f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003aa:	2210      	movs	r2, #16
 80003ac:	2100      	movs	r1, #0
 80003ae:	a801      	add	r0, sp, #4
 80003b0:	f001 fb20 	bl	80019f4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80003b4:	2401      	movs	r4, #1
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 80003b6:	2320      	movs	r3, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003b8:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 80003ba:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80003bc:	940d      	str	r4, [sp, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003be:	f000 fdfb 	bl	8000fb8 <HAL_RCC_OscConfig>
 80003c2:	2800      	cmp	r0, #0
 80003c4:	d001      	beq.n	80003ca <SystemClock_Config+0x2e>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003c6:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003c8:	e7fe      	b.n	80003c8 <SystemClock_Config+0x2c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ca:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003cc:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003ce:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003d0:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80003d2:	3b04      	subs	r3, #4
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003d4:	0021      	movs	r1, r4
 80003d6:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80003d8:	9302      	str	r3, [sp, #8]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80003da:	f001 f873 	bl	80014c4 <HAL_RCC_ClockConfig>
 80003de:	2800      	cmp	r0, #0
 80003e0:	d001      	beq.n	80003e6 <SystemClock_Config+0x4a>
 80003e2:	b672      	cpsid	i
  while (1)
 80003e4:	e7fe      	b.n	80003e4 <SystemClock_Config+0x48>
}
 80003e6:	b012      	add	sp, #72	@ 0x48
 80003e8:	bd10      	pop	{r4, pc}
	...

080003ec <main>:
{
 80003ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80003ee:	b095      	sub	sp, #84	@ 0x54
  HAL_Init();
 80003f0:	f000 f9ea 	bl	80007c8 <HAL_Init>
  SystemClock_Config();
 80003f4:	f7ff ffd2 	bl	800039c <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f8:	2214      	movs	r2, #20
 80003fa:	2100      	movs	r1, #0
 80003fc:	a80a      	add	r0, sp, #40	@ 0x28
 80003fe:	f001 faf9 	bl	80019f4 <memset>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000402:	2180      	movs	r1, #128	@ 0x80
 8000404:	4b5a      	ldr	r3, [pc, #360]	@ (8000570 <main+0x184>)
 8000406:	02c9      	lsls	r1, r1, #11
 8000408:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, R1_Pin|R2_Pin|DBGLED1_Pin|DGBLED2_Pin, GPIO_PIN_RESET);
 800040a:	2090      	movs	r0, #144	@ 0x90
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800040c:	430a      	orrs	r2, r1
 800040e:	615a      	str	r2, [r3, #20]
 8000410:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, R1_Pin|R2_Pin|DBGLED1_Pin|DGBLED2_Pin, GPIO_PIN_RESET);
 8000412:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000414:	400a      	ands	r2, r1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000416:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000418:	9201      	str	r2, [sp, #4]
 800041a:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800041c:	695a      	ldr	r2, [r3, #20]
 800041e:	0289      	lsls	r1, r1, #10
 8000420:	430a      	orrs	r2, r1
 8000422:	615a      	str	r2, [r3, #20]
 8000424:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, R1_Pin|R2_Pin|DBGLED1_Pin|DGBLED2_Pin, GPIO_PIN_RESET);
 8000426:	2200      	movs	r2, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000428:	400b      	ands	r3, r1
 800042a:	9302      	str	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, R1_Pin|R2_Pin|DBGLED1_Pin|DGBLED2_Pin, GPIO_PIN_RESET);
 800042c:	21f0      	movs	r1, #240	@ 0xf0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042e:	9b02      	ldr	r3, [sp, #8]
  HAL_GPIO_WritePin(GPIOA, R1_Pin|R2_Pin|DBGLED1_Pin|DGBLED2_Pin, GPIO_PIN_RESET);
 8000430:	f000 fdb4 	bl	8000f9c <HAL_GPIO_WritePin>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000434:	2090      	movs	r0, #144	@ 0x90
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000436:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = R1_Pin|R2_Pin|DBGLED1_Pin|DGBLED2_Pin;
 8000438:	23f0      	movs	r3, #240	@ 0xf0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800043a:	2601      	movs	r6, #1
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800043c:	a90a      	add	r1, sp, #40	@ 0x28
 800043e:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = R1_Pin|R2_Pin|DBGLED1_Pin|DGBLED2_Pin;
 8000440:	930a      	str	r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000442:	940c      	str	r4, [sp, #48]	@ 0x30
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000444:	940d      	str	r4, [sp, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000446:	960b      	str	r6, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000448:	f000 fcf6 	bl	8000e38 <HAL_GPIO_Init>
  hcan.Instance = CAN;
 800044c:	4d49      	ldr	r5, [pc, #292]	@ (8000574 <main+0x188>)
 800044e:	4b4a      	ldr	r3, [pc, #296]	@ (8000578 <main+0x18c>)
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000450:	0028      	movs	r0, r5
  hcan.Instance = CAN;
 8000452:	602b      	str	r3, [r5, #0]
  hcan.Init.Prescaler = 32;
 8000454:	2320      	movs	r3, #32
 8000456:	606b      	str	r3, [r5, #4]
  hcan.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000458:	2390      	movs	r3, #144	@ 0x90
 800045a:	031b      	lsls	r3, r3, #12
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800045c:	60ac      	str	r4, [r5, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800045e:	60ec      	str	r4, [r5, #12]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000460:	616c      	str	r4, [r5, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000462:	61ac      	str	r4, [r5, #24]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000464:	83ac      	strh	r4, [r5, #28]
  hcan.Init.TimeSeg1 = CAN_BS1_10TQ;
 8000466:	612b      	str	r3, [r5, #16]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000468:	f000 f9d0 	bl	800080c <HAL_CAN_Init>
 800046c:	1e04      	subs	r4, r0, #0
 800046e:	d001      	beq.n	8000474 <main+0x88>
 8000470:	b672      	cpsid	i
  while (1)
 8000472:	e7fe      	b.n	8000472 <main+0x86>
	canfilterconfig.FilterIdHigh = ACC_ID << 5;
 8000474:	2760      	movs	r7, #96	@ 0x60
	canfilterconfig.FilterIdLow = 0xFFFF;
 8000476:	4b41      	ldr	r3, [pc, #260]	@ (800057c <main+0x190>)
	canfilterconfig.FilterBank = 0;
 8000478:	900f      	str	r0, [sp, #60]	@ 0x3c
	canfilterconfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800047a:	900e      	str	r0, [sp, #56]	@ 0x38
	canfilterconfig.FilterScale = CAN_FILTERSCALE_16BIT;
 800047c:	9011      	str	r0, [sp, #68]	@ 0x44
	canfilterconfig.SlaveStartFilterBank = 0;
 800047e:	9013      	str	r0, [sp, #76]	@ 0x4c
   HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8000480:	a90a      	add	r1, sp, #40	@ 0x28
 8000482:	0028      	movs	r0, r5
	canfilterconfig.FilterIdLow = 0xFFFF;
 8000484:	930b      	str	r3, [sp, #44]	@ 0x2c
	canfilterconfig.FilterMaskIdHigh = 0xFFFF;
 8000486:	930c      	str	r3, [sp, #48]	@ 0x30
	canfilterconfig.FilterMaskIdLow = 0xFFFF;
 8000488:	930d      	str	r3, [sp, #52]	@ 0x34
	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 800048a:	9612      	str	r6, [sp, #72]	@ 0x48
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDLIST;
 800048c:	9610      	str	r6, [sp, #64]	@ 0x40
	canfilterconfig.FilterIdHigh = ACC_ID << 5;
 800048e:	970a      	str	r7, [sp, #40]	@ 0x28
   HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 8000490:	f000 fa42 	bl	8000918 <HAL_CAN_ConfigFilter>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000494:	221c      	movs	r2, #28
 8000496:	0021      	movs	r1, r4
 8000498:	a803      	add	r0, sp, #12
 800049a:	f001 faab 	bl	80019f4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800049e:	2220      	movs	r2, #32
 80004a0:	0021      	movs	r1, r4
 80004a2:	a80a      	add	r0, sp, #40	@ 0x28
 80004a4:	f001 faa6 	bl	80019f4 <memset>
  htim16.Instance = TIM16;
 80004a8:	4e35      	ldr	r6, [pc, #212]	@ (8000580 <main+0x194>)
 80004aa:	4b36      	ldr	r3, [pc, #216]	@ (8000584 <main+0x198>)
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80004ac:	0030      	movs	r0, r6
  htim16.Instance = TIM16;
 80004ae:	6033      	str	r3, [r6, #0]
  htim16.Init.Period = 2399;
 80004b0:	4b35      	ldr	r3, [pc, #212]	@ (8000588 <main+0x19c>)
  htim16.Init.Prescaler = 0;
 80004b2:	6074      	str	r4, [r6, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004b4:	60b4      	str	r4, [r6, #8]
  htim16.Init.Period = 2399;
 80004b6:	60f3      	str	r3, [r6, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004b8:	6134      	str	r4, [r6, #16]
  htim16.Init.RepetitionCounter = 0;
 80004ba:	6174      	str	r4, [r6, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004bc:	61b4      	str	r4, [r6, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80004be:	f001 f97b 	bl	80017b8 <HAL_TIM_Base_Init>
 80004c2:	2800      	cmp	r0, #0
 80004c4:	d001      	beq.n	80004ca <main+0xde>
 80004c6:	b672      	cpsid	i
  while (1)
 80004c8:	e7fe      	b.n	80004c8 <main+0xdc>
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 80004ca:	0030      	movs	r0, r6
 80004cc:	f001 f99c 	bl	8001808 <HAL_TIM_PWM_Init>
 80004d0:	1e02      	subs	r2, r0, #0
 80004d2:	d001      	beq.n	80004d8 <main+0xec>
 80004d4:	b672      	cpsid	i
  while (1)
 80004d6:	e7fe      	b.n	80004d6 <main+0xea>
  sConfigOC.Pulse = 0;
 80004d8:	9004      	str	r0, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80004da:	9005      	str	r0, [sp, #20]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80004dc:	9006      	str	r0, [sp, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80004de:	9007      	str	r0, [sp, #28]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80004e0:	9008      	str	r0, [sp, #32]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80004e2:	9009      	str	r0, [sp, #36]	@ 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80004e4:	a903      	add	r1, sp, #12
 80004e6:	0030      	movs	r0, r6
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80004e8:	9703      	str	r7, [sp, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80004ea:	f001 f9f1 	bl	80018d0 <HAL_TIM_PWM_ConfigChannel>
 80004ee:	2800      	cmp	r0, #0
 80004f0:	d001      	beq.n	80004f6 <main+0x10a>
 80004f2:	b672      	cpsid	i
  while (1)
 80004f4:	e7fe      	b.n	80004f4 <main+0x108>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80004f6:	2380      	movs	r3, #128	@ 0x80
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80004f8:	900a      	str	r0, [sp, #40]	@ 0x28
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80004fa:	900b      	str	r0, [sp, #44]	@ 0x2c
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80004fc:	900c      	str	r0, [sp, #48]	@ 0x30
  sBreakDeadTimeConfig.DeadTime = 0;
 80004fe:	900d      	str	r0, [sp, #52]	@ 0x34
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000500:	900e      	str	r0, [sp, #56]	@ 0x38
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000502:	019b      	lsls	r3, r3, #6
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000504:	9011      	str	r0, [sp, #68]	@ 0x44
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8000506:	a90a      	add	r1, sp, #40	@ 0x28
 8000508:	0030      	movs	r0, r6
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800050a:	930f      	str	r3, [sp, #60]	@ 0x3c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 800050c:	f001 fa40 	bl	8001990 <HAL_TIMEx_ConfigBreakDeadTime>
 8000510:	1e04      	subs	r4, r0, #0
 8000512:	d001      	beq.n	8000518 <main+0x12c>
 8000514:	b672      	cpsid	i
  while (1)
 8000516:	e7fe      	b.n	8000516 <main+0x12a>
  HAL_TIM_MspPostInit(&htim16);
 8000518:	0030      	movs	r0, r6
 800051a:	f000 f8b5 	bl	8000688 <HAL_TIM_MspPostInit>
  updateFlag = 0;
 800051e:	4b1b      	ldr	r3, [pc, #108]	@ (800058c <main+0x1a0>)
  HAL_CAN_Start(&hcan);
 8000520:	0028      	movs	r0, r5
  updateFlag = 0;
 8000522:	701c      	strb	r4, [r3, #0]
  REST_DRIVE_COUNT = 0;
 8000524:	4b1a      	ldr	r3, [pc, #104]	@ (8000590 <main+0x1a4>)
 8000526:	701c      	strb	r4, [r3, #0]
  DRIVE_DECAY_COUNT = 0;
 8000528:	4b1a      	ldr	r3, [pc, #104]	@ (8000594 <main+0x1a8>)
 800052a:	701c      	strb	r4, [r3, #0]
  DECAY_DRIVE_COUNT = 0;
 800052c:	4b1a      	ldr	r3, [pc, #104]	@ (8000598 <main+0x1ac>)
 800052e:	701c      	strb	r4, [r3, #0]
  DECAY_REST_COUNT = 0;
 8000530:	4b1a      	ldr	r3, [pc, #104]	@ (800059c <main+0x1b0>)
 8000532:	701c      	strb	r4, [r3, #0]
  current_state = REST ;
 8000534:	4b1a      	ldr	r3, [pc, #104]	@ (80005a0 <main+0x1b4>)
 8000536:	701c      	strb	r4, [r3, #0]
  HAL_CAN_Start(&hcan);
 8000538:	f000 fa61 	bl	80009fe <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_ACTIVATE_NOTIF_TIMEOUT);
 800053c:	21fa      	movs	r1, #250	@ 0xfa
 800053e:	0028      	movs	r0, r5
 8000540:	0089      	lsls	r1, r1, #2
 8000542:	f000 fb0f 	bl	8000b64 <HAL_CAN_ActivateNotification>
  tick = HAL_GetTick();
 8000546:	f000 f95b 	bl	8000800 <HAL_GetTick>
 800054a:	4c16      	ldr	r4, [pc, #88]	@ (80005a4 <main+0x1b8>)
 800054c:	6020      	str	r0, [r4, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800054e:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8000552:	b672      	cpsid	i
	if(HAL_GetTick() - tick >= 10){ // 10ms * 50 loops = 500ms (min) between each state transition
 8000554:	f000 f954 	bl	8000800 <HAL_GetTick>
 8000558:	6823      	ldr	r3, [r4, #0]
 800055a:	1ac0      	subs	r0, r0, r3
 800055c:	2809      	cmp	r0, #9
 800055e:	d904      	bls.n	800056a <main+0x17e>
		update_car_state();
 8000560:	f7ff fe7a 	bl	8000258 <update_car_state>
		tick = HAL_GetTick();
 8000564:	f000 f94c 	bl	8000800 <HAL_GetTick>
 8000568:	6020      	str	r0, [r4, #0]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800056a:	f385 8810 	msr	PRIMASK, r5
}
 800056e:	e7ee      	b.n	800054e <main+0x162>
 8000570:	40021000 	.word	0x40021000
 8000574:	200000a8 	.word	0x200000a8
 8000578:	40006400 	.word	0x40006400
 800057c:	0000ffff 	.word	0x0000ffff
 8000580:	20000060 	.word	0x20000060
 8000584:	40014400 	.word	0x40014400
 8000588:	0000095f 	.word	0x0000095f
 800058c:	20000034 	.word	0x20000034
 8000590:	2000002c 	.word	0x2000002c
 8000594:	2000002b 	.word	0x2000002b
 8000598:	2000002a 	.word	0x2000002a
 800059c:	20000029 	.word	0x20000029
 80005a0:	20000028 	.word	0x20000028
 80005a4:	20000030 	.word	0x20000030

080005a8 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005a8:	2101      	movs	r1, #1
 80005aa:	4b0c      	ldr	r3, [pc, #48]	@ (80005dc <HAL_MspInit+0x34>)
{
 80005ac:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ae:	699a      	ldr	r2, [r3, #24]
 80005b0:	430a      	orrs	r2, r1
 80005b2:	619a      	str	r2, [r3, #24]
 80005b4:	699a      	ldr	r2, [r3, #24]
 80005b6:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 80005b8:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ba:	9200      	str	r2, [sp, #0]
 80005bc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005be:	69da      	ldr	r2, [r3, #28]
 80005c0:	0549      	lsls	r1, r1, #21
 80005c2:	430a      	orrs	r2, r1
 80005c4:	61da      	str	r2, [r3, #28]
 80005c6:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  __HAL_REMAP_PIN_ENABLE(HAL_REMAP_PA11_PA12);
 80005c8:	4a05      	ldr	r2, [pc, #20]	@ (80005e0 <HAL_MspInit+0x38>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ca:	400b      	ands	r3, r1
 80005cc:	9301      	str	r3, [sp, #4]
 80005ce:	9b01      	ldr	r3, [sp, #4]
  __HAL_REMAP_PIN_ENABLE(HAL_REMAP_PA11_PA12);
 80005d0:	2310      	movs	r3, #16
 80005d2:	6811      	ldr	r1, [r2, #0]
 80005d4:	430b      	orrs	r3, r1
 80005d6:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005d8:	b002      	add	sp, #8
 80005da:	4770      	bx	lr
 80005dc:	40021000 	.word	0x40021000
 80005e0:	40010000 	.word	0x40010000

080005e4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80005e4:	b510      	push	{r4, lr}
 80005e6:	0004      	movs	r4, r0
 80005e8:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ea:	2214      	movs	r2, #20
 80005ec:	2100      	movs	r1, #0
 80005ee:	a803      	add	r0, sp, #12
 80005f0:	f001 fa00 	bl	80019f4 <memset>
  if(hcan->Instance==CAN)
 80005f4:	4b17      	ldr	r3, [pc, #92]	@ (8000654 <HAL_CAN_MspInit+0x70>)
 80005f6:	6822      	ldr	r2, [r4, #0]
 80005f8:	429a      	cmp	r2, r3
 80005fa:	d128      	bne.n	800064e <HAL_CAN_MspInit+0x6a>
  {
    /* USER CODE BEGIN CAN_MspInit 0 */

    /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80005fc:	2180      	movs	r1, #128	@ 0x80
 80005fe:	4b16      	ldr	r3, [pc, #88]	@ (8000658 <HAL_CAN_MspInit+0x74>)
 8000600:	0489      	lsls	r1, r1, #18
 8000602:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000604:	2090      	movs	r0, #144	@ 0x90
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000606:	430a      	orrs	r2, r1
 8000608:	61da      	str	r2, [r3, #28]
 800060a:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800060c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_CAN1_CLK_ENABLE();
 800060e:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000610:	2180      	movs	r1, #128	@ 0x80
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000612:	9201      	str	r2, [sp, #4]
 8000614:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000616:	695a      	ldr	r2, [r3, #20]
 8000618:	0289      	lsls	r1, r1, #10
 800061a:	430a      	orrs	r2, r1
 800061c:	615a      	str	r2, [r3, #20]
 800061e:	695b      	ldr	r3, [r3, #20]
 8000620:	400b      	ands	r3, r1
 8000622:	9302      	str	r3, [sp, #8]
 8000624:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000626:	23c0      	movs	r3, #192	@ 0xc0
 8000628:	015b      	lsls	r3, r3, #5
 800062a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800062c:	2302      	movs	r3, #2
 800062e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000630:	3301      	adds	r3, #1
 8000632:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000634:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 8000636:	3301      	adds	r3, #1
 8000638:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800063a:	f000 fbfd 	bl	8000e38 <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 800063e:	2200      	movs	r2, #0
 8000640:	201e      	movs	r0, #30
 8000642:	0011      	movs	r1, r2
 8000644:	f000 fba8 	bl	8000d98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 8000648:	201e      	movs	r0, #30
 800064a:	f000 fbcf 	bl	8000dec <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN_MspInit 1 */

  }

}
 800064e:	b008      	add	sp, #32
 8000650:	bd10      	pop	{r4, pc}
 8000652:	46c0      	nop			@ (mov r8, r8)
 8000654:	40006400 	.word	0x40006400
 8000658:	40021000 	.word	0x40021000

0800065c <HAL_TIM_Base_MspInit>:
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM16)
 800065c:	4b08      	ldr	r3, [pc, #32]	@ (8000680 <HAL_TIM_Base_MspInit+0x24>)
 800065e:	6802      	ldr	r2, [r0, #0]
{
 8000660:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM16)
 8000662:	429a      	cmp	r2, r3
 8000664:	d109      	bne.n	800067a <HAL_TIM_Base_MspInit+0x1e>
  {
    /* USER CODE BEGIN TIM16_MspInit 0 */

    /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 8000666:	2180      	movs	r1, #128	@ 0x80
 8000668:	4b06      	ldr	r3, [pc, #24]	@ (8000684 <HAL_TIM_Base_MspInit+0x28>)
 800066a:	0289      	lsls	r1, r1, #10
 800066c:	699a      	ldr	r2, [r3, #24]
 800066e:	430a      	orrs	r2, r1
 8000670:	619a      	str	r2, [r3, #24]
 8000672:	699b      	ldr	r3, [r3, #24]
 8000674:	400b      	ands	r3, r1
 8000676:	9301      	str	r3, [sp, #4]
 8000678:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END TIM16_MspInit 1 */

  }

}
 800067a:	b002      	add	sp, #8
 800067c:	4770      	bx	lr
 800067e:	46c0      	nop			@ (mov r8, r8)
 8000680:	40014400 	.word	0x40014400
 8000684:	40021000 	.word	0x40021000

08000688 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000688:	b510      	push	{r4, lr}
 800068a:	0004      	movs	r4, r0
 800068c:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068e:	2214      	movs	r2, #20
 8000690:	2100      	movs	r1, #0
 8000692:	a801      	add	r0, sp, #4
 8000694:	f001 f9ae 	bl	80019f4 <memset>
  if(htim->Instance==TIM16)
 8000698:	4b0c      	ldr	r3, [pc, #48]	@ (80006cc <HAL_TIM_MspPostInit+0x44>)
 800069a:	6822      	ldr	r2, [r4, #0]
 800069c:	429a      	cmp	r2, r3
 800069e:	d113      	bne.n	80006c8 <HAL_TIM_MspPostInit+0x40>
  {
    /* USER CODE BEGIN TIM16_MspPostInit 0 */

    /* USER CODE END TIM16_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006a0:	2180      	movs	r1, #128	@ 0x80
 80006a2:	4b0b      	ldr	r3, [pc, #44]	@ (80006d0 <HAL_TIM_MspPostInit+0x48>)
 80006a4:	02c9      	lsls	r1, r1, #11
 80006a6:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = T1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
    HAL_GPIO_Init(T1_GPIO_Port, &GPIO_InitStruct);
 80006a8:	480a      	ldr	r0, [pc, #40]	@ (80006d4 <HAL_TIM_MspPostInit+0x4c>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006aa:	430a      	orrs	r2, r1
 80006ac:	615a      	str	r2, [r3, #20]
 80006ae:	695b      	ldr	r3, [r3, #20]
 80006b0:	400b      	ands	r3, r1
 80006b2:	9300      	str	r3, [sp, #0]
 80006b4:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = T1_Pin;
 80006b6:	2380      	movs	r3, #128	@ 0x80
 80006b8:	005b      	lsls	r3, r3, #1
 80006ba:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(T1_GPIO_Port, &GPIO_InitStruct);
 80006bc:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006be:	3bfe      	subs	r3, #254	@ 0xfe
 80006c0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM16;
 80006c2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(T1_GPIO_Port, &GPIO_InitStruct);
 80006c4:	f000 fbb8 	bl	8000e38 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM16_MspPostInit 1 */

    /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 80006c8:	b006      	add	sp, #24
 80006ca:	bd10      	pop	{r4, pc}
 80006cc:	40014400 	.word	0x40014400
 80006d0:	40021000 	.word	0x40021000
 80006d4:	48000400 	.word	0x48000400

080006d8 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006d8:	e7fe      	b.n	80006d8 <NMI_Handler>

080006da <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006da:	e7fe      	b.n	80006da <HardFault_Handler>

080006dc <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006dc:	4770      	bx	lr

080006de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80006de:	4770      	bx	lr

080006e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006e0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006e2:	f000 f881 	bl	80007e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006e6:	bd10      	pop	{r4, pc}

080006e8 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN global interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 80006e8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80006ea:	4802      	ldr	r0, [pc, #8]	@ (80006f4 <CEC_CAN_IRQHandler+0xc>)
 80006ec:	f000 fa59 	bl	8000ba2 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 80006f0:	bd10      	pop	{r4, pc}
 80006f2:	46c0      	nop			@ (mov r8, r8)
 80006f4:	200000a8 	.word	0x200000a8

080006f8 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80006f8:	4770      	bx	lr
	...

080006fc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80006fc:	4813      	ldr	r0, [pc, #76]	@ (800074c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80006fe:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000700:	f7ff fffa 	bl	80006f8 <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000704:	4812      	ldr	r0, [pc, #72]	@ (8000750 <LoopForever+0x6>)
    LDR R1, [R0]
 8000706:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000708:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800070a:	4a12      	ldr	r2, [pc, #72]	@ (8000754 <LoopForever+0xa>)
    CMP R1, R2
 800070c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800070e:	d105      	bne.n	800071c <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000710:	4811      	ldr	r0, [pc, #68]	@ (8000758 <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000712:	4912      	ldr	r1, [pc, #72]	@ (800075c <LoopForever+0x12>)
    STR R1, [R0]
 8000714:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000716:	4812      	ldr	r0, [pc, #72]	@ (8000760 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000718:	4912      	ldr	r1, [pc, #72]	@ (8000764 <LoopForever+0x1a>)
    STR R1, [R0]
 800071a:	6001      	str	r1, [r0, #0]

0800071c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800071c:	4812      	ldr	r0, [pc, #72]	@ (8000768 <LoopForever+0x1e>)
  ldr r1, =_edata
 800071e:	4913      	ldr	r1, [pc, #76]	@ (800076c <LoopForever+0x22>)
  ldr r2, =_sidata
 8000720:	4a13      	ldr	r2, [pc, #76]	@ (8000770 <LoopForever+0x26>)
  movs r3, #0
 8000722:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000724:	e002      	b.n	800072c <LoopCopyDataInit>

08000726 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000726:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000728:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800072a:	3304      	adds	r3, #4

0800072c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800072c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800072e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000730:	d3f9      	bcc.n	8000726 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000732:	4a10      	ldr	r2, [pc, #64]	@ (8000774 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000734:	4c10      	ldr	r4, [pc, #64]	@ (8000778 <LoopForever+0x2e>)
  movs r3, #0
 8000736:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000738:	e001      	b.n	800073e <LoopFillZerobss>

0800073a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800073a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800073c:	3204      	adds	r2, #4

0800073e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800073e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000740:	d3fb      	bcc.n	800073a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000742:	f001 f95f 	bl	8001a04 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000746:	f7ff fe51 	bl	80003ec <main>

0800074a <LoopForever>:

LoopForever:
    b LoopForever
 800074a:	e7fe      	b.n	800074a <LoopForever>
  ldr   r0, =_estack
 800074c:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8000750:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000754:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8000758:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 800075c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000760:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000764:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000768:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800076c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000770:	08001a9c 	.word	0x08001a9c
  ldr r2, =_sbss
 8000774:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000778:	200000d4 	.word	0x200000d4

0800077c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800077c:	e7fe      	b.n	800077c <ADC1_IRQHandler>
	...

08000780 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000780:	b570      	push	{r4, r5, r6, lr}
 8000782:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000784:	20fa      	movs	r0, #250	@ 0xfa
 8000786:	4b0d      	ldr	r3, [pc, #52]	@ (80007bc <HAL_InitTick+0x3c>)
 8000788:	0080      	lsls	r0, r0, #2
 800078a:	7819      	ldrb	r1, [r3, #0]
 800078c:	f7ff fcbc 	bl	8000108 <__udivsi3>
 8000790:	4c0b      	ldr	r4, [pc, #44]	@ (80007c0 <HAL_InitTick+0x40>)
 8000792:	0001      	movs	r1, r0
 8000794:	6820      	ldr	r0, [r4, #0]
 8000796:	f7ff fcb7 	bl	8000108 <__udivsi3>
 800079a:	f000 fb33 	bl	8000e04 <HAL_SYSTICK_Config>
 800079e:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 80007a0:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007a2:	2c00      	cmp	r4, #0
 80007a4:	d109      	bne.n	80007ba <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007a6:	2d03      	cmp	r5, #3
 80007a8:	d807      	bhi.n	80007ba <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007aa:	3802      	subs	r0, #2
 80007ac:	0022      	movs	r2, r4
 80007ae:	0029      	movs	r1, r5
 80007b0:	f000 faf2 	bl	8000d98 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007b4:	0020      	movs	r0, r4
 80007b6:	4b03      	ldr	r3, [pc, #12]	@ (80007c4 <HAL_InitTick+0x44>)
 80007b8:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	20000004 	.word	0x20000004
 80007c0:	20000000 	.word	0x20000000
 80007c4:	20000008 	.word	0x20000008

080007c8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007c8:	2310      	movs	r3, #16
 80007ca:	4a06      	ldr	r2, [pc, #24]	@ (80007e4 <HAL_Init+0x1c>)
{
 80007cc:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007ce:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 80007d0:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007d2:	430b      	orrs	r3, r1
 80007d4:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 80007d6:	f7ff ffd3 	bl	8000780 <HAL_InitTick>
  HAL_MspInit();
 80007da:	f7ff fee5 	bl	80005a8 <HAL_MspInit>
}
 80007de:	2000      	movs	r0, #0
 80007e0:	bd10      	pop	{r4, pc}
 80007e2:	46c0      	nop			@ (mov r8, r8)
 80007e4:	40022000 	.word	0x40022000

080007e8 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80007e8:	4a03      	ldr	r2, [pc, #12]	@ (80007f8 <HAL_IncTick+0x10>)
 80007ea:	4b04      	ldr	r3, [pc, #16]	@ (80007fc <HAL_IncTick+0x14>)
 80007ec:	6811      	ldr	r1, [r2, #0]
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	185b      	adds	r3, r3, r1
 80007f2:	6013      	str	r3, [r2, #0]
}
 80007f4:	4770      	bx	lr
 80007f6:	46c0      	nop			@ (mov r8, r8)
 80007f8:	200000d0 	.word	0x200000d0
 80007fc:	20000004 	.word	0x20000004

08000800 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000800:	4b01      	ldr	r3, [pc, #4]	@ (8000808 <HAL_GetTick+0x8>)
 8000802:	6818      	ldr	r0, [r3, #0]
}
 8000804:	4770      	bx	lr
 8000806:	46c0      	nop			@ (mov r8, r8)
 8000808:	200000d0 	.word	0x200000d0

0800080c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800080c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800080e:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000810:	d062      	beq.n	80008d8 <HAL_CAN_Init+0xcc>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000812:	1c45      	adds	r5, r0, #1
 8000814:	7feb      	ldrb	r3, [r5, #31]
 8000816:	2b00      	cmp	r3, #0
 8000818:	d101      	bne.n	800081e <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800081a:	f7ff fee3 	bl	80005e4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800081e:	2701      	movs	r7, #1
 8000820:	6822      	ldr	r2, [r4, #0]
 8000822:	6813      	ldr	r3, [r2, #0]
 8000824:	433b      	orrs	r3, r7
 8000826:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000828:	f7ff ffea 	bl	8000800 <HAL_GetTick>
 800082c:	0006      	movs	r6, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800082e:	6823      	ldr	r3, [r4, #0]
 8000830:	685a      	ldr	r2, [r3, #4]
 8000832:	423a      	tst	r2, r7
 8000834:	d044      	beq.n	80008c0 <HAL_CAN_Init+0xb4>
      return HAL_ERROR;
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000836:	2702      	movs	r7, #2
 8000838:	681a      	ldr	r2, [r3, #0]
 800083a:	43ba      	bics	r2, r7
 800083c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800083e:	f7ff ffdf 	bl	8000800 <HAL_GetTick>
 8000842:	0006      	movs	r6, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000844:	6823      	ldr	r3, [r4, #0]
 8000846:	685a      	ldr	r2, [r3, #4]
 8000848:	423a      	tst	r2, r7
 800084a:	d147      	bne.n	80008dc <HAL_CAN_Init+0xd0>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 800084c:	7e21      	ldrb	r1, [r4, #24]
 800084e:	2280      	movs	r2, #128	@ 0x80
 8000850:	2901      	cmp	r1, #1
 8000852:	d149      	bne.n	80008e8 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000854:	6819      	ldr	r1, [r3, #0]
 8000856:	430a      	orrs	r2, r1
 8000858:	601a      	str	r2, [r3, #0]
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800085a:	7e61      	ldrb	r1, [r4, #25]
 800085c:	2240      	movs	r2, #64	@ 0x40
 800085e:	2901      	cmp	r1, #1
 8000860:	d146      	bne.n	80008f0 <HAL_CAN_Init+0xe4>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000862:	6819      	ldr	r1, [r3, #0]
 8000864:	430a      	orrs	r2, r1
 8000866:	601a      	str	r2, [r3, #0]
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000868:	7ea1      	ldrb	r1, [r4, #26]
 800086a:	2220      	movs	r2, #32
 800086c:	2901      	cmp	r1, #1
 800086e:	d143      	bne.n	80008f8 <HAL_CAN_Init+0xec>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000870:	6819      	ldr	r1, [r3, #0]
 8000872:	430a      	orrs	r2, r1
 8000874:	601a      	str	r2, [r3, #0]
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000876:	7ee1      	ldrb	r1, [r4, #27]
 8000878:	2210      	movs	r2, #16
 800087a:	2901      	cmp	r1, #1
 800087c:	d140      	bne.n	8000900 <HAL_CAN_Init+0xf4>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800087e:	6819      	ldr	r1, [r3, #0]
 8000880:	4391      	bics	r1, r2
 8000882:	6019      	str	r1, [r3, #0]
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000884:	7f21      	ldrb	r1, [r4, #28]
 8000886:	2208      	movs	r2, #8
 8000888:	2901      	cmp	r1, #1
 800088a:	d13d      	bne.n	8000908 <HAL_CAN_Init+0xfc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800088c:	6819      	ldr	r1, [r3, #0]
 800088e:	430a      	orrs	r2, r1
 8000890:	601a      	str	r2, [r3, #0]
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000892:	7f61      	ldrb	r1, [r4, #29]
 8000894:	2204      	movs	r2, #4
 8000896:	2901      	cmp	r1, #1
 8000898:	d13a      	bne.n	8000910 <HAL_CAN_Init+0x104>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800089a:	6819      	ldr	r1, [r3, #0]
 800089c:	430a      	orrs	r2, r1
 800089e:	601a      	str	r2, [r3, #0]
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80008a0:	68e1      	ldr	r1, [r4, #12]
 80008a2:	68a2      	ldr	r2, [r4, #8]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80008a4:	2000      	movs	r0, #0
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80008a6:	430a      	orrs	r2, r1
 80008a8:	6921      	ldr	r1, [r4, #16]
 80008aa:	430a      	orrs	r2, r1
 80008ac:	6961      	ldr	r1, [r4, #20]
 80008ae:	430a      	orrs	r2, r1
 80008b0:	6861      	ldr	r1, [r4, #4]
 80008b2:	3901      	subs	r1, #1
 80008b4:	430a      	orrs	r2, r1
 80008b6:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80008b8:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80008ba:	6260      	str	r0, [r4, #36]	@ 0x24
  hcan->State = HAL_CAN_STATE_READY;
 80008bc:	77eb      	strb	r3, [r5, #31]

  /* Return function status */
  return HAL_OK;
 80008be:	e00c      	b.n	80008da <HAL_CAN_Init+0xce>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008c0:	f7ff ff9e 	bl	8000800 <HAL_GetTick>
 80008c4:	1b80      	subs	r0, r0, r6
 80008c6:	280a      	cmp	r0, #10
 80008c8:	d9b1      	bls.n	800082e <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80008ca:	2380      	movs	r3, #128	@ 0x80
 80008cc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 80008ce:	029b      	lsls	r3, r3, #10
 80008d0:	4313      	orrs	r3, r2
 80008d2:	6263      	str	r3, [r4, #36]	@ 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 80008d4:	2305      	movs	r3, #5
 80008d6:	77eb      	strb	r3, [r5, #31]
    return HAL_ERROR;
 80008d8:	2001      	movs	r0, #1
}
 80008da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008dc:	f7ff ff90 	bl	8000800 <HAL_GetTick>
 80008e0:	1b80      	subs	r0, r0, r6
 80008e2:	280a      	cmp	r0, #10
 80008e4:	d9ae      	bls.n	8000844 <HAL_CAN_Init+0x38>
 80008e6:	e7f0      	b.n	80008ca <HAL_CAN_Init+0xbe>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80008e8:	6819      	ldr	r1, [r3, #0]
 80008ea:	4391      	bics	r1, r2
 80008ec:	6019      	str	r1, [r3, #0]
 80008ee:	e7b4      	b.n	800085a <HAL_CAN_Init+0x4e>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80008f0:	6819      	ldr	r1, [r3, #0]
 80008f2:	4391      	bics	r1, r2
 80008f4:	6019      	str	r1, [r3, #0]
 80008f6:	e7b7      	b.n	8000868 <HAL_CAN_Init+0x5c>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80008f8:	6819      	ldr	r1, [r3, #0]
 80008fa:	4391      	bics	r1, r2
 80008fc:	6019      	str	r1, [r3, #0]
 80008fe:	e7ba      	b.n	8000876 <HAL_CAN_Init+0x6a>
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000900:	6819      	ldr	r1, [r3, #0]
 8000902:	430a      	orrs	r2, r1
 8000904:	601a      	str	r2, [r3, #0]
 8000906:	e7bd      	b.n	8000884 <HAL_CAN_Init+0x78>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000908:	6819      	ldr	r1, [r3, #0]
 800090a:	4391      	bics	r1, r2
 800090c:	6019      	str	r1, [r3, #0]
 800090e:	e7c0      	b.n	8000892 <HAL_CAN_Init+0x86>
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000910:	6819      	ldr	r1, [r3, #0]
 8000912:	4391      	bics	r1, r2
 8000914:	6019      	str	r1, [r3, #0]
 8000916:	e7c3      	b.n	80008a0 <HAL_CAN_Init+0x94>

08000918 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000918:	b570      	push	{r4, r5, r6, lr}
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 800091a:	1c42      	adds	r2, r0, #1
 800091c:	7fd2      	ldrb	r2, [r2, #31]
  CAN_TypeDef *can_ip = hcan->Instance;
 800091e:	6803      	ldr	r3, [r0, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 8000920:	3a01      	subs	r2, #1
 8000922:	2a01      	cmp	r2, #1
 8000924:	d864      	bhi.n	80009f0 <HAL_CAN_ConfigFilter+0xd8>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000926:	2480      	movs	r4, #128	@ 0x80
 8000928:	2001      	movs	r0, #1
 800092a:	00a4      	lsls	r4, r4, #2
 800092c:	591a      	ldr	r2, [r3, r4]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800092e:	2687      	movs	r6, #135	@ 0x87
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000930:	4302      	orrs	r2, r0
 8000932:	511a      	str	r2, [r3, r4]
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000934:	694a      	ldr	r2, [r1, #20]
 8000936:	3ce2      	subs	r4, #226	@ 0xe2
 8000938:	3cff      	subs	r4, #255	@ 0xff
 800093a:	4014      	ands	r4, r2
 800093c:	40a0      	lsls	r0, r4
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800093e:	00b6      	lsls	r6, r6, #2
 8000940:	599c      	ldr	r4, [r3, r6]
 8000942:	43c5      	mvns	r5, r0
 8000944:	4384      	bics	r4, r0
 8000946:	519c      	str	r4, [r3, r6]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000948:	69cc      	ldr	r4, [r1, #28]
 800094a:	2c00      	cmp	r4, #0
 800094c:	d135      	bne.n	80009ba <HAL_CAN_ConfigFilter+0xa2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800094e:	3e10      	subs	r6, #16
 8000950:	599c      	ldr	r4, [r3, r6]
 8000952:	00d2      	lsls	r2, r2, #3
 8000954:	402c      	ands	r4, r5
 8000956:	519c      	str	r4, [r3, r6]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000958:	68cc      	ldr	r4, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800095a:	684e      	ldr	r6, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800095c:	0424      	lsls	r4, r4, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800095e:	b2b6      	uxth	r6, r6
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000960:	4334      	orrs	r4, r6
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000962:	2690      	movs	r6, #144	@ 0x90
 8000964:	189a      	adds	r2, r3, r2
 8000966:	00b6      	lsls	r6, r6, #2
 8000968:	5194      	str	r4, [r2, r6]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800096a:	688c      	ldr	r4, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800096c:	680e      	ldr	r6, [r1, #0]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800096e:	0424      	lsls	r4, r4, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000970:	b2b6      	uxth	r6, r6
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000972:	4334      	orrs	r4, r6
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000974:	2691      	movs	r6, #145	@ 0x91
 8000976:	00b6      	lsls	r6, r6, #2
 8000978:	5194      	str	r4, [r2, r6]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800097a:	2281      	movs	r2, #129	@ 0x81
 800097c:	698c      	ldr	r4, [r1, #24]
 800097e:	0092      	lsls	r2, r2, #2
 8000980:	2c00      	cmp	r4, #0
 8000982:	d12f      	bne.n	80009e4 <HAL_CAN_ConfigFilter+0xcc>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000984:	589c      	ldr	r4, [r3, r2]
 8000986:	402c      	ands	r4, r5
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000988:	509c      	str	r4, [r3, r2]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800098a:	2285      	movs	r2, #133	@ 0x85
 800098c:	690c      	ldr	r4, [r1, #16]
 800098e:	0092      	lsls	r2, r2, #2
 8000990:	2c00      	cmp	r4, #0
 8000992:	d12a      	bne.n	80009ea <HAL_CAN_ConfigFilter+0xd2>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000994:	589c      	ldr	r4, [r3, r2]
 8000996:	402c      	ands	r4, r5
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000998:	509c      	str	r4, [r3, r2]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800099a:	6a0a      	ldr	r2, [r1, #32]
 800099c:	2a01      	cmp	r2, #1
 800099e:	d104      	bne.n	80009aa <HAL_CAN_ConfigFilter+0x92>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80009a0:	2187      	movs	r1, #135	@ 0x87
 80009a2:	0089      	lsls	r1, r1, #2
 80009a4:	585a      	ldr	r2, [r3, r1]
 80009a6:	4302      	orrs	r2, r0
 80009a8:	505a      	str	r2, [r3, r1]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80009aa:	2180      	movs	r1, #128	@ 0x80
 80009ac:	2001      	movs	r0, #1
 80009ae:	0089      	lsls	r1, r1, #2
 80009b0:	585a      	ldr	r2, [r3, r1]
 80009b2:	4382      	bics	r2, r0

    /* Return function status */
    return HAL_OK;
 80009b4:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80009b6:	505a      	str	r2, [r3, r1]
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 80009b8:	bd70      	pop	{r4, r5, r6, pc}
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80009ba:	2c01      	cmp	r4, #1
 80009bc:	d1dd      	bne.n	800097a <HAL_CAN_ConfigFilter+0x62>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80009be:	2683      	movs	r6, #131	@ 0x83
 80009c0:	00b6      	lsls	r6, r6, #2
 80009c2:	599c      	ldr	r4, [r3, r6]
 80009c4:	00d2      	lsls	r2, r2, #3
 80009c6:	4304      	orrs	r4, r0
 80009c8:	519c      	str	r4, [r3, r6]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80009ca:	680c      	ldr	r4, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80009cc:	684e      	ldr	r6, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80009ce:	0424      	lsls	r4, r4, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80009d0:	b2b6      	uxth	r6, r6
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80009d2:	4334      	orrs	r4, r6
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80009d4:	2690      	movs	r6, #144	@ 0x90
 80009d6:	189a      	adds	r2, r3, r2
 80009d8:	00b6      	lsls	r6, r6, #2
 80009da:	5194      	str	r4, [r2, r6]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80009dc:	688c      	ldr	r4, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80009de:	68ce      	ldr	r6, [r1, #12]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80009e0:	0424      	lsls	r4, r4, #16
 80009e2:	e7c5      	b.n	8000970 <HAL_CAN_ConfigFilter+0x58>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80009e4:	589c      	ldr	r4, [r3, r2]
 80009e6:	4304      	orrs	r4, r0
 80009e8:	e7ce      	b.n	8000988 <HAL_CAN_ConfigFilter+0x70>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80009ea:	589c      	ldr	r4, [r3, r2]
 80009ec:	4304      	orrs	r4, r0
 80009ee:	e7d3      	b.n	8000998 <HAL_CAN_ConfigFilter+0x80>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80009f0:	2380      	movs	r3, #128	@ 0x80
 80009f2:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 80009f4:	02db      	lsls	r3, r3, #11
 80009f6:	4313      	orrs	r3, r2
 80009f8:	6243      	str	r3, [r0, #36]	@ 0x24
    return HAL_ERROR;
 80009fa:	2001      	movs	r0, #1
 80009fc:	e7dc      	b.n	80009b8 <HAL_CAN_ConfigFilter+0xa0>

080009fe <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80009fe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000a00:	1c47      	adds	r7, r0, #1
 8000a02:	7ffb      	ldrb	r3, [r7, #31]
{
 8000a04:	0004      	movs	r4, r0
  if (hcan->State == HAL_CAN_STATE_READY)
 8000a06:	b2dd      	uxtb	r5, r3
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	d11e      	bne.n	8000a4a <HAL_CAN_Start+0x4c>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000a0c:	3301      	adds	r3, #1
 8000a0e:	77fb      	strb	r3, [r7, #31]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000a10:	6802      	ldr	r2, [r0, #0]
 8000a12:	6813      	ldr	r3, [r2, #0]
 8000a14:	43ab      	bics	r3, r5
 8000a16:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000a18:	f7ff fef2 	bl	8000800 <HAL_GetTick>
 8000a1c:	0006      	movs	r6, r0

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000a1e:	6823      	ldr	r3, [r4, #0]
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	0018      	movs	r0, r3
 8000a24:	4028      	ands	r0, r5
 8000a26:	422b      	tst	r3, r5
 8000a28:	d101      	bne.n	8000a2e <HAL_CAN_Start+0x30>
        return HAL_ERROR;
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a2a:	6260      	str	r0, [r4, #36]	@ 0x24
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;

    return HAL_ERROR;
  }
}
 8000a2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000a2e:	f7ff fee7 	bl	8000800 <HAL_GetTick>
 8000a32:	1b80      	subs	r0, r0, r6
 8000a34:	280a      	cmp	r0, #10
 8000a36:	d9f2      	bls.n	8000a1e <HAL_CAN_Start+0x20>
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000a38:	2380      	movs	r3, #128	@ 0x80
 8000a3a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8000a3c:	029b      	lsls	r3, r3, #10
 8000a3e:	4313      	orrs	r3, r2
 8000a40:	6263      	str	r3, [r4, #36]	@ 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8000a42:	2305      	movs	r3, #5
 8000a44:	77fb      	strb	r3, [r7, #31]
        return HAL_ERROR;
 8000a46:	2001      	movs	r0, #1
 8000a48:	e7f0      	b.n	8000a2c <HAL_CAN_Start+0x2e>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000a4a:	2380      	movs	r3, #128	@ 0x80
 8000a4c:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8000a4e:	031b      	lsls	r3, r3, #12
 8000a50:	4313      	orrs	r3, r2
 8000a52:	6243      	str	r3, [r0, #36]	@ 0x24
    return HAL_ERROR;
 8000a54:	e7f7      	b.n	8000a46 <HAL_CAN_Start+0x48>

08000a56 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000a56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 8000a58:	1c44      	adds	r4, r0, #1
{
 8000a5a:	9101      	str	r1, [sp, #4]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000a5c:	7fe4      	ldrb	r4, [r4, #31]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000a5e:	3c01      	subs	r4, #1
 8000a60:	2c01      	cmp	r4, #1
 8000a62:	d900      	bls.n	8000a66 <HAL_CAN_GetRxMessage+0x10>
 8000a64:	e07a      	b.n	8000b5c <HAL_CAN_GetRxMessage+0x106>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000a66:	2403      	movs	r4, #3
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000a68:	6805      	ldr	r5, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000a6a:	2900      	cmp	r1, #0
 8000a6c:	d109      	bne.n	8000a82 <HAL_CAN_GetRxMessage+0x2c>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000a6e:	68ee      	ldr	r6, [r5, #12]
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000a70:	4226      	tst	r6, r4
 8000a72:	d108      	bne.n	8000a86 <HAL_CAN_GetRxMessage+0x30>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000a74:	2380      	movs	r3, #128	@ 0x80
 8000a76:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8000a78:	039b      	lsls	r3, r3, #14
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	6243      	str	r3, [r0, #36]	@ 0x24
        return HAL_ERROR;
 8000a7e:	2001      	movs	r0, #1
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8000a80:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000a82:	692e      	ldr	r6, [r5, #16]
 8000a84:	e7f4      	b.n	8000a70 <HAL_CAN_GetRxMessage+0x1a>
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000a86:	26d8      	movs	r6, #216	@ 0xd8
 8000a88:	9901      	ldr	r1, [sp, #4]
 8000a8a:	0076      	lsls	r6, r6, #1
 8000a8c:	010c      	lsls	r4, r1, #4
 8000a8e:	2104      	movs	r1, #4
 8000a90:	192c      	adds	r4, r5, r4
 8000a92:	59a7      	ldr	r7, [r4, r6]
 8000a94:	400f      	ands	r7, r1
 8000a96:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000a98:	d158      	bne.n	8000b4c <HAL_CAN_GetRxMessage+0xf6>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000a9a:	59a7      	ldr	r7, [r4, r6]
 8000a9c:	0d7f      	lsrs	r7, r7, #21
 8000a9e:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000aa0:	2702      	movs	r7, #2
 8000aa2:	59a6      	ldr	r6, [r4, r6]
 8000aa4:	403e      	ands	r6, r7
 8000aa6:	60d6      	str	r6, [r2, #12]
      pHeader->DLC = 8U;
 8000aa8:	2608      	movs	r6, #8
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8000aaa:	37b3      	adds	r7, #179	@ 0xb3
 8000aac:	37ff      	adds	r7, #255	@ 0xff
 8000aae:	59e1      	ldr	r1, [r4, r7]
 8000ab0:	4231      	tst	r1, r6
 8000ab2:	d102      	bne.n	8000aba <HAL_CAN_GetRxMessage+0x64>
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000ab4:	210f      	movs	r1, #15
 8000ab6:	59e6      	ldr	r6, [r4, r7]
 8000ab8:	400e      	ands	r6, r1
 8000aba:	6116      	str	r6, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000abc:	59e6      	ldr	r6, [r4, r7]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000abe:	59e4      	ldr	r4, [r4, r7]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000ac0:	0a36      	lsrs	r6, r6, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000ac2:	0c24      	lsrs	r4, r4, #16
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000ac4:	b2f6      	uxtb	r6, r6
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000ac6:	6154      	str	r4, [r2, #20]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000ac8:	6196      	str	r6, [r2, #24]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000aca:	9a01      	ldr	r2, [sp, #4]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000acc:	9901      	ldr	r1, [sp, #4]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000ace:	0112      	lsls	r2, r2, #4
 8000ad0:	18ad      	adds	r5, r5, r2
 8000ad2:	35b9      	adds	r5, #185	@ 0xb9
 8000ad4:	35ff      	adds	r5, #255	@ 0xff
 8000ad6:	682c      	ldr	r4, [r5, #0]
 8000ad8:	701c      	strb	r4, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000ada:	6804      	ldr	r4, [r0, #0]
 8000adc:	18a4      	adds	r4, r4, r2
 8000ade:	34b9      	adds	r4, #185	@ 0xb9
 8000ae0:	34ff      	adds	r4, #255	@ 0xff
 8000ae2:	6824      	ldr	r4, [r4, #0]
 8000ae4:	0a24      	lsrs	r4, r4, #8
 8000ae6:	705c      	strb	r4, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000ae8:	6804      	ldr	r4, [r0, #0]
 8000aea:	18a4      	adds	r4, r4, r2
 8000aec:	34b9      	adds	r4, #185	@ 0xb9
 8000aee:	34ff      	adds	r4, #255	@ 0xff
 8000af0:	6824      	ldr	r4, [r4, #0]
 8000af2:	0c24      	lsrs	r4, r4, #16
 8000af4:	709c      	strb	r4, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000af6:	6804      	ldr	r4, [r0, #0]
 8000af8:	18a4      	adds	r4, r4, r2
 8000afa:	34b9      	adds	r4, #185	@ 0xb9
 8000afc:	34ff      	adds	r4, #255	@ 0xff
 8000afe:	6824      	ldr	r4, [r4, #0]
 8000b00:	0e24      	lsrs	r4, r4, #24
 8000b02:	70dc      	strb	r4, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000b04:	6804      	ldr	r4, [r0, #0]
 8000b06:	18a4      	adds	r4, r4, r2
 8000b08:	34bd      	adds	r4, #189	@ 0xbd
 8000b0a:	34ff      	adds	r4, #255	@ 0xff
 8000b0c:	6824      	ldr	r4, [r4, #0]
 8000b0e:	711c      	strb	r4, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000b10:	6804      	ldr	r4, [r0, #0]
 8000b12:	18a4      	adds	r4, r4, r2
 8000b14:	34bd      	adds	r4, #189	@ 0xbd
 8000b16:	34ff      	adds	r4, #255	@ 0xff
 8000b18:	6824      	ldr	r4, [r4, #0]
 8000b1a:	0a24      	lsrs	r4, r4, #8
 8000b1c:	715c      	strb	r4, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000b1e:	6804      	ldr	r4, [r0, #0]
 8000b20:	18a4      	adds	r4, r4, r2
 8000b22:	34bd      	adds	r4, #189	@ 0xbd
 8000b24:	34ff      	adds	r4, #255	@ 0xff
 8000b26:	6824      	ldr	r4, [r4, #0]
 8000b28:	0c24      	lsrs	r4, r4, #16
 8000b2a:	719c      	strb	r4, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000b2c:	6804      	ldr	r4, [r0, #0]
 8000b2e:	18a2      	adds	r2, r4, r2
 8000b30:	32bd      	adds	r2, #189	@ 0xbd
 8000b32:	32ff      	adds	r2, #255	@ 0xff
 8000b34:	6812      	ldr	r2, [r2, #0]
 8000b36:	0e12      	lsrs	r2, r2, #24
 8000b38:	71da      	strb	r2, [r3, #7]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000b3a:	6802      	ldr	r2, [r0, #0]
 8000b3c:	2320      	movs	r3, #32
 8000b3e:	2900      	cmp	r1, #0
 8000b40:	d108      	bne.n	8000b54 <HAL_CAN_GetRxMessage+0xfe>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000b42:	68d1      	ldr	r1, [r2, #12]
 8000b44:	430b      	orrs	r3, r1
 8000b46:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 8000b48:	2000      	movs	r0, #0
 8000b4a:	e799      	b.n	8000a80 <HAL_CAN_GetRxMessage+0x2a>
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000b4c:	59a7      	ldr	r7, [r4, r6]
 8000b4e:	08ff      	lsrs	r7, r7, #3
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8000b50:	6057      	str	r7, [r2, #4]
 8000b52:	e7a5      	b.n	8000aa0 <HAL_CAN_GetRxMessage+0x4a>
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000b54:	6911      	ldr	r1, [r2, #16]
 8000b56:	430b      	orrs	r3, r1
 8000b58:	6113      	str	r3, [r2, #16]
 8000b5a:	e7f5      	b.n	8000b48 <HAL_CAN_GetRxMessage+0xf2>
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000b5c:	2380      	movs	r3, #128	@ 0x80
 8000b5e:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8000b60:	02db      	lsls	r3, r3, #11
 8000b62:	e78a      	b.n	8000a7a <HAL_CAN_GetRxMessage+0x24>

08000b64 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8000b64:	1c42      	adds	r2, r0, #1
 8000b66:	7fd2      	ldrb	r2, [r2, #31]
{
 8000b68:	000b      	movs	r3, r1

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8000b6a:	3a01      	subs	r2, #1
 8000b6c:	2a01      	cmp	r2, #1
 8000b6e:	d805      	bhi.n	8000b7c <HAL_CAN_ActivateNotification+0x18>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000b70:	6802      	ldr	r2, [r0, #0]

    /* Return function status */
    return HAL_OK;
 8000b72:	2000      	movs	r0, #0
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8000b74:	6951      	ldr	r1, [r2, #20]
 8000b76:	4319      	orrs	r1, r3
 8000b78:	6151      	str	r1, [r2, #20]
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;

    return HAL_ERROR;
  }
}
 8000b7a:	4770      	bx	lr
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000b7c:	2380      	movs	r3, #128	@ 0x80
 8000b7e:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8000b80:	02db      	lsls	r3, r3, #11
 8000b82:	4313      	orrs	r3, r2
 8000b84:	6243      	str	r3, [r0, #36]	@ 0x24
    return HAL_ERROR;
 8000b86:	2001      	movs	r0, #1
 8000b88:	e7f7      	b.n	8000b7a <HAL_CAN_ActivateNotification+0x16>

08000b8a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @brief  Transmission Mailbox 0 complete callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
 8000b8a:	4770      	bx	lr

08000b8c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @brief  Transmission Mailbox 1 complete callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
 8000b8c:	4770      	bx	lr

08000b8e <HAL_CAN_TxMailbox2CompleteCallback>:
  * @brief  Transmission Mailbox 2 complete callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
 8000b8e:	4770      	bx	lr

08000b90 <HAL_CAN_TxMailbox0AbortCallback>:
  * @brief  Transmission Mailbox 0 Cancellation callback.
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
 8000b90:	4770      	bx	lr

08000b92 <HAL_CAN_TxMailbox1AbortCallback>:
  * @brief  Transmission Mailbox 1 Cancellation callback.
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
 8000b92:	4770      	bx	lr

08000b94 <HAL_CAN_TxMailbox2AbortCallback>:
  * @brief  Transmission Mailbox 2 Cancellation callback.
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
 8000b94:	4770      	bx	lr

08000b96 <HAL_CAN_RxFifo0FullCallback>:
  * @brief  Rx FIFO 0 full callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
 8000b96:	4770      	bx	lr

08000b98 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @brief  Rx FIFO 1 message pending callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
 8000b98:	4770      	bx	lr

08000b9a <HAL_CAN_RxFifo1FullCallback>:
  * @brief  Rx FIFO 1 full callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
 8000b9a:	4770      	bx	lr

08000b9c <HAL_CAN_SleepCallback>:
  * @brief  Sleep callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
 8000b9c:	4770      	bx	lr

08000b9e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @brief  WakeUp from Rx message callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
 8000b9e:	4770      	bx	lr

08000ba0 <HAL_CAN_ErrorCallback>:
  * @brief  Error CAN callback.
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
 8000ba0:	4770      	bx	lr

08000ba2 <HAL_CAN_IRQHandler>:
{
 8000ba2:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000ba4:	6803      	ldr	r3, [r0, #0]
{
 8000ba6:	b085      	sub	sp, #20
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8000ba8:	695e      	ldr	r6, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000baa:	685a      	ldr	r2, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8000bac:	689f      	ldr	r7, [r3, #8]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8000bae:	9201      	str	r2, [sp, #4]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000bb0:	68da      	ldr	r2, [r3, #12]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000bb2:	0034      	movs	r4, r6
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8000bb4:	9202      	str	r2, [sp, #8]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000bb6:	691a      	ldr	r2, [r3, #16]
{
 8000bb8:	0005      	movs	r5, r0
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8000bba:	9203      	str	r2, [sp, #12]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8000bbc:	699a      	ldr	r2, [r3, #24]
 8000bbe:	9200      	str	r2, [sp, #0]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8000bc0:	2201      	movs	r2, #1
 8000bc2:	4014      	ands	r4, r2
 8000bc4:	4216      	tst	r6, r2
 8000bc6:	d020      	beq.n	8000c0a <HAL_CAN_IRQHandler+0x68>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8000bc8:	4217      	tst	r7, r2
 8000bca:	d005      	beq.n	8000bd8 <HAL_CAN_IRQHandler+0x36>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8000bcc:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8000bce:	07bb      	lsls	r3, r7, #30
 8000bd0:	d400      	bmi.n	8000bd4 <HAL_CAN_IRQHandler+0x32>
 8000bd2:	e0a9      	b.n	8000d28 <HAL_CAN_IRQHandler+0x186>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8000bd4:	f7ff ffd9 	bl	8000b8a <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8000bd8:	2400      	movs	r4, #0
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8000bda:	2380      	movs	r3, #128	@ 0x80
 8000bdc:	005b      	lsls	r3, r3, #1
 8000bde:	421f      	tst	r7, r3
 8000be0:	d007      	beq.n	8000bf2 <HAL_CAN_IRQHandler+0x50>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8000be2:	682a      	ldr	r2, [r5, #0]
 8000be4:	6093      	str	r3, [r2, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8000be6:	05bb      	lsls	r3, r7, #22
 8000be8:	d400      	bmi.n	8000bec <HAL_CAN_IRQHandler+0x4a>
 8000bea:	e0aa      	b.n	8000d42 <HAL_CAN_IRQHandler+0x1a0>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8000bec:	0028      	movs	r0, r5
 8000bee:	f7ff ffcd 	bl	8000b8c <HAL_CAN_TxMailbox1CompleteCallback>
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8000bf2:	2380      	movs	r3, #128	@ 0x80
 8000bf4:	025b      	lsls	r3, r3, #9
 8000bf6:	421f      	tst	r7, r3
 8000bf8:	d007      	beq.n	8000c0a <HAL_CAN_IRQHandler+0x68>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8000bfa:	682a      	ldr	r2, [r5, #0]
 8000bfc:	6093      	str	r3, [r2, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8000bfe:	03ba      	lsls	r2, r7, #14
 8000c00:	d400      	bmi.n	8000c04 <HAL_CAN_IRQHandler+0x62>
 8000c02:	e0ad      	b.n	8000d60 <HAL_CAN_IRQHandler+0x1be>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8000c04:	0028      	movs	r0, r5
 8000c06:	f7ff ffc2 	bl	8000b8e <HAL_CAN_TxMailbox2CompleteCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8000c0a:	0733      	lsls	r3, r6, #28
 8000c0c:	d508      	bpl.n	8000c20 <HAL_CAN_IRQHandler+0x7e>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8000c0e:	2310      	movs	r3, #16
 8000c10:	9a02      	ldr	r2, [sp, #8]
 8000c12:	421a      	tst	r2, r3
 8000c14:	d004      	beq.n	8000c20 <HAL_CAN_IRQHandler+0x7e>
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8000c16:	2280      	movs	r2, #128	@ 0x80
 8000c18:	0092      	lsls	r2, r2, #2
 8000c1a:	4314      	orrs	r4, r2
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8000c1c:	682a      	ldr	r2, [r5, #0]
 8000c1e:	60d3      	str	r3, [r2, #12]
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8000c20:	0773      	lsls	r3, r6, #29
 8000c22:	d508      	bpl.n	8000c36 <HAL_CAN_IRQHandler+0x94>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8000c24:	2308      	movs	r3, #8
 8000c26:	9a02      	ldr	r2, [sp, #8]
 8000c28:	421a      	tst	r2, r3
 8000c2a:	d004      	beq.n	8000c36 <HAL_CAN_IRQHandler+0x94>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000c2c:	682a      	ldr	r2, [r5, #0]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000c2e:	0028      	movs	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8000c30:	60d3      	str	r3, [r2, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8000c32:	f7ff ffb0 	bl	8000b96 <HAL_CAN_RxFifo0FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8000c36:	07b3      	lsls	r3, r6, #30
 8000c38:	d506      	bpl.n	8000c48 <HAL_CAN_IRQHandler+0xa6>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8000c3a:	682b      	ldr	r3, [r5, #0]
 8000c3c:	68db      	ldr	r3, [r3, #12]
 8000c3e:	079b      	lsls	r3, r3, #30
 8000c40:	d002      	beq.n	8000c48 <HAL_CAN_IRQHandler+0xa6>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8000c42:	0028      	movs	r0, r5
 8000c44:	f7ff faec 	bl	8000220 <HAL_CAN_RxFifo0MsgPendingCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8000c48:	0673      	lsls	r3, r6, #25
 8000c4a:	d508      	bpl.n	8000c5e <HAL_CAN_IRQHandler+0xbc>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8000c4c:	2310      	movs	r3, #16
 8000c4e:	9a03      	ldr	r2, [sp, #12]
 8000c50:	421a      	tst	r2, r3
 8000c52:	d004      	beq.n	8000c5e <HAL_CAN_IRQHandler+0xbc>
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8000c54:	2280      	movs	r2, #128	@ 0x80
 8000c56:	00d2      	lsls	r2, r2, #3
 8000c58:	4314      	orrs	r4, r2
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8000c5a:	682a      	ldr	r2, [r5, #0]
 8000c5c:	6113      	str	r3, [r2, #16]
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8000c5e:	06b3      	lsls	r3, r6, #26
 8000c60:	d508      	bpl.n	8000c74 <HAL_CAN_IRQHandler+0xd2>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8000c62:	2308      	movs	r3, #8
 8000c64:	9a03      	ldr	r2, [sp, #12]
 8000c66:	421a      	tst	r2, r3
 8000c68:	d004      	beq.n	8000c74 <HAL_CAN_IRQHandler+0xd2>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000c6a:	682a      	ldr	r2, [r5, #0]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000c6c:	0028      	movs	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8000c6e:	6113      	str	r3, [r2, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8000c70:	f7ff ff93 	bl	8000b9a <HAL_CAN_RxFifo1FullCallback>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8000c74:	06f3      	lsls	r3, r6, #27
 8000c76:	d506      	bpl.n	8000c86 <HAL_CAN_IRQHandler+0xe4>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8000c78:	682b      	ldr	r3, [r5, #0]
 8000c7a:	691b      	ldr	r3, [r3, #16]
 8000c7c:	079b      	lsls	r3, r3, #30
 8000c7e:	d002      	beq.n	8000c86 <HAL_CAN_IRQHandler+0xe4>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8000c80:	0028      	movs	r0, r5
 8000c82:	f7ff ff89 	bl	8000b98 <HAL_CAN_RxFifo1MsgPendingCallback>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8000c86:	03b3      	lsls	r3, r6, #14
 8000c88:	d508      	bpl.n	8000c9c <HAL_CAN_IRQHandler+0xfa>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8000c8a:	2310      	movs	r3, #16
 8000c8c:	9a01      	ldr	r2, [sp, #4]
 8000c8e:	421a      	tst	r2, r3
 8000c90:	d004      	beq.n	8000c9c <HAL_CAN_IRQHandler+0xfa>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000c92:	682a      	ldr	r2, [r5, #0]
      HAL_CAN_SleepCallback(hcan);
 8000c94:	0028      	movs	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8000c96:	6053      	str	r3, [r2, #4]
      HAL_CAN_SleepCallback(hcan);
 8000c98:	f7ff ff80 	bl	8000b9c <HAL_CAN_SleepCallback>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8000c9c:	03f3      	lsls	r3, r6, #15
 8000c9e:	d508      	bpl.n	8000cb2 <HAL_CAN_IRQHandler+0x110>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8000ca0:	2308      	movs	r3, #8
 8000ca2:	9a01      	ldr	r2, [sp, #4]
 8000ca4:	421a      	tst	r2, r3
 8000ca6:	d004      	beq.n	8000cb2 <HAL_CAN_IRQHandler+0x110>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000ca8:	682a      	ldr	r2, [r5, #0]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000caa:	0028      	movs	r0, r5
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8000cac:	6053      	str	r3, [r2, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8000cae:	f7ff ff76 	bl	8000b9e <HAL_CAN_WakeUpFromRxMsgCallback>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8000cb2:	0433      	lsls	r3, r6, #16
 8000cb4:	d52e      	bpl.n	8000d14 <HAL_CAN_IRQHandler+0x172>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8000cb6:	9b01      	ldr	r3, [sp, #4]
 8000cb8:	682a      	ldr	r2, [r5, #0]
 8000cba:	075b      	lsls	r3, r3, #29
 8000cbc:	d528      	bpl.n	8000d10 <HAL_CAN_IRQHandler+0x16e>
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8000cbe:	05f3      	lsls	r3, r6, #23
 8000cc0:	d503      	bpl.n	8000cca <HAL_CAN_IRQHandler+0x128>
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	9900      	ldr	r1, [sp, #0]
 8000cc6:	400b      	ands	r3, r1
 8000cc8:	431c      	orrs	r4, r3
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000cca:	05b3      	lsls	r3, r6, #22
 8000ccc:	d504      	bpl.n	8000cd8 <HAL_CAN_IRQHandler+0x136>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8000cce:	2302      	movs	r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8000cd0:	9900      	ldr	r1, [sp, #0]
 8000cd2:	4219      	tst	r1, r3
 8000cd4:	d000      	beq.n	8000cd8 <HAL_CAN_IRQHandler+0x136>
        errorcode |= HAL_CAN_ERROR_EPV;
 8000cd6:	431c      	orrs	r4, r3
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000cd8:	0573      	lsls	r3, r6, #21
 8000cda:	d504      	bpl.n	8000ce6 <HAL_CAN_IRQHandler+0x144>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8000cdc:	2304      	movs	r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8000cde:	9900      	ldr	r1, [sp, #0]
 8000ce0:	4219      	tst	r1, r3
 8000ce2:	d000      	beq.n	8000ce6 <HAL_CAN_IRQHandler+0x144>
        errorcode |= HAL_CAN_ERROR_BOF;
 8000ce4:	431c      	orrs	r4, r3
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000ce6:	0536      	lsls	r6, r6, #20
 8000ce8:	d512      	bpl.n	8000d10 <HAL_CAN_IRQHandler+0x16e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8000cea:	2170      	movs	r1, #112	@ 0x70
 8000cec:	9b00      	ldr	r3, [sp, #0]
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000cee:	9800      	ldr	r0, [sp, #0]
          ((esrflags & CAN_ESR_LEC) != 0U))
 8000cf0:	400b      	ands	r3, r1
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8000cf2:	4208      	tst	r0, r1
 8000cf4:	d00c      	beq.n	8000d10 <HAL_CAN_IRQHandler+0x16e>
        switch (esrflags & CAN_ESR_LEC)
 8000cf6:	2b40      	cmp	r3, #64	@ 0x40
 8000cf8:	d046      	beq.n	8000d88 <HAL_CAN_IRQHandler+0x1e6>
 8000cfa:	d83d      	bhi.n	8000d78 <HAL_CAN_IRQHandler+0x1d6>
 8000cfc:	2b20      	cmp	r3, #32
 8000cfe:	d045      	beq.n	8000d8c <HAL_CAN_IRQHandler+0x1ea>
 8000d00:	2b30      	cmp	r3, #48	@ 0x30
 8000d02:	d045      	beq.n	8000d90 <HAL_CAN_IRQHandler+0x1ee>
 8000d04:	2b10      	cmp	r3, #16
 8000d06:	d03e      	beq.n	8000d86 <HAL_CAN_IRQHandler+0x1e4>
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8000d08:	2170      	movs	r1, #112	@ 0x70
 8000d0a:	6993      	ldr	r3, [r2, #24]
 8000d0c:	438b      	bics	r3, r1
 8000d0e:	6193      	str	r3, [r2, #24]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8000d10:	2304      	movs	r3, #4
 8000d12:	6053      	str	r3, [r2, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 8000d14:	2c00      	cmp	r4, #0
 8000d16:	d005      	beq.n	8000d24 <HAL_CAN_IRQHandler+0x182>
    hcan->ErrorCode |= errorcode;
 8000d18:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
    HAL_CAN_ErrorCallback(hcan);
 8000d1a:	0028      	movs	r0, r5
    hcan->ErrorCode |= errorcode;
 8000d1c:	4323      	orrs	r3, r4
 8000d1e:	626b      	str	r3, [r5, #36]	@ 0x24
    HAL_CAN_ErrorCallback(hcan);
 8000d20:	f7ff ff3e 	bl	8000ba0 <HAL_CAN_ErrorCallback>
}
 8000d24:	b005      	add	sp, #20
 8000d26:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8000d28:	077b      	lsls	r3, r7, #29
 8000d2a:	d404      	bmi.n	8000d36 <HAL_CAN_IRQHandler+0x194>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8000d2c:	073b      	lsls	r3, r7, #28
 8000d2e:	d405      	bmi.n	8000d3c <HAL_CAN_IRQHandler+0x19a>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8000d30:	f7ff ff2e 	bl	8000b90 <HAL_CAN_TxMailbox0AbortCallback>
 8000d34:	e750      	b.n	8000bd8 <HAL_CAN_IRQHandler+0x36>
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8000d36:	2480      	movs	r4, #128	@ 0x80
 8000d38:	0124      	lsls	r4, r4, #4
 8000d3a:	e74e      	b.n	8000bda <HAL_CAN_IRQHandler+0x38>
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8000d3c:	2480      	movs	r4, #128	@ 0x80
 8000d3e:	0164      	lsls	r4, r4, #5
 8000d40:	e74b      	b.n	8000bda <HAL_CAN_IRQHandler+0x38>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8000d42:	057b      	lsls	r3, r7, #21
 8000d44:	d503      	bpl.n	8000d4e <HAL_CAN_IRQHandler+0x1ac>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8000d46:	2380      	movs	r3, #128	@ 0x80
 8000d48:	019b      	lsls	r3, r3, #6
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000d4a:	431c      	orrs	r4, r3
 8000d4c:	e751      	b.n	8000bf2 <HAL_CAN_IRQHandler+0x50>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8000d4e:	053b      	lsls	r3, r7, #20
 8000d50:	d502      	bpl.n	8000d58 <HAL_CAN_IRQHandler+0x1b6>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8000d52:	2380      	movs	r3, #128	@ 0x80
 8000d54:	01db      	lsls	r3, r3, #7
 8000d56:	e7f8      	b.n	8000d4a <HAL_CAN_IRQHandler+0x1a8>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8000d58:	0028      	movs	r0, r5
 8000d5a:	f7ff ff1a 	bl	8000b92 <HAL_CAN_TxMailbox1AbortCallback>
 8000d5e:	e748      	b.n	8000bf2 <HAL_CAN_IRQHandler+0x50>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8000d60:	037a      	lsls	r2, r7, #13
 8000d62:	d503      	bpl.n	8000d6c <HAL_CAN_IRQHandler+0x1ca>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8000d64:	2380      	movs	r3, #128	@ 0x80
 8000d66:	021b      	lsls	r3, r3, #8
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8000d68:	431c      	orrs	r4, r3
 8000d6a:	e74e      	b.n	8000c0a <HAL_CAN_IRQHandler+0x68>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8000d6c:	033f      	lsls	r7, r7, #12
 8000d6e:	d4fb      	bmi.n	8000d68 <HAL_CAN_IRQHandler+0x1c6>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8000d70:	0028      	movs	r0, r5
 8000d72:	f7ff ff0f 	bl	8000b94 <HAL_CAN_TxMailbox2AbortCallback>
 8000d76:	e748      	b.n	8000c0a <HAL_CAN_IRQHandler+0x68>
        switch (esrflags & CAN_ESR_LEC)
 8000d78:	2b50      	cmp	r3, #80	@ 0x50
 8000d7a:	d00b      	beq.n	8000d94 <HAL_CAN_IRQHandler+0x1f2>
 8000d7c:	2b60      	cmp	r3, #96	@ 0x60
 8000d7e:	d1c3      	bne.n	8000d08 <HAL_CAN_IRQHandler+0x166>
            errorcode |= HAL_CAN_ERROR_CRC;
 8000d80:	2380      	movs	r3, #128	@ 0x80
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	e000      	b.n	8000d88 <HAL_CAN_IRQHandler+0x1e6>
            errorcode |= HAL_CAN_ERROR_STF;
 8000d86:	2308      	movs	r3, #8
            errorcode |= HAL_CAN_ERROR_CRC;
 8000d88:	431c      	orrs	r4, r3
            break;
 8000d8a:	e7bd      	b.n	8000d08 <HAL_CAN_IRQHandler+0x166>
            errorcode |= HAL_CAN_ERROR_FOR;
 8000d8c:	2310      	movs	r3, #16
 8000d8e:	e7fb      	b.n	8000d88 <HAL_CAN_IRQHandler+0x1e6>
            errorcode |= HAL_CAN_ERROR_ACK;
 8000d90:	2320      	movs	r3, #32
 8000d92:	e7f9      	b.n	8000d88 <HAL_CAN_IRQHandler+0x1e6>
            errorcode |= HAL_CAN_ERROR_BD;
 8000d94:	2380      	movs	r3, #128	@ 0x80
 8000d96:	e7f7      	b.n	8000d88 <HAL_CAN_IRQHandler+0x1e6>

08000d98 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d98:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d9a:	24ff      	movs	r4, #255	@ 0xff
 8000d9c:	2203      	movs	r2, #3
 8000d9e:	000b      	movs	r3, r1
 8000da0:	0021      	movs	r1, r4
 8000da2:	4002      	ands	r2, r0
 8000da4:	00d2      	lsls	r2, r2, #3
 8000da6:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000da8:	019b      	lsls	r3, r3, #6
 8000daa:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dac:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000dae:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8000db0:	2800      	cmp	r0, #0
 8000db2:	db0a      	blt.n	8000dca <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000db4:	24c0      	movs	r4, #192	@ 0xc0
 8000db6:	4a0b      	ldr	r2, [pc, #44]	@ (8000de4 <HAL_NVIC_SetPriority+0x4c>)
 8000db8:	0880      	lsrs	r0, r0, #2
 8000dba:	0080      	lsls	r0, r0, #2
 8000dbc:	1880      	adds	r0, r0, r2
 8000dbe:	00a4      	lsls	r4, r4, #2
 8000dc0:	5902      	ldr	r2, [r0, r4]
 8000dc2:	400a      	ands	r2, r1
 8000dc4:	4313      	orrs	r3, r2
 8000dc6:	5103      	str	r3, [r0, r4]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000dc8:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dca:	220f      	movs	r2, #15
 8000dcc:	4010      	ands	r0, r2
 8000dce:	3808      	subs	r0, #8
 8000dd0:	4a05      	ldr	r2, [pc, #20]	@ (8000de8 <HAL_NVIC_SetPriority+0x50>)
 8000dd2:	0880      	lsrs	r0, r0, #2
 8000dd4:	0080      	lsls	r0, r0, #2
 8000dd6:	1880      	adds	r0, r0, r2
 8000dd8:	69c2      	ldr	r2, [r0, #28]
 8000dda:	4011      	ands	r1, r2
 8000ddc:	4319      	orrs	r1, r3
 8000dde:	61c1      	str	r1, [r0, #28]
 8000de0:	e7f2      	b.n	8000dc8 <HAL_NVIC_SetPriority+0x30>
 8000de2:	46c0      	nop			@ (mov r8, r8)
 8000de4:	e000e100 	.word	0xe000e100
 8000de8:	e000ed00 	.word	0xe000ed00

08000dec <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8000dec:	2800      	cmp	r0, #0
 8000dee:	db05      	blt.n	8000dfc <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000df0:	231f      	movs	r3, #31
 8000df2:	4018      	ands	r0, r3
 8000df4:	3b1e      	subs	r3, #30
 8000df6:	4083      	lsls	r3, r0
 8000df8:	4a01      	ldr	r2, [pc, #4]	@ (8000e00 <HAL_NVIC_EnableIRQ+0x14>)
 8000dfa:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8000dfc:	4770      	bx	lr
 8000dfe:	46c0      	nop			@ (mov r8, r8)
 8000e00:	e000e100 	.word	0xe000e100

08000e04 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e04:	2280      	movs	r2, #128	@ 0x80
 8000e06:	1e43      	subs	r3, r0, #1
 8000e08:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e0a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e0c:	4293      	cmp	r3, r2
 8000e0e:	d20d      	bcs.n	8000e2c <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e10:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e12:	4a07      	ldr	r2, [pc, #28]	@ (8000e30 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e14:	4807      	ldr	r0, [pc, #28]	@ (8000e34 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e16:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e18:	6a03      	ldr	r3, [r0, #32]
 8000e1a:	0609      	lsls	r1, r1, #24
 8000e1c:	021b      	lsls	r3, r3, #8
 8000e1e:	0a1b      	lsrs	r3, r3, #8
 8000e20:	430b      	orrs	r3, r1
 8000e22:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e24:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e26:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e28:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e2a:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000e2c:	4770      	bx	lr
 8000e2e:	46c0      	nop			@ (mov r8, r8)
 8000e30:	e000e010 	.word	0xe000e010
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 8000e38:	2300      	movs	r3, #0
{
 8000e3a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e3c:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e3e:	680a      	ldr	r2, [r1, #0]
 8000e40:	0014      	movs	r4, r2
 8000e42:	40dc      	lsrs	r4, r3
 8000e44:	d101      	bne.n	8000e4a <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 8000e46:	b007      	add	sp, #28
 8000e48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e4a:	2501      	movs	r5, #1
 8000e4c:	0014      	movs	r4, r2
 8000e4e:	409d      	lsls	r5, r3
 8000e50:	402c      	ands	r4, r5
 8000e52:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 8000e54:	422a      	tst	r2, r5
 8000e56:	d100      	bne.n	8000e5a <HAL_GPIO_Init+0x22>
 8000e58:	e094      	b.n	8000f84 <HAL_GPIO_Init+0x14c>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e5a:	684a      	ldr	r2, [r1, #4]
 8000e5c:	005f      	lsls	r7, r3, #1
 8000e5e:	4694      	mov	ip, r2
 8000e60:	2203      	movs	r2, #3
 8000e62:	4664      	mov	r4, ip
 8000e64:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e66:	2403      	movs	r4, #3
 8000e68:	40bc      	lsls	r4, r7
 8000e6a:	43e4      	mvns	r4, r4
 8000e6c:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e6e:	1e54      	subs	r4, r2, #1
 8000e70:	2c01      	cmp	r4, #1
 8000e72:	d82e      	bhi.n	8000ed2 <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 8000e74:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e76:	9c01      	ldr	r4, [sp, #4]
 8000e78:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e7a:	68cc      	ldr	r4, [r1, #12]
 8000e7c:	40bc      	lsls	r4, r7
 8000e7e:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8000e80:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8000e82:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e84:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e86:	43ac      	bics	r4, r5
 8000e88:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e8a:	4664      	mov	r4, ip
 8000e8c:	0924      	lsrs	r4, r4, #4
 8000e8e:	4034      	ands	r4, r6
 8000e90:	409c      	lsls	r4, r3
 8000e92:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8000e94:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8000e96:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e98:	9c01      	ldr	r4, [sp, #4]
 8000e9a:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e9c:	688c      	ldr	r4, [r1, #8]
 8000e9e:	40bc      	lsls	r4, r7
 8000ea0:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8000ea2:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ea4:	2a02      	cmp	r2, #2
 8000ea6:	d116      	bne.n	8000ed6 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ea8:	2507      	movs	r5, #7
 8000eaa:	260f      	movs	r6, #15
 8000eac:	401d      	ands	r5, r3
 8000eae:	00ad      	lsls	r5, r5, #2
 8000eb0:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 8000eb2:	08dc      	lsrs	r4, r3, #3
 8000eb4:	00a4      	lsls	r4, r4, #2
 8000eb6:	1904      	adds	r4, r0, r4
 8000eb8:	9402      	str	r4, [sp, #8]
 8000eba:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ebc:	9603      	str	r6, [sp, #12]
 8000ebe:	0026      	movs	r6, r4
 8000ec0:	9c03      	ldr	r4, [sp, #12]
 8000ec2:	43a6      	bics	r6, r4
 8000ec4:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ec6:	690e      	ldr	r6, [r1, #16]
 8000ec8:	40ae      	lsls	r6, r5
 8000eca:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 8000ecc:	9c02      	ldr	r4, [sp, #8]
 8000ece:	6226      	str	r6, [r4, #32]
 8000ed0:	e001      	b.n	8000ed6 <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ed2:	2a03      	cmp	r2, #3
 8000ed4:	d1df      	bne.n	8000e96 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ed6:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8000ed8:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000eda:	9d01      	ldr	r5, [sp, #4]
 8000edc:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000ede:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ee0:	24c0      	movs	r4, #192	@ 0xc0
      GPIOx->MODER = temp;
 8000ee2:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000ee4:	4662      	mov	r2, ip
 8000ee6:	02a4      	lsls	r4, r4, #10
 8000ee8:	4222      	tst	r2, r4
 8000eea:	d04b      	beq.n	8000f84 <HAL_GPIO_Init+0x14c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eec:	2501      	movs	r5, #1
 8000eee:	4a26      	ldr	r2, [pc, #152]	@ (8000f88 <HAL_GPIO_Init+0x150>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ef0:	2790      	movs	r7, #144	@ 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef2:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ef4:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ef6:	432c      	orrs	r4, r5
 8000ef8:	6194      	str	r4, [r2, #24]
 8000efa:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000efc:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000efe:	402a      	ands	r2, r5
 8000f00:	9205      	str	r2, [sp, #20]
 8000f02:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000f04:	4a21      	ldr	r2, [pc, #132]	@ (8000f8c <HAL_GPIO_Init+0x154>)
 8000f06:	00a4      	lsls	r4, r4, #2
 8000f08:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f0a:	220f      	movs	r2, #15
 8000f0c:	3502      	adds	r5, #2
 8000f0e:	401d      	ands	r5, r3
 8000f10:	00ad      	lsls	r5, r5, #2
 8000f12:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 8000f14:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f16:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f18:	2200      	movs	r2, #0
 8000f1a:	42b8      	cmp	r0, r7
 8000f1c:	d008      	beq.n	8000f30 <HAL_GPIO_Init+0xf8>
 8000f1e:	4f1c      	ldr	r7, [pc, #112]	@ (8000f90 <HAL_GPIO_Init+0x158>)
 8000f20:	3201      	adds	r2, #1
 8000f22:	42b8      	cmp	r0, r7
 8000f24:	d004      	beq.n	8000f30 <HAL_GPIO_Init+0xf8>
 8000f26:	4f1b      	ldr	r7, [pc, #108]	@ (8000f94 <HAL_GPIO_Init+0x15c>)
 8000f28:	3204      	adds	r2, #4
 8000f2a:	42b8      	cmp	r0, r7
 8000f2c:	d100      	bne.n	8000f30 <HAL_GPIO_Init+0xf8>
 8000f2e:	3a03      	subs	r2, #3
 8000f30:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f32:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f34:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000f36:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 8000f38:	4a17      	ldr	r2, [pc, #92]	@ (8000f98 <HAL_GPIO_Init+0x160>)
        temp &= ~(iocurrent);
 8000f3a:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 8000f3c:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 8000f3e:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 8000f40:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 8000f42:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000f44:	02ff      	lsls	r7, r7, #11
 8000f46:	d401      	bmi.n	8000f4c <HAL_GPIO_Init+0x114>
        temp &= ~(iocurrent);
 8000f48:	0035      	movs	r5, r6
 8000f4a:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f4c:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 8000f4e:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000f50:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 8000f52:	9d00      	ldr	r5, [sp, #0]
 8000f54:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f56:	02bf      	lsls	r7, r7, #10
 8000f58:	d401      	bmi.n	8000f5e <HAL_GPIO_Init+0x126>
        temp &= ~(iocurrent);
 8000f5a:	0035      	movs	r5, r6
 8000f5c:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f5e:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 8000f60:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 8000f62:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 8000f64:	9d00      	ldr	r5, [sp, #0]
 8000f66:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000f68:	03bf      	lsls	r7, r7, #14
 8000f6a:	d401      	bmi.n	8000f70 <HAL_GPIO_Init+0x138>
        temp &= ~(iocurrent);
 8000f6c:	0035      	movs	r5, r6
 8000f6e:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f70:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 8000f72:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 8000f74:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 8000f76:	9e00      	ldr	r6, [sp, #0]
 8000f78:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000f7a:	03ff      	lsls	r7, r7, #15
 8000f7c:	d401      	bmi.n	8000f82 <HAL_GPIO_Init+0x14a>
        temp &= ~(iocurrent);
 8000f7e:	4025      	ands	r5, r4
 8000f80:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 8000f82:	6016      	str	r6, [r2, #0]
    position++;
 8000f84:	3301      	adds	r3, #1
 8000f86:	e75a      	b.n	8000e3e <HAL_GPIO_Init+0x6>
 8000f88:	40021000 	.word	0x40021000
 8000f8c:	40010000 	.word	0x40010000
 8000f90:	48000400 	.word	0x48000400
 8000f94:	48000800 	.word	0x48000800
 8000f98:	40010400 	.word	0x40010400

08000f9c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f9c:	2a00      	cmp	r2, #0
 8000f9e:	d001      	beq.n	8000fa4 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000fa0:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000fa2:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000fa4:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8000fa6:	e7fc      	b.n	8000fa2 <HAL_GPIO_WritePin+0x6>

08000fa8 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000fa8:	6942      	ldr	r2, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000faa:	0013      	movs	r3, r2
 8000fac:	400b      	ands	r3, r1
 8000fae:	041b      	lsls	r3, r3, #16
 8000fb0:	4391      	bics	r1, r2
 8000fb2:	430b      	orrs	r3, r1
 8000fb4:	6183      	str	r3, [r0, #24]
}
 8000fb6:	4770      	bx	lr

08000fb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000fba:	0004      	movs	r4, r0
 8000fbc:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fbe:	2800      	cmp	r0, #0
 8000fc0:	d102      	bne.n	8000fc8 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 8000fc2:	2001      	movs	r0, #1
      }
    }
  }

  return HAL_OK;
}
 8000fc4:	b005      	add	sp, #20
 8000fc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fc8:	6803      	ldr	r3, [r0, #0]
 8000fca:	07db      	lsls	r3, r3, #31
 8000fcc:	d433      	bmi.n	8001036 <HAL_RCC_OscConfig+0x7e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fce:	6823      	ldr	r3, [r4, #0]
 8000fd0:	079b      	lsls	r3, r3, #30
 8000fd2:	d500      	bpl.n	8000fd6 <HAL_RCC_OscConfig+0x1e>
 8000fd4:	e087      	b.n	80010e6 <HAL_RCC_OscConfig+0x12e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fd6:	6823      	ldr	r3, [r4, #0]
 8000fd8:	071b      	lsls	r3, r3, #28
 8000fda:	d500      	bpl.n	8000fde <HAL_RCC_OscConfig+0x26>
 8000fdc:	e0c8      	b.n	8001170 <HAL_RCC_OscConfig+0x1b8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fde:	6823      	ldr	r3, [r4, #0]
 8000fe0:	075b      	lsls	r3, r3, #29
 8000fe2:	d500      	bpl.n	8000fe6 <HAL_RCC_OscConfig+0x2e>
 8000fe4:	e0eb      	b.n	80011be <HAL_RCC_OscConfig+0x206>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000fe6:	6823      	ldr	r3, [r4, #0]
 8000fe8:	06db      	lsls	r3, r3, #27
 8000fea:	d51a      	bpl.n	8001022 <HAL_RCC_OscConfig+0x6a>
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000fec:	6962      	ldr	r2, [r4, #20]
 8000fee:	2304      	movs	r3, #4
 8000ff0:	4db9      	ldr	r5, [pc, #740]	@ (80012d8 <HAL_RCC_OscConfig+0x320>)
 8000ff2:	2a01      	cmp	r2, #1
 8000ff4:	d000      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x40>
 8000ff6:	e154      	b.n	80012a2 <HAL_RCC_OscConfig+0x2ea>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ff8:	6b69      	ldr	r1, [r5, #52]	@ 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000ffa:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000ffc:	430b      	orrs	r3, r1
 8000ffe:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 8001000:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8001002:	431a      	orrs	r2, r3
 8001004:	636a      	str	r2, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8001006:	f7ff fbfb 	bl	8000800 <HAL_GetTick>
 800100a:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800100c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800100e:	423b      	tst	r3, r7
 8001010:	d100      	bne.n	8001014 <HAL_RCC_OscConfig+0x5c>
 8001012:	e13f      	b.n	8001294 <HAL_RCC_OscConfig+0x2dc>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001014:	21f8      	movs	r1, #248	@ 0xf8
 8001016:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8001018:	69a3      	ldr	r3, [r4, #24]
 800101a:	438a      	bics	r2, r1
 800101c:	00db      	lsls	r3, r3, #3
 800101e:	4313      	orrs	r3, r2
 8001020:	636b      	str	r3, [r5, #52]	@ 0x34
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001022:	6823      	ldr	r3, [r4, #0]
 8001024:	069b      	lsls	r3, r3, #26
 8001026:	d500      	bpl.n	800102a <HAL_RCC_OscConfig+0x72>
 8001028:	e162      	b.n	80012f0 <HAL_RCC_OscConfig+0x338>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800102a:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 800102c:	2b00      	cmp	r3, #0
 800102e:	d000      	beq.n	8001032 <HAL_RCC_OscConfig+0x7a>
 8001030:	e1a1      	b.n	8001376 <HAL_RCC_OscConfig+0x3be>
  return HAL_OK;
 8001032:	2000      	movs	r0, #0
 8001034:	e7c6      	b.n	8000fc4 <HAL_RCC_OscConfig+0xc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001036:	220c      	movs	r2, #12
 8001038:	4da7      	ldr	r5, [pc, #668]	@ (80012d8 <HAL_RCC_OscConfig+0x320>)
 800103a:	686b      	ldr	r3, [r5, #4]
 800103c:	4013      	ands	r3, r2
 800103e:	2b04      	cmp	r3, #4
 8001040:	d00b      	beq.n	800105a <HAL_RCC_OscConfig+0xa2>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001042:	686b      	ldr	r3, [r5, #4]
 8001044:	4013      	ands	r3, r2
 8001046:	2b08      	cmp	r3, #8
 8001048:	d10e      	bne.n	8001068 <HAL_RCC_OscConfig+0xb0>
 800104a:	22c0      	movs	r2, #192	@ 0xc0
 800104c:	686b      	ldr	r3, [r5, #4]
 800104e:	0252      	lsls	r2, r2, #9
 8001050:	4013      	ands	r3, r2
 8001052:	2280      	movs	r2, #128	@ 0x80
 8001054:	0252      	lsls	r2, r2, #9
 8001056:	4293      	cmp	r3, r2
 8001058:	d106      	bne.n	8001068 <HAL_RCC_OscConfig+0xb0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800105a:	682b      	ldr	r3, [r5, #0]
 800105c:	039b      	lsls	r3, r3, #14
 800105e:	d5b6      	bpl.n	8000fce <HAL_RCC_OscConfig+0x16>
 8001060:	6863      	ldr	r3, [r4, #4]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d1b3      	bne.n	8000fce <HAL_RCC_OscConfig+0x16>
 8001066:	e7ac      	b.n	8000fc2 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001068:	6863      	ldr	r3, [r4, #4]
 800106a:	2b01      	cmp	r3, #1
 800106c:	d113      	bne.n	8001096 <HAL_RCC_OscConfig+0xde>
 800106e:	2380      	movs	r3, #128	@ 0x80
 8001070:	682a      	ldr	r2, [r5, #0]
 8001072:	025b      	lsls	r3, r3, #9
 8001074:	4313      	orrs	r3, r2
 8001076:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001078:	f7ff fbc2 	bl	8000800 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800107c:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 800107e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001080:	02bf      	lsls	r7, r7, #10
 8001082:	682b      	ldr	r3, [r5, #0]
 8001084:	423b      	tst	r3, r7
 8001086:	d1a2      	bne.n	8000fce <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001088:	f7ff fbba 	bl	8000800 <HAL_GetTick>
 800108c:	1b80      	subs	r0, r0, r6
 800108e:	2864      	cmp	r0, #100	@ 0x64
 8001090:	d9f7      	bls.n	8001082 <HAL_RCC_OscConfig+0xca>
            return HAL_TIMEOUT;
 8001092:	2003      	movs	r0, #3
 8001094:	e796      	b.n	8000fc4 <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001096:	2b00      	cmp	r3, #0
 8001098:	d115      	bne.n	80010c6 <HAL_RCC_OscConfig+0x10e>
 800109a:	682b      	ldr	r3, [r5, #0]
 800109c:	4a8f      	ldr	r2, [pc, #572]	@ (80012dc <HAL_RCC_OscConfig+0x324>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800109e:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010a0:	4013      	ands	r3, r2
 80010a2:	602b      	str	r3, [r5, #0]
 80010a4:	682b      	ldr	r3, [r5, #0]
 80010a6:	4a8e      	ldr	r2, [pc, #568]	@ (80012e0 <HAL_RCC_OscConfig+0x328>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010a8:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010aa:	4013      	ands	r3, r2
 80010ac:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80010ae:	f7ff fba7 	bl	8000800 <HAL_GetTick>
 80010b2:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010b4:	682b      	ldr	r3, [r5, #0]
 80010b6:	423b      	tst	r3, r7
 80010b8:	d089      	beq.n	8000fce <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010ba:	f7ff fba1 	bl	8000800 <HAL_GetTick>
 80010be:	1b80      	subs	r0, r0, r6
 80010c0:	2864      	cmp	r0, #100	@ 0x64
 80010c2:	d9f7      	bls.n	80010b4 <HAL_RCC_OscConfig+0xfc>
 80010c4:	e7e5      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010c6:	2b05      	cmp	r3, #5
 80010c8:	d105      	bne.n	80010d6 <HAL_RCC_OscConfig+0x11e>
 80010ca:	2380      	movs	r3, #128	@ 0x80
 80010cc:	682a      	ldr	r2, [r5, #0]
 80010ce:	02db      	lsls	r3, r3, #11
 80010d0:	4313      	orrs	r3, r2
 80010d2:	602b      	str	r3, [r5, #0]
 80010d4:	e7cb      	b.n	800106e <HAL_RCC_OscConfig+0xb6>
 80010d6:	682b      	ldr	r3, [r5, #0]
 80010d8:	4a80      	ldr	r2, [pc, #512]	@ (80012dc <HAL_RCC_OscConfig+0x324>)
 80010da:	4013      	ands	r3, r2
 80010dc:	602b      	str	r3, [r5, #0]
 80010de:	682b      	ldr	r3, [r5, #0]
 80010e0:	4a7f      	ldr	r2, [pc, #508]	@ (80012e0 <HAL_RCC_OscConfig+0x328>)
 80010e2:	4013      	ands	r3, r2
 80010e4:	e7c7      	b.n	8001076 <HAL_RCC_OscConfig+0xbe>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80010e6:	220c      	movs	r2, #12
 80010e8:	4d7b      	ldr	r5, [pc, #492]	@ (80012d8 <HAL_RCC_OscConfig+0x320>)
 80010ea:	686b      	ldr	r3, [r5, #4]
 80010ec:	4213      	tst	r3, r2
 80010ee:	d00b      	beq.n	8001108 <HAL_RCC_OscConfig+0x150>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80010f0:	686b      	ldr	r3, [r5, #4]
 80010f2:	4013      	ands	r3, r2
 80010f4:	2b08      	cmp	r3, #8
 80010f6:	d116      	bne.n	8001126 <HAL_RCC_OscConfig+0x16e>
 80010f8:	22c0      	movs	r2, #192	@ 0xc0
 80010fa:	686b      	ldr	r3, [r5, #4]
 80010fc:	0252      	lsls	r2, r2, #9
 80010fe:	4013      	ands	r3, r2
 8001100:	2280      	movs	r2, #128	@ 0x80
 8001102:	0212      	lsls	r2, r2, #8
 8001104:	4293      	cmp	r3, r2
 8001106:	d10e      	bne.n	8001126 <HAL_RCC_OscConfig+0x16e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001108:	682b      	ldr	r3, [r5, #0]
 800110a:	079b      	lsls	r3, r3, #30
 800110c:	d503      	bpl.n	8001116 <HAL_RCC_OscConfig+0x15e>
 800110e:	68e3      	ldr	r3, [r4, #12]
 8001110:	2b01      	cmp	r3, #1
 8001112:	d000      	beq.n	8001116 <HAL_RCC_OscConfig+0x15e>
 8001114:	e755      	b.n	8000fc2 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001116:	21f8      	movs	r1, #248	@ 0xf8
 8001118:	682a      	ldr	r2, [r5, #0]
 800111a:	6923      	ldr	r3, [r4, #16]
 800111c:	438a      	bics	r2, r1
 800111e:	00db      	lsls	r3, r3, #3
 8001120:	4313      	orrs	r3, r2
 8001122:	602b      	str	r3, [r5, #0]
 8001124:	e757      	b.n	8000fd6 <HAL_RCC_OscConfig+0x1e>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001126:	68e2      	ldr	r2, [r4, #12]
 8001128:	2301      	movs	r3, #1
 800112a:	2a00      	cmp	r2, #0
 800112c:	d00f      	beq.n	800114e <HAL_RCC_OscConfig+0x196>
        __HAL_RCC_HSI_ENABLE();
 800112e:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001130:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8001132:	4313      	orrs	r3, r2
 8001134:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001136:	f7ff fb63 	bl	8000800 <HAL_GetTick>
 800113a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800113c:	682b      	ldr	r3, [r5, #0]
 800113e:	423b      	tst	r3, r7
 8001140:	d1e9      	bne.n	8001116 <HAL_RCC_OscConfig+0x15e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001142:	f7ff fb5d 	bl	8000800 <HAL_GetTick>
 8001146:	1b80      	subs	r0, r0, r6
 8001148:	2802      	cmp	r0, #2
 800114a:	d9f7      	bls.n	800113c <HAL_RCC_OscConfig+0x184>
 800114c:	e7a1      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_HSI_DISABLE();
 800114e:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001150:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 8001152:	439a      	bics	r2, r3
 8001154:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 8001156:	f7ff fb53 	bl	8000800 <HAL_GetTick>
 800115a:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800115c:	682b      	ldr	r3, [r5, #0]
 800115e:	423b      	tst	r3, r7
 8001160:	d100      	bne.n	8001164 <HAL_RCC_OscConfig+0x1ac>
 8001162:	e738      	b.n	8000fd6 <HAL_RCC_OscConfig+0x1e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001164:	f7ff fb4c 	bl	8000800 <HAL_GetTick>
 8001168:	1b80      	subs	r0, r0, r6
 800116a:	2802      	cmp	r0, #2
 800116c:	d9f6      	bls.n	800115c <HAL_RCC_OscConfig+0x1a4>
 800116e:	e790      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001170:	69e2      	ldr	r2, [r4, #28]
 8001172:	2301      	movs	r3, #1
 8001174:	4d58      	ldr	r5, [pc, #352]	@ (80012d8 <HAL_RCC_OscConfig+0x320>)
 8001176:	2a00      	cmp	r2, #0
 8001178:	d010      	beq.n	800119c <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_LSI_ENABLE();
 800117a:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800117c:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 800117e:	4313      	orrs	r3, r2
 8001180:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 8001182:	f7ff fb3d 	bl	8000800 <HAL_GetTick>
 8001186:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001188:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 800118a:	423b      	tst	r3, r7
 800118c:	d000      	beq.n	8001190 <HAL_RCC_OscConfig+0x1d8>
 800118e:	e726      	b.n	8000fde <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001190:	f7ff fb36 	bl	8000800 <HAL_GetTick>
 8001194:	1b80      	subs	r0, r0, r6
 8001196:	2802      	cmp	r0, #2
 8001198:	d9f6      	bls.n	8001188 <HAL_RCC_OscConfig+0x1d0>
 800119a:	e77a      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
      __HAL_RCC_LSI_DISABLE();
 800119c:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800119e:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 80011a0:	439a      	bics	r2, r3
 80011a2:	626a      	str	r2, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 80011a4:	f7ff fb2c 	bl	8000800 <HAL_GetTick>
 80011a8:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011aa:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80011ac:	423b      	tst	r3, r7
 80011ae:	d100      	bne.n	80011b2 <HAL_RCC_OscConfig+0x1fa>
 80011b0:	e715      	b.n	8000fde <HAL_RCC_OscConfig+0x26>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011b2:	f7ff fb25 	bl	8000800 <HAL_GetTick>
 80011b6:	1b80      	subs	r0, r0, r6
 80011b8:	2802      	cmp	r0, #2
 80011ba:	d9f6      	bls.n	80011aa <HAL_RCC_OscConfig+0x1f2>
 80011bc:	e769      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011be:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 80011c0:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011c2:	4d45      	ldr	r5, [pc, #276]	@ (80012d8 <HAL_RCC_OscConfig+0x320>)
 80011c4:	0552      	lsls	r2, r2, #21
 80011c6:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 80011c8:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011ca:	4213      	tst	r3, r2
 80011cc:	d108      	bne.n	80011e0 <HAL_RCC_OscConfig+0x228>
      __HAL_RCC_PWR_CLK_ENABLE();
 80011ce:	69eb      	ldr	r3, [r5, #28]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	61eb      	str	r3, [r5, #28]
 80011d4:	69eb      	ldr	r3, [r5, #28]
 80011d6:	4013      	ands	r3, r2
 80011d8:	9303      	str	r3, [sp, #12]
 80011da:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 80011dc:	2301      	movs	r3, #1
 80011de:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011e0:	2780      	movs	r7, #128	@ 0x80
 80011e2:	4e40      	ldr	r6, [pc, #256]	@ (80012e4 <HAL_RCC_OscConfig+0x32c>)
 80011e4:	007f      	lsls	r7, r7, #1
 80011e6:	6833      	ldr	r3, [r6, #0]
 80011e8:	423b      	tst	r3, r7
 80011ea:	d015      	beq.n	8001218 <HAL_RCC_OscConfig+0x260>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011ec:	68a3      	ldr	r3, [r4, #8]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d122      	bne.n	8001238 <HAL_RCC_OscConfig+0x280>
 80011f2:	6a2a      	ldr	r2, [r5, #32]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80011f8:	f7ff fb02 	bl	8000800 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011fc:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 80011fe:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001200:	6a2b      	ldr	r3, [r5, #32]
 8001202:	423b      	tst	r3, r7
 8001204:	d03f      	beq.n	8001286 <HAL_RCC_OscConfig+0x2ce>
    if(pwrclkchanged == SET)
 8001206:	9b00      	ldr	r3, [sp, #0]
 8001208:	2b01      	cmp	r3, #1
 800120a:	d000      	beq.n	800120e <HAL_RCC_OscConfig+0x256>
 800120c:	e6eb      	b.n	8000fe6 <HAL_RCC_OscConfig+0x2e>
      __HAL_RCC_PWR_CLK_DISABLE();
 800120e:	69eb      	ldr	r3, [r5, #28]
 8001210:	4a35      	ldr	r2, [pc, #212]	@ (80012e8 <HAL_RCC_OscConfig+0x330>)
 8001212:	4013      	ands	r3, r2
 8001214:	61eb      	str	r3, [r5, #28]
 8001216:	e6e6      	b.n	8000fe6 <HAL_RCC_OscConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001218:	6833      	ldr	r3, [r6, #0]
 800121a:	433b      	orrs	r3, r7
 800121c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800121e:	f7ff faef 	bl	8000800 <HAL_GetTick>
 8001222:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001224:	6833      	ldr	r3, [r6, #0]
 8001226:	423b      	tst	r3, r7
 8001228:	d1e0      	bne.n	80011ec <HAL_RCC_OscConfig+0x234>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800122a:	f7ff fae9 	bl	8000800 <HAL_GetTick>
 800122e:	9b01      	ldr	r3, [sp, #4]
 8001230:	1ac0      	subs	r0, r0, r3
 8001232:	2864      	cmp	r0, #100	@ 0x64
 8001234:	d9f6      	bls.n	8001224 <HAL_RCC_OscConfig+0x26c>
 8001236:	e72c      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001238:	2201      	movs	r2, #1
 800123a:	2b00      	cmp	r3, #0
 800123c:	d114      	bne.n	8001268 <HAL_RCC_OscConfig+0x2b0>
 800123e:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001240:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001242:	4393      	bics	r3, r2
 8001244:	622b      	str	r3, [r5, #32]
 8001246:	6a2b      	ldr	r3, [r5, #32]
 8001248:	3203      	adds	r2, #3
 800124a:	4393      	bics	r3, r2
 800124c:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800124e:	f7ff fad7 	bl	8000800 <HAL_GetTick>
 8001252:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001254:	6a2b      	ldr	r3, [r5, #32]
 8001256:	423b      	tst	r3, r7
 8001258:	d0d5      	beq.n	8001206 <HAL_RCC_OscConfig+0x24e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800125a:	f7ff fad1 	bl	8000800 <HAL_GetTick>
 800125e:	4b23      	ldr	r3, [pc, #140]	@ (80012ec <HAL_RCC_OscConfig+0x334>)
 8001260:	1b80      	subs	r0, r0, r6
 8001262:	4298      	cmp	r0, r3
 8001264:	d9f6      	bls.n	8001254 <HAL_RCC_OscConfig+0x29c>
 8001266:	e714      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001268:	2b05      	cmp	r3, #5
 800126a:	d105      	bne.n	8001278 <HAL_RCC_OscConfig+0x2c0>
 800126c:	6a29      	ldr	r1, [r5, #32]
 800126e:	3b01      	subs	r3, #1
 8001270:	430b      	orrs	r3, r1
 8001272:	622b      	str	r3, [r5, #32]
 8001274:	6a2b      	ldr	r3, [r5, #32]
 8001276:	e7bd      	b.n	80011f4 <HAL_RCC_OscConfig+0x23c>
 8001278:	6a2b      	ldr	r3, [r5, #32]
 800127a:	4393      	bics	r3, r2
 800127c:	2204      	movs	r2, #4
 800127e:	622b      	str	r3, [r5, #32]
 8001280:	6a2b      	ldr	r3, [r5, #32]
 8001282:	4393      	bics	r3, r2
 8001284:	e7b7      	b.n	80011f6 <HAL_RCC_OscConfig+0x23e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001286:	f7ff fabb 	bl	8000800 <HAL_GetTick>
 800128a:	4b18      	ldr	r3, [pc, #96]	@ (80012ec <HAL_RCC_OscConfig+0x334>)
 800128c:	1b80      	subs	r0, r0, r6
 800128e:	4298      	cmp	r0, r3
 8001290:	d9b6      	bls.n	8001200 <HAL_RCC_OscConfig+0x248>
 8001292:	e6fe      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001294:	f7ff fab4 	bl	8000800 <HAL_GetTick>
 8001298:	1b80      	subs	r0, r0, r6
 800129a:	2802      	cmp	r0, #2
 800129c:	d800      	bhi.n	80012a0 <HAL_RCC_OscConfig+0x2e8>
 800129e:	e6b5      	b.n	800100c <HAL_RCC_OscConfig+0x54>
 80012a0:	e6f7      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80012a2:	3205      	adds	r2, #5
 80012a4:	d103      	bne.n	80012ae <HAL_RCC_OscConfig+0x2f6>
      __HAL_RCC_HSI14ADC_ENABLE();
 80012a6:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 80012a8:	439a      	bics	r2, r3
 80012aa:	636a      	str	r2, [r5, #52]	@ 0x34
 80012ac:	e6b2      	b.n	8001014 <HAL_RCC_OscConfig+0x5c>
      __HAL_RCC_HSI14ADC_DISABLE();
 80012ae:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80012b0:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80012b2:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 80012b4:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 80012b6:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 80012b8:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80012ba:	4393      	bics	r3, r2
 80012bc:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 80012be:	f7ff fa9f 	bl	8000800 <HAL_GetTick>
 80012c2:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80012c4:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 80012c6:	423b      	tst	r3, r7
 80012c8:	d100      	bne.n	80012cc <HAL_RCC_OscConfig+0x314>
 80012ca:	e6aa      	b.n	8001022 <HAL_RCC_OscConfig+0x6a>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80012cc:	f7ff fa98 	bl	8000800 <HAL_GetTick>
 80012d0:	1b80      	subs	r0, r0, r6
 80012d2:	2802      	cmp	r0, #2
 80012d4:	d9f6      	bls.n	80012c4 <HAL_RCC_OscConfig+0x30c>
 80012d6:	e6dc      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
 80012d8:	40021000 	.word	0x40021000
 80012dc:	fffeffff 	.word	0xfffeffff
 80012e0:	fffbffff 	.word	0xfffbffff
 80012e4:	40007000 	.word	0x40007000
 80012e8:	efffffff 	.word	0xefffffff
 80012ec:	00001388 	.word	0x00001388
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80012f0:	220c      	movs	r2, #12
 80012f2:	4d55      	ldr	r5, [pc, #340]	@ (8001448 <HAL_RCC_OscConfig+0x490>)
 80012f4:	686b      	ldr	r3, [r5, #4]
 80012f6:	4013      	ands	r3, r2
 80012f8:	4293      	cmp	r3, r2
 80012fa:	d009      	beq.n	8001310 <HAL_RCC_OscConfig+0x358>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80012fc:	686b      	ldr	r3, [r5, #4]
 80012fe:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001300:	2b08      	cmp	r3, #8
 8001302:	d10e      	bne.n	8001322 <HAL_RCC_OscConfig+0x36a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8001304:	22c0      	movs	r2, #192	@ 0xc0
 8001306:	686b      	ldr	r3, [r5, #4]
 8001308:	0252      	lsls	r2, r2, #9
 800130a:	4013      	ands	r3, r2
 800130c:	4293      	cmp	r3, r2
 800130e:	d108      	bne.n	8001322 <HAL_RCC_OscConfig+0x36a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001310:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8001312:	039b      	lsls	r3, r3, #14
 8001314:	d400      	bmi.n	8001318 <HAL_RCC_OscConfig+0x360>
 8001316:	e688      	b.n	800102a <HAL_RCC_OscConfig+0x72>
 8001318:	6a23      	ldr	r3, [r4, #32]
 800131a:	2b01      	cmp	r3, #1
 800131c:	d000      	beq.n	8001320 <HAL_RCC_OscConfig+0x368>
 800131e:	e650      	b.n	8000fc2 <HAL_RCC_OscConfig+0xa>
 8001320:	e683      	b.n	800102a <HAL_RCC_OscConfig+0x72>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001322:	6a23      	ldr	r3, [r4, #32]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d013      	beq.n	8001350 <HAL_RCC_OscConfig+0x398>
        __HAL_RCC_HSI48_ENABLE();
 8001328:	2380      	movs	r3, #128	@ 0x80
 800132a:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 800132c:	025b      	lsls	r3, r3, #9
 800132e:	4313      	orrs	r3, r2
 8001330:	636b      	str	r3, [r5, #52]	@ 0x34
        tickstart = HAL_GetTick();
 8001332:	f7ff fa65 	bl	8000800 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001336:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8001338:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800133a:	02bf      	lsls	r7, r7, #10
 800133c:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800133e:	423b      	tst	r3, r7
 8001340:	d000      	beq.n	8001344 <HAL_RCC_OscConfig+0x38c>
 8001342:	e672      	b.n	800102a <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001344:	f7ff fa5c 	bl	8000800 <HAL_GetTick>
 8001348:	1b80      	subs	r0, r0, r6
 800134a:	2802      	cmp	r0, #2
 800134c:	d9f6      	bls.n	800133c <HAL_RCC_OscConfig+0x384>
 800134e:	e6a0      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_HSI48_DISABLE();
 8001350:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8001352:	4a3e      	ldr	r2, [pc, #248]	@ (800144c <HAL_RCC_OscConfig+0x494>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001354:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI48_DISABLE();
 8001356:	4013      	ands	r3, r2
 8001358:	636b      	str	r3, [r5, #52]	@ 0x34
        tickstart = HAL_GetTick();
 800135a:	f7ff fa51 	bl	8000800 <HAL_GetTick>
 800135e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001360:	02bf      	lsls	r7, r7, #10
 8001362:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8001364:	423b      	tst	r3, r7
 8001366:	d100      	bne.n	800136a <HAL_RCC_OscConfig+0x3b2>
 8001368:	e65f      	b.n	800102a <HAL_RCC_OscConfig+0x72>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800136a:	f7ff fa49 	bl	8000800 <HAL_GetTick>
 800136e:	1b80      	subs	r0, r0, r6
 8001370:	2802      	cmp	r0, #2
 8001372:	d9f6      	bls.n	8001362 <HAL_RCC_OscConfig+0x3aa>
 8001374:	e68d      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001376:	210c      	movs	r1, #12
 8001378:	4d33      	ldr	r5, [pc, #204]	@ (8001448 <HAL_RCC_OscConfig+0x490>)
 800137a:	686a      	ldr	r2, [r5, #4]
 800137c:	400a      	ands	r2, r1
 800137e:	2a08      	cmp	r2, #8
 8001380:	d047      	beq.n	8001412 <HAL_RCC_OscConfig+0x45a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001382:	4a33      	ldr	r2, [pc, #204]	@ (8001450 <HAL_RCC_OscConfig+0x498>)
 8001384:	2b02      	cmp	r3, #2
 8001386:	d132      	bne.n	80013ee <HAL_RCC_OscConfig+0x436>
        __HAL_RCC_PLL_DISABLE();
 8001388:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800138a:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 800138c:	4013      	ands	r3, r2
 800138e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8001390:	f7ff fa36 	bl	8000800 <HAL_GetTick>
 8001394:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001396:	04bf      	lsls	r7, r7, #18
 8001398:	682b      	ldr	r3, [r5, #0]
 800139a:	423b      	tst	r3, r7
 800139c:	d121      	bne.n	80013e2 <HAL_RCC_OscConfig+0x42a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800139e:	220f      	movs	r2, #15
 80013a0:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013a2:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013a4:	4393      	bics	r3, r2
 80013a6:	6b22      	ldr	r2, [r4, #48]	@ 0x30
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013a8:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013aa:	4313      	orrs	r3, r2
 80013ac:	62eb      	str	r3, [r5, #44]	@ 0x2c
 80013ae:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80013b0:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80013b2:	686a      	ldr	r2, [r5, #4]
 80013b4:	430b      	orrs	r3, r1
 80013b6:	4927      	ldr	r1, [pc, #156]	@ (8001454 <HAL_RCC_OscConfig+0x49c>)
 80013b8:	400a      	ands	r2, r1
 80013ba:	4313      	orrs	r3, r2
 80013bc:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 80013be:	2380      	movs	r3, #128	@ 0x80
 80013c0:	682a      	ldr	r2, [r5, #0]
 80013c2:	045b      	lsls	r3, r3, #17
 80013c4:	4313      	orrs	r3, r2
 80013c6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80013c8:	f7ff fa1a 	bl	8000800 <HAL_GetTick>
 80013cc:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80013ce:	682b      	ldr	r3, [r5, #0]
 80013d0:	4233      	tst	r3, r6
 80013d2:	d000      	beq.n	80013d6 <HAL_RCC_OscConfig+0x41e>
 80013d4:	e62d      	b.n	8001032 <HAL_RCC_OscConfig+0x7a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013d6:	f7ff fa13 	bl	8000800 <HAL_GetTick>
 80013da:	1b00      	subs	r0, r0, r4
 80013dc:	2802      	cmp	r0, #2
 80013de:	d9f6      	bls.n	80013ce <HAL_RCC_OscConfig+0x416>
 80013e0:	e657      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80013e2:	f7ff fa0d 	bl	8000800 <HAL_GetTick>
 80013e6:	1b80      	subs	r0, r0, r6
 80013e8:	2802      	cmp	r0, #2
 80013ea:	d9d5      	bls.n	8001398 <HAL_RCC_OscConfig+0x3e0>
 80013ec:	e651      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
        __HAL_RCC_PLL_DISABLE();
 80013ee:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013f0:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_DISABLE();
 80013f2:	4013      	ands	r3, r2
 80013f4:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80013f6:	f7ff fa03 	bl	8000800 <HAL_GetTick>
 80013fa:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013fc:	04b6      	lsls	r6, r6, #18
 80013fe:	682b      	ldr	r3, [r5, #0]
 8001400:	4233      	tst	r3, r6
 8001402:	d100      	bne.n	8001406 <HAL_RCC_OscConfig+0x44e>
 8001404:	e615      	b.n	8001032 <HAL_RCC_OscConfig+0x7a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001406:	f7ff f9fb 	bl	8000800 <HAL_GetTick>
 800140a:	1b00      	subs	r0, r0, r4
 800140c:	2802      	cmp	r0, #2
 800140e:	d9f6      	bls.n	80013fe <HAL_RCC_OscConfig+0x446>
 8001410:	e63f      	b.n	8001092 <HAL_RCC_OscConfig+0xda>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001412:	2b01      	cmp	r3, #1
 8001414:	d100      	bne.n	8001418 <HAL_RCC_OscConfig+0x460>
 8001416:	e5d4      	b.n	8000fc2 <HAL_RCC_OscConfig+0xa>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001418:	22c0      	movs	r2, #192	@ 0xc0
        pll_config  = RCC->CFGR;
 800141a:	6868      	ldr	r0, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800141c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800141e:	0252      	lsls	r2, r2, #9
        pll_config2 = RCC->CFGR2;
 8001420:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001422:	4002      	ands	r2, r0
 8001424:	428a      	cmp	r2, r1
 8001426:	d000      	beq.n	800142a <HAL_RCC_OscConfig+0x472>
 8001428:	e5cb      	b.n	8000fc2 <HAL_RCC_OscConfig+0xa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800142a:	220f      	movs	r2, #15
 800142c:	4013      	ands	r3, r2
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800142e:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 8001430:	4293      	cmp	r3, r2
 8001432:	d000      	beq.n	8001436 <HAL_RCC_OscConfig+0x47e>
 8001434:	e5c5      	b.n	8000fc2 <HAL_RCC_OscConfig+0xa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001436:	23f0      	movs	r3, #240	@ 0xf0
 8001438:	039b      	lsls	r3, r3, #14
 800143a:	4018      	ands	r0, r3
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800143c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800143e:	1ac0      	subs	r0, r0, r3
 8001440:	1e43      	subs	r3, r0, #1
 8001442:	4198      	sbcs	r0, r3
 8001444:	b2c0      	uxtb	r0, r0
 8001446:	e5bd      	b.n	8000fc4 <HAL_RCC_OscConfig+0xc>
 8001448:	40021000 	.word	0x40021000
 800144c:	fffeffff 	.word	0xfffeffff
 8001450:	feffffff 	.word	0xfeffffff
 8001454:	ffc27fff 	.word	0xffc27fff

08001458 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001458:	200c      	movs	r0, #12
{
 800145a:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 800145c:	4d13      	ldr	r5, [pc, #76]	@ (80014ac <HAL_RCC_GetSysClockFreq+0x54>)
 800145e:	686b      	ldr	r3, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8001460:	4018      	ands	r0, r3
 8001462:	2808      	cmp	r0, #8
 8001464:	d008      	beq.n	8001478 <HAL_RCC_GetSysClockFreq+0x20>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001466:	380c      	subs	r0, #12
 8001468:	4243      	negs	r3, r0
 800146a:	4158      	adcs	r0, r3
 800146c:	4b10      	ldr	r3, [pc, #64]	@ (80014b0 <HAL_RCC_GetSysClockFreq+0x58>)
 800146e:	4240      	negs	r0, r0
 8001470:	4018      	ands	r0, r3
 8001472:	4b10      	ldr	r3, [pc, #64]	@ (80014b4 <HAL_RCC_GetSysClockFreq+0x5c>)
 8001474:	18c0      	adds	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001476:	bd70      	pop	{r4, r5, r6, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001478:	200f      	movs	r0, #15
 800147a:	490f      	ldr	r1, [pc, #60]	@ (80014b8 <HAL_RCC_GetSysClockFreq+0x60>)
 800147c:	0c9a      	lsrs	r2, r3, #18
 800147e:	4002      	ands	r2, r0
 8001480:	5c8c      	ldrb	r4, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001482:	6aea      	ldr	r2, [r5, #44]	@ 0x2c
 8001484:	490d      	ldr	r1, [pc, #52]	@ (80014bc <HAL_RCC_GetSysClockFreq+0x64>)
 8001486:	4002      	ands	r2, r0
 8001488:	5c89      	ldrb	r1, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800148a:	22c0      	movs	r2, #192	@ 0xc0
 800148c:	2080      	movs	r0, #128	@ 0x80
 800148e:	0252      	lsls	r2, r2, #9
 8001490:	4013      	ands	r3, r2
 8001492:	0240      	lsls	r0, r0, #9
 8001494:	4283      	cmp	r3, r0
 8001496:	d101      	bne.n	800149c <HAL_RCC_GetSysClockFreq+0x44>
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001498:	4806      	ldr	r0, [pc, #24]	@ (80014b4 <HAL_RCC_GetSysClockFreq+0x5c>)
 800149a:	e002      	b.n	80014a2 <HAL_RCC_GetSysClockFreq+0x4a>
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 800149c:	4293      	cmp	r3, r2
 800149e:	d1fb      	bne.n	8001498 <HAL_RCC_GetSysClockFreq+0x40>
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80014a0:	4807      	ldr	r0, [pc, #28]	@ (80014c0 <HAL_RCC_GetSysClockFreq+0x68>)
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80014a2:	f7fe fe31 	bl	8000108 <__udivsi3>
 80014a6:	4360      	muls	r0, r4
 80014a8:	e7e5      	b.n	8001476 <HAL_RCC_GetSysClockFreq+0x1e>
 80014aa:	46c0      	nop			@ (mov r8, r8)
 80014ac:	40021000 	.word	0x40021000
 80014b0:	02625a00 	.word	0x02625a00
 80014b4:	007a1200 	.word	0x007a1200
 80014b8:	08001a84 	.word	0x08001a84
 80014bc:	08001a74 	.word	0x08001a74
 80014c0:	02dc6c00 	.word	0x02dc6c00

080014c4 <HAL_RCC_ClockConfig>:
{
 80014c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80014c6:	0004      	movs	r4, r0
 80014c8:	000f      	movs	r7, r1
  if(RCC_ClkInitStruct == NULL)
 80014ca:	2800      	cmp	r0, #0
 80014cc:	d101      	bne.n	80014d2 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 80014ce:	2001      	movs	r0, #1
}
 80014d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014d2:	2201      	movs	r2, #1
 80014d4:	4d3a      	ldr	r5, [pc, #232]	@ (80015c0 <HAL_RCC_ClockConfig+0xfc>)
 80014d6:	682b      	ldr	r3, [r5, #0]
 80014d8:	4013      	ands	r3, r2
 80014da:	428b      	cmp	r3, r1
 80014dc:	d31c      	bcc.n	8001518 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014de:	6822      	ldr	r2, [r4, #0]
 80014e0:	0793      	lsls	r3, r2, #30
 80014e2:	d422      	bmi.n	800152a <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014e4:	07d2      	lsls	r2, r2, #31
 80014e6:	d42f      	bmi.n	8001548 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014e8:	2301      	movs	r3, #1
 80014ea:	682a      	ldr	r2, [r5, #0]
 80014ec:	401a      	ands	r2, r3
 80014ee:	42ba      	cmp	r2, r7
 80014f0:	d857      	bhi.n	80015a2 <HAL_RCC_ClockConfig+0xde>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014f2:	6823      	ldr	r3, [r4, #0]
 80014f4:	4d33      	ldr	r5, [pc, #204]	@ (80015c4 <HAL_RCC_ClockConfig+0x100>)
 80014f6:	075b      	lsls	r3, r3, #29
 80014f8:	d45a      	bmi.n	80015b0 <HAL_RCC_ClockConfig+0xec>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80014fa:	f7ff ffad 	bl	8001458 <HAL_RCC_GetSysClockFreq>
 80014fe:	686b      	ldr	r3, [r5, #4]
 8001500:	4a31      	ldr	r2, [pc, #196]	@ (80015c8 <HAL_RCC_ClockConfig+0x104>)
 8001502:	061b      	lsls	r3, r3, #24
 8001504:	0f1b      	lsrs	r3, r3, #28
 8001506:	5cd3      	ldrb	r3, [r2, r3]
 8001508:	4930      	ldr	r1, [pc, #192]	@ (80015cc <HAL_RCC_ClockConfig+0x108>)
 800150a:	40d8      	lsrs	r0, r3
 800150c:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800150e:	2003      	movs	r0, #3
 8001510:	f7ff f936 	bl	8000780 <HAL_InitTick>
  return HAL_OK;
 8001514:	2000      	movs	r0, #0
 8001516:	e7db      	b.n	80014d0 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001518:	682b      	ldr	r3, [r5, #0]
 800151a:	4393      	bics	r3, r2
 800151c:	430b      	orrs	r3, r1
 800151e:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001520:	682b      	ldr	r3, [r5, #0]
 8001522:	4013      	ands	r3, r2
 8001524:	428b      	cmp	r3, r1
 8001526:	d1d2      	bne.n	80014ce <HAL_RCC_ClockConfig+0xa>
 8001528:	e7d9      	b.n	80014de <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800152a:	4926      	ldr	r1, [pc, #152]	@ (80015c4 <HAL_RCC_ClockConfig+0x100>)
 800152c:	0753      	lsls	r3, r2, #29
 800152e:	d504      	bpl.n	800153a <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001530:	23e0      	movs	r3, #224	@ 0xe0
 8001532:	6848      	ldr	r0, [r1, #4]
 8001534:	00db      	lsls	r3, r3, #3
 8001536:	4303      	orrs	r3, r0
 8001538:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800153a:	20f0      	movs	r0, #240	@ 0xf0
 800153c:	684b      	ldr	r3, [r1, #4]
 800153e:	4383      	bics	r3, r0
 8001540:	68a0      	ldr	r0, [r4, #8]
 8001542:	4303      	orrs	r3, r0
 8001544:	604b      	str	r3, [r1, #4]
 8001546:	e7cd      	b.n	80014e4 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001548:	6862      	ldr	r2, [r4, #4]
 800154a:	4e1e      	ldr	r6, [pc, #120]	@ (80015c4 <HAL_RCC_ClockConfig+0x100>)
 800154c:	2a01      	cmp	r2, #1
 800154e:	d103      	bne.n	8001558 <HAL_RCC_ClockConfig+0x94>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001550:	6833      	ldr	r3, [r6, #0]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001552:	039b      	lsls	r3, r3, #14
 8001554:	d405      	bmi.n	8001562 <HAL_RCC_ClockConfig+0x9e>
 8001556:	e7ba      	b.n	80014ce <HAL_RCC_ClockConfig+0xa>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001558:	2a02      	cmp	r2, #2
 800155a:	d11a      	bne.n	8001592 <HAL_RCC_ClockConfig+0xce>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800155c:	6833      	ldr	r3, [r6, #0]
 800155e:	019b      	lsls	r3, r3, #6
 8001560:	d5b5      	bpl.n	80014ce <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001562:	2103      	movs	r1, #3
 8001564:	6873      	ldr	r3, [r6, #4]
 8001566:	438b      	bics	r3, r1
 8001568:	4313      	orrs	r3, r2
 800156a:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 800156c:	f7ff f948 	bl	8000800 <HAL_GetTick>
 8001570:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001572:	230c      	movs	r3, #12
 8001574:	6872      	ldr	r2, [r6, #4]
 8001576:	401a      	ands	r2, r3
 8001578:	6863      	ldr	r3, [r4, #4]
 800157a:	009b      	lsls	r3, r3, #2
 800157c:	429a      	cmp	r2, r3
 800157e:	d0b3      	beq.n	80014e8 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001580:	f7ff f93e 	bl	8000800 <HAL_GetTick>
 8001584:	9b01      	ldr	r3, [sp, #4]
 8001586:	1ac0      	subs	r0, r0, r3
 8001588:	4b11      	ldr	r3, [pc, #68]	@ (80015d0 <HAL_RCC_ClockConfig+0x10c>)
 800158a:	4298      	cmp	r0, r3
 800158c:	d9f1      	bls.n	8001572 <HAL_RCC_ClockConfig+0xae>
        return HAL_TIMEOUT;
 800158e:	2003      	movs	r0, #3
 8001590:	e79e      	b.n	80014d0 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001592:	2a03      	cmp	r2, #3
 8001594:	d101      	bne.n	800159a <HAL_RCC_ClockConfig+0xd6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001596:	6b73      	ldr	r3, [r6, #52]	@ 0x34
 8001598:	e7db      	b.n	8001552 <HAL_RCC_ClockConfig+0x8e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800159a:	6833      	ldr	r3, [r6, #0]
 800159c:	079b      	lsls	r3, r3, #30
 800159e:	d4e0      	bmi.n	8001562 <HAL_RCC_ClockConfig+0x9e>
 80015a0:	e795      	b.n	80014ce <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015a2:	682a      	ldr	r2, [r5, #0]
 80015a4:	439a      	bics	r2, r3
 80015a6:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015a8:	682a      	ldr	r2, [r5, #0]
 80015aa:	421a      	tst	r2, r3
 80015ac:	d0a1      	beq.n	80014f2 <HAL_RCC_ClockConfig+0x2e>
 80015ae:	e78e      	b.n	80014ce <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80015b0:	686b      	ldr	r3, [r5, #4]
 80015b2:	4a08      	ldr	r2, [pc, #32]	@ (80015d4 <HAL_RCC_ClockConfig+0x110>)
 80015b4:	4013      	ands	r3, r2
 80015b6:	68e2      	ldr	r2, [r4, #12]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	606b      	str	r3, [r5, #4]
 80015bc:	e79d      	b.n	80014fa <HAL_RCC_ClockConfig+0x36>
 80015be:	46c0      	nop			@ (mov r8, r8)
 80015c0:	40022000 	.word	0x40022000
 80015c4:	40021000 	.word	0x40021000
 80015c8:	08001a64 	.word	0x08001a64
 80015cc:	20000000 	.word	0x20000000
 80015d0:	00001388 	.word	0x00001388
 80015d4:	fffff8ff 	.word	0xfffff8ff

080015d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80015d8:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80015da:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 80015dc:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80015de:	6a02      	ldr	r2, [r0, #32]
 80015e0:	43a2      	bics	r2, r4
 80015e2:	6202      	str	r2, [r0, #32]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80015e4:	2273      	movs	r2, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 80015e6:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80015e8:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80015ea:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80015ec:	680a      	ldr	r2, [r1, #0]
 80015ee:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80015f0:	2202      	movs	r2, #2
 80015f2:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80015f4:	688a      	ldr	r2, [r1, #8]
 80015f6:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80015f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001630 <TIM_OC1_SetConfig+0x58>)
 80015fa:	4290      	cmp	r0, r2
 80015fc:	d005      	beq.n	800160a <TIM_OC1_SetConfig+0x32>
 80015fe:	4a0d      	ldr	r2, [pc, #52]	@ (8001634 <TIM_OC1_SetConfig+0x5c>)
 8001600:	4290      	cmp	r0, r2
 8001602:	d002      	beq.n	800160a <TIM_OC1_SetConfig+0x32>
 8001604:	4a0c      	ldr	r2, [pc, #48]	@ (8001638 <TIM_OC1_SetConfig+0x60>)
 8001606:	4290      	cmp	r0, r2
 8001608:	d10b      	bne.n	8001622 <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800160a:	2208      	movs	r2, #8
 800160c:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800160e:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001610:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 8001612:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8001614:	2204      	movs	r2, #4
 8001616:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001618:	4a08      	ldr	r2, [pc, #32]	@ (800163c <TIM_OC1_SetConfig+0x64>)
 800161a:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 800161c:	694c      	ldr	r4, [r1, #20]
 800161e:	4334      	orrs	r4, r6
 8001620:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001622:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8001624:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8001626:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8001628:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800162a:	6203      	str	r3, [r0, #32]
}
 800162c:	bd70      	pop	{r4, r5, r6, pc}
 800162e:	46c0      	nop			@ (mov r8, r8)
 8001630:	40012c00 	.word	0x40012c00
 8001634:	40014400 	.word	0x40014400
 8001638:	40014800 	.word	0x40014800
 800163c:	fffffcff 	.word	0xfffffcff

08001640 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8001640:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001642:	4a17      	ldr	r2, [pc, #92]	@ (80016a0 <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 8001644:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001646:	6a03      	ldr	r3, [r0, #32]
 8001648:	4013      	ands	r3, r2
 800164a:	6203      	str	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800164c:	2373      	movs	r3, #115	@ 0x73
  tmpcr2 =  TIMx->CR2;
 800164e:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8001650:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001652:	439c      	bics	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001654:	680b      	ldr	r3, [r1, #0]
 8001656:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001658:	4b12      	ldr	r3, [pc, #72]	@ (80016a4 <TIM_OC3_SetConfig+0x64>)
 800165a:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800165c:	688b      	ldr	r3, [r1, #8]
 800165e:	021b      	lsls	r3, r3, #8
 8001660:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001662:	4d11      	ldr	r5, [pc, #68]	@ (80016a8 <TIM_OC3_SetConfig+0x68>)
 8001664:	42a8      	cmp	r0, r5
 8001666:	d10e      	bne.n	8001686 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001668:	4d10      	ldr	r5, [pc, #64]	@ (80016ac <TIM_OC3_SetConfig+0x6c>)
 800166a:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800166c:	68cb      	ldr	r3, [r1, #12]
 800166e:	021b      	lsls	r3, r3, #8
 8001670:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001672:	4d0f      	ldr	r5, [pc, #60]	@ (80016b0 <TIM_OC3_SetConfig+0x70>)
 8001674:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001676:	4d0f      	ldr	r5, [pc, #60]	@ (80016b4 <TIM_OC3_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001678:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800167a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800167c:	694a      	ldr	r2, [r1, #20]
 800167e:	4332      	orrs	r2, r6
 8001680:	0112      	lsls	r2, r2, #4
 8001682:	432a      	orrs	r2, r5
 8001684:	e005      	b.n	8001692 <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001686:	4d0c      	ldr	r5, [pc, #48]	@ (80016b8 <TIM_OC3_SetConfig+0x78>)
 8001688:	42a8      	cmp	r0, r5
 800168a:	d0f4      	beq.n	8001676 <TIM_OC3_SetConfig+0x36>
 800168c:	4d0b      	ldr	r5, [pc, #44]	@ (80016bc <TIM_OC3_SetConfig+0x7c>)
 800168e:	42a8      	cmp	r0, r5
 8001690:	d0f1      	beq.n	8001676 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001692:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001694:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001696:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8001698:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800169a:	6203      	str	r3, [r0, #32]
}
 800169c:	bd70      	pop	{r4, r5, r6, pc}
 800169e:	46c0      	nop			@ (mov r8, r8)
 80016a0:	fffffeff 	.word	0xfffffeff
 80016a4:	fffffdff 	.word	0xfffffdff
 80016a8:	40012c00 	.word	0x40012c00
 80016ac:	fffff7ff 	.word	0xfffff7ff
 80016b0:	fffffbff 	.word	0xfffffbff
 80016b4:	ffffcfff 	.word	0xffffcfff
 80016b8:	40014400 	.word	0x40014400
 80016bc:	40014800 	.word	0x40014800

080016c0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80016c0:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80016c2:	4a12      	ldr	r2, [pc, #72]	@ (800170c <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 80016c4:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80016c6:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80016c8:	4d11      	ldr	r5, [pc, #68]	@ (8001710 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80016ca:	4013      	ands	r3, r2
 80016cc:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80016ce:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80016d0:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80016d2:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80016d4:	680d      	ldr	r5, [r1, #0]
 80016d6:	022d      	lsls	r5, r5, #8
 80016d8:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80016da:	4a0e      	ldr	r2, [pc, #56]	@ (8001714 <TIM_OC4_SetConfig+0x54>)
 80016dc:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80016de:	688a      	ldr	r2, [r1, #8]
 80016e0:	0312      	lsls	r2, r2, #12
 80016e2:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80016e4:	4c0c      	ldr	r4, [pc, #48]	@ (8001718 <TIM_OC4_SetConfig+0x58>)
 80016e6:	42a0      	cmp	r0, r4
 80016e8:	d005      	beq.n	80016f6 <TIM_OC4_SetConfig+0x36>
 80016ea:	4c0c      	ldr	r4, [pc, #48]	@ (800171c <TIM_OC4_SetConfig+0x5c>)
 80016ec:	42a0      	cmp	r0, r4
 80016ee:	d002      	beq.n	80016f6 <TIM_OC4_SetConfig+0x36>
 80016f0:	4c0b      	ldr	r4, [pc, #44]	@ (8001720 <TIM_OC4_SetConfig+0x60>)
 80016f2:	42a0      	cmp	r0, r4
 80016f4:	d104      	bne.n	8001700 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80016f6:	4c0b      	ldr	r4, [pc, #44]	@ (8001724 <TIM_OC4_SetConfig+0x64>)
 80016f8:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80016fa:	694b      	ldr	r3, [r1, #20]
 80016fc:	019b      	lsls	r3, r3, #6
 80016fe:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001700:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001702:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8001704:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8001706:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001708:	6202      	str	r2, [r0, #32]
}
 800170a:	bd30      	pop	{r4, r5, pc}
 800170c:	ffffefff 	.word	0xffffefff
 8001710:	ffff8cff 	.word	0xffff8cff
 8001714:	ffffdfff 	.word	0xffffdfff
 8001718:	40012c00 	.word	0x40012c00
 800171c:	40014400 	.word	0x40014400
 8001720:	40014800 	.word	0x40014800
 8001724:	ffffbfff 	.word	0xffffbfff

08001728 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8001728:	4770      	bx	lr
	...

0800172c <TIM_Base_SetConfig>:
{
 800172c:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800172e:	4c1c      	ldr	r4, [pc, #112]	@ (80017a0 <TIM_Base_SetConfig+0x74>)
  tmpcr1 = TIMx->CR1;
 8001730:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001732:	42a0      	cmp	r0, r4
 8001734:	d006      	beq.n	8001744 <TIM_Base_SetConfig+0x18>
 8001736:	2280      	movs	r2, #128	@ 0x80
 8001738:	05d2      	lsls	r2, r2, #23
 800173a:	4290      	cmp	r0, r2
 800173c:	d002      	beq.n	8001744 <TIM_Base_SetConfig+0x18>
 800173e:	4a19      	ldr	r2, [pc, #100]	@ (80017a4 <TIM_Base_SetConfig+0x78>)
 8001740:	4290      	cmp	r0, r2
 8001742:	d108      	bne.n	8001756 <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001744:	2270      	movs	r2, #112	@ 0x70
 8001746:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8001748:	684a      	ldr	r2, [r1, #4]
 800174a:	4313      	orrs	r3, r2
    tmpcr1 &= ~TIM_CR1_CKD;
 800174c:	4a16      	ldr	r2, [pc, #88]	@ (80017a8 <TIM_Base_SetConfig+0x7c>)
 800174e:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001750:	68cb      	ldr	r3, [r1, #12]
 8001752:	4313      	orrs	r3, r2
 8001754:	e008      	b.n	8001768 <TIM_Base_SetConfig+0x3c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001756:	4a15      	ldr	r2, [pc, #84]	@ (80017ac <TIM_Base_SetConfig+0x80>)
 8001758:	4290      	cmp	r0, r2
 800175a:	d0f7      	beq.n	800174c <TIM_Base_SetConfig+0x20>
 800175c:	4a14      	ldr	r2, [pc, #80]	@ (80017b0 <TIM_Base_SetConfig+0x84>)
 800175e:	4290      	cmp	r0, r2
 8001760:	d0f4      	beq.n	800174c <TIM_Base_SetConfig+0x20>
 8001762:	4a14      	ldr	r2, [pc, #80]	@ (80017b4 <TIM_Base_SetConfig+0x88>)
 8001764:	4290      	cmp	r0, r2
 8001766:	d0f1      	beq.n	800174c <TIM_Base_SetConfig+0x20>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001768:	2280      	movs	r2, #128	@ 0x80
 800176a:	4393      	bics	r3, r2
 800176c:	694a      	ldr	r2, [r1, #20]
 800176e:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8001770:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001772:	688b      	ldr	r3, [r1, #8]
 8001774:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8001776:	680b      	ldr	r3, [r1, #0]
 8001778:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800177a:	42a0      	cmp	r0, r4
 800177c:	d005      	beq.n	800178a <TIM_Base_SetConfig+0x5e>
 800177e:	4b0c      	ldr	r3, [pc, #48]	@ (80017b0 <TIM_Base_SetConfig+0x84>)
 8001780:	4298      	cmp	r0, r3
 8001782:	d002      	beq.n	800178a <TIM_Base_SetConfig+0x5e>
 8001784:	4b0b      	ldr	r3, [pc, #44]	@ (80017b4 <TIM_Base_SetConfig+0x88>)
 8001786:	4298      	cmp	r0, r3
 8001788:	d101      	bne.n	800178e <TIM_Base_SetConfig+0x62>
    TIMx->RCR = Structure->RepetitionCounter;
 800178a:	690b      	ldr	r3, [r1, #16]
 800178c:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 800178e:	2201      	movs	r2, #1
 8001790:	6142      	str	r2, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001792:	6903      	ldr	r3, [r0, #16]
 8001794:	4213      	tst	r3, r2
 8001796:	d002      	beq.n	800179e <TIM_Base_SetConfig+0x72>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001798:	6903      	ldr	r3, [r0, #16]
 800179a:	4393      	bics	r3, r2
 800179c:	6103      	str	r3, [r0, #16]
}
 800179e:	bd10      	pop	{r4, pc}
 80017a0:	40012c00 	.word	0x40012c00
 80017a4:	40000400 	.word	0x40000400
 80017a8:	fffffcff 	.word	0xfffffcff
 80017ac:	40002000 	.word	0x40002000
 80017b0:	40014400 	.word	0x40014400
 80017b4:	40014800 	.word	0x40014800

080017b8 <HAL_TIM_Base_Init>:
{
 80017b8:	b570      	push	{r4, r5, r6, lr}
 80017ba:	0004      	movs	r4, r0
    return HAL_ERROR;
 80017bc:	2001      	movs	r0, #1
  if (htim == NULL)
 80017be:	2c00      	cmp	r4, #0
 80017c0:	d021      	beq.n	8001806 <HAL_TIM_Base_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 80017c2:	0025      	movs	r5, r4
 80017c4:	353d      	adds	r5, #61	@ 0x3d
 80017c6:	782b      	ldrb	r3, [r5, #0]
 80017c8:	b2da      	uxtb	r2, r3
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d105      	bne.n	80017da <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80017ce:	0023      	movs	r3, r4
 80017d0:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80017d2:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80017d4:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 80017d6:	f7fe ff41 	bl	800065c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80017da:	2302      	movs	r3, #2
 80017dc:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017de:	6820      	ldr	r0, [r4, #0]
 80017e0:	1d21      	adds	r1, r4, #4
 80017e2:	f7ff ffa3 	bl	800172c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80017e6:	0022      	movs	r2, r4
 80017e8:	2301      	movs	r3, #1
  return HAL_OK;
 80017ea:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80017ec:	3246      	adds	r2, #70	@ 0x46
 80017ee:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017f0:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017f2:	3a08      	subs	r2, #8
 80017f4:	7013      	strb	r3, [r2, #0]
 80017f6:	7053      	strb	r3, [r2, #1]
 80017f8:	7093      	strb	r3, [r2, #2]
 80017fa:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80017fc:	7113      	strb	r3, [r2, #4]
 80017fe:	7153      	strb	r3, [r2, #5]
 8001800:	7193      	strb	r3, [r2, #6]
 8001802:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001804:	702b      	strb	r3, [r5, #0]
}
 8001806:	bd70      	pop	{r4, r5, r6, pc}

08001808 <HAL_TIM_PWM_Init>:
{
 8001808:	b570      	push	{r4, r5, r6, lr}
 800180a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800180c:	2001      	movs	r0, #1
  if (htim == NULL)
 800180e:	2c00      	cmp	r4, #0
 8001810:	d021      	beq.n	8001856 <HAL_TIM_PWM_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001812:	0025      	movs	r5, r4
 8001814:	353d      	adds	r5, #61	@ 0x3d
 8001816:	782b      	ldrb	r3, [r5, #0]
 8001818:	b2da      	uxtb	r2, r3
 800181a:	2b00      	cmp	r3, #0
 800181c:	d105      	bne.n	800182a <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800181e:	0023      	movs	r3, r4
 8001820:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001822:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8001824:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8001826:	f7ff ff7f 	bl	8001728 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800182a:	2302      	movs	r3, #2
 800182c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800182e:	6820      	ldr	r0, [r4, #0]
 8001830:	1d21      	adds	r1, r4, #4
 8001832:	f7ff ff7b 	bl	800172c <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001836:	0022      	movs	r2, r4
 8001838:	2301      	movs	r3, #1
  return HAL_OK;
 800183a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800183c:	3246      	adds	r2, #70	@ 0x46
 800183e:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001840:	3445      	adds	r4, #69	@ 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001842:	3a08      	subs	r2, #8
 8001844:	7013      	strb	r3, [r2, #0]
 8001846:	7053      	strb	r3, [r2, #1]
 8001848:	7093      	strb	r3, [r2, #2]
 800184a:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800184c:	7113      	strb	r3, [r2, #4]
 800184e:	7153      	strb	r3, [r2, #5]
 8001850:	7193      	strb	r3, [r2, #6]
 8001852:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8001854:	702b      	strb	r3, [r5, #0]
}
 8001856:	bd70      	pop	{r4, r5, r6, pc}

08001858 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001858:	2210      	movs	r2, #16
{
 800185a:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 800185c:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800185e:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001860:	4c16      	ldr	r4, [pc, #88]	@ (80018bc <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001862:	4393      	bics	r3, r2
 8001864:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8001866:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8001868:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800186a:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800186c:	680c      	ldr	r4, [r1, #0]
 800186e:	0224      	lsls	r4, r4, #8
 8001870:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 8001872:	2320      	movs	r3, #32
 8001874:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001876:	688b      	ldr	r3, [r1, #8]
 8001878:	011b      	lsls	r3, r3, #4
 800187a:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800187c:	4d10      	ldr	r5, [pc, #64]	@ (80018c0 <TIM_OC2_SetConfig+0x68>)
 800187e:	42a8      	cmp	r0, r5
 8001880:	d10f      	bne.n	80018a2 <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8001882:	2580      	movs	r5, #128	@ 0x80
 8001884:	43ab      	bics	r3, r5
 8001886:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001888:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 800188a:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800188c:	011b      	lsls	r3, r3, #4
 800188e:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8001890:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001892:	4d0c      	ldr	r5, [pc, #48]	@ (80018c4 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001894:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001896:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001898:	694a      	ldr	r2, [r1, #20]
 800189a:	4332      	orrs	r2, r6
 800189c:	0092      	lsls	r2, r2, #2
 800189e:	432a      	orrs	r2, r5
 80018a0:	e005      	b.n	80018ae <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80018a2:	4d09      	ldr	r5, [pc, #36]	@ (80018c8 <TIM_OC2_SetConfig+0x70>)
 80018a4:	42a8      	cmp	r0, r5
 80018a6:	d0f4      	beq.n	8001892 <TIM_OC2_SetConfig+0x3a>
 80018a8:	4d08      	ldr	r5, [pc, #32]	@ (80018cc <TIM_OC2_SetConfig+0x74>)
 80018aa:	42a8      	cmp	r0, r5
 80018ac:	d0f1      	beq.n	8001892 <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 80018ae:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 80018b0:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 80018b2:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80018b4:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80018b6:	6203      	str	r3, [r0, #32]
}
 80018b8:	bd70      	pop	{r4, r5, r6, pc}
 80018ba:	46c0      	nop			@ (mov r8, r8)
 80018bc:	ffff8cff 	.word	0xffff8cff
 80018c0:	40012c00 	.word	0x40012c00
 80018c4:	fffff3ff 	.word	0xfffff3ff
 80018c8:	40014400 	.word	0x40014400
 80018cc:	40014800 	.word	0x40014800

080018d0 <HAL_TIM_PWM_ConfigChannel>:
{
 80018d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80018d2:	0006      	movs	r6, r0
 80018d4:	363c      	adds	r6, #60	@ 0x3c
{
 80018d6:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 80018d8:	7832      	ldrb	r2, [r6, #0]
{
 80018da:	0003      	movs	r3, r0
 80018dc:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 80018de:	2002      	movs	r0, #2
 80018e0:	2a01      	cmp	r2, #1
 80018e2:	d00a      	beq.n	80018fa <HAL_TIM_PWM_ConfigChannel+0x2a>
 80018e4:	3801      	subs	r0, #1
 80018e6:	7030      	strb	r0, [r6, #0]
  switch (Channel)
 80018e8:	2d08      	cmp	r5, #8
 80018ea:	d03f      	beq.n	800196c <HAL_TIM_PWM_ConfigChannel+0x9c>
 80018ec:	d806      	bhi.n	80018fc <HAL_TIM_PWM_ConfigChannel+0x2c>
 80018ee:	2d00      	cmp	r5, #0
 80018f0:	d019      	beq.n	8001926 <HAL_TIM_PWM_ConfigChannel+0x56>
 80018f2:	2d04      	cmp	r5, #4
 80018f4:	d029      	beq.n	800194a <HAL_TIM_PWM_ConfigChannel+0x7a>
  __HAL_UNLOCK(htim);
 80018f6:	2300      	movs	r3, #0
 80018f8:	7033      	strb	r3, [r6, #0]
}
 80018fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 80018fc:	2d0c      	cmp	r5, #12
 80018fe:	d1fa      	bne.n	80018f6 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001900:	681d      	ldr	r5, [r3, #0]
 8001902:	0028      	movs	r0, r5
 8001904:	f7ff fedc 	bl	80016c0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001908:	2380      	movs	r3, #128	@ 0x80
 800190a:	69ea      	ldr	r2, [r5, #28]
 800190c:	011b      	lsls	r3, r3, #4
 800190e:	4313      	orrs	r3, r2
 8001910:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001912:	69eb      	ldr	r3, [r5, #28]
 8001914:	4a1d      	ldr	r2, [pc, #116]	@ (800198c <HAL_TIM_PWM_ConfigChannel+0xbc>)
 8001916:	4013      	ands	r3, r2
 8001918:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800191a:	6923      	ldr	r3, [r4, #16]
 800191c:	69ea      	ldr	r2, [r5, #28]
 800191e:	021b      	lsls	r3, r3, #8
 8001920:	4313      	orrs	r3, r2
 8001922:	61eb      	str	r3, [r5, #28]
      break;
 8001924:	e00f      	b.n	8001946 <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001926:	681d      	ldr	r5, [r3, #0]
 8001928:	0028      	movs	r0, r5
 800192a:	f7ff fe55 	bl	80015d8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800192e:	2308      	movs	r3, #8
 8001930:	69aa      	ldr	r2, [r5, #24]
 8001932:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001934:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001936:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001938:	69ab      	ldr	r3, [r5, #24]
 800193a:	4393      	bics	r3, r2
 800193c:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800193e:	69ab      	ldr	r3, [r5, #24]
 8001940:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001942:	4313      	orrs	r3, r2
 8001944:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8001946:	2000      	movs	r0, #0
 8001948:	e7d5      	b.n	80018f6 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800194a:	681d      	ldr	r5, [r3, #0]
 800194c:	0028      	movs	r0, r5
 800194e:	f7ff ff83 	bl	8001858 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001952:	2380      	movs	r3, #128	@ 0x80
 8001954:	69aa      	ldr	r2, [r5, #24]
 8001956:	011b      	lsls	r3, r3, #4
 8001958:	4313      	orrs	r3, r2
 800195a:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800195c:	69ab      	ldr	r3, [r5, #24]
 800195e:	4a0b      	ldr	r2, [pc, #44]	@ (800198c <HAL_TIM_PWM_ConfigChannel+0xbc>)
 8001960:	4013      	ands	r3, r2
 8001962:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001964:	6923      	ldr	r3, [r4, #16]
 8001966:	69aa      	ldr	r2, [r5, #24]
 8001968:	021b      	lsls	r3, r3, #8
 800196a:	e7ea      	b.n	8001942 <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800196c:	681f      	ldr	r7, [r3, #0]
 800196e:	0038      	movs	r0, r7
 8001970:	f7ff fe66 	bl	8001640 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001974:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	431d      	orrs	r5, r3
 800197a:	61fd      	str	r5, [r7, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800197c:	69fb      	ldr	r3, [r7, #28]
 800197e:	4393      	bics	r3, r2
 8001980:	61fb      	str	r3, [r7, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001982:	69fb      	ldr	r3, [r7, #28]
 8001984:	6922      	ldr	r2, [r4, #16]
 8001986:	4313      	orrs	r3, r2
 8001988:	61fb      	str	r3, [r7, #28]
      break;
 800198a:	e7dc      	b.n	8001946 <HAL_TIM_PWM_ConfigChannel+0x76>
 800198c:	fffffbff 	.word	0xfffffbff

08001990 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8001990:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8001992:	0004      	movs	r4, r0
 8001994:	343c      	adds	r4, #60	@ 0x3c
 8001996:	7823      	ldrb	r3, [r4, #0]
{
 8001998:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 800199a:	2002      	movs	r0, #2
 800199c:	2b01      	cmp	r3, #1
 800199e:	d01c      	beq.n	80019da <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80019a0:	68cb      	ldr	r3, [r1, #12]
 80019a2:	480e      	ldr	r0, [pc, #56]	@ (80019dc <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80019a4:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80019a6:	4003      	ands	r3, r0
 80019a8:	6888      	ldr	r0, [r1, #8]
 80019aa:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80019ac:	480c      	ldr	r0, [pc, #48]	@ (80019e0 <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 80019ae:	4003      	ands	r3, r0
 80019b0:	6848      	ldr	r0, [r1, #4]
 80019b2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80019b4:	480b      	ldr	r0, [pc, #44]	@ (80019e4 <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 80019b6:	4003      	ands	r3, r0
 80019b8:	6808      	ldr	r0, [r1, #0]
 80019ba:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80019bc:	480a      	ldr	r0, [pc, #40]	@ (80019e8 <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 80019be:	4003      	ands	r3, r0
 80019c0:	6908      	ldr	r0, [r1, #16]
 80019c2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80019c4:	4809      	ldr	r0, [pc, #36]	@ (80019ec <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 80019c6:	4003      	ands	r3, r0
 80019c8:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80019ca:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80019cc:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80019ce:	4808      	ldr	r0, [pc, #32]	@ (80019f0 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 80019d0:	4003      	ands	r3, r0

  __HAL_UNLOCK(htim);
 80019d2:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80019d4:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 80019d6:	6453      	str	r3, [r2, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 80019d8:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80019da:	bd10      	pop	{r4, pc}
 80019dc:	fffffcff 	.word	0xfffffcff
 80019e0:	fffffbff 	.word	0xfffffbff
 80019e4:	fffff7ff 	.word	0xfffff7ff
 80019e8:	ffffefff 	.word	0xffffefff
 80019ec:	ffffdfff 	.word	0xffffdfff
 80019f0:	ffffbfff 	.word	0xffffbfff

080019f4 <memset>:
 80019f4:	0003      	movs	r3, r0
 80019f6:	1882      	adds	r2, r0, r2
 80019f8:	4293      	cmp	r3, r2
 80019fa:	d100      	bne.n	80019fe <memset+0xa>
 80019fc:	4770      	bx	lr
 80019fe:	7019      	strb	r1, [r3, #0]
 8001a00:	3301      	adds	r3, #1
 8001a02:	e7f9      	b.n	80019f8 <memset+0x4>

08001a04 <__libc_init_array>:
 8001a04:	b570      	push	{r4, r5, r6, lr}
 8001a06:	2600      	movs	r6, #0
 8001a08:	4c0c      	ldr	r4, [pc, #48]	@ (8001a3c <__libc_init_array+0x38>)
 8001a0a:	4d0d      	ldr	r5, [pc, #52]	@ (8001a40 <__libc_init_array+0x3c>)
 8001a0c:	1b64      	subs	r4, r4, r5
 8001a0e:	10a4      	asrs	r4, r4, #2
 8001a10:	42a6      	cmp	r6, r4
 8001a12:	d109      	bne.n	8001a28 <__libc_init_array+0x24>
 8001a14:	2600      	movs	r6, #0
 8001a16:	f000 f819 	bl	8001a4c <_init>
 8001a1a:	4c0a      	ldr	r4, [pc, #40]	@ (8001a44 <__libc_init_array+0x40>)
 8001a1c:	4d0a      	ldr	r5, [pc, #40]	@ (8001a48 <__libc_init_array+0x44>)
 8001a1e:	1b64      	subs	r4, r4, r5
 8001a20:	10a4      	asrs	r4, r4, #2
 8001a22:	42a6      	cmp	r6, r4
 8001a24:	d105      	bne.n	8001a32 <__libc_init_array+0x2e>
 8001a26:	bd70      	pop	{r4, r5, r6, pc}
 8001a28:	00b3      	lsls	r3, r6, #2
 8001a2a:	58eb      	ldr	r3, [r5, r3]
 8001a2c:	4798      	blx	r3
 8001a2e:	3601      	adds	r6, #1
 8001a30:	e7ee      	b.n	8001a10 <__libc_init_array+0xc>
 8001a32:	00b3      	lsls	r3, r6, #2
 8001a34:	58eb      	ldr	r3, [r5, r3]
 8001a36:	4798      	blx	r3
 8001a38:	3601      	adds	r6, #1
 8001a3a:	e7f2      	b.n	8001a22 <__libc_init_array+0x1e>
 8001a3c:	08001a94 	.word	0x08001a94
 8001a40:	08001a94 	.word	0x08001a94
 8001a44:	08001a98 	.word	0x08001a98
 8001a48:	08001a94 	.word	0x08001a94

08001a4c <_init>:
 8001a4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a4e:	46c0      	nop			@ (mov r8, r8)
 8001a50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a52:	bc08      	pop	{r3}
 8001a54:	469e      	mov	lr, r3
 8001a56:	4770      	bx	lr

08001a58 <_fini>:
 8001a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001a5a:	46c0      	nop			@ (mov r8, r8)
 8001a5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001a5e:	bc08      	pop	{r3}
 8001a60:	469e      	mov	lr, r3
 8001a62:	4770      	bx	lr
