

================================================================
== Vivado HLS Report for 'dct_dct_2d'
================================================================
* Date:           Mon Jun 13 09:16:47 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        dct_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.40|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  741|  741|  741|  741|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |                  Loop Name                  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_DCT_Loop                               |  304|  304|        38|          -|          -|     8|    no    |
        |- Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        |- Col_DCT_Loop                               |  304|  304|        38|          -|          -|     8|    no    |
        |- Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 2
  Pipeline-0: II = 1, D = 2, States = { 4 5 }
  Pipeline-1: II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
	4  / (exitcond5)
3 --> 
	2  / true
4 --> 
	6  / (exitcond_flatten)
	5  / (!exitcond_flatten)
5 --> 
	4  / true
6 --> 
	7  / (!exitcond2)
	8  / (exitcond2)
7 --> 
	6  / true
8 --> 
	10  / (exitcond_flatten1)
	9  / (!exitcond_flatten1)
9 --> 
	8  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: row_outbuf [1/1] 2.71ns
:0  %row_outbuf = alloca [64 x i16], align 2

ST_1: col_outbuf [1/1] 2.71ns
:1  %col_outbuf = alloca [64 x i16], align 2

ST_1: col_inbuf [1/1] 2.71ns
:2  %col_inbuf = alloca [64 x i16], align 2

ST_1: stg_14 [1/1] 1.57ns
:3  br label %1


 <State 2>: 3.45ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i4 [ 0, %0 ], [ %i_4, %2 ]

ST_2: exitcond5 [1/1] 1.88ns
:1  %exitcond5 = icmp eq i4 %i, -8

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: i_4 [1/1] 0.80ns
:3  %i_4 = add i4 %i, 1

ST_2: stg_19 [1/1] 1.57ns
:4  br i1 %exitcond5, label %.preheader7.preheader, label %2

ST_2: stg_20 [2/2] 1.04ns
:1  call fastcc void @dct_dct_1d2([64 x i16]* %in_block, i4 %i, [64 x i16]* %row_outbuf, i4 %i)


 <State 3>: 0.00ns
ST_3: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

ST_3: stg_22 [1/2] 0.00ns
:1  call fastcc void @dct_dct_1d2([64 x i16]* %in_block, i4 %i, [64 x i16]* %row_outbuf, i4 %i)

ST_3: stg_23 [1/1] 0.00ns
:2  br label %1


 <State 4>: 7.68ns
ST_4: indvar_flatten [1/1] 0.00ns
.preheader7.preheader:0  %indvar_flatten = phi i7 [ %indvar_flatten_next, %.preheader7 ], [ 0, %1 ]

ST_4: j [1/1] 0.00ns
.preheader7.preheader:1  %j = phi i4 [ %tmp_mid2_v, %.preheader7 ], [ 0, %1 ]

ST_4: i_1 [1/1] 0.00ns
.preheader7.preheader:2  %i_1 = phi i4 [ %i_6, %.preheader7 ], [ 0, %1 ]

ST_4: exitcond_flatten [1/1] 1.97ns
.preheader7.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_4: indvar_flatten_next [1/1] 1.72ns
.preheader7.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_4: stg_29 [1/1] 1.57ns
.preheader7.preheader:5  br i1 %exitcond_flatten, label %.preheader6, label %.preheader7

ST_4: j_2 [1/1] 0.80ns
.preheader7:0  %j_2 = add i4 %j, 1

ST_4: exitcond [1/1] 1.88ns
.preheader7:3  %exitcond = icmp eq i4 %i_1, -8

ST_4: i_1_mid2 [1/1] 1.37ns
.preheader7:4  %i_1_mid2 = select i1 %exitcond, i4 0, i4 %i_1

ST_4: tmp_mid2_v [1/1] 1.37ns
.preheader7:5  %tmp_mid2_v = select i1 %exitcond, i4 %j_2, i4 %j

ST_4: tmp_mid2_cast [1/1] 0.00ns
.preheader7:6  %tmp_mid2_cast = zext i4 %tmp_mid2_v to i8

ST_4: tmp_2 [1/1] 0.00ns
.preheader7:13  %tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_1_mid2, i3 0)

ST_4: tmp_4_cast [1/1] 0.00ns
.preheader7:14  %tmp_4_cast = zext i7 %tmp_2 to i8

ST_4: tmp_7 [1/1] 1.72ns
.preheader7:15  %tmp_7 = add i8 %tmp_mid2_cast, %tmp_4_cast

ST_4: tmp_7_cast [1/1] 0.00ns
.preheader7:16  %tmp_7_cast = zext i8 %tmp_7 to i64

ST_4: row_outbuf_addr [1/1] 0.00ns
.preheader7:17  %row_outbuf_addr = getelementptr [64 x i16]* %row_outbuf, i64 0, i64 %tmp_7_cast

ST_4: row_outbuf_load [2/2] 2.71ns
.preheader7:21  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_4: i_6 [1/1] 0.80ns
.preheader7:24  %i_6 = add i4 %i_1_mid2, 1


 <State 5>: 5.42ns
ST_5: stg_42 [1/1] 0.00ns
.preheader7:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Row_Outer_Loop_Xpose_Row)

ST_5: empty_5 [1/1] 0.00ns
.preheader7:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_5: tmp [1/1] 0.00ns
.preheader7:7  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_mid2_v, i3 0)

ST_5: tmp_1_cast [1/1] 0.00ns
.preheader7:8  %tmp_1_cast = zext i7 %tmp to i8

ST_5: stg_46 [1/1] 0.00ns
.preheader7:9  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str5) nounwind

ST_5: tmp_6 [1/1] 0.00ns
.preheader7:10  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str5)

ST_5: stg_48 [1/1] 0.00ns
.preheader7:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: tmp_3_cast [1/1] 0.00ns
.preheader7:12  %tmp_3_cast = zext i4 %i_1_mid2 to i8

ST_5: tmp_9 [1/1] 1.72ns
.preheader7:18  %tmp_9 = add i8 %tmp_3_cast, %tmp_1_cast

ST_5: tmp_9_cast [1/1] 0.00ns
.preheader7:19  %tmp_9_cast = zext i8 %tmp_9 to i64

ST_5: col_inbuf_addr [1/1] 0.00ns
.preheader7:20  %col_inbuf_addr = getelementptr [64 x i16]* %col_inbuf, i64 0, i64 %tmp_9_cast

ST_5: row_outbuf_load [1/2] 2.71ns
.preheader7:21  %row_outbuf_load = load i16* %row_outbuf_addr, align 2

ST_5: stg_54 [1/1] 2.71ns
.preheader7:22  store i16 %row_outbuf_load, i16* %col_inbuf_addr, align 2

ST_5: empty_6 [1/1] 0.00ns
.preheader7:23  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str5, i32 %tmp_6)

ST_5: stg_56 [1/1] 0.00ns
.preheader7:25  br label %.preheader7.preheader


 <State 6>: 3.45ns
ST_6: i_2 [1/1] 0.00ns
.preheader6:0  %i_2 = phi i4 [ %i_5, %3 ], [ 0, %.preheader7.preheader ]

ST_6: exitcond2 [1/1] 1.88ns
.preheader6:1  %exitcond2 = icmp eq i4 %i_2, -8

ST_6: empty_7 [1/1] 0.00ns
.preheader6:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_6: i_5 [1/1] 0.80ns
.preheader6:3  %i_5 = add i4 %i_2, 1

ST_6: stg_61 [1/1] 1.57ns
.preheader6:4  br i1 %exitcond2, label %.preheader.preheader, label %3

ST_6: stg_62 [2/2] 1.04ns
:1  call fastcc void @dct_dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)


 <State 7>: 0.00ns
ST_7: stg_63 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

ST_7: stg_64 [1/2] 0.00ns
:1  call fastcc void @dct_dct_1d2([64 x i16]* %col_inbuf, i4 %i_2, [64 x i16]* %col_outbuf, i4 %i_2)

ST_7: stg_65 [1/1] 0.00ns
:2  br label %.preheader6


 <State 8>: 7.68ns
ST_8: indvar_flatten1 [1/1] 0.00ns
.preheader.preheader:0  %indvar_flatten1 = phi i7 [ %indvar_flatten_next1, %.preheader ], [ 0, %.preheader6 ]

ST_8: j_1 [1/1] 0.00ns
.preheader.preheader:1  %j_1 = phi i4 [ %tmp_4_mid2_v, %.preheader ], [ 0, %.preheader6 ]

ST_8: i_3 [1/1] 0.00ns
.preheader.preheader:2  %i_3 = phi i4 [ %i_7, %.preheader ], [ 0, %.preheader6 ]

ST_8: exitcond_flatten1 [1/1] 1.97ns
.preheader.preheader:3  %exitcond_flatten1 = icmp eq i7 %indvar_flatten1, -64

ST_8: indvar_flatten_next1 [1/1] 1.72ns
.preheader.preheader:4  %indvar_flatten_next1 = add i7 %indvar_flatten1, 1

ST_8: stg_71 [1/1] 0.00ns
.preheader.preheader:5  br i1 %exitcond_flatten1, label %4, label %.preheader

ST_8: j_3 [1/1] 0.80ns
.preheader:0  %j_3 = add i4 %j_1, 1

ST_8: exitcond4 [1/1] 1.88ns
.preheader:3  %exitcond4 = icmp eq i4 %i_3, -8

ST_8: i_3_mid2 [1/1] 1.37ns
.preheader:4  %i_3_mid2 = select i1 %exitcond4, i4 0, i4 %i_3

ST_8: tmp_4_mid2_v [1/1] 1.37ns
.preheader:5  %tmp_4_mid2_v = select i1 %exitcond4, i4 %j_3, i4 %j_1

ST_8: tmp_4_mid2_cast [1/1] 0.00ns
.preheader:6  %tmp_4_mid2_cast = zext i4 %tmp_4_mid2_v to i8

ST_8: tmp_3 [1/1] 0.00ns
.preheader:16  %tmp_3 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_mid2, i3 0)

ST_8: tmp_14_cast [1/1] 0.00ns
.preheader:17  %tmp_14_cast = zext i7 %tmp_3 to i8

ST_8: tmp_4 [1/1] 1.72ns
.preheader:18  %tmp_4 = add i8 %tmp_4_mid2_cast, %tmp_14_cast

ST_8: tmp_15_cast [1/1] 0.00ns
.preheader:19  %tmp_15_cast = zext i8 %tmp_4 to i64

ST_8: col_outbuf_addr [1/1] 0.00ns
.preheader:20  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_15_cast

ST_8: col_outbuf_load [2/2] 2.71ns
.preheader:21  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_8: i_7 [1/1] 0.80ns
.preheader:24  %i_7 = add i4 %i_3_mid2, 1


 <State 9>: 5.42ns
ST_9: stg_84 [1/1] 0.00ns
.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @Xpose_Col_Outer_Loop_Xpose_Col)

ST_9: empty_8 [1/1] 0.00ns
.preheader:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_9: tmp_s [1/1] 0.00ns
.preheader:7  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_4_mid2_v, i3 0)

ST_9: tmp_11_cast [1/1] 0.00ns
.preheader:8  %tmp_11_cast = zext i7 %tmp_s to i8

ST_9: stg_88 [1/1] 0.00ns
.preheader:9  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind

ST_9: tmp_8 [1/1] 0.00ns
.preheader:10  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str8)

ST_9: stg_90 [1/1] 0.00ns
.preheader:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_9: tmp_5_cast [1/1] 0.00ns
.preheader:12  %tmp_5_cast = zext i4 %i_3_mid2 to i8

ST_9: tmp_1 [1/1] 1.72ns
.preheader:13  %tmp_1 = add i8 %tmp_5_cast, %tmp_11_cast

ST_9: tmp_12_cast [1/1] 0.00ns
.preheader:14  %tmp_12_cast = zext i8 %tmp_1 to i64

ST_9: out_block_addr [1/1] 0.00ns
.preheader:15  %out_block_addr = getelementptr [64 x i16]* %out_block, i64 0, i64 %tmp_12_cast

ST_9: col_outbuf_load [1/2] 2.71ns
.preheader:21  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

ST_9: stg_96 [1/1] 2.71ns
.preheader:22  store i16 %col_outbuf_load, i16* %out_block_addr, align 2

ST_9: empty_9 [1/1] 0.00ns
.preheader:23  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str8, i32 %tmp_8)

ST_9: stg_98 [1/1] 0.00ns
.preheader:25  br label %.preheader.preheader


 <State 10>: 0.00ns
ST_10: stg_99 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ out_block]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
row_outbuf           (alloca           ) [ 00111100000]
col_outbuf           (alloca           ) [ 00111111110]
col_inbuf            (alloca           ) [ 00111111000]
stg_14               (br               ) [ 01110000000]
i                    (phi              ) [ 00110000000]
exitcond5            (icmp             ) [ 00111100000]
empty                (speclooptripcount) [ 00000000000]
i_4                  (add              ) [ 01110000000]
stg_19               (br               ) [ 00111100000]
stg_21               (specloopname     ) [ 00000000000]
stg_22               (call             ) [ 00000000000]
stg_23               (br               ) [ 01110000000]
indvar_flatten       (phi              ) [ 00001000000]
j                    (phi              ) [ 00001000000]
i_1                  (phi              ) [ 00001000000]
exitcond_flatten     (icmp             ) [ 00001100000]
indvar_flatten_next  (add              ) [ 00101100000]
stg_29               (br               ) [ 00001111000]
j_2                  (add              ) [ 00000000000]
exitcond             (icmp             ) [ 00000000000]
i_1_mid2             (select           ) [ 00001100000]
tmp_mid2_v           (select           ) [ 00101100000]
tmp_mid2_cast        (zext             ) [ 00000000000]
tmp_2                (bitconcatenate   ) [ 00000000000]
tmp_4_cast           (zext             ) [ 00000000000]
tmp_7                (add              ) [ 00000000000]
tmp_7_cast           (zext             ) [ 00000000000]
row_outbuf_addr      (getelementptr    ) [ 00001100000]
i_6                  (add              ) [ 00101100000]
stg_42               (specloopname     ) [ 00000000000]
empty_5              (speclooptripcount) [ 00000000000]
tmp                  (bitconcatenate   ) [ 00000000000]
tmp_1_cast           (zext             ) [ 00000000000]
stg_46               (specloopname     ) [ 00000000000]
tmp_6                (specregionbegin  ) [ 00000000000]
stg_48               (specpipeline     ) [ 00000000000]
tmp_3_cast           (zext             ) [ 00000000000]
tmp_9                (add              ) [ 00000000000]
tmp_9_cast           (zext             ) [ 00000000000]
col_inbuf_addr       (getelementptr    ) [ 00000000000]
row_outbuf_load      (load             ) [ 00000000000]
stg_54               (store            ) [ 00000000000]
empty_6              (specregionend    ) [ 00000000000]
stg_56               (br               ) [ 00101100000]
i_2                  (phi              ) [ 00000011000]
exitcond2            (icmp             ) [ 00000011110]
empty_7              (speclooptripcount) [ 00000000000]
i_5                  (add              ) [ 00001011000]
stg_61               (br               ) [ 00000011110]
stg_63               (specloopname     ) [ 00000000000]
stg_64               (call             ) [ 00000000000]
stg_65               (br               ) [ 00001011000]
indvar_flatten1      (phi              ) [ 00000000100]
j_1                  (phi              ) [ 00000000100]
i_3                  (phi              ) [ 00000000100]
exitcond_flatten1    (icmp             ) [ 00000000110]
indvar_flatten_next1 (add              ) [ 00000010110]
stg_71               (br               ) [ 00000000000]
j_3                  (add              ) [ 00000000000]
exitcond4            (icmp             ) [ 00000000000]
i_3_mid2             (select           ) [ 00000000110]
tmp_4_mid2_v         (select           ) [ 00000010110]
tmp_4_mid2_cast      (zext             ) [ 00000000000]
tmp_3                (bitconcatenate   ) [ 00000000000]
tmp_14_cast          (zext             ) [ 00000000000]
tmp_4                (add              ) [ 00000000000]
tmp_15_cast          (zext             ) [ 00000000000]
col_outbuf_addr      (getelementptr    ) [ 00000000110]
i_7                  (add              ) [ 00000010110]
stg_84               (specloopname     ) [ 00000000000]
empty_8              (speclooptripcount) [ 00000000000]
tmp_s                (bitconcatenate   ) [ 00000000000]
tmp_11_cast          (zext             ) [ 00000000000]
stg_88               (specloopname     ) [ 00000000000]
tmp_8                (specregionbegin  ) [ 00000000000]
stg_90               (specpipeline     ) [ 00000000000]
tmp_5_cast           (zext             ) [ 00000000000]
tmp_1                (add              ) [ 00000000000]
tmp_12_cast          (zext             ) [ 00000000000]
out_block_addr       (getelementptr    ) [ 00000000000]
col_outbuf_load      (load             ) [ 00000000000]
stg_96               (store            ) [ 00000000000]
empty_9              (specregionend    ) [ 00000000000]
stg_98               (br               ) [ 00000010110]
stg_99               (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_block">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_block"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_block">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_block"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_dct_1d2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Row_Outer_Loop_Xpose_Row"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Xpose_Col_Outer_Loop_Xpose_Col"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="row_outbuf_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="row_outbuf/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="col_outbuf_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_outbuf/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="col_inbuf_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col_inbuf/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="row_outbuf_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="8" slack="0"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_outbuf_addr/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_outbuf_load/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="col_inbuf_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="8" slack="0"/>
<pin id="103" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_inbuf_addr/5 "/>
</bind>
</comp>

<comp id="105" class="1004" name="stg_54_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_54/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="col_outbuf_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="col_outbuf_addr/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="120" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_outbuf_load/8 "/>
</bind>
</comp>

<comp id="122" class="1004" name="out_block_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="8" slack="0"/>
<pin id="126" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_block_addr/9 "/>
</bind>
</comp>

<comp id="129" class="1004" name="stg_96_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_96/9 "/>
</bind>
</comp>

<comp id="135" class="1005" name="i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="147" class="1005" name="indvar_flatten_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="1"/>
<pin id="149" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten_phi_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="7" slack="0"/>
<pin id="153" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="2" bw="1" slack="1"/>
<pin id="155" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="j_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="1"/>
<pin id="160" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="j_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="169" class="1005" name="i_1_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="i_1_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="1" slack="1"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="180" class="1005" name="i_2_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="1"/>
<pin id="182" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="i_2_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="1" slack="1"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="192" class="1005" name="indvar_flatten1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="1"/>
<pin id="194" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten1_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="1" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/8 "/>
</bind>
</comp>

<comp id="203" class="1005" name="j_1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="1"/>
<pin id="205" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="j_1_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/8 "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_3_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="1"/>
<pin id="216" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="i_3_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_dct_dct_1d2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="0" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="0"/>
<pin id="228" dir="0" index="2" bw="4" slack="0"/>
<pin id="229" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="230" dir="0" index="4" bw="4" slack="0"/>
<pin id="231" dir="0" index="5" bw="14" slack="0"/>
<pin id="232" dir="0" index="6" bw="15" slack="0"/>
<pin id="233" dir="0" index="7" bw="15" slack="0"/>
<pin id="234" dir="0" index="8" bw="15" slack="0"/>
<pin id="235" dir="0" index="9" bw="15" slack="0"/>
<pin id="236" dir="0" index="10" bw="15" slack="0"/>
<pin id="237" dir="0" index="11" bw="15" slack="0"/>
<pin id="238" dir="0" index="12" bw="15" slack="0"/>
<pin id="239" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_20/2 stg_62/6 "/>
</bind>
</comp>

<comp id="254" class="1004" name="exitcond5_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="i_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="exitcond_flatten_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="7" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="indvar_flatten_next_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="j_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="exitcond_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="4" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="i_1_mid2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_1_mid2/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_mid2_v_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="4" slack="0"/>
<pin id="301" dir="0" index="2" bw="4" slack="0"/>
<pin id="302" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_mid2_cast_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="7" slack="0"/>
<pin id="312" dir="0" index="1" bw="4" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_4_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="7" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_7_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="0" index="1" bw="7" slack="0"/>
<pin id="325" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_7_cast_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7_cast/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="i_6_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="7" slack="0"/>
<pin id="341" dir="0" index="1" bw="4" slack="1"/>
<pin id="342" dir="0" index="2" bw="1" slack="0"/>
<pin id="343" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_1_cast_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="7" slack="0"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_3_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="1"/>
<pin id="352" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_9_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="0"/>
<pin id="355" dir="0" index="1" bw="7" slack="0"/>
<pin id="356" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_9_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="exitcond2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="4" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="i_5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="exitcond_flatten1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="0" index="1" bw="7" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/8 "/>
</bind>
</comp>

<comp id="382" class="1004" name="indvar_flatten_next1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/8 "/>
</bind>
</comp>

<comp id="388" class="1004" name="j_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/8 "/>
</bind>
</comp>

<comp id="394" class="1004" name="exitcond4_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="4" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="i_3_mid2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="4" slack="0"/>
<pin id="404" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3_mid2/8 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_4_mid2_v_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="4" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4_mid2_v/8 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_4_mid2_cast_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="0"/>
<pin id="418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_mid2_cast/8 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_3_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="0" index="1" bw="4" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_14_cast_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/8 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="7" slack="0"/>
<pin id="435" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_15_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="0"/>
<pin id="440" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/8 "/>
</bind>
</comp>

<comp id="443" class="1004" name="i_7_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_s_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="7" slack="0"/>
<pin id="451" dir="0" index="1" bw="4" slack="1"/>
<pin id="452" dir="0" index="2" bw="1" slack="0"/>
<pin id="453" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_11_cast_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="7" slack="0"/>
<pin id="458" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/9 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_5_cast_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="4" slack="1"/>
<pin id="462" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="0" index="1" bw="7" slack="0"/>
<pin id="466" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/9 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_12_cast_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast/9 "/>
</bind>
</comp>

<comp id="474" class="1005" name="exitcond5_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="478" class="1005" name="i_4_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="483" class="1005" name="exitcond_flatten_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="487" class="1005" name="indvar_flatten_next_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="7" slack="0"/>
<pin id="489" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="492" class="1005" name="i_1_mid2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="1"/>
<pin id="494" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_1_mid2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="tmp_mid2_v_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="503" class="1005" name="row_outbuf_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="6" slack="1"/>
<pin id="505" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="row_outbuf_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="i_6_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="4" slack="0"/>
<pin id="510" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="513" class="1005" name="exitcond2_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="1"/>
<pin id="515" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="517" class="1005" name="i_5_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="522" class="1005" name="exitcond_flatten1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="526" class="1005" name="indvar_flatten_next1_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="531" class="1005" name="i_3_mid2_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="1"/>
<pin id="533" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_3_mid2 "/>
</bind>
</comp>

<comp id="536" class="1005" name="tmp_4_mid2_v_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp_4_mid2_v "/>
</bind>
</comp>

<comp id="542" class="1005" name="col_outbuf_addr_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="1"/>
<pin id="544" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="col_outbuf_addr "/>
</bind>
</comp>

<comp id="547" class="1005" name="i_7_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="4" slack="0"/>
<pin id="549" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="48" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="88" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="94" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="117" pin="2"/><net_sink comp="129" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="139" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="150"><net_src comp="38" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="147" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="161"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="183"><net_src comp="22" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="206"><net_src comp="22" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="22" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="242"><net_src comp="139" pin="4"/><net_sink comp="225" pin=2"/></net>

<net id="243"><net_src comp="139" pin="4"/><net_sink comp="225" pin=4"/></net>

<net id="244"><net_src comp="4" pin="0"/><net_sink comp="225" pin=5"/></net>

<net id="245"><net_src comp="6" pin="0"/><net_sink comp="225" pin=6"/></net>

<net id="246"><net_src comp="8" pin="0"/><net_sink comp="225" pin=7"/></net>

<net id="247"><net_src comp="10" pin="0"/><net_sink comp="225" pin=8"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="225" pin=9"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="225" pin=10"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="225" pin=11"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="225" pin=12"/></net>

<net id="252"><net_src comp="184" pin="4"/><net_sink comp="225" pin=2"/></net>

<net id="253"><net_src comp="184" pin="4"/><net_sink comp="225" pin=4"/></net>

<net id="258"><net_src comp="139" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="139" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="151" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="40" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="151" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="162" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="30" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="173" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="24" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="295"><net_src comp="284" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="22" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="173" pin="4"/><net_sink comp="290" pin=2"/></net>

<net id="303"><net_src comp="284" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="278" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="162" pin="4"/><net_sink comp="298" pin=2"/></net>

<net id="309"><net_src comp="298" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="290" pin="3"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="46" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="306" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="337"><net_src comp="290" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="30" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="44" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="339" pin=2"/></net>

<net id="349"><net_src comp="339" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="357"><net_src comp="350" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="346" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="353" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="368"><net_src comp="184" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="24" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="184" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="30" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="196" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="40" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="196" pin="4"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="207" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="30" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="218" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="24" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="22" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="218" pin="4"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="394" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="388" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="207" pin="4"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="44" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="400" pin="3"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="46" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="416" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="428" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="447"><net_src comp="400" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="30" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="44" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="46" pin="0"/><net_sink comp="449" pin=2"/></net>

<net id="459"><net_src comp="449" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="467"><net_src comp="460" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="456" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="472"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="477"><net_src comp="254" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="260" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="486"><net_src comp="266" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="490"><net_src comp="272" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="495"><net_src comp="290" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="500"><net_src comp="298" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="506"><net_src comp="88" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="511"><net_src comp="333" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="516"><net_src comp="364" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="520"><net_src comp="370" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="525"><net_src comp="376" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="529"><net_src comp="382" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="534"><net_src comp="400" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="539"><net_src comp="408" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="545"><net_src comp="111" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="550"><net_src comp="443" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="218" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_block | {9 }
 - Input state : 
	Port: dct_dct_2d : in_block | {2 3 }
	Port: dct_dct_2d : dct_coeff_table_0 | {2 3 6 7 }
	Port: dct_dct_2d : dct_coeff_table_1 | {2 3 6 7 }
	Port: dct_dct_2d : dct_coeff_table_2 | {2 3 6 7 }
	Port: dct_dct_2d : dct_coeff_table_3 | {2 3 6 7 }
	Port: dct_dct_2d : dct_coeff_table_4 | {2 3 6 7 }
	Port: dct_dct_2d : dct_coeff_table_5 | {2 3 6 7 }
	Port: dct_dct_2d : dct_coeff_table_6 | {2 3 6 7 }
	Port: dct_dct_2d : dct_coeff_table_7 | {2 3 6 7 }
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		i_4 : 1
		stg_19 : 2
		stg_20 : 1
	State 3
	State 4
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_29 : 2
		j_2 : 1
		exitcond : 1
		i_1_mid2 : 2
		tmp_mid2_v : 2
		tmp_mid2_cast : 3
		tmp_2 : 3
		tmp_4_cast : 4
		tmp_7 : 5
		tmp_7_cast : 6
		row_outbuf_addr : 7
		row_outbuf_load : 8
		i_6 : 3
	State 5
		tmp_1_cast : 1
		tmp_9 : 2
		tmp_9_cast : 3
		col_inbuf_addr : 4
		stg_54 : 5
		empty_6 : 1
	State 6
		exitcond2 : 1
		i_5 : 1
		stg_61 : 2
		stg_62 : 1
	State 7
	State 8
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_71 : 2
		j_3 : 1
		exitcond4 : 1
		i_3_mid2 : 2
		tmp_4_mid2_v : 2
		tmp_4_mid2_cast : 3
		tmp_3 : 3
		tmp_14_cast : 4
		tmp_4 : 5
		tmp_15_cast : 6
		col_outbuf_addr : 7
		col_outbuf_load : 8
		i_7 : 3
	State 9
		tmp_11_cast : 1
		tmp_1 : 2
		tmp_12_cast : 3
		out_block_addr : 4
		stg_96 : 5
		empty_9 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|---------|
|   call   |    grp_dct_dct_1d2_fu_225   |    8    |  21.994 |   515   |   170   |
|----------|-----------------------------|---------|---------|---------|---------|
|          |          i_4_fu_260         |    0    |    0    |    0    |    4    |
|          |  indvar_flatten_next_fu_272 |    0    |    0    |    0    |    7    |
|          |          j_2_fu_278         |    0    |    0    |    0    |    4    |
|          |         tmp_7_fu_322        |    0    |    0    |    0    |    7    |
|          |          i_6_fu_333         |    0    |    0    |    0    |    4    |
|    add   |         tmp_9_fu_353        |    0    |    0    |    0    |    7    |
|          |          i_5_fu_370         |    0    |    0    |    0    |    4    |
|          | indvar_flatten_next1_fu_382 |    0    |    0    |    0    |    7    |
|          |          j_3_fu_388         |    0    |    0    |    0    |    4    |
|          |         tmp_4_fu_432        |    0    |    0    |    0    |    7    |
|          |          i_7_fu_443         |    0    |    0    |    0    |    4    |
|          |         tmp_1_fu_463        |    0    |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       i_1_mid2_fu_290       |    0    |    0    |    0    |    4    |
|  select  |      tmp_mid2_v_fu_298      |    0    |    0    |    0    |    4    |
|          |       i_3_mid2_fu_400       |    0    |    0    |    0    |    4    |
|          |     tmp_4_mid2_v_fu_408     |    0    |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |       exitcond5_fu_254      |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten_fu_266   |    0    |    0    |    0    |    3    |
|   icmp   |       exitcond_fu_284       |    0    |    0    |    0    |    2    |
|          |       exitcond2_fu_364      |    0    |    0    |    0    |    2    |
|          |   exitcond_flatten1_fu_376  |    0    |    0    |    0    |    3    |
|          |       exitcond4_fu_394      |    0    |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |     tmp_mid2_cast_fu_306    |    0    |    0    |    0    |    0    |
|          |      tmp_4_cast_fu_318      |    0    |    0    |    0    |    0    |
|          |      tmp_7_cast_fu_328      |    0    |    0    |    0    |    0    |
|          |      tmp_1_cast_fu_346      |    0    |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_350      |    0    |    0    |    0    |    0    |
|   zext   |      tmp_9_cast_fu_359      |    0    |    0    |    0    |    0    |
|          |    tmp_4_mid2_cast_fu_416   |    0    |    0    |    0    |    0    |
|          |      tmp_14_cast_fu_428     |    0    |    0    |    0    |    0    |
|          |      tmp_15_cast_fu_438     |    0    |    0    |    0    |    0    |
|          |      tmp_11_cast_fu_456     |    0    |    0    |    0    |    0    |
|          |      tmp_5_cast_fu_460      |    0    |    0    |    0    |    0    |
|          |      tmp_12_cast_fu_469     |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|          |         tmp_2_fu_310        |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_fu_339         |    0    |    0    |    0    |    0    |
|          |         tmp_3_fu_420        |    0    |    0    |    0    |    0    |
|          |         tmp_s_fu_449        |    0    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|---------|
|   Total  |                             |    8    |  21.994 |   515   |   266   |
|----------|-----------------------------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
| col_inbuf|    1   |    0   |    0   |
|col_outbuf|    1   |    0   |    0   |
|row_outbuf|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    3   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   col_outbuf_addr_reg_542  |    6   |
|      exitcond2_reg_513     |    1   |
|      exitcond5_reg_474     |    1   |
|  exitcond_flatten1_reg_522 |    1   |
|  exitcond_flatten_reg_483  |    1   |
|      i_1_mid2_reg_492      |    4   |
|         i_1_reg_169        |    4   |
|         i_2_reg_180        |    4   |
|      i_3_mid2_reg_531      |    4   |
|         i_3_reg_214        |    4   |
|         i_4_reg_478        |    4   |
|         i_5_reg_517        |    4   |
|         i_6_reg_508        |    4   |
|         i_7_reg_547        |    4   |
|          i_reg_135         |    4   |
|   indvar_flatten1_reg_192  |    7   |
|indvar_flatten_next1_reg_526|    7   |
| indvar_flatten_next_reg_487|    7   |
|   indvar_flatten_reg_147   |    7   |
|         j_1_reg_203        |    4   |
|          j_reg_158         |    4   |
|   row_outbuf_addr_reg_503  |    6   |
|    tmp_4_mid2_v_reg_536    |    4   |
|     tmp_mid2_v_reg_497     |    4   |
+----------------------------+--------+
|            Total           |   100  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_94    |  p0  |   2  |   6  |   12   ||    6    |
|    grp_access_fu_117   |  p0  |   2  |   6  |   12   ||    6    |
|        i_reg_135       |  p0  |   2  |   4  |    8   ||    4    |
|       i_2_reg_180      |  p0  |   2  |   4  |    8   ||    4    |
| grp_dct_dct_1d2_fu_225 |  p2  |   2  |   4  |    8   ||    4    |
| grp_dct_dct_1d2_fu_225 |  p4  |   2  |   4  |    8   ||    4    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   56   ||  9.426  ||    28   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   21   |   515  |   266  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    9   |    -   |   28   |
|  Register |    -   |    -   |    -   |   100  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    8   |   31   |   615  |   294  |
+-----------+--------+--------+--------+--------+--------+
