\hypertarget{struct_t_a_m_p___type_def}{}\doxysection{TAMP\+\_\+\+Type\+Def Struct Reference}
\label{struct_t_a_m_p___type_def}\index{TAMP\_TypeDef@{TAMP\_TypeDef}}


Tamper and backup registers.  




{\ttfamily \#include $<$stm32g431xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_abdb9c846a3fd28867168069e64de8c8c}{CR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_aa0c506c0925ceb400c9d129d8b828f40}{CR2}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a16d6d71224422dac9351e0ebb341411a}{RESERVED0}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a1decb5c06b90aeca2e9e45892460f684}{FLTCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a21f3df39000dabf5e093dd210914179b}{RESERVED1}} \mbox{[}6\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a1aab8d82d931b72c1ea9d651d5dcdb5c}{RESERVED2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a9fd5d7eb6f3f72fc8743290c7e99c72e}{IER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a1ddd9bccad9c9991a134233d85e4256f}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a1757f6b447bf40f6a0c0e79ffc25358e}{MISR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_adf92071729ac06e149d3df1690e47526}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a323ee27da9bd75cc40b564b4f696469f}{SCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a75618c208231f22dd416b1594522df1c}{RESERVED4}} \mbox{[}48\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_aefc3b1e1c96c27aea6b0d3349cfcfb93}{BKP0R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a0d9d52ab8e4c5deb644422448164de93}{BKP1R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a489d177b291b22f69664d8a3e28030b5}{BKP2R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a055d0d3a7d246551f3516a2f6866a4a7}{BKP3R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_afa56ea1075d956f5d9cdd20fb4892a78}{BKP4R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a82fc7a375815b846b390598832d0cf63}{BKP5R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_aeb48db2004b0ca73a1c811454f394cc9}{BKP6R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a088bfcc143095a468ce1eede0276c1b1}{BKP7R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_ade3f961389a46df3681047fe3f4928a8}{BKP8R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a1a753f65103cb83d97d2a559911ba875}{BKP9R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_af040bff3b9dadb8de139c81a10fc3023}{BKP10R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_acf7da6a3ced907e3b2837f0967c5c67e}{BKP11R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a19eedbf287b4cb0b5ebcb4c070f590ef}{BKP12R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a741733ccc229c40337bf40cf52cfe3f0}{BKP13R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a7b89f60948a114849c18ecb1933876e9}{BKP14R}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_t_a_m_p___type_def_a1f6f41210c6b94c8889fd2fac33fc66c}{BKP15R}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Tamper and backup registers. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_t_a_m_p___type_def_aefc3b1e1c96c27aea6b0d3349cfcfb93}\label{struct_t_a_m_p___type_def_aefc3b1e1c96c27aea6b0d3349cfcfb93}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP0R@{BKP0R}}
\index{BKP0R@{BKP0R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP0R}{BKP0R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP0R}

TAMP backup register 0, Address offset\+: 0x100 \mbox{\Hypertarget{struct_t_a_m_p___type_def_af040bff3b9dadb8de139c81a10fc3023}\label{struct_t_a_m_p___type_def_af040bff3b9dadb8de139c81a10fc3023}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP10R@{BKP10R}}
\index{BKP10R@{BKP10R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP10R}{BKP10R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP10R}

TAMP backup register 10, Address offset\+: 0x128 \mbox{\Hypertarget{struct_t_a_m_p___type_def_acf7da6a3ced907e3b2837f0967c5c67e}\label{struct_t_a_m_p___type_def_acf7da6a3ced907e3b2837f0967c5c67e}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP11R@{BKP11R}}
\index{BKP11R@{BKP11R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP11R}{BKP11R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP11R}

TAMP backup register 11, Address offset\+: 0x12C \mbox{\Hypertarget{struct_t_a_m_p___type_def_a19eedbf287b4cb0b5ebcb4c070f590ef}\label{struct_t_a_m_p___type_def_a19eedbf287b4cb0b5ebcb4c070f590ef}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP12R@{BKP12R}}
\index{BKP12R@{BKP12R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP12R}{BKP12R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP12R}

TAMP backup register 12, Address offset\+: 0x130 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a741733ccc229c40337bf40cf52cfe3f0}\label{struct_t_a_m_p___type_def_a741733ccc229c40337bf40cf52cfe3f0}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP13R@{BKP13R}}
\index{BKP13R@{BKP13R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP13R}{BKP13R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP13R}

TAMP backup register 13, Address offset\+: 0x134 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a7b89f60948a114849c18ecb1933876e9}\label{struct_t_a_m_p___type_def_a7b89f60948a114849c18ecb1933876e9}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP14R@{BKP14R}}
\index{BKP14R@{BKP14R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP14R}{BKP14R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP14R}

TAMP backup register 14, Address offset\+: 0x138 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a1f6f41210c6b94c8889fd2fac33fc66c}\label{struct_t_a_m_p___type_def_a1f6f41210c6b94c8889fd2fac33fc66c}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP15R@{BKP15R}}
\index{BKP15R@{BKP15R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP15R}{BKP15R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP15R}

TAMP backup register 15, Address offset\+: 0x13C \mbox{\Hypertarget{struct_t_a_m_p___type_def_a0d9d52ab8e4c5deb644422448164de93}\label{struct_t_a_m_p___type_def_a0d9d52ab8e4c5deb644422448164de93}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP1R@{BKP1R}}
\index{BKP1R@{BKP1R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP1R}{BKP1R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP1R}

TAMP backup register 1, Address offset\+: 0x104 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a489d177b291b22f69664d8a3e28030b5}\label{struct_t_a_m_p___type_def_a489d177b291b22f69664d8a3e28030b5}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP2R@{BKP2R}}
\index{BKP2R@{BKP2R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP2R}{BKP2R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP2R}

TAMP backup register 2, Address offset\+: 0x108 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a055d0d3a7d246551f3516a2f6866a4a7}\label{struct_t_a_m_p___type_def_a055d0d3a7d246551f3516a2f6866a4a7}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP3R@{BKP3R}}
\index{BKP3R@{BKP3R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP3R}{BKP3R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP3R}

TAMP backup register 3, Address offset\+: 0x10C \mbox{\Hypertarget{struct_t_a_m_p___type_def_afa56ea1075d956f5d9cdd20fb4892a78}\label{struct_t_a_m_p___type_def_afa56ea1075d956f5d9cdd20fb4892a78}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP4R@{BKP4R}}
\index{BKP4R@{BKP4R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP4R}{BKP4R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP4R}

TAMP backup register 4, Address offset\+: 0x110 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a82fc7a375815b846b390598832d0cf63}\label{struct_t_a_m_p___type_def_a82fc7a375815b846b390598832d0cf63}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP5R@{BKP5R}}
\index{BKP5R@{BKP5R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP5R}{BKP5R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP5R}

TAMP backup register 5, Address offset\+: 0x114 \mbox{\Hypertarget{struct_t_a_m_p___type_def_aeb48db2004b0ca73a1c811454f394cc9}\label{struct_t_a_m_p___type_def_aeb48db2004b0ca73a1c811454f394cc9}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP6R@{BKP6R}}
\index{BKP6R@{BKP6R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP6R}{BKP6R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP6R}

TAMP backup register 6, Address offset\+: 0x118 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a088bfcc143095a468ce1eede0276c1b1}\label{struct_t_a_m_p___type_def_a088bfcc143095a468ce1eede0276c1b1}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP7R@{BKP7R}}
\index{BKP7R@{BKP7R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP7R}{BKP7R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP7R}

TAMP backup register 7, Address offset\+: 0x11C \mbox{\Hypertarget{struct_t_a_m_p___type_def_ade3f961389a46df3681047fe3f4928a8}\label{struct_t_a_m_p___type_def_ade3f961389a46df3681047fe3f4928a8}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP8R@{BKP8R}}
\index{BKP8R@{BKP8R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP8R}{BKP8R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP8R}

TAMP backup register 8, Address offset\+: 0x120 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a1a753f65103cb83d97d2a559911ba875}\label{struct_t_a_m_p___type_def_a1a753f65103cb83d97d2a559911ba875}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!BKP9R@{BKP9R}}
\index{BKP9R@{BKP9R}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BKP9R}{BKP9R}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+BKP9R}

TAMP backup register 9, Address offset\+: 0x124 \mbox{\Hypertarget{struct_t_a_m_p___type_def_abdb9c846a3fd28867168069e64de8c8c}\label{struct_t_a_m_p___type_def_abdb9c846a3fd28867168069e64de8c8c}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+CR1}

TAMP configuration register 1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_t_a_m_p___type_def_aa0c506c0925ceb400c9d129d8b828f40}\label{struct_t_a_m_p___type_def_aa0c506c0925ceb400c9d129d8b828f40}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+CR2}

TAMP configuration register 2, Address offset\+: 0x04 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a1decb5c06b90aeca2e9e45892460f684}\label{struct_t_a_m_p___type_def_a1decb5c06b90aeca2e9e45892460f684}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!FLTCR@{FLTCR}}
\index{FLTCR@{FLTCR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FLTCR}{FLTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+FLTCR}

TAMP filter control register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_t_a_m_p___type_def_a9fd5d7eb6f3f72fc8743290c7e99c72e}\label{struct_t_a_m_p___type_def_a9fd5d7eb6f3f72fc8743290c7e99c72e}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!IER@{IER}}
\index{IER@{IER}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IER}{IER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+IER}

TAMP Interrupt enable register, Address offset\+: 0x2C \mbox{\Hypertarget{struct_t_a_m_p___type_def_a1757f6b447bf40f6a0c0e79ffc25358e}\label{struct_t_a_m_p___type_def_a1757f6b447bf40f6a0c0e79ffc25358e}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!MISR@{MISR}}
\index{MISR@{MISR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MISR}{MISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+MISR}

TAMP Masked Interrupt Status register Address offset\+: 0x34 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a16d6d71224422dac9351e0ebb341411a}\label{struct_t_a_m_p___type_def_a16d6d71224422dac9351e0ebb341411a}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+RESERVED0}

no configuration register 3, Address offset\+: 0x08 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a21f3df39000dabf5e093dd210914179b}\label{struct_t_a_m_p___type_def_a21f3df39000dabf5e093dd210914179b}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+RESERVED1\mbox{[}6\mbox{]}}

Reserved Address offset\+: 0x10 -\/ 0x24 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a1aab8d82d931b72c1ea9d651d5dcdb5c}\label{struct_t_a_m_p___type_def_a1aab8d82d931b72c1ea9d651d5dcdb5c}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+RESERVED2}

Reserved Address offset\+: 0x28 \mbox{\Hypertarget{struct_t_a_m_p___type_def_adf92071729ac06e149d3df1690e47526}\label{struct_t_a_m_p___type_def_adf92071729ac06e149d3df1690e47526}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+RESERVED3}

Reserved Address offset\+: 0x38 \mbox{\Hypertarget{struct_t_a_m_p___type_def_a75618c208231f22dd416b1594522df1c}\label{struct_t_a_m_p___type_def_a75618c208231f22dd416b1594522df1c}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+RESERVED4\mbox{[}48\mbox{]}}

Reserved Address offset\+: 0x040 -\/ 0x\+FC \mbox{\Hypertarget{struct_t_a_m_p___type_def_a323ee27da9bd75cc40b564b4f696469f}\label{struct_t_a_m_p___type_def_a323ee27da9bd75cc40b564b4f696469f}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!SCR@{SCR}}
\index{SCR@{SCR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SCR}{SCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+SCR}

TAMP Status clear register, Address offset\+: 0x3C \mbox{\Hypertarget{struct_t_a_m_p___type_def_a1ddd9bccad9c9991a134233d85e4256f}\label{struct_t_a_m_p___type_def_a1ddd9bccad9c9991a134233d85e4256f}} 
\index{TAMP\_TypeDef@{TAMP\_TypeDef}!SR@{SR}}
\index{SR@{SR}!TAMP\_TypeDef@{TAMP\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TAMP\+\_\+\+Type\+Def\+::\+SR}

TAMP Status register, Address offset\+: 0x30 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g431xx_8h}{stm32g431xx.\+h}}\end{DoxyCompactItemize}
