Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 27 17:45:05 2024
| Host         : DESKTOP-M13T56A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NEXYS4_DDR_control_sets_placed.rpt
| Design       : NEXYS4_DDR
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   245 |
|    Minimum number of control sets                        |    72 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   173 |
| Unused register locations in slices containing registers |   835 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   245 |
| >= 0 to < 4        |    52 |
| >= 4 to < 6        |    58 |
| >= 6 to < 8        |    47 |
| >= 8 to < 10       |    40 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           35 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |             392 |          186 |
| Yes          | No                    | No                     |             185 |           85 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2030 |          729 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+
|      Clock Signal      |                                                Enable Signal                                               |                                 Set/Reset Signal                                 | Slice Load Count | Bel Load Count |
+------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                     |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                     |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/tx_o_i_1_n_0                                                                             | sigma/reset_sync/Q[0]                                                            |                1 |              1 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                1 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                2 |              2 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                1 |              3 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                3 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                1 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0                     | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                   |                2 |              3 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              4 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/reset_sync/arst                                                            |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                3 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/E[0]                                                                                | sigma/reset_sync/SR[0]                                                           |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1_n_0                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                   |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/FSM_sequential_state[3]_i_1_n_0                                                          | sigma/reset_sync/Q[0]                                                            |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                2 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                1 |              4 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][5]_0                           | sigma/sigma_tile/riscv/bus_addr_bo_reg[5]                                        |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                1 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][irq_mcause][3]_i_1_n_0                          | sigma/sigma_tile/sfr/core_reset_o_reg_1                                          |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                3 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                2 |              5 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                2 |              6 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                1 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                1 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                4 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                4 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                2 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                6 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                3 |              6 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                1 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[10][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[30][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                5 |              7 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_dout_bo[7]_i_1_n_0                                                             |                                                                                  |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[9][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                5 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[8][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                4 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                3 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                2 |              7 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[62]_i_1_n_0                                        | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                   |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[31][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/databuf_0                                                                                | sigma/reset_sync/Q[0]                                                            |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_sendbyte[7]_i_2_n_0                                                            | sigma/udm/udm_controller/tx_sendbyte[7]_i_1_n_0                                  |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tx_sendbyte_ff_0                                                                  |                                                                                  |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/RD_DATA_reg[23]_i_1_n_0                                                           | sigma/udm/udm_controller/RD_DATA_reg[31]_i_1_n_0                                 |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[11][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                1 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[22][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[13][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[15][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                3 |              8 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/dout_bo[7]_i_1_n_0                                                                       | sigma/reset_sync/Q[0]                                                            |                2 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_1                                   |                4 |              8 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                3 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[29][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                3 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[19][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                2 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[24][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                4 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[26][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                3 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                4 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[17][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                2 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[6][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                4 |              9 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0                         |                7 |              9 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/udm/uart_rx/SR[0]                                                          |                3 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[28][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                3 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                2 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[16][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                3 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[18][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                2 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[21][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                2 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[7][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                4 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[12][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                2 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[5][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_5                                   |                3 |              9 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[25][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                7 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[3][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                5 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[14][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                5 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[1][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                2 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[20][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                3 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[27][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                2 |             10 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[23][31]_i_1_n_0                                   | sigma/sigma_tile/sfr/core_reset_o_reg_0                                          |                5 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg_2                                                                      | sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][2]_2 |                4 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[2][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_6                                   |                7 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg_2                                                                      | sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][alu_result][2]_1 |                4 |             11 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpsticky_glbl_regfile[4][31]_i_1_n_0                                    | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_7                                   |                3 |             12 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/reset_sync/SR[0]                                                           |                9 |             14 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_cmd][0]_1                              | sigma/sigma_tile/riscv/bus_we_o_reg                                              |                4 |             16 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF_reg[0][mem_cmd][0]_1                              |                                                                                  |                5 |             16 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg_0[0]                                                                   | sigma/reset_sync/SR[0]                                                           |               10 |             16 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/reset_sync/Q[0]                                                            |               11 |             17 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_8                                   |                9 |             20 |
|  sys_clk/inst/clk_out1 | sigma/debouncer/counter_reg[0]_i_1_n_0                                                                     | sigma/reset_sync/Q[0]                                                            |                5 |             20 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/RD_DATA_reg[23]_i_1_n_0                                                           |                                                                                  |               13 |             24 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q[62]_i_1_n_0                                        | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                   |                8 |             24 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                     |               18 |             25 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                   |               19 |             28 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/bitperiod_o[28]_i_1_n_0                                                                  | sigma/reset_sync/Q[0]                                                            |               10 |             30 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/timeout_counter[31]_i_1_n_0                                                       |                                                                                  |               14 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q                                                   | sigma/sigma_tile/sfr/core_reset_o_reg_6[0]                                       |               12 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/div_complete_w                                               | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                   |               11 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/core_reset_o_reg[0]                                                                 | sigma/reset_sync/SR[0]                                                           |               12 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/dividend_q[31]_i_1_n_0                                       | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                   |                8 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_tx/clk_counter                                                                              | sigma/reset_sync/Q[0]                                                            |                8 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/tr_length[31]_i_2_n_0                                                             | sigma/udm/udm_controller/tr_length[31]_i_1_n_0                                   |               16 |             32 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/sfr/timer_value[31]_i_2_n_0                                                               | sigma/udm/udm_controller/rst_o_reg_1[0]                                          |                5 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/bus_wdata_bo[31]_i_1_n_0                                                          | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0                         |                8 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/bus_addr_bo[31]_i_1_n_0                                                           | sigma/udm/udm_controller/FSM_sequential_state[2]_i_1_n_0                         |                8 |             32 |
|  sys_clk/inst/clk_out1 | sigma/udm/uart_rx/clk_counter                                                                              | sigma/reset_sync/Q[0]                                                            |                6 |             32 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/sigma_tile/sfr/core_reset_o_reg_2[0]                                       |                6 |             36 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/sigma_tile/sfr/core_reset_o_reg_1                                          |               13 |             38 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/sigma_tile/sfr/core_reset_o_reg_3                                          |               15 |             38 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                     |               16 |             46 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/bus_we_o_reg_4[0]                                                                   |                                                                                  |               16 |             48 |
|  sys_clk/inst/clk_out1 | sigma/udm/udm_controller/reset_syncbuf_reg[0][0]                                                           |                                                                                  |               32 |             50 |
|  sys_clk/inst/clk_out1 |                                                                                                            |                                                                                  |               35 |             58 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0                     | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_2                                   |               13 |             60 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_IDECODE_TRX_BUF[0][curinstr_addr][31]_i_1_n_0                   | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                   |                8 |             60 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_4                                   |               18 |             61 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/genexu_MUL_DIV/riscv_divider/divisor_q                                                    | sigma/sigma_tile/sfr/core_reset_o_reg_6[0]                                       |               18 |             62 |
|  sys_clk/inst/clk_out1 |                                                                                                            | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                   |               52 |             88 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_MEMWB_TRX_BUF[0][genmcopipe_handle_coproc_M_if][tid][1]_i_1_n_0 | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN_3                                   |               30 |            133 |
|  sys_clk/inst/clk_out1 | sigma/sigma_tile/riscv/gensticky_genpstage_EXEC_TRX_BUF[0][custom0_ext_req][0]_i_1_n_0                     | sigma/sigma_tile/sfr/core_reset_o_reg_0_repN                                     |               52 |            155 |
+------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+----------------+


