Classic Timing Analyzer report for CountDec
Mon Oct 09 15:47:43 2017
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.022 ns                                       ; 1      ; inst   ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.350 ns                                      ; inst30 ; Q3     ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 1.222 ns                                       ; 1      ; inst30 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst30 ; inst30 ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+--------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C3T100A8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; -40                ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 125                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                   ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From   ; To     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst   ; inst   ; CLK        ; CLK      ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst30 ; inst30 ; CLK        ; CLK      ; None                        ; None                      ; 0.829 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst29 ; inst29 ; CLK        ; CLK      ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; inst28 ; inst28 ; CLK        ; CLK      ; None                        ; None                      ; 0.822 ns                ;
+-------+------------------------------------------------+--------+--------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------+
; tsu                                                          ;
+-------+--------------+------------+------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To     ; To Clock ;
+-------+--------------+------------+------+--------+----------+
; N/A   ; None         ; 4.022 ns   ; 1    ; inst   ; CLK      ;
; N/A   ; None         ; 2.284 ns   ; 1    ; inst28 ; CLK      ;
; N/A   ; None         ; 0.141 ns   ; 1    ; inst29 ; CLK      ;
; N/A   ; None         ; -1.170 ns  ; 1    ; inst30 ; CLK      ;
+-------+--------------+------------+------+--------+----------+


+--------------------------------------------------------------+
; tco                                                          ;
+-------+--------------+------------+--------+----+------------+
; Slack ; Required tco ; Actual tco ; From   ; To ; From Clock ;
+-------+--------------+------------+--------+----+------------+
; N/A   ; None         ; 13.350 ns  ; inst30 ; Q3 ; CLK        ;
; N/A   ; None         ; 11.983 ns  ; inst29 ; Q2 ; CLK        ;
; N/A   ; None         ; 9.963 ns   ; inst28 ; Q1 ; CLK        ;
; N/A   ; None         ; 8.418 ns   ; inst   ; Q0 ; CLK        ;
+-------+--------------+------------+--------+----+------------+


+--------------------------------------------------------------------+
; th                                                                 ;
+---------------+-------------+-----------+------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To     ; To Clock ;
+---------------+-------------+-----------+------+--------+----------+
; N/A           ; None        ; 1.222 ns  ; 1    ; inst30 ; CLK      ;
; N/A           ; None        ; -0.089 ns ; 1    ; inst29 ; CLK      ;
; N/A           ; None        ; -2.232 ns ; 1    ; inst28 ; CLK      ;
; N/A           ; None        ; -3.970 ns ; 1    ; inst   ; CLK      ;
+---------------+-------------+-----------+------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Oct 09 15:47:43 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CountDec -c CountDec --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst29" as buffer
    Info: Detected ripple clock "inst28" as buffer
    Info: Detected ripple clock "inst" as buffer
Info: Clock "CLK" Internal fmax is restricted to 275.03 MHz between source register "inst" and destination register "inst"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.829 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X2_Y13_N6; Fanout = 3; REG Node = 'inst'
            Info: 2: + IC(0.520 ns) + CELL(0.309 ns) = 0.829 ns; Loc. = LC_X2_Y13_N6; Fanout = 3; REG Node = 'inst'
            Info: Total cell delay = 0.309 ns ( 37.27 % )
            Info: Total interconnect delay = 0.520 ns ( 62.73 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 3.395 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(1.215 ns) + CELL(0.711 ns) = 3.395 ns; Loc. = LC_X2_Y13_N6; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 2.180 ns ( 64.21 % )
                Info: Total interconnect delay = 1.215 ns ( 35.79 % )
            Info: - Longest clock path from clock "CLK" to source register is 3.395 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(1.215 ns) + CELL(0.711 ns) = 3.395 ns; Loc. = LC_X2_Y13_N6; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 2.180 ns ( 64.21 % )
                Info: Total interconnect delay = 1.215 ns ( 35.79 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "inst" (data pin = "1", clock pin = "CLK") is 4.022 ns
    Info: + Longest pin to register delay is 7.380 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 4; PIN Node = '1'
        Info: 2: + IC(5.044 ns) + CELL(0.867 ns) = 7.380 ns; Loc. = LC_X2_Y13_N6; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 2.336 ns ( 31.65 % )
        Info: Total interconnect delay = 5.044 ns ( 68.35 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 3.395 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.215 ns) + CELL(0.711 ns) = 3.395 ns; Loc. = LC_X2_Y13_N6; Fanout = 3; REG Node = 'inst'
        Info: Total cell delay = 2.180 ns ( 64.21 % )
        Info: Total interconnect delay = 1.215 ns ( 35.79 % )
Info: tco from clock "CLK" to destination pin "Q3" through register "inst30" is 13.350 ns
    Info: + Longest clock path from clock "CLK" to source register is 8.565 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.215 ns) + CELL(0.935 ns) = 3.619 ns; Loc. = LC_X2_Y13_N6; Fanout = 3; REG Node = 'inst'
        Info: 3: + IC(0.790 ns) + CELL(0.935 ns) = 5.344 ns; Loc. = LC_X2_Y13_N5; Fanout = 4; REG Node = 'inst28'
        Info: 4: + IC(0.794 ns) + CELL(0.935 ns) = 7.073 ns; Loc. = LC_X1_Y13_N5; Fanout = 3; REG Node = 'inst29'
        Info: 5: + IC(0.781 ns) + CELL(0.711 ns) = 8.565 ns; Loc. = LC_X1_Y13_N3; Fanout = 3; REG Node = 'inst30'
        Info: Total cell delay = 4.985 ns ( 58.20 % )
        Info: Total interconnect delay = 3.580 ns ( 41.80 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 4.561 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y13_N3; Fanout = 3; REG Node = 'inst30'
        Info: 2: + IC(2.437 ns) + CELL(2.124 ns) = 4.561 ns; Loc. = PIN_25; Fanout = 0; PIN Node = 'Q3'
        Info: Total cell delay = 2.124 ns ( 46.57 % )
        Info: Total interconnect delay = 2.437 ns ( 53.43 % )
Info: th for register "inst30" (data pin = "1", clock pin = "CLK") is 1.222 ns
    Info: + Longest clock path from clock "CLK" to destination register is 8.565 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(1.215 ns) + CELL(0.935 ns) = 3.619 ns; Loc. = LC_X2_Y13_N6; Fanout = 3; REG Node = 'inst'
        Info: 3: + IC(0.790 ns) + CELL(0.935 ns) = 5.344 ns; Loc. = LC_X2_Y13_N5; Fanout = 4; REG Node = 'inst28'
        Info: 4: + IC(0.794 ns) + CELL(0.935 ns) = 7.073 ns; Loc. = LC_X1_Y13_N5; Fanout = 3; REG Node = 'inst29'
        Info: 5: + IC(0.781 ns) + CELL(0.711 ns) = 8.565 ns; Loc. = LC_X1_Y13_N3; Fanout = 3; REG Node = 'inst30'
        Info: Total cell delay = 4.985 ns ( 58.20 % )
        Info: Total interconnect delay = 3.580 ns ( 41.80 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 7.358 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 4; PIN Node = '1'
        Info: 2: + IC(5.022 ns) + CELL(0.867 ns) = 7.358 ns; Loc. = LC_X1_Y13_N3; Fanout = 3; REG Node = 'inst30'
        Info: Total cell delay = 2.336 ns ( 31.75 % )
        Info: Total interconnect delay = 5.022 ns ( 68.25 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Mon Oct 09 15:47:43 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


