# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do FullAdder_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {FullAdder.vho}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneiii_atom_pack
# -- Loading package cycloneiii_components
# -- Compiling entity FullAdder
# -- Compiling architecture structure of FullAdder
# 
# vcom -93 -work work {C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FullAdder_tb
# -- Compiling architecture fnc of FullAdder_tb
# ** Warning: [4] C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder_tb.vhd(35): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder_tb.vhd(36): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder_tb.vhd(37): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder_tb.vhd(38): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder_tb.vhd(39): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder_tb.vhd(40): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder_tb.vhd(41): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: [4] C:/Facultad/FPGA/LaboratorioFPGA/EjA_SumadorCompleto/FullAdder_tb.vhd(42): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# 
# vsim -t 1ps -L altera -L cycloneiii -L gate_work -L work -voptargs="+acc"  FullAdder_tb
# vsim -L altera -L cycloneiii -L gate_work -L work -voptargs=\"+acc\" -t 1ps FullAdder_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.fulladder_tb(fnc)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneiii.cycloneiii_atom_pack(body)
# Loading cycloneiii.cycloneiii_components
# Loading work.fulladder(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneiii.cycloneiii_io_obuf(arch)
# Loading cycloneiii.cycloneiii_io_ibuf(arch)
# Loading cycloneiii.cycloneiii_lcell_comb(vital_lcell_comb)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
