; SMT-LIBv2 description generated by Yosys 0.8+132 (git sha1 86a5adf9, gcc 7.3.0-27ubuntu1~18.04 -fPIC -Os)
; yosys-smt2-stdt
; yosys-smt2-module simplePipe__DOT__ADD
(declare-datatype |simplePipe__DOT__ADD_s| ((|simplePipe__DOT__ADD_mk|
  (|simplePipe__DOT__ADD_is| Bool)
  (|simplePipe__DOT__ADD#0| (_ BitVec 8)) ; \__COUNTER_start__n2
  (|simplePipe__DOT__ADD#1| (_ BitVec 2)) ; \inst [7:6]
  (|simplePipe__DOT__ADD#3| Bool) ; \__START__
  (|simplePipe__DOT__ADD#4| Bool) ; \clk
  (|simplePipe__DOT__ADD#5| (_ BitVec 6)) ; \inst [5:0]
  (|simplePipe__DOT__ADD#6| (_ BitVec 8)) ; \r3
  (|simplePipe__DOT__ADD#7| (_ BitVec 8)) ; \r2
  (|simplePipe__DOT__ADD#10| (_ BitVec 8)) ; \r1
  (|simplePipe__DOT__ADD#13| (_ BitVec 8)) ; \r0
  (|simplePipe__DOT__ADD#31| (_ BitVec 8)) ; \r0_randinit
  (|simplePipe__DOT__ADD#32| (_ BitVec 8)) ; \r1_randinit
  (|simplePipe__DOT__ADD#33| (_ BitVec 8)) ; \r2_randinit
  (|simplePipe__DOT__ADD#34| (_ BitVec 8)) ; \r3_randinit
  (|simplePipe__DOT__ADD#35| Bool) ; \rst
)))
; yosys-smt2-output __COUNTER_start__n2 8
; yosys-smt2-register __COUNTER_start__n2 8
; yosys-smt2-wire __COUNTER_start__n2 8
(define-fun |simplePipe__DOT__ADD_n __COUNTER_start__n2| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#0| state))
; yosys-smt2-output __ILA_simplePipe_decode_of_ADD__ 1
; yosys-smt2-wire __ILA_simplePipe_decode_of_ADD__ 1
(define-fun |simplePipe__DOT__ADD#2| ((state |simplePipe__DOT__ADD_s|)) Bool (= (|simplePipe__DOT__ADD#1| state) #b01)) ; \__ILA_simplePipe_decode_of_ADD__
(define-fun |simplePipe__DOT__ADD_n __ILA_simplePipe_decode_of_ADD__| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#2| state))
; yosys-smt2-output __ILA_simplePipe_valid__ 1
; yosys-smt2-wire __ILA_simplePipe_valid__ 1
(define-fun |simplePipe__DOT__ADD_n __ILA_simplePipe_valid__| ((state |simplePipe__DOT__ADD_s|)) Bool true)
; yosys-smt2-input __START__ 1
; yosys-smt2-wire __START__ 1
(define-fun |simplePipe__DOT__ADD_n __START__| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#3| state))
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
(define-fun |simplePipe__DOT__ADD_n clk| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#4| state))
; yosys-smt2-input inst 8
; yosys-smt2-wire inst 8
(define-fun |simplePipe__DOT__ADD_n inst| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (concat (|simplePipe__DOT__ADD#1| state) (|simplePipe__DOT__ADD#5| state)))
; yosys-smt2-wire n0 2
(define-fun |simplePipe__DOT__ADD_n n0| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 2) (|simplePipe__DOT__ADD#1| state))
; yosys-smt2-wire n1 1
(define-fun |simplePipe__DOT__ADD_n n1| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#2| state))
; yosys-smt2-wire n10 8
(define-fun |simplePipe__DOT__ADD#8| ((state |simplePipe__DOT__ADD_s|)) Bool (= ((_ extract 5 4) (|simplePipe__DOT__ADD#5| state)) #b10)) ; \n8
(define-fun |simplePipe__DOT__ADD#9| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#8| state) (|simplePipe__DOT__ADD#7| state) (|simplePipe__DOT__ADD#6| state))) ; \n9
(define-fun |simplePipe__DOT__ADD#11| ((state |simplePipe__DOT__ADD_s|)) Bool (= ((_ extract 5 4) (|simplePipe__DOT__ADD#5| state)) #b01)) ; \n7
(define-fun |simplePipe__DOT__ADD#12| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#11| state) (|simplePipe__DOT__ADD#10| state) (|simplePipe__DOT__ADD#9| state))) ; \n10
(define-fun |simplePipe__DOT__ADD_n n10| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#12| state))
; yosys-smt2-wire n11 8
(define-fun |simplePipe__DOT__ADD#14| ((state |simplePipe__DOT__ADD_s|)) Bool (not (or  (= ((_ extract 4 4) (|simplePipe__DOT__ADD#5| state)) #b1) (= ((_ extract 5 5) (|simplePipe__DOT__ADD#5| state)) #b1)))) ; \n6
(define-fun |simplePipe__DOT__ADD#15| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#14| state) (|simplePipe__DOT__ADD#13| state) (|simplePipe__DOT__ADD#12| state))) ; \n11
(define-fun |simplePipe__DOT__ADD_n n11| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#15| state))
; yosys-smt2-wire n12 2
(define-fun |simplePipe__DOT__ADD_n n12| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 2) ((_ extract 3 2) (|simplePipe__DOT__ADD#5| state)))
; yosys-smt2-wire n13 1
(define-fun |simplePipe__DOT__ADD#16| ((state |simplePipe__DOT__ADD_s|)) Bool (not (or  (= ((_ extract 2 2) (|simplePipe__DOT__ADD#5| state)) #b1) (= ((_ extract 3 3) (|simplePipe__DOT__ADD#5| state)) #b1)))) ; \n13
(define-fun |simplePipe__DOT__ADD_n n13| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#16| state))
; yosys-smt2-wire n14 1
(define-fun |simplePipe__DOT__ADD#17| ((state |simplePipe__DOT__ADD_s|)) Bool (= ((_ extract 3 2) (|simplePipe__DOT__ADD#5| state)) #b01)) ; \n14
(define-fun |simplePipe__DOT__ADD_n n14| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#17| state))
; yosys-smt2-wire n15 1
(define-fun |simplePipe__DOT__ADD#18| ((state |simplePipe__DOT__ADD_s|)) Bool (= ((_ extract 3 2) (|simplePipe__DOT__ADD#5| state)) #b10)) ; \n15
(define-fun |simplePipe__DOT__ADD_n n15| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#18| state))
; yosys-smt2-wire n16 8
(define-fun |simplePipe__DOT__ADD#19| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#18| state) (|simplePipe__DOT__ADD#7| state) (|simplePipe__DOT__ADD#6| state))) ; \n16
(define-fun |simplePipe__DOT__ADD_n n16| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#19| state))
; yosys-smt2-wire n17 8
(define-fun |simplePipe__DOT__ADD#20| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#17| state) (|simplePipe__DOT__ADD#10| state) (|simplePipe__DOT__ADD#19| state))) ; \n17
(define-fun |simplePipe__DOT__ADD_n n17| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#20| state))
; yosys-smt2-wire n18 8
(define-fun |simplePipe__DOT__ADD#21| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#16| state) (|simplePipe__DOT__ADD#13| state) (|simplePipe__DOT__ADD#20| state))) ; \n18
(define-fun |simplePipe__DOT__ADD_n n18| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#21| state))
; yosys-smt2-wire n19 8
(define-fun |simplePipe__DOT__ADD#22| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (bvadd (|simplePipe__DOT__ADD#15| state) (|simplePipe__DOT__ADD#21| state))) ; \n19
(define-fun |simplePipe__DOT__ADD_n n19| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#22| state))
; yosys-smt2-wire n20 8
(define-fun |simplePipe__DOT__ADD#23| ((state |simplePipe__DOT__ADD_s|)) Bool (not (or  (= ((_ extract 0 0) (|simplePipe__DOT__ADD#5| state)) #b1) (= ((_ extract 1 1) (|simplePipe__DOT__ADD#5| state)) #b1)))) ; \n4
(define-fun |simplePipe__DOT__ADD#24| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#23| state) (|simplePipe__DOT__ADD#22| state) (|simplePipe__DOT__ADD#13| state))) ; \n20
(define-fun |simplePipe__DOT__ADD_n n20| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#24| state))
; yosys-smt2-wire n21 1
(define-fun |simplePipe__DOT__ADD#25| ((state |simplePipe__DOT__ADD_s|)) Bool (= ((_ extract 1 0) (|simplePipe__DOT__ADD#5| state)) #b01)) ; \n21
(define-fun |simplePipe__DOT__ADD_n n21| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#25| state))
; yosys-smt2-wire n22 8
(define-fun |simplePipe__DOT__ADD#26| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#25| state) (|simplePipe__DOT__ADD#22| state) (|simplePipe__DOT__ADD#10| state))) ; \n22
(define-fun |simplePipe__DOT__ADD_n n22| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#26| state))
; yosys-smt2-wire n23 1
(define-fun |simplePipe__DOT__ADD#27| ((state |simplePipe__DOT__ADD_s|)) Bool (= ((_ extract 1 0) (|simplePipe__DOT__ADD#5| state)) #b10)) ; \n23
(define-fun |simplePipe__DOT__ADD_n n23| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#27| state))
; yosys-smt2-wire n24 8
(define-fun |simplePipe__DOT__ADD#28| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#27| state) (|simplePipe__DOT__ADD#22| state) (|simplePipe__DOT__ADD#7| state))) ; \n24
(define-fun |simplePipe__DOT__ADD_n n24| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#28| state))
; yosys-smt2-wire n25 1
(define-fun |simplePipe__DOT__ADD#29| ((state |simplePipe__DOT__ADD_s|)) Bool (= ((_ extract 1 0) (|simplePipe__DOT__ADD#5| state)) #b11)) ; \n25
(define-fun |simplePipe__DOT__ADD_n n25| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#29| state))
; yosys-smt2-wire n26 8
(define-fun |simplePipe__DOT__ADD#30| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#29| state) (|simplePipe__DOT__ADD#22| state) (|simplePipe__DOT__ADD#6| state))) ; \n26
(define-fun |simplePipe__DOT__ADD_n n26| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#30| state))
; yosys-smt2-wire n3 2
(define-fun |simplePipe__DOT__ADD_n n3| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 2) ((_ extract 1 0) (|simplePipe__DOT__ADD#5| state)))
; yosys-smt2-wire n4 1
(define-fun |simplePipe__DOT__ADD_n n4| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#23| state))
; yosys-smt2-wire n5 2
(define-fun |simplePipe__DOT__ADD_n n5| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 2) ((_ extract 5 4) (|simplePipe__DOT__ADD#5| state)))
; yosys-smt2-wire n6 1
(define-fun |simplePipe__DOT__ADD_n n6| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#14| state))
; yosys-smt2-wire n7 1
(define-fun |simplePipe__DOT__ADD_n n7| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#11| state))
; yosys-smt2-wire n8 1
(define-fun |simplePipe__DOT__ADD_n n8| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#8| state))
; yosys-smt2-wire n9 8
(define-fun |simplePipe__DOT__ADD_n n9| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#9| state))
; yosys-smt2-output r0 8
; yosys-smt2-register r0 8
; yosys-smt2-wire r0 8
(define-fun |simplePipe__DOT__ADD_n r0| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#13| state))
; yosys-smt2-wire r0_randinit 8
(define-fun |simplePipe__DOT__ADD_n r0_randinit| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#31| state))
; yosys-smt2-output r1 8
; yosys-smt2-register r1 8
; yosys-smt2-wire r1 8
(define-fun |simplePipe__DOT__ADD_n r1| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#10| state))
; yosys-smt2-wire r1_randinit 8
(define-fun |simplePipe__DOT__ADD_n r1_randinit| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#32| state))
; yosys-smt2-output r2 8
; yosys-smt2-register r2 8
; yosys-smt2-wire r2 8
(define-fun |simplePipe__DOT__ADD_n r2| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#7| state))
; yosys-smt2-wire r2_randinit 8
(define-fun |simplePipe__DOT__ADD_n r2_randinit| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#33| state))
; yosys-smt2-output r3 8
; yosys-smt2-register r3 8
; yosys-smt2-wire r3 8
(define-fun |simplePipe__DOT__ADD_n r3| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#6| state))
; yosys-smt2-wire r3_randinit 8
(define-fun |simplePipe__DOT__ADD_n r3_randinit| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (|simplePipe__DOT__ADD#34| state))
; yosys-smt2-input rst 1
; yosys-smt2-wire rst 1
(define-fun |simplePipe__DOT__ADD_n rst| ((state |simplePipe__DOT__ADD_s|)) Bool (|simplePipe__DOT__ADD#35| state))
(define-fun |simplePipe__DOT__ADD#36| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#2| state) (|simplePipe__DOT__ADD#24| state) (|simplePipe__DOT__ADD#13| state))) ; $procmux$639_Y
(define-fun |simplePipe__DOT__ADD#37| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#3| state) (|simplePipe__DOT__ADD#36| state) (|simplePipe__DOT__ADD#13| state))) ; $procmux$641_Y
(define-fun |simplePipe__DOT__ADD#38| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#35| state) (|simplePipe__DOT__ADD#31| state) (|simplePipe__DOT__ADD#37| state))) ; $0\r0[7:0]
(define-fun |simplePipe__DOT__ADD#39| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#2| state) (|simplePipe__DOT__ADD#26| state) (|simplePipe__DOT__ADD#10| state))) ; $procmux$632_Y
(define-fun |simplePipe__DOT__ADD#40| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#3| state) (|simplePipe__DOT__ADD#39| state) (|simplePipe__DOT__ADD#10| state))) ; $procmux$634_Y
(define-fun |simplePipe__DOT__ADD#41| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#35| state) (|simplePipe__DOT__ADD#32| state) (|simplePipe__DOT__ADD#40| state))) ; $0\r1[7:0]
(define-fun |simplePipe__DOT__ADD#42| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#2| state) (|simplePipe__DOT__ADD#28| state) (|simplePipe__DOT__ADD#7| state))) ; $procmux$625_Y
(define-fun |simplePipe__DOT__ADD#43| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#3| state) (|simplePipe__DOT__ADD#42| state) (|simplePipe__DOT__ADD#7| state))) ; $procmux$627_Y
(define-fun |simplePipe__DOT__ADD#44| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#35| state) (|simplePipe__DOT__ADD#33| state) (|simplePipe__DOT__ADD#43| state))) ; $0\r2[7:0]
(define-fun |simplePipe__DOT__ADD#45| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#2| state) (|simplePipe__DOT__ADD#30| state) (|simplePipe__DOT__ADD#6| state))) ; $procmux$618_Y
(define-fun |simplePipe__DOT__ADD#46| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#3| state) (|simplePipe__DOT__ADD#45| state) (|simplePipe__DOT__ADD#6| state))) ; $procmux$620_Y
(define-fun |simplePipe__DOT__ADD#47| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#35| state) (|simplePipe__DOT__ADD#34| state) (|simplePipe__DOT__ADD#46| state))) ; $0\r3[7:0]
(define-fun |simplePipe__DOT__ADD#48| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (bvadd (|simplePipe__DOT__ADD#0| state) #b00000001)) ; $add$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:319$247_Y
(define-fun |simplePipe__DOT__ADD#49| ((state |simplePipe__DOT__ADD_s|)) Bool (bvuge (|simplePipe__DOT__ADD#0| state) #b00000001)) ; $ge$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:318$244_Y
(define-fun |simplePipe__DOT__ADD#50| ((state |simplePipe__DOT__ADD_s|)) Bool (bvult (|simplePipe__DOT__ADD#0| state) #b11111111)) ; $lt$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:318$245_Y
(define-fun |simplePipe__DOT__ADD#51| ((state |simplePipe__DOT__ADD_s|)) Bool (and (or  (|simplePipe__DOT__ADD#49| state) false) (or  (|simplePipe__DOT__ADD#50| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:318$246_Y
(define-fun |simplePipe__DOT__ADD#52| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#51| state) (|simplePipe__DOT__ADD#48| state) (|simplePipe__DOT__ADD#0| state))) ; $procmux$646_Y
(define-fun |simplePipe__DOT__ADD#53| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#2| state) #b00000001 (|simplePipe__DOT__ADD#52| state))) ; $procmux$649_Y
(define-fun |simplePipe__DOT__ADD#54| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#3| state) (|simplePipe__DOT__ADD#53| state) (|simplePipe__DOT__ADD#0| state))) ; $procmux$651_Y
(define-fun |simplePipe__DOT__ADD#55| ((state |simplePipe__DOT__ADD_s|)) (_ BitVec 8) (ite (|simplePipe__DOT__ADD#35| state) #b00000000 (|simplePipe__DOT__ADD#54| state))) ; $0\__COUNTER_start__n2[7:0]
(define-fun |simplePipe__DOT__ADD_a| ((state |simplePipe__DOT__ADD_s|)) Bool true)
(define-fun |simplePipe__DOT__ADD_u| ((state |simplePipe__DOT__ADD_s|)) Bool true)
(define-fun |simplePipe__DOT__ADD_i| ((state |simplePipe__DOT__ADD_s|)) Bool true)
(define-fun |simplePipe__DOT__ADD_h| ((state |simplePipe__DOT__ADD_s|)) Bool true)
(define-fun |simplePipe__DOT__ADD_t| ((state |simplePipe__DOT__ADD_s|) (next_state |simplePipe__DOT__ADD_s|)) Bool (and
  (= (|simplePipe__DOT__ADD#38| state) (|simplePipe__DOT__ADD#13| next_state)) ; $procdff$721 \r0
  (= (|simplePipe__DOT__ADD#41| state) (|simplePipe__DOT__ADD#10| next_state)) ; $procdff$722 \r1
  (= (|simplePipe__DOT__ADD#44| state) (|simplePipe__DOT__ADD#7| next_state)) ; $procdff$723 \r2
  (= (|simplePipe__DOT__ADD#47| state) (|simplePipe__DOT__ADD#6| next_state)) ; $procdff$724 \r3
  (= (|simplePipe__DOT__ADD#55| state) (|simplePipe__DOT__ADD#0| next_state)) ; $procdff$720 \__COUNTER_start__n2
)) ; end of module simplePipe__DOT__ADD
; yosys-smt2-module pipeline_v
(declare-datatype |pipeline_v_s| ((|pipeline_v_mk|
  (|pipeline_v_is| Bool)
  (|pipeline_v#0| Bool) ; \__START__
  (|pipeline_v#1| Bool) ; \clk
  (|pipeline_v#2| (_ BitVec 2)) ; \dummy_read_rf
  (|pipeline_v#3| (_ BitVec 8)) ; \registers[3]
  (|pipeline_v#4| (_ BitVec 8)) ; \registers[2]
  (|pipeline_v#7| (_ BitVec 8)) ; \registers[1]
  (|pipeline_v#10| (_ BitVec 8)) ; \registers[0]
  (|pipeline_v#13| (_ BitVec 8)) ; \id_ex_rs1_val
  (|pipeline_v#14| (_ BitVec 8)) ; \id_ex_rs2_val
  (|pipeline_v#17| (_ BitVec 2)) ; \id_ex_op
  (|pipeline_v#23| (_ BitVec 2)) ; \ex_wb_rd
  (|pipeline_v#24| (_ BitVec 1)) ; \ex_wb_reg_wen
  (|pipeline_v#25| (_ BitVec 8)) ; \ex_wb_val
  (|pipeline_v#26| (_ BitVec 2)) ; \id_ex_rd
  (|pipeline_v#27| (_ BitVec 1)) ; \id_ex_reg_wen
  (|pipeline_v#28| (_ BitVec 2)) ; \reg_3_w_stage
  (|pipeline_v#29| (_ BitVec 2)) ; \reg_2_w_stage
  (|pipeline_v#30| (_ BitVec 2)) ; \inst [5:4]
  (|pipeline_v#33| (_ BitVec 2)) ; \reg_1_w_stage
  (|pipeline_v#36| (_ BitVec 2)) ; \reg_0_w_stage
  (|pipeline_v#46| (_ BitVec 2)) ; \inst [3:2]
  (|pipeline_v#60| (_ BitVec 2)) ; \inst [7:6]
  (|pipeline_v#66| (_ BitVec 2)) ; \inst [1:0]
  (|pipeline_v#67| Bool) ; \rst
)))
; yosys-smt2-input __START__ 1
; yosys-smt2-wire __START__ 1
(define-fun |pipeline_v_n __START__| ((state |pipeline_v_s|)) Bool (|pipeline_v#0| state))
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
(define-fun |pipeline_v_n clk| ((state |pipeline_v_s|)) Bool (|pipeline_v#1| state))
; yosys-smt2-input dummy_read_rf 2
; yosys-smt2-wire dummy_read_rf 2
(define-fun |pipeline_v_n dummy_read_rf| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#2| state))
; yosys-smt2-output dummy_rf_data 8
; yosys-smt2-wire dummy_rf_data 8
(define-fun |pipeline_v#5| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#2| state) #b10)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:413$266_Y
(define-fun |pipeline_v#6| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#5| state) (|pipeline_v#4| state) (|pipeline_v#3| state))) ; $ternary$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:414$269_Y
(define-fun |pipeline_v#8| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#2| state) #b01)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:412$264_Y
(define-fun |pipeline_v#9| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#8| state) (|pipeline_v#7| state) (|pipeline_v#6| state))) ; $ternary$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:414$270_Y
(define-fun |pipeline_v#11| ((state |pipeline_v_s|)) Bool (not (or  (= ((_ extract 0 0) (|pipeline_v#2| state)) #b1) (= ((_ extract 1 1) (|pipeline_v#2| state)) #b1)))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:411$262_Y
(define-fun |pipeline_v#12| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#11| state) (|pipeline_v#10| state) (|pipeline_v#9| state))) ; \dummy_rf_data
(define-fun |pipeline_v_n dummy_rf_data| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#12| state))
; yosys-smt2-wire ex_alu_result 8
(define-fun |pipeline_v#15| ((state |pipeline_v_s|)) (_ BitVec 8) (bvand (|pipeline_v#13| state) (|pipeline_v#14| state))) ; $and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:516$338_Y
(define-fun |pipeline_v#16| ((state |pipeline_v_s|)) (_ BitVec 8) (bvsub (|pipeline_v#13| state) (|pipeline_v#14| state))) ; $sub$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:515$336_Y
(define-fun |pipeline_v#18| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#17| state) #b10)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:515$335_Y
(define-fun |pipeline_v#19| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#18| state) (|pipeline_v#16| state) (|pipeline_v#15| state))) ; $ternary$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:517$340_Y
(define-fun |pipeline_v#20| ((state |pipeline_v_s|)) (_ BitVec 8) (bvadd (|pipeline_v#13| state) (|pipeline_v#14| state))) ; $add$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:514$334_Y
(define-fun |pipeline_v#21| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#17| state) #b01)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:514$333_Y
(define-fun |pipeline_v#22| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#21| state) (|pipeline_v#20| state) (|pipeline_v#19| state))) ; \ex_alu_result
(define-fun |pipeline_v_n ex_alu_result| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#22| state))
; yosys-smt2-register ex_wb_rd 2
; yosys-smt2-wire ex_wb_rd 2
(define-fun |pipeline_v_n ex_wb_rd| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#23| state))
; yosys-smt2-register ex_wb_reg_wen 1
; yosys-smt2-wire ex_wb_reg_wen 1
(define-fun |pipeline_v_n ex_wb_reg_wen| ((state |pipeline_v_s|)) Bool (= ((_ extract 0 0) (|pipeline_v#24| state)) #b1))
; yosys-smt2-register ex_wb_val 8
; yosys-smt2-wire ex_wb_val 8
(define-fun |pipeline_v_n ex_wb_val| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#25| state))
; yosys-smt2-register id_ex_op 2
; yosys-smt2-wire id_ex_op 2
(define-fun |pipeline_v_n id_ex_op| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#17| state))
; yosys-smt2-register id_ex_rd 2
; yosys-smt2-wire id_ex_rd 2
(define-fun |pipeline_v_n id_ex_rd| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#26| state))
; yosys-smt2-register id_ex_reg_wen 1
; yosys-smt2-wire id_ex_reg_wen 1
(define-fun |pipeline_v_n id_ex_reg_wen| ((state |pipeline_v_s|)) Bool (= ((_ extract 0 0) (|pipeline_v#27| state)) #b1))
; yosys-smt2-register id_ex_rs1_val 8
; yosys-smt2-wire id_ex_rs1_val 8
(define-fun |pipeline_v_n id_ex_rs1_val| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#13| state))
; yosys-smt2-register id_ex_rs2_val 8
; yosys-smt2-wire id_ex_rs2_val 8
(define-fun |pipeline_v_n id_ex_rs2_val| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#14| state))
; yosys-smt2-wire id_rs1_val 8
(define-fun |pipeline_v#31| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#30| state) #b10)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:474$290_Y
(define-fun |pipeline_v#32| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#31| state) (|pipeline_v#29| state) (|pipeline_v#28| state))) ; $ternary$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:475$291_Y
(define-fun |pipeline_v#34| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#30| state) #b01)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:473$289_Y
(define-fun |pipeline_v#35| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#34| state) (|pipeline_v#33| state) (|pipeline_v#32| state))) ; $auto$wreduce.cc:350:run$730 [1:0]
(define-fun |pipeline_v#37| ((state |pipeline_v_s|)) Bool (not (or  (= ((_ extract 0 0) (|pipeline_v#30| state)) #b1) (= ((_ extract 1 1) (|pipeline_v#30| state)) #b1)))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:472$288_Y
(define-fun |pipeline_v#38| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#37| state) (|pipeline_v#36| state) (|pipeline_v#35| state))) ; \rs1_stage_info
(define-fun |pipeline_v#39| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#38| state) #b01)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:493$325_Y
(define-fun |pipeline_v#40| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#39| state) (|pipeline_v#25| state) (|pipeline_v#22| state))) ; $ternary$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:494$326_Y
(define-fun |pipeline_v#41| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#31| state) (|pipeline_v#4| state) (|pipeline_v#3| state))) ; $ternary$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:486$311_Y
(define-fun |pipeline_v#42| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#34| state) (|pipeline_v#7| state) (|pipeline_v#41| state))) ; $ternary$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:486$312_Y
(define-fun |pipeline_v#43| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#37| state) (|pipeline_v#10| state) (|pipeline_v#42| state))) ; \rs1_val
(define-fun |pipeline_v#44| ((state |pipeline_v_s|)) Bool (not (or  (= ((_ extract 0 0) (|pipeline_v#38| state)) #b1) (= ((_ extract 1 1) (|pipeline_v#38| state)) #b1) false))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:492$324_Y
(define-fun |pipeline_v#45| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#44| state) (|pipeline_v#43| state) (|pipeline_v#40| state))) ; \id_rs1_val
(define-fun |pipeline_v_n id_rs1_val| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#45| state))
; yosys-smt2-wire id_rs2_val 8
(define-fun |pipeline_v#47| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#46| state) #b10)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:479$298_Y
(define-fun |pipeline_v#48| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#47| state) (|pipeline_v#29| state) (|pipeline_v#28| state))) ; $ternary$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:480$299_Y
(define-fun |pipeline_v#49| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#46| state) #b01)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:478$297_Y
(define-fun |pipeline_v#50| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#49| state) (|pipeline_v#33| state) (|pipeline_v#48| state))) ; $auto$wreduce.cc:350:run$731 [1:0]
(define-fun |pipeline_v#51| ((state |pipeline_v_s|)) Bool (not (or  (= ((_ extract 0 0) (|pipeline_v#46| state)) #b1) (= ((_ extract 1 1) (|pipeline_v#46| state)) #b1)))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:477$296_Y
(define-fun |pipeline_v#52| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#51| state) (|pipeline_v#36| state) (|pipeline_v#50| state))) ; \rs2_stage_info
(define-fun |pipeline_v#53| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#52| state) #b01)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:497$329_Y
(define-fun |pipeline_v#54| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#53| state) (|pipeline_v#25| state) (|pipeline_v#22| state))) ; $ternary$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:498$330_Y
(define-fun |pipeline_v#55| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#47| state) (|pipeline_v#4| state) (|pipeline_v#3| state))) ; $ternary$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:490$321_Y
(define-fun |pipeline_v#56| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#49| state) (|pipeline_v#7| state) (|pipeline_v#55| state))) ; $ternary$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:490$322_Y
(define-fun |pipeline_v#57| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#51| state) (|pipeline_v#10| state) (|pipeline_v#56| state))) ; \rs2_val
(define-fun |pipeline_v#58| ((state |pipeline_v_s|)) Bool (not (or  (= ((_ extract 0 0) (|pipeline_v#52| state)) #b1) (= ((_ extract 1 1) (|pipeline_v#52| state)) #b1) false))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:496$328_Y
(define-fun |pipeline_v#59| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#58| state) (|pipeline_v#57| state) (|pipeline_v#54| state))) ; \id_rs2_val
(define-fun |pipeline_v_n id_rs2_val| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#59| state))
; yosys-smt2-wire id_wen 1
(define-fun |pipeline_v#61| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#60| state) #b01)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:409$257_Y
(define-fun |pipeline_v#62| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#60| state) #b10)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:409$258_Y
(define-fun |pipeline_v#63| ((state |pipeline_v_s|)) Bool (or  (|pipeline_v#61| state) false  (|pipeline_v#62| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:409$259_Y
(define-fun |pipeline_v#64| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#60| state) #b11)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:409$260_Y
(define-fun |pipeline_v#65| ((state |pipeline_v_s|)) Bool (or  (|pipeline_v#63| state) false  (|pipeline_v#64| state) false)) ; \id_wen
(define-fun |pipeline_v_n id_wen| ((state |pipeline_v_s|)) Bool (|pipeline_v#65| state))
; yosys-smt2-input inst 8
; yosys-smt2-wire inst 8
(define-fun |pipeline_v_n inst| ((state |pipeline_v_s|)) (_ BitVec 8) (concat (|pipeline_v#60| state) (concat (|pipeline_v#30| state) (concat (|pipeline_v#46| state) (|pipeline_v#66| state)))))
; yosys-smt2-output m1__DOT__ex_alu_result 8
; yosys-smt2-wire m1__DOT__ex_alu_result 8
(define-fun |pipeline_v_n m1__DOT__ex_alu_result| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#22| state))
; yosys-smt2-output m1__DOT__ex_wb_val 8
; yosys-smt2-wire m1__DOT__ex_wb_val 8
(define-fun |pipeline_v_n m1__DOT__ex_wb_val| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#25| state))
; yosys-smt2-output m1__DOT__reg_0_w_stage 2
; yosys-smt2-wire m1__DOT__reg_0_w_stage 2
(define-fun |pipeline_v_n m1__DOT__reg_0_w_stage| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#36| state))
; yosys-smt2-output m1__DOT__reg_1_w_stage 2
; yosys-smt2-wire m1__DOT__reg_1_w_stage 2
(define-fun |pipeline_v_n m1__DOT__reg_1_w_stage| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#33| state))
; yosys-smt2-output m1__DOT__reg_2_w_stage 2
; yosys-smt2-wire m1__DOT__reg_2_w_stage 2
(define-fun |pipeline_v_n m1__DOT__reg_2_w_stage| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#29| state))
; yosys-smt2-output m1__DOT__reg_3_w_stage 2
; yosys-smt2-wire m1__DOT__reg_3_w_stage 2
(define-fun |pipeline_v_n m1__DOT__reg_3_w_stage| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#28| state))
; yosys-smt2-output m1__DOT__registers_0_ 8
; yosys-smt2-wire m1__DOT__registers_0_ 8
(define-fun |pipeline_v_n m1__DOT__registers_0_| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#10| state))
; yosys-smt2-output m1__DOT__registers_1_ 8
; yosys-smt2-wire m1__DOT__registers_1_ 8
(define-fun |pipeline_v_n m1__DOT__registers_1_| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#7| state))
; yosys-smt2-output m1__DOT__registers_2_ 8
; yosys-smt2-wire m1__DOT__registers_2_ 8
(define-fun |pipeline_v_n m1__DOT__registers_2_| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#4| state))
; yosys-smt2-output m1__DOT__registers_3_ 8
; yosys-smt2-wire m1__DOT__registers_3_ 8
(define-fun |pipeline_v_n m1__DOT__registers_3_| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#3| state))
; yosys-smt2-wire op 2
(define-fun |pipeline_v_n op| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#60| state))
; yosys-smt2-wire rd 2
(define-fun |pipeline_v_n rd| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#66| state))
; yosys-smt2-register reg_0_w_stage 2
; yosys-smt2-wire reg_0_w_stage 2
(define-fun |pipeline_v_n reg_0_w_stage| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#36| state))
; yosys-smt2-wire reg_0_w_stage_nxt 1
(define-fun |pipeline_v_n reg_0_w_stage_nxt| ((state |pipeline_v_s|)) Bool (= ((_ extract 1 1) (|pipeline_v#36| state)) #b1))
; yosys-smt2-register reg_1_w_stage 2
; yosys-smt2-wire reg_1_w_stage 2
(define-fun |pipeline_v_n reg_1_w_stage| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#33| state))
; yosys-smt2-wire reg_1_w_stage_nxt 1
(define-fun |pipeline_v_n reg_1_w_stage_nxt| ((state |pipeline_v_s|)) Bool (= ((_ extract 1 1) (|pipeline_v#33| state)) #b1))
; yosys-smt2-register reg_2_w_stage 2
; yosys-smt2-wire reg_2_w_stage 2
(define-fun |pipeline_v_n reg_2_w_stage| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#29| state))
; yosys-smt2-wire reg_2_w_stage_nxt 1
(define-fun |pipeline_v_n reg_2_w_stage_nxt| ((state |pipeline_v_s|)) Bool (= ((_ extract 1 1) (|pipeline_v#29| state)) #b1))
; yosys-smt2-register reg_3_w_stage 2
; yosys-smt2-wire reg_3_w_stage 2
(define-fun |pipeline_v_n reg_3_w_stage| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#28| state))
; yosys-smt2-wire reg_3_w_stage_nxt 1
(define-fun |pipeline_v_n reg_3_w_stage_nxt| ((state |pipeline_v_s|)) Bool (= ((_ extract 1 1) (|pipeline_v#28| state)) #b1))
; yosys-smt2-register registers[0] 8
; yosys-smt2-wire registers[0] 8
(define-fun |pipeline_v_n registers[0]| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#10| state))
; yosys-smt2-register registers[1] 8
; yosys-smt2-wire registers[1] 8
(define-fun |pipeline_v_n registers[1]| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#7| state))
; yosys-smt2-register registers[2] 8
; yosys-smt2-wire registers[2] 8
(define-fun |pipeline_v_n registers[2]| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#4| state))
; yosys-smt2-register registers[3] 8
; yosys-smt2-wire registers[3] 8
(define-fun |pipeline_v_n registers[3]| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#3| state))
; yosys-smt2-wire rs1 2
(define-fun |pipeline_v_n rs1| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#30| state))
; yosys-smt2-wire rs1_stage_info 2
(define-fun |pipeline_v_n rs1_stage_info| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#38| state))
; yosys-smt2-wire rs1_val 8
(define-fun |pipeline_v_n rs1_val| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#43| state))
; yosys-smt2-wire rs2 2
(define-fun |pipeline_v_n rs2| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#46| state))
; yosys-smt2-wire rs2_stage_info 2
(define-fun |pipeline_v_n rs2_stage_info| ((state |pipeline_v_s|)) (_ BitVec 2) (|pipeline_v#52| state))
; yosys-smt2-wire rs2_val 8
(define-fun |pipeline_v_n rs2_val| ((state |pipeline_v_s|)) (_ BitVec 8) (|pipeline_v#57| state))
; yosys-smt2-input rst 1
; yosys-smt2-wire rst 1
(define-fun |pipeline_v_n rst| ((state |pipeline_v_s|)) Bool (|pipeline_v#67| state))
(define-fun |pipeline_v#68| ((state |pipeline_v_s|)) (_ BitVec 2) (bvor (concat #b0 ((_ extract 1 1) (|pipeline_v#36| state))) #b10)) ; $or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:426$275_Y
(define-fun |pipeline_v#69| ((state |pipeline_v_s|)) Bool (not (or  (= ((_ extract 0 0) (|pipeline_v#66| state)) #b1) (= ((_ extract 1 1) (|pipeline_v#66| state)) #b1)))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:425$273_Y
(define-fun |pipeline_v#70| ((state |pipeline_v_s|)) Bool (and (or  (|pipeline_v#65| state) false) (or  (|pipeline_v#69| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:425$274_Y
(define-fun |pipeline_v#71| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#70| state) (|pipeline_v#68| state) (concat #b0 ((_ extract 1 1) (|pipeline_v#36| state))))) ; $procmux$611_Y
(define-fun |pipeline_v#72| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#0| state) (|pipeline_v#71| state) (|pipeline_v#36| state))) ; $procmux$613_Y
(define-fun |pipeline_v#73| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#67| state) #b00 (|pipeline_v#72| state))) ; $0\reg_0_w_stage[1:0]
(define-fun |pipeline_v#74| ((state |pipeline_v_s|)) (_ BitVec 2) (bvor (concat #b0 ((_ extract 1 1) (|pipeline_v#33| state))) #b10)) ; $or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:438$279_Y
(define-fun |pipeline_v#75| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#66| state) #b01)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:437$277_Y
(define-fun |pipeline_v#76| ((state |pipeline_v_s|)) Bool (and (or  (|pipeline_v#65| state) false) (or  (|pipeline_v#75| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:437$278_Y
(define-fun |pipeline_v#77| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#76| state) (|pipeline_v#74| state) (concat #b0 ((_ extract 1 1) (|pipeline_v#33| state))))) ; $procmux$603_Y
(define-fun |pipeline_v#78| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#0| state) (|pipeline_v#77| state) (|pipeline_v#33| state))) ; $procmux$605_Y
(define-fun |pipeline_v#79| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#67| state) #b00 (|pipeline_v#78| state))) ; $0\reg_1_w_stage[1:0]
(define-fun |pipeline_v#80| ((state |pipeline_v_s|)) (_ BitVec 2) (bvor (concat #b0 ((_ extract 1 1) (|pipeline_v#29| state))) #b10)) ; $or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:450$283_Y
(define-fun |pipeline_v#81| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#66| state) #b10)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:449$281_Y
(define-fun |pipeline_v#82| ((state |pipeline_v_s|)) Bool (and (or  (|pipeline_v#65| state) false) (or  (|pipeline_v#81| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:449$282_Y
(define-fun |pipeline_v#83| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#82| state) (|pipeline_v#80| state) (concat #b0 ((_ extract 1 1) (|pipeline_v#29| state))))) ; $procmux$595_Y
(define-fun |pipeline_v#84| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#0| state) (|pipeline_v#83| state) (|pipeline_v#29| state))) ; $procmux$597_Y
(define-fun |pipeline_v#85| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#67| state) #b00 (|pipeline_v#84| state))) ; $0\reg_2_w_stage[1:0]
(define-fun |pipeline_v#86| ((state |pipeline_v_s|)) (_ BitVec 2) (bvor (concat #b0 ((_ extract 1 1) (|pipeline_v#28| state))) #b10)) ; $or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:462$287_Y
(define-fun |pipeline_v#87| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#66| state) #b11)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:461$285_Y
(define-fun |pipeline_v#88| ((state |pipeline_v_s|)) Bool (and (or  (|pipeline_v#65| state) false) (or  (|pipeline_v#87| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:461$286_Y
(define-fun |pipeline_v#89| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#88| state) (|pipeline_v#86| state) (concat #b0 ((_ extract 1 1) (|pipeline_v#28| state))))) ; $procmux$587_Y
(define-fun |pipeline_v#90| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#0| state) (|pipeline_v#89| state) (|pipeline_v#28| state))) ; $procmux$589_Y
(define-fun |pipeline_v#91| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#67| state) #b00 (|pipeline_v#90| state))) ; $0\reg_3_w_stage[1:0]
(define-fun |pipeline_v#92| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (|pipeline_v#0| state) (ite (|pipeline_v#65| state) #b1 #b0) (|pipeline_v#27| state))) ; $procmux$561_Y
(define-fun |pipeline_v#93| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (|pipeline_v#67| state) #b0 (|pipeline_v#92| state))) ; $0\id_ex_reg_wen[0:0]
(define-fun |pipeline_v#94| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#0| state) (|pipeline_v#66| state) (|pipeline_v#26| state))) ; $procmux$566_Y
(define-fun |pipeline_v#95| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#67| state) (|pipeline_v#26| state) (|pipeline_v#94| state))) ; $0\id_ex_rd[1:0]
(define-fun |pipeline_v#96| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#0| state) (|pipeline_v#22| state) (|pipeline_v#25| state))) ; $procmux$556_Y
(define-fun |pipeline_v#97| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#67| state) (|pipeline_v#25| state) (|pipeline_v#96| state))) ; $0\ex_wb_val[7:0]
(define-fun |pipeline_v#98| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (|pipeline_v#0| state) (|pipeline_v#27| state) (|pipeline_v#24| state))) ; $procmux$546_Y
(define-fun |pipeline_v#99| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (|pipeline_v#67| state) #b0 (|pipeline_v#98| state))) ; $0\ex_wb_reg_wen[0:0]
(define-fun |pipeline_v#100| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#0| state) (|pipeline_v#26| state) (|pipeline_v#23| state))) ; $procmux$551_Y
(define-fun |pipeline_v#101| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#67| state) (|pipeline_v#23| state) (|pipeline_v#100| state))) ; $0\ex_wb_rd[1:0]
(define-fun |pipeline_v#102| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#0| state) (|pipeline_v#60| state) (|pipeline_v#17| state))) ; $procmux$571_Y
(define-fun |pipeline_v#103| ((state |pipeline_v_s|)) (_ BitVec 2) (ite (|pipeline_v#67| state) (|pipeline_v#17| state) (|pipeline_v#102| state))) ; $0\id_ex_op[1:0]
(define-fun |pipeline_v#104| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#0| state) (|pipeline_v#59| state) (|pipeline_v#14| state))) ; $procmux$576_Y
(define-fun |pipeline_v#105| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#67| state) (|pipeline_v#14| state) (|pipeline_v#104| state))) ; $0\id_ex_rs2_val[7:0]
(define-fun |pipeline_v#106| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#0| state) (|pipeline_v#45| state) (|pipeline_v#13| state))) ; $procmux$581_Y
(define-fun |pipeline_v#107| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#67| state) (|pipeline_v#13| state) (|pipeline_v#106| state))) ; $0\id_ex_rs1_val[7:0]
(define-fun |pipeline_v#108| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#67| state) #b00000000 (|pipeline_v#10| state))) ; $memory\registers$wrmux[0][0][0]$y$792
(define-fun |pipeline_v#109| ((state |pipeline_v_s|)) Bool (not (or  (= ((_ extract 0 0) (|pipeline_v#23| state)) #b1) (= ((_ extract 1 1) (|pipeline_v#23| state)) #b1)))) ; $procmux$423_Y [7]
(define-fun |pipeline_v#110| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|pipeline_v#24| state)) #b1) (ite (|pipeline_v#109| state) #b1 #b0) #b0)) ; $procmux$425_Y [7]
(define-fun |pipeline_v#111| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (|pipeline_v#0| state) (|pipeline_v#110| state) #b0)) ; $procmux$427_Y [7]
(define-fun |pipeline_v#112| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (|pipeline_v#67| state) #b0 (|pipeline_v#111| state))) ; $0$memwr$\registers$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:543$252_EN[7:0]$358 [7]
(define-fun |pipeline_v#113| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (= ((_ extract 0 0) (|pipeline_v#112| state)) #b1) (|pipeline_v#25| state) (|pipeline_v#108| state))) ; $memory\registers$wrmux[0][4][0]$y$816
(define-fun |pipeline_v#114| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#67| state) #b00000000 (|pipeline_v#7| state))) ; $memory\registers$wrmux[1][1][0]$y$844
(define-fun |pipeline_v#115| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#23| state) #b01)) ; $procmux$458_Y [7]
(define-fun |pipeline_v#116| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|pipeline_v#24| state)) #b1) (ite (|pipeline_v#115| state) #b1 #b0) #b0)) ; $procmux$460_Y [7]
(define-fun |pipeline_v#117| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (|pipeline_v#0| state) (|pipeline_v#116| state) #b0)) ; $procmux$462_Y [7]
(define-fun |pipeline_v#118| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (|pipeline_v#67| state) #b0 (|pipeline_v#117| state))) ; $0$memwr$\registers$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:544$253_EN[7:0]$361 [7]
(define-fun |pipeline_v#119| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (= ((_ extract 0 0) (|pipeline_v#118| state)) #b1) (|pipeline_v#25| state) (|pipeline_v#114| state))) ; $memory\registers$wrmux[1][5][0]$y$864
(define-fun |pipeline_v#120| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#67| state) #b00000000 (|pipeline_v#4| state))) ; $memory\registers$wrmux[2][2][0]$y$890
(define-fun |pipeline_v#121| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#23| state) #b10)) ; $procmux$490_Y [7]
(define-fun |pipeline_v#122| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|pipeline_v#24| state)) #b1) (ite (|pipeline_v#121| state) #b1 #b0) #b0)) ; $procmux$492_Y [7]
(define-fun |pipeline_v#123| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (|pipeline_v#0| state) (|pipeline_v#122| state) #b0)) ; $procmux$494_Y [7]
(define-fun |pipeline_v#124| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (|pipeline_v#67| state) #b0 (|pipeline_v#123| state))) ; $0$memwr$\registers$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:545$254_EN[7:0]$364 [7]
(define-fun |pipeline_v#125| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (= ((_ extract 0 0) (|pipeline_v#124| state)) #b1) (|pipeline_v#25| state) (|pipeline_v#120| state))) ; $memory\registers$wrmux[2][6][0]$y$908
(define-fun |pipeline_v#126| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (|pipeline_v#67| state) #b00000000 (|pipeline_v#3| state))) ; $memory\registers$wrmux[3][3][0]$y$936
(define-fun |pipeline_v#127| ((state |pipeline_v_s|)) Bool (= (|pipeline_v#23| state) #b11)) ; $procmux$519_Y [7]
(define-fun |pipeline_v#128| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|pipeline_v#24| state)) #b1) (ite (|pipeline_v#127| state) #b1 #b0) #b0)) ; $procmux$521_Y [7]
(define-fun |pipeline_v#129| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (|pipeline_v#0| state) (|pipeline_v#128| state) #b0)) ; $procmux$523_Y [7]
(define-fun |pipeline_v#130| ((state |pipeline_v_s|)) (_ BitVec 1) (ite (|pipeline_v#67| state) #b0 (|pipeline_v#129| state))) ; $0$memwr$\registers$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:546$255_EN[7:0]$367 [7]
(define-fun |pipeline_v#131| ((state |pipeline_v_s|)) (_ BitVec 8) (ite (= ((_ extract 0 0) (|pipeline_v#130| state)) #b1) (|pipeline_v#25| state) (|pipeline_v#126| state))) ; $memory\registers$wrmux[3][7][0]$y$952
(define-fun |pipeline_v_a| ((state |pipeline_v_s|)) Bool true)
(define-fun |pipeline_v_u| ((state |pipeline_v_s|)) Bool true)
(define-fun |pipeline_v_i| ((state |pipeline_v_s|)) Bool true)
(define-fun |pipeline_v_h| ((state |pipeline_v_s|)) Bool true)
(define-fun |pipeline_v_t| ((state |pipeline_v_s|) (next_state |pipeline_v_s|)) Bool (and
  (= (|pipeline_v#73| state) (|pipeline_v#36| next_state)) ; $procdff$719 \reg_0_w_stage
  (= (|pipeline_v#79| state) (|pipeline_v#33| next_state)) ; $procdff$718 \reg_1_w_stage
  (= (|pipeline_v#85| state) (|pipeline_v#29| next_state)) ; $procdff$717 \reg_2_w_stage
  (= (|pipeline_v#91| state) (|pipeline_v#28| next_state)) ; $procdff$716 \reg_3_w_stage
  (= (|pipeline_v#93| state) (|pipeline_v#27| next_state)) ; $procdff$715 \id_ex_reg_wen
  (= (|pipeline_v#95| state) (|pipeline_v#26| next_state)) ; $procdff$714 \id_ex_rd
  (= (|pipeline_v#97| state) (|pipeline_v#25| next_state)) ; $procdff$708 \ex_wb_val
  (= (|pipeline_v#99| state) (|pipeline_v#24| next_state)) ; $procdff$710 \ex_wb_reg_wen
  (= (|pipeline_v#101| state) (|pipeline_v#23| next_state)) ; $procdff$709 \ex_wb_rd
  (= (|pipeline_v#103| state) (|pipeline_v#17| next_state)) ; $procdff$713 \id_ex_op
  (= (|pipeline_v#105| state) (|pipeline_v#14| next_state)) ; $procdff$712 \id_ex_rs2_val
  (= (|pipeline_v#107| state) (|pipeline_v#13| next_state)) ; $procdff$711 \id_ex_rs1_val
  (= (|pipeline_v#113| state) (|pipeline_v#10| next_state)) ; $memory/registers[0]$741 \registers[0]
  (= (|pipeline_v#119| state) (|pipeline_v#7| next_state)) ; $memory/registers[1]$743 \registers[1]
  (= (|pipeline_v#125| state) (|pipeline_v#4| next_state)) ; $memory/registers[2]$745 \registers[2]
  (= (|pipeline_v#131| state) (|pipeline_v#3| next_state)) ; $memory/registers[3]$747 \registers[3]
)) ; end of module pipeline_v
; yosys-smt2-module wrapper
(declare-datatype |wrapper_s| ((|wrapper_mk|
  (|wrapper_is| Bool)
  (|wrapper#0| (_ BitVec 4)) ; \__CYCLE_CNT__
  (|wrapper#1| (_ BitVec 1)) ; \__ENDED__
  (|wrapper#3| (_ BitVec 1)) ; \__STARTED__
  (|wrapper#7| (_ BitVec 8)) ; \__ILA_I_inst
  (|wrapper#8| Bool) ; \__ILA_simplePipe_decode_of_ADD__
  (|wrapper#9| Bool) ; \__ILA_simplePipe_valid__
  (|wrapper#10| (_ BitVec 8)) ; \__ILA_SO_r0
  (|wrapper#11| (_ BitVec 8)) ; \__ILA_SO_r1
  (|wrapper#12| (_ BitVec 8)) ; \__ILA_SO_r2
  (|wrapper#13| (_ BitVec 8)) ; \__ILA_SO_r3
  (|wrapper_h m0| |simplePipe__DOT__ADD_s|)
  (|wrapper#14| (_ BitVec 1)) ; \__START__
  (|wrapper#15| (_ BitVec 2)) ; \__VLG_I_dummy_read_rf
  (|wrapper#16| (_ BitVec 8)) ; \dummy_rf_data
  (|wrapper#17| (_ BitVec 8)) ; \m1__DOT__ex_alu_result
  (|wrapper#18| (_ BitVec 8)) ; \m1__DOT__ex_wb_val
  (|wrapper#19| (_ BitVec 2)) ; \m1__DOT__reg_0_w_stage
  (|wrapper#20| (_ BitVec 2)) ; \m1__DOT__reg_1_w_stage
  (|wrapper#21| (_ BitVec 2)) ; \m1__DOT__reg_2_w_stage
  (|wrapper#22| (_ BitVec 2)) ; \m1__DOT__reg_3_w_stage
  (|wrapper#23| (_ BitVec 8)) ; \m1__DOT__registers_0_
  (|wrapper#24| (_ BitVec 8)) ; \m1__DOT__registers_1_
  (|wrapper#25| (_ BitVec 8)) ; \m1__DOT__registers_2_
  (|wrapper#26| (_ BitVec 8)) ; \m1__DOT__registers_3_
  (|wrapper_h m1| |pipeline_v_s|)
  (|wrapper#30| Bool) ; \clk
  (|wrapper#31| Bool) ; \dummy_reset
  (|wrapper#36| Bool) ; \rst
)))
; yosys-smt2-output __CYCLE_CNT__ 4
; yosys-smt2-register __CYCLE_CNT__ 4
; yosys-smt2-wire __CYCLE_CNT__ 4
(define-fun |wrapper_n __CYCLE_CNT__| ((state |wrapper_s|)) (_ BitVec 4) (|wrapper#0| state))
; yosys-smt2-output __ENDED__ 1
; yosys-smt2-register __ENDED__ 1
; yosys-smt2-wire __ENDED__ 1
(define-fun |wrapper_n __ENDED__| ((state |wrapper_s|)) Bool (= ((_ extract 0 0) (|wrapper#1| state)) #b1))
; yosys-smt2-wire __IEND__ 1
(define-fun |wrapper#2| ((state |wrapper_s|)) Bool (= (|wrapper#0| state) #b0001)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:181$210_Y
(define-fun |wrapper#4| ((state |wrapper_s|)) Bool (and (or  (|wrapper#2| state) false) (or  (= ((_ extract 0 0) (|wrapper#3| state)) #b1) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:181$212_Y
(define-fun |wrapper#5| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (|wrapper#1| state))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:181$213_Y
(define-fun |wrapper#6| ((state |wrapper_s|)) Bool (and (or  (|wrapper#4| state) false) (or  (= ((_ extract 0 0) (|wrapper#5| state)) #b1) false))) ; \__IEND__
(define-fun |wrapper_n __IEND__| ((state |wrapper_s|)) Bool (|wrapper#6| state))
; yosys-smt2-input __ILA_I_inst 8
; yosys-smt2-wire __ILA_I_inst 8
(define-fun |wrapper_n __ILA_I_inst| ((state |wrapper_s|)) (_ BitVec 8) (|wrapper#7| state))
; yosys-smt2-output __ILA_SO_r0 8
; yosys-smt2-wire __ILA_SO_r0 8
; yosys-smt2-cell simplePipe__DOT__ADD m0
(define-fun |wrapper_n __ILA_SO_r0| ((state |wrapper_s|)) (_ BitVec 8) (|wrapper#10| state))
; yosys-smt2-output __ILA_SO_r1 8
; yosys-smt2-wire __ILA_SO_r1 8
(define-fun |wrapper_n __ILA_SO_r1| ((state |wrapper_s|)) (_ BitVec 8) (|wrapper#11| state))
; yosys-smt2-output __ILA_SO_r2 8
; yosys-smt2-wire __ILA_SO_r2 8
(define-fun |wrapper_n __ILA_SO_r2| ((state |wrapper_s|)) (_ BitVec 8) (|wrapper#12| state))
; yosys-smt2-output __ILA_SO_r3 8
; yosys-smt2-wire __ILA_SO_r3 8
(define-fun |wrapper_n __ILA_SO_r3| ((state |wrapper_s|)) (_ BitVec 8) (|wrapper#13| state))
; yosys-smt2-wire __ILA_simplePipe_decode_of_ADD__ 1
(define-fun |wrapper_n __ILA_simplePipe_decode_of_ADD__| ((state |wrapper_s|)) Bool (|wrapper#8| state))
; yosys-smt2-wire __ILA_simplePipe_valid__ 1
(define-fun |wrapper_n __ILA_simplePipe_valid__| ((state |wrapper_s|)) Bool (|wrapper#9| state))
; yosys-smt2-wire __ISSUE__ 1
(define-fun |wrapper_n __ISSUE__| ((state |wrapper_s|)) Bool true)
; yosys-smt2-output __RESETED__ 1
; yosys-smt2-wire __RESETED__ 1
(define-fun |wrapper_n __RESETED__| ((state |wrapper_s|)) Bool true)
; yosys-smt2-output __STARTED__ 1
; yosys-smt2-register __STARTED__ 1
; yosys-smt2-wire __STARTED__ 1
(define-fun |wrapper_n __STARTED__| ((state |wrapper_s|)) Bool (= ((_ extract 0 0) (|wrapper#3| state)) #b1))
; yosys-smt2-output __START__ 1
; yosys-smt2-register __START__ 1
; yosys-smt2-wire __START__ 1
(define-fun |wrapper_n __START__| ((state |wrapper_s|)) Bool (= ((_ extract 0 0) (|wrapper#14| state)) #b1))
; yosys-smt2-input __VLG_I_dummy_read_rf 2
; yosys-smt2-wire __VLG_I_dummy_read_rf 2
(define-fun |wrapper_n __VLG_I_dummy_read_rf| ((state |wrapper_s|)) (_ BitVec 2) (|wrapper#15| state))
; yosys-smt2-output __all_assert_wire__ 1
; yosys-smt2-wire __all_assert_wire__ 1
(define-fun |wrapper_n __all_assert_wire__| ((state |wrapper_s|)) Bool true)
; yosys-smt2-output __m12__ 1
; yosys-smt2-wire __m12__ 1
; yosys-smt2-cell pipeline_v m1
(define-fun |wrapper#27| ((state |wrapper_s|)) Bool (= (|wrapper#17| state) (|wrapper#13| state))) ; \__m4__
(define-fun |wrapper_n __m12__| ((state |wrapper_s|)) Bool (|wrapper#27| state))
; yosys-smt2-output __m13__ 1
; yosys-smt2-wire __m13__ 1
(define-fun |wrapper_n __m13__| ((state |wrapper_s|)) Bool (|wrapper#27| state))
; yosys-smt2-output __m14__ 1
; yosys-smt2-wire __m14__ 1
(define-fun |wrapper#28| ((state |wrapper_s|)) Bool (= (|wrapper#18| state) (|wrapper#13| state))) ; \__m6__
(define-fun |wrapper_n __m14__| ((state |wrapper_s|)) Bool (|wrapper#28| state))
; yosys-smt2-output __m15__ 1
; yosys-smt2-wire __m15__ 1
(define-fun |wrapper#29| ((state |wrapper_s|)) Bool (= (|wrapper#26| state) (|wrapper#13| state))) ; \__m7__
(define-fun |wrapper_n __m15__| ((state |wrapper_s|)) Bool (|wrapper#29| state))
; yosys-smt2-output __m4__ 1
; yosys-smt2-wire __m4__ 1
(define-fun |wrapper_n __m4__| ((state |wrapper_s|)) Bool (|wrapper#27| state))
; yosys-smt2-output __m5__ 1
; yosys-smt2-wire __m5__ 1
(define-fun |wrapper_n __m5__| ((state |wrapper_s|)) Bool (|wrapper#27| state))
; yosys-smt2-output __m6__ 1
; yosys-smt2-wire __m6__ 1
(define-fun |wrapper_n __m6__| ((state |wrapper_s|)) Bool (|wrapper#28| state))
; yosys-smt2-output __m7__ 1
; yosys-smt2-wire __m7__ 1
(define-fun |wrapper_n __m7__| ((state |wrapper_s|)) Bool (|wrapper#29| state))
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
(define-fun |wrapper_n clk| ((state |wrapper_s|)) Bool (|wrapper#30| state))
; yosys-smt2-input dummy_reset 1
; yosys-smt2-wire dummy_reset 1
(define-fun |wrapper_n dummy_reset| ((state |wrapper_s|)) Bool (|wrapper#31| state))
; yosys-smt2-output dummy_rf_data 8
; yosys-smt2-wire dummy_rf_data 8
(define-fun |wrapper_n dummy_rf_data| ((state |wrapper_s|)) (_ BitVec 8) (|wrapper#16| state))
; yosys-smt2-output issue_decode__m17__ 1
; yosys-smt2-wire issue_decode__m17__ 1
(define-fun |wrapper#32| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (|wrapper#14| state))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:182$215_Y
(define-fun |wrapper#33| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#32| state)) #b1) false  (|wrapper#8| state) false)) ; \issue_decode__m17__
(define-fun |wrapper_n issue_decode__m17__| ((state |wrapper_s|)) Bool (|wrapper#33| state))
; yosys-smt2-output issue_valid__m18__ 1
; yosys-smt2-wire issue_valid__m18__ 1
(define-fun |wrapper#34| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#32| state)) #b1) false  (|wrapper#9| state) false)) ; \issue_valid__m18__
(define-fun |wrapper_n issue_valid__m18__| ((state |wrapper_s|)) Bool (|wrapper#34| state))
; yosys-smt2-output m1__DOT__ex_alu_result 8
; yosys-smt2-wire m1__DOT__ex_alu_result 8
(define-fun |wrapper_n m1__DOT__ex_alu_result| ((state |wrapper_s|)) (_ BitVec 8) (|wrapper#17| state))
; yosys-smt2-output m1__DOT__ex_wb_val 8
; yosys-smt2-wire m1__DOT__ex_wb_val 8
(define-fun |wrapper_n m1__DOT__ex_wb_val| ((state |wrapper_s|)) (_ BitVec 8) (|wrapper#18| state))
; yosys-smt2-output m1__DOT__reg_0_w_stage 2
; yosys-smt2-wire m1__DOT__reg_0_w_stage 2
(define-fun |wrapper_n m1__DOT__reg_0_w_stage| ((state |wrapper_s|)) (_ BitVec 2) (|wrapper#19| state))
; yosys-smt2-output m1__DOT__reg_1_w_stage 2
; yosys-smt2-wire m1__DOT__reg_1_w_stage 2
(define-fun |wrapper_n m1__DOT__reg_1_w_stage| ((state |wrapper_s|)) (_ BitVec 2) (|wrapper#20| state))
; yosys-smt2-output m1__DOT__reg_2_w_stage 2
; yosys-smt2-wire m1__DOT__reg_2_w_stage 2
(define-fun |wrapper_n m1__DOT__reg_2_w_stage| ((state |wrapper_s|)) (_ BitVec 2) (|wrapper#21| state))
; yosys-smt2-output m1__DOT__reg_3_w_stage 2
; yosys-smt2-wire m1__DOT__reg_3_w_stage 2
(define-fun |wrapper_n m1__DOT__reg_3_w_stage| ((state |wrapper_s|)) (_ BitVec 2) (|wrapper#22| state))
; yosys-smt2-output m1__DOT__registers_0_ 8
; yosys-smt2-wire m1__DOT__registers_0_ 8
(define-fun |wrapper_n m1__DOT__registers_0_| ((state |wrapper_s|)) (_ BitVec 8) (|wrapper#23| state))
; yosys-smt2-output m1__DOT__registers_1_ 8
; yosys-smt2-wire m1__DOT__registers_1_ 8
(define-fun |wrapper_n m1__DOT__registers_1_| ((state |wrapper_s|)) (_ BitVec 8) (|wrapper#24| state))
; yosys-smt2-output m1__DOT__registers_2_ 8
; yosys-smt2-wire m1__DOT__registers_2_ 8
(define-fun |wrapper_n m1__DOT__registers_2_| ((state |wrapper_s|)) (_ BitVec 8) (|wrapper#25| state))
; yosys-smt2-output m1__DOT__registers_3_ 8
; yosys-smt2-wire m1__DOT__registers_3_ 8
(define-fun |wrapper_n m1__DOT__registers_3_| ((state |wrapper_s|)) (_ BitVec 8) (|wrapper#26| state))
; yosys-smt2-output noreset__m0__ 1
; yosys-smt2-wire noreset__m0__ 1
(define-fun |wrapper#35| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#31| state) #b1 #b0))) ; \noreset__m0__
(define-fun |wrapper_n noreset__m0__| ((state |wrapper_s|)) Bool (= ((_ extract 0 0) (|wrapper#35| state)) #b1))
; yosys-smt2-input rst 1
; yosys-smt2-wire rst 1
(define-fun |wrapper_n rst| ((state |wrapper_s|)) Bool (|wrapper#36| state))
; yosys-smt2-output variable_map_assert__p10__ 1
; yosys-smt2-wire variable_map_assert__p10__ 1
(define-fun |wrapper#37| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#6| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:173$108_Y
(define-fun |wrapper#38| ((state |wrapper_s|)) Bool (= (|wrapper#20| state) #b10)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$33_Y
(define-fun |wrapper#39| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#38| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$34_Y
(define-fun |wrapper#40| ((state |wrapper_s|)) Bool (= (|wrapper#17| state) (|wrapper#11| state))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$35_Y
(define-fun |wrapper#41| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#39| state)) #b1) false  (|wrapper#40| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$36_Y
(define-fun |wrapper#42| ((state |wrapper_s|)) Bool (= (|wrapper#20| state) #b11)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$37_Y
(define-fun |wrapper#43| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#42| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$38_Y
(define-fun |wrapper#44| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#43| state)) #b1) false  (|wrapper#40| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$40_Y
(define-fun |wrapper#45| ((state |wrapper_s|)) Bool (and (or  (|wrapper#41| state) false) (or  (|wrapper#44| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$41_Y
(define-fun |wrapper#46| ((state |wrapper_s|)) Bool (= (|wrapper#20| state) #b01)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$42_Y
(define-fun |wrapper#47| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#46| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$43_Y
(define-fun |wrapper#48| ((state |wrapper_s|)) Bool (= (|wrapper#18| state) (|wrapper#11| state))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$44_Y
(define-fun |wrapper#49| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#47| state)) #b1) false  (|wrapper#48| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$45_Y
(define-fun |wrapper#50| ((state |wrapper_s|)) Bool (and (or  (|wrapper#45| state) false) (or  (|wrapper#49| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$46_Y
(define-fun |wrapper#51| ((state |wrapper_s|)) Bool (not (or  (= ((_ extract 0 0) (|wrapper#20| state)) #b1) (= ((_ extract 1 1) (|wrapper#20| state)) #b1)))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$47_Y
(define-fun |wrapper#52| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#51| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$48_Y
(define-fun |wrapper#53| ((state |wrapper_s|)) Bool (= (|wrapper#24| state) (|wrapper#11| state))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$49_Y
(define-fun |wrapper#54| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#52| state)) #b1) false  (|wrapper#53| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:166$50_Y
(define-fun |wrapper#55| ((state |wrapper_s|)) Bool (and (or  (|wrapper#50| state) false) (or  (|wrapper#54| state) false))) ; \variable_map_assume__m2__
(define-fun |wrapper#56| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#37| state)) #b1) false  (|wrapper#55| state) false)) ; \variable_map_assert__p10__
(define-fun |wrapper_n variable_map_assert__p10__| ((state |wrapper_s|)) Bool (|wrapper#56| state))
; yosys-smt2-output variable_map_assert__p11__ 1
; yosys-smt2-wire variable_map_assert__p11__ 1
(define-fun |wrapper#57| ((state |wrapper_s|)) Bool (= (|wrapper#21| state) #b10)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$52_Y
(define-fun |wrapper#58| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#57| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$53_Y
(define-fun |wrapper#59| ((state |wrapper_s|)) Bool (= (|wrapper#17| state) (|wrapper#12| state))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$54_Y
(define-fun |wrapper#60| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#58| state)) #b1) false  (|wrapper#59| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$55_Y
(define-fun |wrapper#61| ((state |wrapper_s|)) Bool (= (|wrapper#21| state) #b11)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$56_Y
(define-fun |wrapper#62| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#61| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$57_Y
(define-fun |wrapper#63| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#62| state)) #b1) false  (|wrapper#59| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$59_Y
(define-fun |wrapper#64| ((state |wrapper_s|)) Bool (and (or  (|wrapper#60| state) false) (or  (|wrapper#63| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$60_Y
(define-fun |wrapper#65| ((state |wrapper_s|)) Bool (= (|wrapper#21| state) #b01)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$61_Y
(define-fun |wrapper#66| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#65| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$62_Y
(define-fun |wrapper#67| ((state |wrapper_s|)) Bool (= (|wrapper#18| state) (|wrapper#12| state))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$63_Y
(define-fun |wrapper#68| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#66| state)) #b1) false  (|wrapper#67| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$64_Y
(define-fun |wrapper#69| ((state |wrapper_s|)) Bool (and (or  (|wrapper#64| state) false) (or  (|wrapper#68| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$65_Y
(define-fun |wrapper#70| ((state |wrapper_s|)) Bool (not (or  (= ((_ extract 0 0) (|wrapper#21| state)) #b1) (= ((_ extract 1 1) (|wrapper#21| state)) #b1)))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$66_Y
(define-fun |wrapper#71| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#70| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$67_Y
(define-fun |wrapper#72| ((state |wrapper_s|)) Bool (= (|wrapper#25| state) (|wrapper#12| state))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$68_Y
(define-fun |wrapper#73| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#71| state)) #b1) false  (|wrapper#72| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:167$69_Y
(define-fun |wrapper#74| ((state |wrapper_s|)) Bool (and (or  (|wrapper#69| state) false) (or  (|wrapper#73| state) false))) ; \variable_map_assume__m3__
(define-fun |wrapper#75| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#37| state)) #b1) false  (|wrapper#74| state) false)) ; \variable_map_assert__p11__
(define-fun |wrapper_n variable_map_assert__p11__| ((state |wrapper_s|)) Bool (|wrapper#75| state))
; yosys-smt2-output variable_map_assert__p16__ 1
; yosys-smt2-wire variable_map_assert__p16__ 1
(define-fun |wrapper#76| ((state |wrapper_s|)) Bool (= (|wrapper#22| state) #b10)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$75_Y
(define-fun |wrapper#77| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#76| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$76_Y
(define-fun |wrapper#78| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#77| state)) #b1) false  (|wrapper#27| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$77_Y
(define-fun |wrapper#79| ((state |wrapper_s|)) Bool (= (|wrapper#22| state) #b11)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$80_Y
(define-fun |wrapper#80| ((state |wrapper_s|)) Bool (and (or  (= ((_ extract 0 0) (|wrapper#77| state)) #b1) false) (or  (|wrapper#79| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$81_Y
(define-fun |wrapper#81| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#80| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$82_Y
(define-fun |wrapper#82| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#81| state)) #b1) false  (|wrapper#27| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$83_Y
(define-fun |wrapper#83| ((state |wrapper_s|)) Bool (and (or  (|wrapper#78| state) false) (or  (|wrapper#82| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$84_Y
(define-fun |wrapper#84| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#79| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$88_Y
(define-fun |wrapper#85| ((state |wrapper_s|)) Bool (and (or  (= ((_ extract 0 0) (|wrapper#77| state)) #b1) false) (or  (= ((_ extract 0 0) (|wrapper#84| state)) #b1) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$89_Y
(define-fun |wrapper#86| ((state |wrapper_s|)) Bool (= (|wrapper#22| state) #b01)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$100_Y
(define-fun |wrapper#87| ((state |wrapper_s|)) Bool (and (or  (|wrapper#85| state) false) (or  (|wrapper#86| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$91_Y
(define-fun |wrapper#88| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#87| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$92_Y
(define-fun |wrapper#89| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#88| state)) #b1) false  (|wrapper#28| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$93_Y
(define-fun |wrapper#90| ((state |wrapper_s|)) Bool (and (or  (|wrapper#83| state) false) (or  (|wrapper#89| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$94_Y
(define-fun |wrapper#91| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#86| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$101_Y
(define-fun |wrapper#92| ((state |wrapper_s|)) Bool (and (or  (|wrapper#85| state) false) (or  (= ((_ extract 0 0) (|wrapper#91| state)) #b1) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$102_Y
(define-fun |wrapper#93| ((state |wrapper_s|)) Bool (not (or  (= ((_ extract 0 0) (|wrapper#22| state)) #b1) (= ((_ extract 1 1) (|wrapper#22| state)) #b1)))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$103_Y
(define-fun |wrapper#94| ((state |wrapper_s|)) Bool (and (or  (|wrapper#92| state) false) (or  (|wrapper#93| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$104_Y
(define-fun |wrapper#95| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#94| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$105_Y
(define-fun |wrapper#96| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#95| state)) #b1) false  (|wrapper#29| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:172$106_Y
(define-fun |wrapper#97| ((state |wrapper_s|)) Bool (and (or  (|wrapper#90| state) false) (or  (|wrapper#96| state) false))) ; \variable_map_assume__m8__
(define-fun |wrapper#98| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#37| state)) #b1) false  (|wrapper#97| state) false)) ; \variable_map_assert__p16__
(define-fun |wrapper_n variable_map_assert__p16__| ((state |wrapper_s|)) Bool (|wrapper#98| state))
; yosys-smt2-output variable_map_assert__p9__ 1
; yosys-smt2-wire variable_map_assert__p9__ 1
(define-fun |wrapper#99| ((state |wrapper_s|)) Bool (= (|wrapper#19| state) #b10)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$14_Y
(define-fun |wrapper#100| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#99| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$15_Y
(define-fun |wrapper#101| ((state |wrapper_s|)) Bool (= (|wrapper#17| state) (|wrapper#10| state))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$16_Y
(define-fun |wrapper#102| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#100| state)) #b1) false  (|wrapper#101| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$17_Y
(define-fun |wrapper#103| ((state |wrapper_s|)) Bool (= (|wrapper#19| state) #b11)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$18_Y
(define-fun |wrapper#104| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#103| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$19_Y
(define-fun |wrapper#105| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#104| state)) #b1) false  (|wrapper#101| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$21_Y
(define-fun |wrapper#106| ((state |wrapper_s|)) Bool (and (or  (|wrapper#102| state) false) (or  (|wrapper#105| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$22_Y
(define-fun |wrapper#107| ((state |wrapper_s|)) Bool (= (|wrapper#19| state) #b01)) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$23_Y
(define-fun |wrapper#108| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#107| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$24_Y
(define-fun |wrapper#109| ((state |wrapper_s|)) Bool (= (|wrapper#18| state) (|wrapper#10| state))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$25_Y
(define-fun |wrapper#110| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#108| state)) #b1) false  (|wrapper#109| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$26_Y
(define-fun |wrapper#111| ((state |wrapper_s|)) Bool (and (or  (|wrapper#106| state) false) (or  (|wrapper#110| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$27_Y
(define-fun |wrapper#112| ((state |wrapper_s|)) Bool (not (or  (= ((_ extract 0 0) (|wrapper#19| state)) #b1) (= ((_ extract 1 1) (|wrapper#19| state)) #b1)))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$28_Y
(define-fun |wrapper#113| ((state |wrapper_s|)) (_ BitVec 1) (bvnot (ite (|wrapper#112| state) #b1 #b0))) ; $not$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$29_Y
(define-fun |wrapper#114| ((state |wrapper_s|)) Bool (= (|wrapper#23| state) (|wrapper#10| state))) ; $eq$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$30_Y
(define-fun |wrapper#115| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#113| state)) #b1) false  (|wrapper#114| state) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:165$31_Y
(define-fun |wrapper#116| ((state |wrapper_s|)) Bool (and (or  (|wrapper#111| state) false) (or  (|wrapper#115| state) false))) ; \variable_map_assume__m1__
(define-fun |wrapper#117| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#37| state)) #b1) false  (|wrapper#116| state) false)) ; \variable_map_assert__p9__
(define-fun |wrapper_n variable_map_assert__p9__| ((state |wrapper_s|)) Bool (|wrapper#117| state))
; yosys-smt2-output variable_map_assume__m1__ 1
; yosys-smt2-wire variable_map_assume__m1__ 1
(define-fun |wrapper_n variable_map_assume__m1__| ((state |wrapper_s|)) Bool (|wrapper#116| state))
; yosys-smt2-output variable_map_assume__m2__ 1
; yosys-smt2-wire variable_map_assume__m2__ 1
(define-fun |wrapper_n variable_map_assume__m2__| ((state |wrapper_s|)) Bool (|wrapper#55| state))
; yosys-smt2-output variable_map_assume__m3__ 1
; yosys-smt2-wire variable_map_assume__m3__ 1
(define-fun |wrapper_n variable_map_assume__m3__| ((state |wrapper_s|)) Bool (|wrapper#74| state))
; yosys-smt2-output variable_map_assume__m8__ 1
; yosys-smt2-wire variable_map_assume__m8__ 1
(define-fun |wrapper_n variable_map_assume__m8__| ((state |wrapper_s|)) Bool (|wrapper#97| state))
(define-fun |wrapper#118| ((state |wrapper_s|)) (_ BitVec 1) (bvor (|wrapper#14| state) (|wrapper#3| state))) ; $or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:200$219_Y
(define-fun |wrapper#119| ((state |wrapper_s|)) Bool (or  (= ((_ extract 0 0) (|wrapper#14| state)) #b1) false  (= ((_ extract 0 0) (|wrapper#3| state)) #b1) false)) ; $logic_or$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:147$5_Y
(define-fun |wrapper#120| ((state |wrapper_s|)) (_ BitVec 1) (ite (|wrapper#119| state) #b0 #b1)) ; $procmux$671_Y
(define-fun |wrapper#121| ((state |wrapper_s|)) (_ BitVec 1) (ite (|wrapper#36| state) #b0 (|wrapper#120| state))) ; $0\__START__[0:0]
(define-fun |wrapper#122| ((state |wrapper_s|)) (_ BitVec 1) (ite (= ((_ extract 0 0) (|wrapper#14| state)) #b1) #b1 (|wrapper#3| state))) ; $procmux$663_Y
(define-fun |wrapper#123| ((state |wrapper_s|)) (_ BitVec 1) (ite (|wrapper#36| state) #b0 (|wrapper#122| state))) ; $0\__STARTED__[0:0]
(define-fun |wrapper#124| ((state |wrapper_s|)) (_ BitVec 1) (ite (|wrapper#6| state) #b1 (|wrapper#1| state))) ; $procmux$658_Y
(define-fun |wrapper#125| ((state |wrapper_s|)) (_ BitVec 1) (ite (|wrapper#36| state) #b0 (|wrapper#124| state))) ; $0\__ENDED__[0:0]
(define-fun |wrapper#126| ((state |wrapper_s|)) (_ BitVec 4) (bvadd (|wrapper#0| state) #b0001)) ; $add$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:147$8_Y
(define-fun |wrapper#127| ((state |wrapper_s|)) Bool (bvult (|wrapper#0| state) #b0110)) ; $lt$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:147$6_Y
(define-fun |wrapper#128| ((state |wrapper_s|)) Bool (and (or  (|wrapper#119| state) false) (or  (|wrapper#127| state) false))) ; $logic_and$/home/hongce/ila/ILA-Tools/test/unit-data/vpipe/inv-syn/ADD/wrapper.v:147$7_Y
(define-fun |wrapper#129| ((state |wrapper_s|)) (_ BitVec 4) (ite (|wrapper#128| state) (|wrapper#126| state) (|wrapper#0| state))) ; $procmux$676_Y
(define-fun |wrapper#130| ((state |wrapper_s|)) (_ BitVec 4) (ite (|wrapper#36| state) #b0000 (|wrapper#129| state))) ; $0\__CYCLE_CNT__[3:0]
(define-fun |wrapper_a| ((state |wrapper_s|)) Bool (and
  (|simplePipe__DOT__ADD_a| (|wrapper_h m0| state))
  (|pipeline_v_a| (|wrapper_h m1| state))
))
(define-fun |wrapper_u| ((state |wrapper_s|)) Bool (and
  (|simplePipe__DOT__ADD_u| (|wrapper_h m0| state))
  (|pipeline_v_u| (|wrapper_h m1| state))
))
(define-fun |wrapper_i| ((state |wrapper_s|)) Bool (and
  (|simplePipe__DOT__ADD_i| (|wrapper_h m0| state))
  (|pipeline_v_i| (|wrapper_h m1| state))
))
(define-fun |wrapper_h| ((state |wrapper_s|)) Bool (and
  (= (|wrapper_is| state) (|simplePipe__DOT__ADD_is| (|wrapper_h m0| state)))
  (= (|wrapper#8| state) (|simplePipe__DOT__ADD_n __ILA_simplePipe_decode_of_ADD__| (|wrapper_h m0| state))) ; simplePipe__DOT__ADD.__ILA_simplePipe_decode_of_ADD__
  (= (|wrapper#9| state) (|simplePipe__DOT__ADD_n __ILA_simplePipe_valid__| (|wrapper_h m0| state))) ; simplePipe__DOT__ADD.__ILA_simplePipe_valid__
  (= (= ((_ extract 0 0) (|wrapper#14| state)) #b1) (|simplePipe__DOT__ADD_n __START__| (|wrapper_h m0| state))) ; simplePipe__DOT__ADD.__START__
  (= (|wrapper#30| state) (|simplePipe__DOT__ADD_n clk| (|wrapper_h m0| state))) ; simplePipe__DOT__ADD.clk
  (= (|wrapper#7| state) (|simplePipe__DOT__ADD_n inst| (|wrapper_h m0| state))) ; simplePipe__DOT__ADD.inst
  (= (|wrapper#10| state) (|simplePipe__DOT__ADD_n r0| (|wrapper_h m0| state))) ; simplePipe__DOT__ADD.r0
  (= (|wrapper#11| state) (|simplePipe__DOT__ADD_n r1| (|wrapper_h m0| state))) ; simplePipe__DOT__ADD.r1
  (= (|wrapper#12| state) (|simplePipe__DOT__ADD_n r2| (|wrapper_h m0| state))) ; simplePipe__DOT__ADD.r2
  (= (|wrapper#13| state) (|simplePipe__DOT__ADD_n r3| (|wrapper_h m0| state))) ; simplePipe__DOT__ADD.r3
  (= (|wrapper#36| state) (|simplePipe__DOT__ADD_n rst| (|wrapper_h m0| state))) ; simplePipe__DOT__ADD.rst
  (= (|wrapper_is| state) (|pipeline_v_is| (|wrapper_h m1| state)))
  (= (= ((_ extract 0 0) (|wrapper#118| state)) #b1) (|pipeline_v_n __START__| (|wrapper_h m1| state))) ; pipeline_v.__START__
  (= (|wrapper#30| state) (|pipeline_v_n clk| (|wrapper_h m1| state))) ; pipeline_v.clk
  (= (|wrapper#15| state) (|pipeline_v_n dummy_read_rf| (|wrapper_h m1| state))) ; pipeline_v.dummy_read_rf
  (= (|wrapper#16| state) (|pipeline_v_n dummy_rf_data| (|wrapper_h m1| state))) ; pipeline_v.dummy_rf_data
  (= (|wrapper#7| state) (|pipeline_v_n inst| (|wrapper_h m1| state))) ; pipeline_v.inst
  (= (|wrapper#17| state) (|pipeline_v_n m1__DOT__ex_alu_result| (|wrapper_h m1| state))) ; pipeline_v.m1__DOT__ex_alu_result
  (= (|wrapper#18| state) (|pipeline_v_n m1__DOT__ex_wb_val| (|wrapper_h m1| state))) ; pipeline_v.m1__DOT__ex_wb_val
  (= (|wrapper#19| state) (|pipeline_v_n m1__DOT__reg_0_w_stage| (|wrapper_h m1| state))) ; pipeline_v.m1__DOT__reg_0_w_stage
  (= (|wrapper#20| state) (|pipeline_v_n m1__DOT__reg_1_w_stage| (|wrapper_h m1| state))) ; pipeline_v.m1__DOT__reg_1_w_stage
  (= (|wrapper#21| state) (|pipeline_v_n m1__DOT__reg_2_w_stage| (|wrapper_h m1| state))) ; pipeline_v.m1__DOT__reg_2_w_stage
  (= (|wrapper#22| state) (|pipeline_v_n m1__DOT__reg_3_w_stage| (|wrapper_h m1| state))) ; pipeline_v.m1__DOT__reg_3_w_stage
  (= (|wrapper#23| state) (|pipeline_v_n m1__DOT__registers_0_| (|wrapper_h m1| state))) ; pipeline_v.m1__DOT__registers_0_
  (= (|wrapper#24| state) (|pipeline_v_n m1__DOT__registers_1_| (|wrapper_h m1| state))) ; pipeline_v.m1__DOT__registers_1_
  (= (|wrapper#25| state) (|pipeline_v_n m1__DOT__registers_2_| (|wrapper_h m1| state))) ; pipeline_v.m1__DOT__registers_2_
  (= (|wrapper#26| state) (|pipeline_v_n m1__DOT__registers_3_| (|wrapper_h m1| state))) ; pipeline_v.m1__DOT__registers_3_
  (= (|wrapper#31| state) (|pipeline_v_n rst| (|wrapper_h m1| state))) ; pipeline_v.rst
  (|simplePipe__DOT__ADD_h| (|wrapper_h m0| state))
  (|pipeline_v_h| (|wrapper_h m1| state))
))
(define-fun |wrapper_t| ((state |wrapper_s|) (next_state |wrapper_s|)) Bool (and
  (= (|wrapper#121| state) (|wrapper#14| next_state)) ; $procdff$728 \__START__
  (= (|wrapper#123| state) (|wrapper#3| next_state)) ; $procdff$727 \__STARTED__
  (= (|wrapper#125| state) (|wrapper#1| next_state)) ; $procdff$726 \__ENDED__
  (= (|wrapper#130| state) (|wrapper#0| next_state)) ; $procdff$729 \__CYCLE_CNT__
  (|simplePipe__DOT__ADD_t| (|wrapper_h m0| state) (|wrapper_h m0| next_state))
  (|pipeline_v_t| (|wrapper_h m1| state) (|wrapper_h m1| next_state))
)) ; end of module wrapper
; yosys-smt2-topmod wrapper
; end of yosys output
