timestamp 1699184232
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__nfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8 l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8_hvt l=l w=w a1=as p1=ps a2=ad p2=pd
parameters sky130_fd_pr__pfet_01v8_hvt l=l w=w a1=as p1=ps a2=ad p2=pd
port "code[0]" 22 15009 267 15068 1448 m1
port "code[1]" 8 14153 268 14211 1445 m1
port "code[2]" 10 11727 268 11785 1445 m1
port "OUT" 2 15751 1594 15933 1640 m1
port "code_offset" 21 9702 1394 10138 1440 m2
port "code[3]" 5 9238 1979 9376 2013 m1
port "IN" 1 9275 1596 9943 1643 m1
port "VDD" 17 9344 2338 9762 2948 m4
port "VSS" 19 9372 291 9748 1728 m4
node "x11.inv_1" 0 0 9760 1760 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "x10.inv_1" 0 0 9300 1760 comment 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9893_327#" 240 4.26478 9893 327 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9893_465#" 240 1.77317 9893 465 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9805_327#" 837 179.338 9805 327 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9965_465#" 837 174.2 9965 465 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9893_603#" 240 1.71727 9893 603 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9893_741#" 240 1.66081 9893 741 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9805_603#" 837 118.755 9805 603 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9965_741#" 837 124.311 9965 741 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9893_879#" 240 1.60907 9893 879 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9893_1017#" 240 1.56228 9893 1017 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9805_879#" 837 118.035 9805 879 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9965_1017#" 837 121.79 9965 1017 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9893_1155#" 240 1.52062 9893 1155 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9893_1293#" 240 1.48415 9893 1293 ndif 0 0 0 0 0 0 0 0 3528 252 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "a_9805_1155#" 837 122.918 9805 1155 ndif 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_15703_1340#" 1397 304.203 15703 1340 ndif 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "x2.SW" 327 955.202 15003 1389 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8316 528 0 0 2244 200 69771 2484 0 0 0 0 0 0 0 0 0 0
equiv "x2.SW" "code[0]"
node "x3[0].SW" 798 1141.7 14147 1389 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 16632 1056 0 0 4488 400 74062 2722 0 0 0 0 0 0 0 0 0 0
equiv "x3[0].SW" "x3[1].SW"
equiv "x3[0].SW" "code[1]"
node "x4[0].SW" 1726 2131.91 11597 1389 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 33264 2112 0 0 8976 800 129814 5146 0 0 0 0 0 0 0 0 0 0
equiv "x4[0].SW" "x4[1].SW"
equiv "x4[0].SW" "x4[2].SW"
equiv "x4[0].SW" "x4[3].SW"
equiv "x4[0].SW" "code[2]"
node "OUT" 1525 441.332 15751 1594 m1 0 0 0 0 0 0 0 0 4872 284 4872 284 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26892 1496 0 0 8500 704 21868 1268 0 0 0 0 0 0 0 0 0 0
node "a_15703_1681#" 2184 319.654 15703 1681 pdif 0 0 0 0 0 0 0 0 0 0 15288 868 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9384 756 20932 1144 0 0 0 0 0 0 0 0 0 0
node "x5[0].delay_signal" 8748 2911.85 9918 2130 pdif 0 0 0 0 0 0 0 0 37884 1910 42000 2008 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28047 1560 0 0 39780 3224 338458 15664 0 0 0 0 0 0 0 0 0 0
equiv "x5[0].delay_signal" "x2.delay_signal"
equiv "x5[0].delay_signal" "x5[1].delay_signal"
equiv "x5[0].delay_signal" "x3[0].delay_signal"
equiv "x5[0].delay_signal" "x5[2].delay_signal"
equiv "x5[0].delay_signal" "x3[1].delay_signal"
equiv "x5[0].delay_signal" "x5[3].delay_signal"
equiv "x5[0].delay_signal" "x4[0].delay_signal"
equiv "x5[0].delay_signal" "x5[4].delay_signal"
equiv "x5[0].delay_signal" "x4[1].delay_signal"
equiv "x5[0].delay_signal" "x5[5].delay_signal"
equiv "x5[0].delay_signal" "x4[2].delay_signal"
equiv "x5[0].delay_signal" "x5[7].delay_signal"
equiv "x5[0].delay_signal" "x5[6].delay_signal"
equiv "x5[0].delay_signal" "x4[3].delay_signal"
equiv "x5[0].delay_signal" "x7.delay_signal"
equiv "x5[0].delay_signal" "x6.delay_signal"
equiv "x5[0].delay_signal" "x9.output_stack"
equiv "x5[0].delay_signal" "x8.output_stack"
node "x6.SW" 1695 300.046 9558 1807 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8646 550 0 0 45088 2194 41024 2270 0 0 0 0 0 0 0 0 0 0
equiv "x6.SW" "x11.Y"
node "x5[0].SW" 5012 607.574 9450 1807 ndif 0 0 0 0 0 0 0 0 6760 364 10400 504 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 69168 4400 0 0 61216 3630 253707 11534 0 0 0 0 0 0 0 0 0 0
equiv "x5[0].SW" "x5[1].SW"
equiv "x5[0].SW" "x5[2].SW"
equiv "x5[0].SW" "x5[3].SW"
equiv "x5[0].SW" "x5[4].SW"
equiv "x5[0].SW" "x5[5].SW"
equiv "x5[0].SW" "x5[7].SW"
equiv "x5[0].SW" "x5[6].SW"
equiv "x5[0].SW" "x10.Y"
node "x7.SW" 1282 1284.53 9610 1781 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 27072 1704 0 0 5412 428 50159 2394 62966 2812 0 0 0 0 0 0 0 0
equiv "x7.SW" "x11.A"
equiv "x7.SW" "code_offset"
node "x10.A" 807 266.776 9364 1959 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 18756 1176 0 0 3168 228 7018 464 0 0 0 0 0 0 0 0 0 0
equiv "x10.A" "code[3]"
node "a_9830_2130#" 1308 14.7396 9830 2130 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9918_2268#" 1308 40.1834 9918 2268 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9830_2406#" 1308 81.5002 9830 2406 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9918_2544#" 1308 31.9626 9918 2544 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "a_9830_2682#" 1308 95.2755 9830 2682 pdif 0 0 0 0 0 0 0 0 0 0 9744 568 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6256 504 10212 536 0 0 0 0 0 0 0 0 0 0
node "x9.input_stack" 5278 1444.34 9863 301 p 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 100764 6648 0 0 4488 400 63206 2758 0 0 0 0 0 0 0 0 0 0
equiv "x9.input_stack" "x8.input_stack"
equiv "x9.input_stack" "IN"
node "x5[0].VDD" 34090 36718.2 9262 2021 nw 0 0 0 0 8345779 16792 0 0 395392 14174 74392 4132 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 499946 18522 536678 18528 462972 16816 3868137 124212 4498851 126052 0 0 0 0
equiv "x5[0].VDD" "x5[1].VDD"
equiv "x5[0].VDD" "x5[2].VDD"
equiv "x5[0].VDD" "x5[3].VDD"
equiv "x5[0].VDD" "x5[4].VDD"
equiv "x5[0].VDD" "x5[5].VDD"
equiv "x5[0].VDD" "x5[7].VDD"
equiv "x5[0].VDD" "x5[6].VDD"
equiv "x5[0].VDD" "x6.VDD"
equiv "x5[0].VDD" "x11.VPB"
equiv "x5[0].VDD" "x11.VPWR"
equiv "x5[0].VDD" "x10.VPB"
equiv "x5[0].VDD" "x10.VPWR"
equiv "x5[0].VDD" "x8.vdd"
equiv "x5[0].VDD" "VDD"
substrate "x2.VSS" 0 0 9368 1807 ndif 0 0 0 0 0 0 0 0 62240 3568 209376 7900 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 278586 11698 311832 11708 249888 10360 3574124 114820 4576409 120534 0 0 0 0
equiv "x2.VSS" "x3[0].VSS"
equiv "x2.VSS" "x3[1].VSS"
equiv "x2.VSS" "x4[0].VSS"
equiv "x2.VSS" "x4[1].VSS"
equiv "x2.VSS" "x4[2].VSS"
equiv "x2.VSS" "x4[3].VSS"
equiv "x2.VSS" "x7.VSS"
equiv "x2.VSS" "x11.VNB"
equiv "x2.VSS" "x11.VGND"
equiv "x2.VSS" "x10.VNB"
equiv "x2.VSS" "x10.VGND"
equiv "x2.VSS" "x9.vss"
equiv "x2.VSS" "VSS"
cap "x9.input_stack" "a_9893_1155#" 1.29601
cap "x7.SW" "a_9893_1293#" 0.907721
cap "x4[0].SW" "x3[0].SW" 4.01309
cap "x5[0].SW" "x2.SW" 12.4475
cap "x10.A" "x5[0].VDD" 131.5
cap "a_9918_2544#" "x5[0].VDD" 148.576
cap "x9.input_stack" "a_9830_2406#" 8.66384
cap "x9.input_stack" "a_9893_1017#" 0.79321
cap "x9.input_stack" "a_9893_741#" 0.340418
cap "a_15703_1681#" "OUT" 137.229
cap "a_9965_465#" "x5[0].VDD" 1.0898
cap "a_9918_2268#" "a_9830_2130#" 70.3566
cap "a_15703_1681#" "x5[0].VDD" 224.377
cap "x3[0].SW" "x2.SW" 61.9493
cap "a_9918_2268#" "x5[0].delay_signal" 31.9662
cap "a_9918_2544#" "a_9830_2406#" 70.3566
cap "a_9918_2268#" "x7.SW" 0.364478
cap "a_9805_1155#" "a_9805_879#" 31.6127
cap "a_15703_1340#" "a_15703_1681#" 15.8026
cap "a_9830_2130#" "x5[0].VDD" 113.012
cap "x5[0].delay_signal" "OUT" 126.623
cap "a_9918_2268#" "x5[0].SW" 0.419625
cap "a_9965_1017#" "x5[0].VDD" 2.77871
cap "x5[0].delay_signal" "x5[0].VDD" 2017.54
cap "x7.SW" "x5[0].VDD" 265.372
cap "a_9965_1017#" "a_9805_1155#" 38.8042
cap "a_9830_2682#" "x5[0].VDD" 114.591
cap "a_9805_1155#" "x5[0].delay_signal" 38.7857
cap "a_9805_879#" "a_9893_1017#" 2.2654
cap "a_9965_1017#" "a_9893_1155#" 2.2654
cap "x5[0].SW" "OUT" 0.113368
cap "x9.input_stack" "a_9805_327#" 12.6991
cap "a_9805_1155#" "x7.SW" 16.5093
cap "a_9830_2130#" "a_9830_2406#" 31.6127
cap "a_15703_1340#" "x5[0].delay_signal" 8.92403
cap "x5[0].SW" "x5[0].VDD" 3802.53
cap "x6.SW" "x5[0].VDD" 553.912
cap "x7.SW" "a_9893_1155#" 0.79005
cap "x10.A" "x9.input_stack" 3.45808
cap "x9.input_stack" "a_9918_2544#" 8.4711
cap "a_9893_741#" "a_9805_603#" 2.2654
cap "a_9965_741#" "x5[0].VDD" 1.66702
cap "a_9805_1155#" "x5[0].SW" 0.169228
cap "x6.SW" "a_9805_1155#" 1.78728
cap "x7.SW" "a_9830_2406#" 0.638094
cap "a_9965_1017#" "a_9893_1017#" 2.2654
cap "a_9830_2682#" "a_9830_2406#" 31.6127
cap "x9.input_stack" "a_9965_465#" 13.458
cap "x7.SW" "a_9893_1017#" 0.622027
cap "x3[0].SW" "OUT" 0.000547447
cap "x4[0].SW" "x5[0].VDD" 42.9436
cap "x7.SW" "a_9893_741#" 0.353665
cap "x3[0].SW" "x5[0].VDD" 20.3738
cap "x5[0].SW" "a_9830_2406#" 0.235079
cap "x9.input_stack" "a_9805_879#" 13.6434
cap "x6.SW" "a_9830_2406#" 0.0997931
cap "x9.input_stack" "a_9805_603#" 13.5546
cap "x9.input_stack" "a_9893_465#" 0.179953
cap "a_9830_2130#" "x9.input_stack" 17.4782
cap "a_9805_327#" "a_9965_465#" 38.8042
cap "x9.input_stack" "a_9893_879#" 0.504618
cap "a_15703_1340#" "x3[0].SW" 0.0339514
cap "a_9965_741#" "a_9893_741#" 2.2654
cap "x2.SW" "OUT" 0.0853277
cap "x9.input_stack" "a_9965_1017#" 13.458
cap "x9.input_stack" "x5[0].delay_signal" 370.342
cap "x2.SW" "x5[0].VDD" 4.40262
cap "x9.input_stack" "x7.SW" 239.324
cap "a_9805_327#" "a_9893_465#" 2.2654
cap "a_9805_327#" "a_9805_603#" 31.6127
cap "x9.input_stack" "a_9893_327#" 0.133615
cap "x9.input_stack" "a_9830_2682#" 8.32117
cap "a_9893_1293#" "x5[0].VDD" 0.128668
cap "x10.A" "a_9830_2130#" 0.268565
cap "x9.input_stack" "x5[0].SW" 96.6581
cap "a_15703_1340#" "x2.SW" 1.69257
cap "x9.input_stack" "x6.SW" 92.779
cap "a_9805_1155#" "a_9893_1293#" 2.2654
cap "x7.SW" "a_9805_327#" 0.298296
cap "a_9918_2544#" "x5[0].delay_signal" 0.150221
cap "x9.input_stack" "a_9965_741#" 13.458
cap "a_9965_465#" "a_9805_603#" 38.8042
cap "a_9805_327#" "a_9893_327#" 2.20314
cap "a_9965_465#" "a_9893_465#" 2.2654
cap "x10.A" "x7.SW" 29.3316
cap "x7.SW" "a_9918_2544#" 0.189849
cap "a_9805_879#" "a_9805_603#" 31.6127
cap "a_9830_2682#" "a_9918_2544#" 70.3566
cap "a_9805_327#" "x5[0].SW" 0.02202
cap "x6.SW" "a_9805_327#" 0.031012
cap "a_9805_879#" "a_9893_879#" 2.2654
cap "a_9965_465#" "x5[0].delay_signal" 0.080526
cap "x10.A" "x5[0].SW" 51.9259
cap "x5[0].SW" "a_9918_2544#" 0.148662
cap "x5[0].delay_signal" "a_15703_1681#" 8.87454
cap "x10.A" "x6.SW" 4.66277
cap "x7.SW" "a_9965_465#" 0.397924
cap "a_9965_1017#" "a_9805_879#" 38.8042
cap "a_9918_2268#" "x5[0].VDD" 94.7151
cap "x7.SW" "a_9805_879#" 1.39868
cap "x6.SW" "a_9965_465#" 0.0790112
cap "a_9830_2130#" "x5[0].delay_signal" 70.2445
cap "x5[0].SW" "a_15703_1681#" 1.2719
cap "x7.SW" "a_9805_603#" 0.556525
cap "x7.SW" "a_9893_465#" 0.209969
cap "a_9893_603#" "x9.input_stack" 0.242175
cap "x5[0].SW" "a_9805_879#" 0.0665474
cap "OUT" "x5[0].VDD" 258.533
cap "x6.SW" "a_9805_879#" 0.0810504
cap "a_9830_2130#" "x7.SW" 2.73349
cap "a_9965_741#" "a_9965_465#" 31.6127
cap "x7.SW" "a_9893_879#" 0.469888
cap "a_9965_1017#" "x5[0].delay_signal" 32.0043
cap "a_9965_741#" "a_9805_879#" 38.8042
cap "x5[0].SW" "a_9805_603#" 0.0406604
cap "a_9965_1017#" "x7.SW" 2.97353
cap "x6.SW" "a_9805_603#" 0.0473818
cap "x7.SW" "x5[0].delay_signal" 255.282
cap "x9.input_stack" "a_9893_1293#" 1.95981
cap "a_9830_2130#" "x5[0].SW" 39.0091
cap "a_9918_2268#" "a_9830_2406#" 70.3566
cap "a_9830_2130#" "x6.SW" 7.07007
cap "a_9805_1155#" "x5[0].VDD" 1.14617
cap "a_15703_1340#" "OUT" 140.876
cap "a_9965_741#" "a_9805_603#" 38.8042
cap "x7.SW" "a_9893_327#" 0.160111
cap "a_9830_2682#" "x7.SW" 0.328119
cap "a_15703_1340#" "x5[0].VDD" 235.317
cap "x5[0].SW" "x5[0].delay_signal" 1007.34
cap "a_9965_741#" "a_9893_879#" 2.2654
cap "x6.SW" "a_9965_1017#" 0.243549
cap "x6.SW" "x5[0].delay_signal" 163.55
cap "a_9805_1155#" "a_9893_1155#" 2.2654
cap "x6.SW" "x7.SW" 190.038
cap "x7.SW" "x5[0].SW" 40.176
cap "a_9965_1017#" "a_9965_741#" 31.6127
cap "a_9965_741#" "x5[0].delay_signal" 0.174332
cap "a_9830_2682#" "x5[0].SW" 0.102077
cap "a_9830_2406#" "x5[0].VDD" 41.5285
cap "x6.SW" "a_9830_2682#" 0.0510655
cap "a_9965_741#" "x7.SW" 0.833518
cap "a_9893_603#" "a_9965_465#" 2.2654
cap "x6.SW" "x5[0].SW" 787.553
cap "x4[0].SW" "x5[0].delay_signal" 322.137
cap "x3[0].SW" "x5[0].delay_signal" 62.1569
cap "x6.SW" "a_9965_741#" 0.128416
cap "a_9918_2268#" "x9.input_stack" 9.20721
cap "x4[0].SW" "x7.SW" 7.39059
cap "a_9893_603#" "a_9805_603#" 2.2654
cap "x4[0].SW" "x5[0].SW" 2.00704
cap "x5[0].SW" "x3[0].SW" 0.663864
cap "x9.input_stack" "x5[0].VDD" 353.748
cap "x5[0].delay_signal" "x2.SW" 23.2465
cap "a_9893_603#" "x7.SW" 0.269853
cap "a_9918_2268#" "a_9918_2544#" 31.6127
cap "a_9893_1293#" "x5[0].delay_signal" 2.2654
cap "x9.input_stack" "a_9805_1155#" 21.6946
device msubckt sky130_fd_pr__nfet_01v8 9935 327 9936 328 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9893_327#" 84 1764,126 "x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9863 327 9864 328 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9805_327#" 84 4872,284 "a_9893_327#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 9935 465 9936 466 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9893_465#" 84 1764,126 "a_9965_465#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9863 465 9864 466 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9805_327#" 84 4872,284 "a_9893_465#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 9935 603 9936 604 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9893_603#" 84 1764,126 "a_9965_465#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9863 603 9864 604 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9805_603#" 84 4872,284 "a_9893_603#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 9935 741 9936 742 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9893_741#" 84 1764,126 "a_9965_741#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9863 741 9864 742 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9805_603#" 84 4872,284 "a_9893_741#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 9935 879 9936 880 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9893_879#" 84 1764,126 "a_9965_741#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9863 879 9864 880 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9805_879#" 84 4872,284 "a_9893_879#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 9935 1017 9936 1018 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9893_1017#" 84 1764,126 "a_9965_1017#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9863 1017 9864 1018 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9805_879#" 84 4872,284 "a_9893_1017#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 9935 1155 9936 1156 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9893_1155#" 84 1764,126 "a_9965_1017#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9863 1155 9864 1156 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9805_1155#" 84 4872,284 "a_9893_1155#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 15673 1340 15674 1341 l=30 w=84 "x2.VSS" "x5[0].delay_signal" 60 0 "x2.VSS" 84 4872,284 "a_15703_1340#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9935 1293 9936 1294 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9893_1293#" 84 1764,126 "x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9863 1293 9864 1294 l=30 w=84 "x2.VSS" "x9.input_stack" 60 0 "a_9805_1155#" 84 4872,284 "a_9893_1293#" 84 1764,126
device msubckt sky130_fd_pr__nfet_01v8 15861 1478 15862 1479 l=30 w=84 "x2.VSS" "OUT" 60 0 "x5[0].VDD" 84 2772,150 "a_15703_1340#" 84 5208,292
device msubckt sky130_fd_pr__nfet_01v8 15765 1478 15766 1479 l=30 w=84 "x2.VSS" "OUT" 60 0 "a_15703_1340#" 84 2604,146 "x5[0].VDD" 84 2772,150
device msubckt sky130_fd_pr__nfet_01v8 15673 1478 15674 1479 l=30 w=84 "x2.VSS" "x5[0].delay_signal" 60 0 "OUT" 84 4872,284 "a_15703_1340#" 84 2604,146
device msubckt sky130_fd_pr__nfet_01v8 15021 1477 15022 1478 l=30 w=84 "x2.VSS" "x2.SW" 60 0 "x5[0].delay_signal" 84 4956,286 "x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 14287 1477 14288 1478 l=30 w=84 "x2.VSS" "x3[0].SW" 60 0 "x5[0].delay_signal" 84 3864,176 "x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 14165 1477 14166 1478 l=30 w=84 "x2.VSS" "x3[0].SW" 60 0 "x2.VSS" 84 4872,284 "x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 12949 1477 12950 1478 l=30 w=84 "x2.VSS" "x4[0].SW" 60 0 "x5[0].delay_signal" 84 3864,176 "x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 12827 1477 12828 1478 l=30 w=84 "x2.VSS" "x4[0].SW" 60 0 "x2.VSS" 84 4872,284 "x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 11737 1477 11738 1478 l=30 w=84 "x2.VSS" "x4[0].SW" 60 0 "x5[0].delay_signal" 84 3864,176 "x2.VSS" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 11615 1477 11616 1478 l=30 w=84 "x2.VSS" "x4[0].SW" 60 0 "x2.VSS" 84 4872,284 "x5[0].delay_signal" 84 3864,176
device msubckt sky130_fd_pr__nfet_01v8 10883 1477 10884 1478 l=30 w=84 "x2.VSS" "x7.SW" 60 0 "x2.VSS" 84 4872,284 "x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 15861 1681 15862 1682 l=30 w=84 "x5[0].VDD" "OUT" 60 0 "x2.VSS" 84 2772,150 "a_15703_1681#" 84 5208,292
device msubckt sky130_fd_pr__pfet_01v8_hvt 15765 1681 15766 1682 l=30 w=84 "x5[0].VDD" "OUT" 60 0 "a_15703_1681#" 84 2604,146 "x2.VSS" 84 2772,150
device msubckt sky130_fd_pr__pfet_01v8_hvt 15673 1681 15674 1682 l=30 w=84 "x5[0].VDD" "x5[0].delay_signal" 60 0 "OUT" 84 4872,284 "a_15703_1681#" 84 2604,146
device msubckt sky130_fd_pr__pfet_01v8 15024 1678 15025 1679 l=30 w=84 "x5[0].VDD" "x5[0].SW" 60 0 "x5[0].delay_signal" 84 4032,180 "x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 14898 1678 14899 1679 l=30 w=84 "x5[0].VDD" "x5[0].SW" 60 0 "x5[0].VDD" 84 4872,284 "x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 13812 1678 13813 1679 l=30 w=84 "x5[0].VDD" "x5[0].SW" 60 0 "x5[0].delay_signal" 84 4032,180 "x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 13686 1678 13687 1679 l=30 w=84 "x5[0].VDD" "x5[0].SW" 60 0 "x5[0].VDD" 84 4872,284 "x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 12600 1678 12601 1679 l=30 w=84 "x5[0].VDD" "x5[0].SW" 60 0 "x5[0].delay_signal" 84 4032,180 "x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 12474 1678 12475 1679 l=30 w=84 "x5[0].VDD" "x5[0].SW" 60 0 "x5[0].VDD" 84 4872,284 "x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 11388 1678 11389 1679 l=30 w=84 "x5[0].VDD" "x5[0].SW" 60 0 "x5[0].delay_signal" 84 4032,180 "x5[0].VDD" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8 11262 1678 11263 1679 l=30 w=84 "x5[0].VDD" "x5[0].SW" 60 0 "x5[0].VDD" 84 4872,284 "x5[0].delay_signal" 84 4032,180
device msubckt sky130_fd_pr__pfet_01v8 10530 1675 10531 1676 l=30 w=84 "x5[0].VDD" "x6.SW" 60 0 "x5[0].VDD" 84 4872,284 "x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 15673 1819 15674 1820 l=30 w=84 "x5[0].VDD" "x5[0].delay_signal" 60 0 "x5[0].VDD" 84 4872,284 "a_15703_1681#" 84 4872,284
device msubckt sky130_fd_pr__nfet_01v8 9610 1807 9611 1808 l=30 w=130 "x2.VSS" "x7.SW" 60 0 "x6.SW" 130 6760,364 "x2.VSS" 130 6760,364
device msubckt sky130_fd_pr__nfet_01v8 9420 1807 9421 1808 l=30 w=130 "x2.VSS" "x10.A" 60 0 "x2.VSS" 130 6760,364 "x5[0].SW" 130 6760,364
device msubckt sky130_fd_pr__pfet_01v8_hvt 9888 2130 9889 2131 l=30 w=84 "x5[0].VDD" "x9.input_stack" 60 0 "a_9830_2130#" 84 4872,284 "x5[0].delay_signal" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 9610 2057 9611 2058 l=30 w=200 "x5[0].VDD" "x7.SW" 60 0 "x6.SW" 200 10400,504 "x5[0].VDD" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 9420 2057 9421 2058 l=30 w=200 "x5[0].VDD" "x10.A" 60 0 "x5[0].VDD" 200 10400,504 "x5[0].SW" 200 10400,504
device msubckt sky130_fd_pr__pfet_01v8_hvt 9888 2268 9889 2269 l=30 w=84 "x5[0].VDD" "x9.input_stack" 60 0 "a_9830_2130#" 84 4872,284 "a_9918_2268#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 9888 2406 9889 2407 l=30 w=84 "x5[0].VDD" "x9.input_stack" 60 0 "a_9830_2406#" 84 4872,284 "a_9918_2268#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 9888 2544 9889 2545 l=30 w=84 "x5[0].VDD" "x9.input_stack" 60 0 "a_9830_2406#" 84 4872,284 "a_9918_2544#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 9888 2682 9889 2683 l=30 w=84 "x5[0].VDD" "x9.input_stack" 60 0 "a_9830_2682#" 84 4872,284 "a_9918_2544#" 84 4872,284
device msubckt sky130_fd_pr__pfet_01v8_hvt 9888 2820 9889 2821 l=30 w=84 "x5[0].VDD" "x9.input_stack" 60 0 "a_9830_2682#" 84 4872,284 "x5[0].VDD" 84 4872,284
