# RISC_V
Basic single cycle RISC-V CPU implementation in Verilog.


### ALU_FUN Table:
![funtable](rsc/Blockdiagram.jpg)
