// Seed: 134070016
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5, id_6, id_7;
  wire id_8;
  wire id_9, id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  for (id_5 = (id_3) >>> id_2; id_2; id_2 = id_5) begin : LABEL_0
    wire id_6, id_7;
  end
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_2
  );
endmodule
