\doxysection{E\+:/\+Personal/\+IT/\+Embedded/\+Stm32/\+Fire/\+Fire-\/\+Projects/22-\/\+DMA-\/\+Mto\+P/\+Libraries/\+STM32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Driver/inc/stm32f10x\+\_\+spi.h File Reference}
\hypertarget{stm32f10x__spi_8h}{}\label{stm32f10x__spi_8h}\index{E:/Personal/IT/Embedded/Stm32/Fire/Fire-\/Projects/22-\/DMA-\/MtoP/Libraries/STM32F10x\_StdPeriph\_Driver/inc/stm32f10x\_spi.h@{E:/Personal/IT/Embedded/Stm32/Fire/Fire-\/Projects/22-\/DMA-\/MtoP/Libraries/STM32F10x\_StdPeriph\_Driver/inc/stm32f10x\_spi.h}}


This file contains all the functions prototypes for the SPI firmware library.  


{\ttfamily \#include "{}stm32f10x.\+h"{}}\newline
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SPI Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_s___init_type_def}{I2\+S\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em I2S Init structure definition ~\newline
 \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___constants_gaf54f84a30a5914b54dbfdc186720d0ba}{IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___s_p_i___exported___constants_gae2222c673a036497587b8791f89428d0}{IS\+\_\+\+SPI\+\_\+23\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group___s_p_i__data__direction_gab6bdb82e315a90210c4425c46bbdf5f1}{SPI\+\_\+\+Direction\+\_\+2\+Lines\+\_\+\+Full\+Duplex}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___s_p_i__data__direction_gab8ab942f7240394f50e4c86c5288516a}{SPI\+\_\+\+Direction\+\_\+2\+Lines\+\_\+\+Rx\+Only}}~((uint16\+\_\+t)0x0400)
\item 
\#define \mbox{\hyperlink{group___s_p_i__data__direction_ga42ea8306cfc1f23ffc51efae6f66320e}{SPI\+\_\+\+Direction\+\_\+1\+Line\+\_\+\+Rx}}~((uint16\+\_\+t)0x8000)
\item 
\#define \mbox{\hyperlink{group___s_p_i__data__direction_ga70cc710a771065b2ed11c2ac9697defe}{SPI\+\_\+\+Direction\+\_\+1\+Line\+\_\+\+Tx}}~((uint16\+\_\+t)0x\+C000)
\item 
\#define \mbox{\hyperlink{group___s_p_i__data__direction_ga536857c68ce1d9806c04046707448b3e}{IS\+\_\+\+SPI\+\_\+\+DIRECTION\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___s_p_i__mode_gaa9e47fb7c1d6c4655b72a00ed1f3b651}{SPI\+\_\+\+Mode\+\_\+\+Master}}~((uint16\+\_\+t)0x0104)
\item 
\#define \mbox{\hyperlink{group___s_p_i__mode_ga84621141413ee07cb2d2dc82da2baa42}{SPI\+\_\+\+Mode\+\_\+\+Slave}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___s_p_i__mode_gad5135300763c75dbb446861536359f12}{IS\+\_\+\+SPI\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___s_p_i__data__size_ga8af2c8ca5c2162423531ebf560e0a41d}{SPI\+\_\+\+Data\+Size\+\_\+16b}}~((uint16\+\_\+t)0x0800)
\item 
\#define \mbox{\hyperlink{group___s_p_i__data__size_ga56721814a935922b6ca7c49060509765}{SPI\+\_\+\+Data\+Size\+\_\+8b}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___s_p_i__data__size_gab6f9f528f7eb70373b9caf3548e44e67}{IS\+\_\+\+SPI\+\_\+\+DATASIZE}}(DATASIZE)
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___polarity_ga3dbc0234c4b4e7c37137e7c189f3c085}{SPI\+\_\+\+CPOL\+\_\+\+Low}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___polarity_ga4431f2edf42f8298d5bbe693351edbb0}{SPI\+\_\+\+CPOL\+\_\+\+High}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___polarity_gafc1cc5b1ff7e801a409a7a1e6047acf9}{IS\+\_\+\+SPI\+\_\+\+CPOL}}(CPOL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___phase_gaade9d9555fac8a302bde5c94da9c7292}{SPI\+\_\+\+CPHA\+\_\+1\+Edge}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___phase_ga7543f88bf05a08705eb4203862dcebdf}{SPI\+\_\+\+CPHA\+\_\+2\+Edge}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___s_p_i___clock___phase_ga6441f08edf79dd5b243c54b888d3cbf7}{IS\+\_\+\+SPI\+\_\+\+CPHA}}(CPHA)
\item 
\#define \mbox{\hyperlink{group___s_p_i___slave___select__management_ga105969ee7eb635414da35b41e942e383}{SPI\+\_\+\+NSS\+\_\+\+Soft}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___s_p_i___slave___select__management_ga07c547459d39fb7a6e0322147a60b74a}{SPI\+\_\+\+NSS\+\_\+\+Hard}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___s_p_i___slave___select__management_gabbeedf42eccef1bae4f88c606fc3b261}{IS\+\_\+\+SPI\+\_\+\+NSS}}(NSS)
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_ga88cd6d416c87b382396dbf4c02e3bd4b}{SPI\+\_\+\+Baud\+Rate\+Prescaler\+\_\+2}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_ga17ac4858cb9387289ee7c3d94a9b54be}{SPI\+\_\+\+Baud\+Rate\+Prescaler\+\_\+4}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_ga023a1e4c04586f2feb0d4b03b2e0c230}{SPI\+\_\+\+Baud\+Rate\+Prescaler\+\_\+8}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_ga5ef8587bb96e3ec98e9fde770756fc7d}{SPI\+\_\+\+Baud\+Rate\+Prescaler\+\_\+16}}~((uint16\+\_\+t)0x0018)
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_ga1d30cecaa412cee5250c69644207c652}{SPI\+\_\+\+Baud\+Rate\+Prescaler\+\_\+32}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_ga2c9cd96ed56432a83f8e4f46fbecb5e6}{SPI\+\_\+\+Baud\+Rate\+Prescaler\+\_\+64}}~((uint16\+\_\+t)0x0028)
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_gafa6c39c3ee16a08730356a5cd30f3648}{SPI\+\_\+\+Baud\+Rate\+Prescaler\+\_\+128}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_ga1e1aa6406f0e88ac557ba49fb8069e3e}{SPI\+\_\+\+Baud\+Rate\+Prescaler\+\_\+256}}~((uint16\+\_\+t)0x0038)
\item 
\#define \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler_gae79f46ed9f91e39dc1f6912cb25fc716}{IS\+\_\+\+SPI\+\_\+\+BAUDRATE\+\_\+\+PRESCALER}}(PRESCALER)
\item 
\#define \mbox{\hyperlink{group___s_p_i___m_s_b___l_s_b__transmission_ga45e688f93a93b605886240cad23bc2eb}{SPI\+\_\+\+First\+Bit\+\_\+\+MSB}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___s_p_i___m_s_b___l_s_b__transmission_ga5ef57fca79434cbc517e4ede548ca02d}{SPI\+\_\+\+First\+Bit\+\_\+\+LSB}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___s_p_i___m_s_b___l_s_b__transmission_gabee8e0302741f4a5c41b96af640c63ad}{IS\+\_\+\+SPI\+\_\+\+FIRST\+\_\+\+BIT}}(BIT)
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_gadd5b20277198fcdb6aa53ea48e802ae5}{I2\+S\+\_\+\+Mode\+\_\+\+Slave\+Tx}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_gaaf62ee0353476afc9612dc2933e1c5c5}{I2\+S\+\_\+\+Mode\+\_\+\+Slave\+Rx}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_ga3a62ee8964033a3f6fd030da9e40fba6}{I2\+S\+\_\+\+Mode\+\_\+\+Master\+Tx}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_gabf9f872cda7c0f159c5fc18aed44e973}{I2\+S\+\_\+\+Mode\+\_\+\+Master\+Rx}}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group___i2_s___mode_ga942c37b2c1274c4c5773ddcf8b46d9b5}{IS\+\_\+\+I2\+S\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___i2_s___standard_gacdb89d66a2a941924ff4b7a8d14884f9}{I2\+S\+\_\+\+Standard\+\_\+\+Phillips}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___i2_s___standard_gae716cfa7e031affc37fe65dd80b0e6f4}{I2\+S\+\_\+\+Standard\+\_\+\+MSB}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___i2_s___standard_ga88bc9001a13b95a0844d81fea2080df6}{I2\+S\+\_\+\+Standard\+\_\+\+LSB}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___i2_s___standard_gaaf59e587048ff632037dfc9875ab4c7b}{I2\+S\+\_\+\+Standard\+\_\+\+PCMShort}}~((uint16\+\_\+t)0x0030)
\item 
\#define \mbox{\hyperlink{group___i2_s___standard_gaf79cb88702059506d876dbd776d7a136}{I2\+S\+\_\+\+Standard\+\_\+\+PCMLong}}~((uint16\+\_\+t)0x00\+B0)
\item 
\#define \mbox{\hyperlink{group___i2_s___standard_ga826b9ddb34520b8fa64c2b65c9bfd528}{IS\+\_\+\+I2\+S\+\_\+\+STANDARD}}(STANDARD)
\item 
\#define \mbox{\hyperlink{group___i2_s___data___format_gabcd7cb799b68346a735709cc135bd414}{I2\+S\+\_\+\+Data\+Format\+\_\+16b}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___i2_s___data___format_gae44b9704c9e393d5abec9bf4fcfe1116}{I2\+S\+\_\+\+Data\+Format\+\_\+16bextended}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___i2_s___data___format_ga5a959486671cf00c5a734f1df205581b}{I2\+S\+\_\+\+Data\+Format\+\_\+24b}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group___i2_s___data___format_ga6be3bdcc713cb92a9ad247de013a5e37}{I2\+S\+\_\+\+Data\+Format\+\_\+32b}}~((uint16\+\_\+t)0x0005)
\item 
\#define \mbox{\hyperlink{group___i2_s___data___format_gac467da829eca4a5c4ce41a6abd2d8e81}{IS\+\_\+\+I2\+S\+\_\+\+DATA\+\_\+\+FORMAT}}(FORMAT)
\item 
\#define \mbox{\hyperlink{group___i2_s___m_c_l_k___output_ga99713ee8c824f4d3bb25a9ce7bf5312a}{I2\+S\+\_\+\+MCLKOutput\+\_\+\+Enable}}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group___i2_s___m_c_l_k___output_gaea09824d7e6359924152277ed3661e7e}{I2\+S\+\_\+\+MCLKOutput\+\_\+\+Disable}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___i2_s___m_c_l_k___output_ga829ae526d1d11f14592e881f800fbb8a}{IS\+\_\+\+I2\+S\+\_\+\+MCLK\+\_\+\+OUTPUT}}(OUTPUT)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_gadfdaed9a2acb71f2cdd737be81a6f747}{I2\+S\+\_\+\+Audio\+Freq\+\_\+192k}}~((uint32\+\_\+t)192000)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_ga5acd02a974e90bb8f2c4e07f8fa0231b}{I2\+S\+\_\+\+Audio\+Freq\+\_\+96k}}~((uint32\+\_\+t)96000)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_gac5f3f0416f9dd03d680d0fcee93b50ab}{I2\+S\+\_\+\+Audio\+Freq\+\_\+48k}}~((uint32\+\_\+t)48000)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_ga3514e4c292b92b8a7d8a6916f4e3690c}{I2\+S\+\_\+\+Audio\+Freq\+\_\+44k}}~((uint32\+\_\+t)44100)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_gac501b566718f4890aaafa323a33b732c}{I2\+S\+\_\+\+Audio\+Freq\+\_\+32k}}~((uint32\+\_\+t)32000)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_gac6adafe5586e83c2408f1eab8edb4ab3}{I2\+S\+\_\+\+Audio\+Freq\+\_\+22k}}~((uint32\+\_\+t)22050)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_ga5b8f2f8393e022becf0dbb04d1b01950}{I2\+S\+\_\+\+Audio\+Freq\+\_\+16k}}~((uint32\+\_\+t)16000)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_ga3adf95fadd1ad75670ed1babd5faca39}{I2\+S\+\_\+\+Audio\+Freq\+\_\+11k}}~((uint32\+\_\+t)11025)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_ga7868ac234485a80d45586dd87cd00043}{I2\+S\+\_\+\+Audio\+Freq\+\_\+8k}}~((uint32\+\_\+t)8000)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_ga30f78e8214e8a91cdb6d6360c1d3f18d}{I2\+S\+\_\+\+Audio\+Freq\+\_\+\+Default}}~((uint32\+\_\+t)2)
\item 
\#define \mbox{\hyperlink{group___i2_s___audio___frequency_gaf39d917f4a38fd9916ec347fb055391c}{IS\+\_\+\+I2\+S\+\_\+\+AUDIO\+\_\+\+FREQ}}(FREQ)
\item 
\#define \mbox{\hyperlink{group___i2_s___clock___polarity_gae859a63575e4af3e007fc5123fa901ab}{I2\+S\+\_\+\+CPOL\+\_\+\+Low}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group___i2_s___clock___polarity_gae26f7f9fbde299fbdc0b81a2cc38bfdb}{I2\+S\+\_\+\+CPOL\+\_\+\+High}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___i2_s___clock___polarity_ga6323375bf0b6fa6e2ee2a9ce6f9ef82f}{IS\+\_\+\+I2\+S\+\_\+\+CPOL}}(CPOL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s___d_m_a__transfer__requests_ga05f55a18c83aaa945d99200d012e5e2a}{SPI\+\_\+\+I2\+S\+\_\+\+DMAReq\+\_\+\+Tx}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s___d_m_a__transfer__requests_gaa7f680295cdc1af9b086bf51312f15f3}{SPI\+\_\+\+I2\+S\+\_\+\+DMAReq\+\_\+\+Rx}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s___d_m_a__transfer__requests_ga6a8f97093494f2331dbdf9295d7c2c6b}{IS\+\_\+\+SPI\+\_\+\+I2\+S\+\_\+\+DMAREQ}}(DMAREQ)~((((DMAREQ) \& (uint16\+\_\+t)0x\+FFFC) == 0x00) \&\& ((DMAREQ) != 0x00))
\item 
\#define \mbox{\hyperlink{group___s_p_i___n_s_s__internal__software__management_ga6b2102816167d12140648dba49a192a7}{SPI\+\_\+\+NSSInternal\+Soft\+\_\+\+Set}}~((uint16\+\_\+t)0x0100)
\item 
\#define \mbox{\hyperlink{group___s_p_i___n_s_s__internal__software__management_ga292ec7bc0cd362d61b3b5eed620522c2}{SPI\+\_\+\+NSSInternal\+Soft\+\_\+\+Reset}}~((uint16\+\_\+t)0x\+FEFF)
\item 
\#define \mbox{\hyperlink{group___s_p_i___n_s_s__internal__software__management_ga7036de442206fb8b365528c115345b36}{IS\+\_\+\+SPI\+\_\+\+NSS\+\_\+\+INTERNAL}}(INTERNAL)
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r_c___transmit___receive_ga7b5cd97c9323e491b628fd3a7be9e133}{SPI\+\_\+\+CRC\+\_\+\+Tx}}~((uint8\+\_\+t)0x00)
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r_c___transmit___receive_gaf68380273616efbbc2dc9a420f1c641b}{SPI\+\_\+\+CRC\+\_\+\+Rx}}~((uint8\+\_\+t)0x01)
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r_c___transmit___receive_ga31fe242594f851558496a93f85def883}{IS\+\_\+\+SPI\+\_\+\+CRC}}(\mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}})~(((\mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}) == \mbox{\hyperlink{group___s_p_i___c_r_c___transmit___receive_ga7b5cd97c9323e491b628fd3a7be9e133}{SPI\+\_\+\+CRC\+\_\+\+Tx}}) \texorpdfstring{$\vert$}{|}\texorpdfstring{$\vert$}{|} ((\mbox{\hyperlink{group___peripheral__declaration_ga4381bb54c2dbc34500521165aa7b89b1}{CRC}}) == \mbox{\hyperlink{group___s_p_i___c_r_c___transmit___receive_gaf68380273616efbbc2dc9a420f1c641b}{SPI\+\_\+\+CRC\+\_\+\+Rx}}))
\item 
\#define \mbox{\hyperlink{group___s_p_i__direction__transmit__receive_ga9a59d225a8cf42eebafbec6ad95c078c}{SPI\+\_\+\+Direction\+\_\+\+Rx}}~((uint16\+\_\+t)0x\+BFFF)
\item 
\#define \mbox{\hyperlink{group___s_p_i__direction__transmit__receive_gabd76982a7e305c13f7ad8ea1789d3c0c}{SPI\+\_\+\+Direction\+\_\+\+Tx}}~((uint16\+\_\+t)0x4000)
\item 
\#define \mbox{\hyperlink{group___s_p_i__direction__transmit__receive_gae96b69403c4206e347cde77b9a30e207}{IS\+\_\+\+SPI\+\_\+\+DIRECTION}}(DIRECTION)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga0f192977fdb12c40d35672b8ae074724}{SPI\+\_\+\+I2\+S\+\_\+\+IT\+\_\+\+TXE}}~((uint8\+\_\+t)0x71)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_gae46dd53cd2e4ad8b8a7836d3dcec57ea}{SPI\+\_\+\+I2\+S\+\_\+\+IT\+\_\+\+RXNE}}~((uint8\+\_\+t)0x60)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga1d9d4916bf7ae315f23a54ecfbcd9157}{SPI\+\_\+\+I2\+S\+\_\+\+IT\+\_\+\+ERR}}~((uint8\+\_\+t)0x50)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga3ec2f6950d7ff801f992e65593c3365e}{IS\+\_\+\+SPI\+\_\+\+I2\+S\+\_\+\+CONFIG\+\_\+\+IT}}(IT)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga279c30176e8ff7e2ec299774a2e88f45}{SPI\+\_\+\+I2\+S\+\_\+\+IT\+\_\+\+OVR}}~((uint8\+\_\+t)0x56)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga0b9780d5f31fd80f4d0fa7d6860041e9}{SPI\+\_\+\+IT\+\_\+\+MODF}}~((uint8\+\_\+t)0x55)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga9aa97a5ce8d3500dc14ca4e30eada199}{SPI\+\_\+\+IT\+\_\+\+CRCERR}}~((uint8\+\_\+t)0x54)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga54aba7dc06f97fb4839de5f42bd5a47d}{I2\+S\+\_\+\+IT\+\_\+\+UDR}}~((uint8\+\_\+t)0x53)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_gabeb917a0a708af0439f753a5f4af4c5e}{IS\+\_\+\+SPI\+\_\+\+I2\+S\+\_\+\+CLEAR\+\_\+\+IT}}(IT)~(((IT) == \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_ga9aa97a5ce8d3500dc14ca4e30eada199}{SPI\+\_\+\+IT\+\_\+\+CRCERR}}))
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__interrupts__definition_gacb2949c066a74f1c4ef8c6a0d4e14a0c}{IS\+\_\+\+SPI\+\_\+\+I2\+S\+\_\+\+GET\+\_\+\+IT}}(IT)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__flags__definition_ga79ee46c44f8886193293528460fea6ed}{SPI\+\_\+\+I2\+S\+\_\+\+FLAG\+\_\+\+RXNE}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__flags__definition_ga4dbac2dc3e0cfbd7a019ebecc45d66d7}{SPI\+\_\+\+I2\+S\+\_\+\+FLAG\+\_\+\+TXE}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__flags__definition_gaf0d629fd522a15aff188236d3254b2ad}{I2\+S\+\_\+\+FLAG\+\_\+\+CHSIDE}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__flags__definition_gaec08a8ad716bef1b87a8c8d992ab89ec}{I2\+S\+\_\+\+FLAG\+\_\+\+UDR}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__flags__definition_ga30fb6af50e1f3c61cb9de76b0101c889}{SPI\+\_\+\+FLAG\+\_\+\+CRCERR}}~((uint16\+\_\+t)0x0010)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__flags__definition_gac7d3525ab98cc18f02270a4dba685897}{SPI\+\_\+\+FLAG\+\_\+\+MODF}}~((uint16\+\_\+t)0x0020)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__flags__definition_ga42001f769835f133600a021a29764254}{SPI\+\_\+\+I2\+S\+\_\+\+FLAG\+\_\+\+OVR}}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__flags__definition_ga4551095df1365cf2a760282a34279b3c}{SPI\+\_\+\+I2\+S\+\_\+\+FLAG\+\_\+\+BSY}}~((uint16\+\_\+t)0x0080)
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__flags__definition_gab16c7f47712871b8f1b97de43841856f}{IS\+\_\+\+SPI\+\_\+\+I2\+S\+\_\+\+CLEAR\+\_\+\+FLAG}}(FLAG)~(((FLAG) == \mbox{\hyperlink{group___s_p_i___i2_s__flags__definition_ga30fb6af50e1f3c61cb9de76b0101c889}{SPI\+\_\+\+FLAG\+\_\+\+CRCERR}}))
\item 
\#define \mbox{\hyperlink{group___s_p_i___i2_s__flags__definition_ga1241471a018bc63ed140089ce8334b4f}{IS\+\_\+\+SPI\+\_\+\+I2\+S\+\_\+\+GET\+\_\+\+FLAG}}(FLAG)
\item 
\#define \mbox{\hyperlink{group___s_p_i___c_r_c__polynomial_ga76eec5bbb44c873aa52966a9cb6c8f8c}{IS\+\_\+\+SPI\+\_\+\+CRC\+\_\+\+POLYNOMIAL}}(POLYNOMIAL)~((POLYNOMIAL) $>$= 0x1)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_gabe36880945fa56785283a9c0092124cc}{SPI\+\_\+\+I2\+S\+\_\+\+De\+Init}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx)
\begin{DoxyCompactList}\small\item\em Deinitializes the SPIx peripheral registers to their default reset values (Affects also the I2\+Ss). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga8dacc1dc48bf08c0f12da409f4889037}{SPI\+\_\+\+Init}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, \mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPI\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the SPIx peripheral according to the specified parameters in the SPI\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga53661884ae4a9640df7cbc59187782f7}{I2\+S\+\_\+\+Init}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, \mbox{\hyperlink{struct_i2_s___init_type_def}{I2\+S\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}I2\+S\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Initializes the SPIx peripheral according to the specified parameters in the I2\+S\+\_\+\+Init\+Struct. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga9a0116f88cc2c4478c270f05608703f1}{SPI\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_s_p_i___init_type_def}{SPI\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPI\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each SPI\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga7470ec1d0759fdeeb42c7fe71a3b41b7}{I2\+S\+\_\+\+Struct\+Init}} (\mbox{\hyperlink{struct_i2_s___init_type_def}{I2\+S\+\_\+\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}I2\+S\+\_\+\+Init\+Struct)
\begin{DoxyCompactList}\small\item\em Fills each I2\+S\+\_\+\+Init\+Struct member with its default value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_gaa31357879a65ee1ed7223f3b9114dcf3}{SPI\+\_\+\+Cmd}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified SPI peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_gafe061c71bbc5b4224f3f2884dc53739e}{I2\+S\+\_\+\+Cmd}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified SPI peripheral (in I2S mode). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga17f4ef132e8ddbf94cb6b1688d181e41}{SPI\+\_\+\+I2\+S\+\_\+\+ITConfig}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, uint8\+\_\+t SPI\+\_\+\+I2\+S\+\_\+\+IT, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified SPI/\+I2S interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_gabed5b91a8576e6d578f364cc0e807e4a}{SPI\+\_\+\+I2\+S\+\_\+\+DMACmd}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, uint16\+\_\+t SPI\+\_\+\+I2\+S\+\_\+\+DMAReq, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the SPIx/\+I2\+Sx DMA interface. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_gad5af40bebe8dbe3fa8bd476489d7e3da}{SPI\+\_\+\+I2\+S\+\_\+\+Send\+Data}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, uint16\+\_\+t Data)
\begin{DoxyCompactList}\small\item\em Transmits a Data through the SPIx/\+I2\+Sx peripheral. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___s_p_i___exported___functions_gab77de76547f3bff403236b263b070a30}{SPI\+\_\+\+I2\+S\+\_\+\+Receive\+Data}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx)
\begin{DoxyCompactList}\small\item\em Returns the most recent received data by the SPIx/\+I2\+Sx peripheral. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga56fc508a482f032f9eb80e4c63184126}{SPI\+\_\+\+NSSInternal\+Software\+Config}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, uint16\+\_\+t SPI\+\_\+\+NSSInternal\+Soft)
\begin{DoxyCompactList}\small\item\em Configures internally by software the NSS pin for the selected SPI. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga4ec54abdedf6cd17403d853a926d91c1}{SPI\+\_\+\+SSOutput\+Cmd}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the SS output for the selected SPI. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_gafc82e90841d7879535d655c035709cb1}{SPI\+\_\+\+Data\+Size\+Config}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, uint16\+\_\+t SPI\+\_\+\+Data\+Size)
\begin{DoxyCompactList}\small\item\em Configures the data size for the selected SPI. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_gace8b1058e09bab150b0dbe5978810273}{SPI\+\_\+\+Transmit\+CRC}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx)
\begin{DoxyCompactList}\small\item\em Transmit the SPIx CRC value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga64f7276d119e6cb58afc100f8832adb0}{SPI\+\_\+\+Calculate\+CRC}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the CRC value calculation of the transferred bytes. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___s_p_i___exported___functions_ga4c81c193516e82cf0a2fdc149ef20cc6}{SPI\+\_\+\+Get\+CRC}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, uint8\+\_\+t SPI\+\_\+\+CRC)
\begin{DoxyCompactList}\small\item\em Returns the transmit or the receive CRC register value for the specified SPI. \end{DoxyCompactList}\item 
uint16\+\_\+t \mbox{\hyperlink{group___s_p_i___exported___functions_ga80fb9374cfce670f29128bb78568353f}{SPI\+\_\+\+Get\+CRCPolynomial}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx)
\begin{DoxyCompactList}\small\item\em Returns the CRC Polynomial register value for the specified SPI. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga166171c421fc51da7714723524d41b45}{SPI\+\_\+\+Bi\+Directional\+Line\+Config}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, uint16\+\_\+t SPI\+\_\+\+Direction)
\begin{DoxyCompactList}\small\item\em Selects the data transfer direction in bi-\/directional mode for the specified SPI. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status}} \mbox{\hyperlink{group___s_p_i___exported___functions_ga1bd785d129e09c5734a876c8f2767204}{SPI\+\_\+\+I2\+S\+\_\+\+Get\+Flag\+Status}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, uint16\+\_\+t SPI\+\_\+\+I2\+S\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified SPI/\+I2S flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga3aabd9e2437e213056c0ed9bdfa1a724}{SPI\+\_\+\+I2\+S\+\_\+\+Clear\+Flag}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, uint16\+\_\+t SPI\+\_\+\+I2\+S\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Clears the SPIx CRC Error (CRCERR) flag. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga39d4411201fb731279ad5a409b2b80d7}{ITStatus}} \mbox{\hyperlink{group___s_p_i___exported___functions_ga72decbc1cd79f8fad92a2204beca6bc5}{SPI\+\_\+\+I2\+S\+\_\+\+Get\+ITStatus}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, uint8\+\_\+t SPI\+\_\+\+I2\+S\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified SPI/\+I2S interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___s_p_i___exported___functions_ga35a524a49ff3d058137060f751e8749f}{SPI\+\_\+\+I2\+S\+\_\+\+Clear\+ITPending\+Bit}} (\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}SPIx, uint8\+\_\+t SPI\+\_\+\+I2\+S\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the SPIx CRC Error (CRCERR) interrupt pending bit. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the SPI firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }