{
  "name": "project",
  "type": "ARM",
  "dependenceList": [],
  "srcDirs": [
    ".cmsis",
    "lib",
    "drv",
    "hal",
    "src"
  ],
  "virtualFolder": {
    "name": "<virtual_root>",
    "files": [],
    "folders": []
  },
  "outDir": "build",
  "deviceName": null,
  "packDir": null,
  "miscInfo": {
    "uid": "e799b42a1fcc4059eab4c41c7cd94f5e"
  },
  "targets": {
    "Main": {
      "excludeList": [
        "<virtual_root>/lib",
        "<virtual_root>/drv",
        "drv/st7789v",
        "drv/w25q64",
        "lib/littlefs",
        "lib/lvgl",
        "lib/rt-thread/libcpu/risc-v",
        "lib/rt-thread/libcpu/arm/arm926",
        "lib/rt-thread/libcpu/arm/armv6",
        "lib/rt-thread/libcpu/arm/common",
        "lib/rt-thread/libcpu/arm/cortex-a",
        "lib/rt-thread/libcpu/arm/cortex-m23",
        "lib/rt-thread/libcpu/arm/cortex-m3",
        "lib/rt-thread/libcpu/arm/cortex-m33",
        "lib/rt-thread/libcpu/arm/cortex-m4",
        "lib/rt-thread/libcpu/arm/cortex-m7",
        "lib/rt-thread/libcpu/arm/cortex-r4",
        "lib/rt-thread/libcpu/arm/cortex-m0/context_gcc.S",
        "lib/rt-thread/libcpu/arm/cortex-m0/context_iar.S",
        "lib/rtos/libcpu/arm/cortex-m0/context_gcc.S",
        "lib/rtos/libcpu/arm/cortex-m0/context_iar.S"
      ],
      "toolchain": "AC6",
      "compileConfig": {
        "cpuType": "Cortex-M0+",
        "archExtensions": "",
        "floatingPointHardware": "none",
        "scatterFilePath": "",
        "useCustomScatterFile": false,
        "storageLayout": {
          "RAM": [
            {
              "tag": "RAM",
              "id": 1,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "noInit": false
            },
            {
              "tag": "RAM",
              "id": 2,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "noInit": false
            },
            {
              "tag": "RAM",
              "id": 3,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "noInit": false
            },
            {
              "tag": "IRAM",
              "id": 1,
              "mem": {
                "startAddr": "0x20000000",
                "size": "0x8000"
              },
              "isChecked": true,
              "noInit": false
            },
            {
              "tag": "IRAM",
              "id": 2,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "noInit": false
            }
          ],
          "ROM": [
            {
              "tag": "ROM",
              "id": 1,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            },
            {
              "tag": "ROM",
              "id": 2,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            },
            {
              "tag": "ROM",
              "id": 3,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            },
            {
              "tag": "IROM",
              "id": 1,
              "mem": {
                "startAddr": "0x0",
                "size": "0x40000"
              },
              "isChecked": true,
              "isStartup": true
            },
            {
              "tag": "IROM",
              "id": 2,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            }
          ]
        },
        "options": "null"
      },
      "uploader": "Custom",
      "uploadConfig": {
        "bin": "",
        "commandLine": "uv4 -p \"./.keil/project.uvprojx\" -f",
        "eraseChipCommand": ""
      },
      "uploadConfigMap": {
        "JLink": {
          "bin": "",
          "baseAddr": "",
          "cpuInfo": {
            "vendor": "null",
            "cpuName": "null"
          },
          "proType": 1,
          "speed": 8000,
          "otherCmds": ""
        }
      },
      "custom_dep": {
        "name": "default",
        "incList": [
          "hal/SC32F1X/inc",
          ".cmsis/inc",
          "src/port",
          "inc",
          "lib/rtos/inc",
          "lib/rtos/cmp/finsh"
        ],
        "libList": [],
        "defineList": [
          "SC32R803",
          "PrintfEnable"
        ]
      },
      "builderOptions": {
        "AC6": {
          "version": 3,
          "beforeBuildTasks": [],
          "afterBuildTasks": [],
          "global": {
            "use-microLIB": true,
            "output-debug-info": "enable"
          },
          "c/cpp-compiler": {
            "optimization": "level-0",
            "language-c": "gnu11",
            "language-cpp": "gnu++11",
            "link-time-optimization": false,
            "one-elf-section-per-function": true,
            "warnings": "ac5-like-warnings"
          },
          "asm-compiler": {
            "$use": "asm-auto",
            "misc-controls": ""
          },
          "linker": {
            "$outputTaskExcludes": [
              ".bin"
            ],
            "output-format": "elf",
            "misc-controls": "--diag_suppress=L6329",
            "xo-base": "",
            "ro-base": "0x00000000",
            "rw-base": "0x20000000"
          }
        }
      }
    }
  },
  "version": "3.6"
}