

================================================================
== Vivado HLS Report for 'rpy_to_duty'
================================================================
* Date:           Fri Jul 13 11:08:57 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        mixer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|     36.73|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    4|    1|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|     36|       0|   2653|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     116|    110|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    114|
|Register         |        -|      -|      73|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|     38|     189|   2877|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |     17|   ~0   |      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |rpy_to_duty_AXILiteS_s_axi_U  |rpy_to_duty_AXILiteS_s_axi  |        2|      0|  116|  110|
    +------------------------------+----------------------------+---------+-------+-----+-----+
    |Total                         |                            |        2|      0|  116|  110|
    +------------------------------+----------------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |rpy_to_duty_mul_mbkb_U1  |rpy_to_duty_mul_mbkb  |  i0 * i1  |
    |rpy_to_duty_mul_mcud_U2  |rpy_to_duty_mul_mcud  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul1_fu_318_p2        |     *    |      3|  0|  36|          28|          27|
    |mul2_fu_1051_p2       |     *    |      3|  0|  32|          29|          27|
    |mul3_fu_526_p2        |     *    |      3|  0|  36|          28|          26|
    |mul4_fu_700_p2        |     *    |      3|  0|  36|          28|          27|
    |mul5_fu_878_p2        |     *    |      3|  0|  36|          28|          27|
    |mul_fu_1225_p2        |     *    |      3|  0|  36|          28|          27|
    |p_Val2_11_fu_774_p2   |     *    |      3|  0|  40|          14|          27|
    |p_Val2_13_fu_952_p2   |     *    |      3|  0|  40|          14|          27|
    |p_Val2_15_fu_1125_p2  |     *    |      3|  0|  40|          14|          27|
    |p_Val2_17_fu_1299_p2  |     *    |      3|  0|  40|          14|          27|
    |p_Val2_6_fu_404_p2    |     *    |      3|  0|  40|          14|          27|
    |p_Val2_9_fu_600_p2    |     *    |      3|  0|  40|          14|          27|
    |r_V_11_fu_1309_p2     |     +    |      0|  0|  46|          39|          39|
    |r_V_1_fu_430_p2       |     +    |      0|  0|  46|          39|          39|
    |r_V_21_tr_fu_516_p2   |     +    |      0|  0|  33|          26|          26|
    |r_V_25_tr_fu_868_p2   |     +    |      0|  0|  34|          27|          27|
    |r_V_29_tr_fu_1215_p2  |     +    |      0|  0|  34|          27|          27|
    |r_V_3_fu_606_p2       |     +    |      0|  0|  46|          39|          39|
    |r_V_5_fu_784_p2       |     +    |      0|  0|  46|          39|          39|
    |r_V_7_fu_962_p2       |     +    |      0|  0|  46|          39|          39|
    |r_V_9_fu_1131_p2      |     +    |      0|  0|  47|          40|          40|
    |tmp_10_fu_482_p2      |     +    |      0|  0|  15|           1|           8|
    |tmp_1_fu_299_p2       |     +    |      0|  0|  33|          26|          26|
    |tmp_21_fu_658_p2      |     +    |      0|  0|  15|           1|           8|
    |tmp_24_fu_681_p2      |     +    |      0|  0|  33|          26|          26|
    |tmp_41_fu_836_p2      |     +    |      0|  0|  15|           1|           8|
    |tmp_47_fu_1014_p2     |     +    |      0|  0|  15|           1|           8|
    |tmp_53_fu_1183_p2     |     +    |      0|  0|  15|           1|           8|
    |tmp_59_fu_1361_p2     |     +    |      0|  0|  15|           1|           8|
    |neg_mul1_fu_324_p2    |     -    |      0|  0|  61|           1|          54|
    |neg_mul2_fu_532_p2    |     -    |      0|  0|  61|           1|          54|
    |neg_mul3_fu_1057_p2   |     -    |      0|  0|  62|           1|          55|
    |neg_mul4_fu_706_p2    |     -    |      0|  0|  61|           1|          54|
    |neg_mul5_fu_884_p2    |     -    |      0|  0|  61|           1|          54|
    |neg_mul_fu_1231_p2    |     -    |      0|  0|  61|           1|          54|
    |neg_ti1_fu_374_p2     |     -    |      0|  0|  34|           1|          27|
    |neg_ti2_fu_582_p2     |     -    |      0|  0|  34|           1|          27|
    |neg_ti3_fu_756_p2     |     -    |      0|  0|  34|           1|          27|
    |neg_ti4_fu_934_p2     |     -    |      0|  0|  34|           1|          27|
    |neg_ti8_fu_1107_p2    |     -    |      0|  0|  35|           1|          28|
    |neg_ti_fu_1281_p2     |     -    |      0|  0|  34|           1|          27|
    |r_V_13_fu_448_p2      |     -    |      0|  0|  54|          47|          47|
    |r_V_14_fu_624_p2      |     -    |      0|  0|  54|          47|          47|
    |r_V_15_fu_802_p2      |     -    |      0|  0|  54|          47|          47|
    |r_V_16_fu_980_p2      |     -    |      0|  0|  54|          47|          47|
    |r_V_17_fu_1149_p2     |     -    |      0|  0|  55|          48|          48|
    |r_V_18_fu_1327_p2     |     -    |      0|  0|  54|          47|          47|
    |r_V_19_tr_fu_308_p2   |     -    |      0|  0|  34|          27|          27|
    |r_V_23_tr_fu_690_p2   |     -    |      0|  0|  34|          27|          27|
    |r_V_27_tr_fu_1041_p2  |     -    |      0|  0|  34|          27|          27|
    |r_V_fu_256_p2         |     -    |      0|  0|  21|          13|          14|
    |tmp_28_fu_859_p2      |     -    |      0|  0|  33|          26|          26|
    |tmp_37_fu_1206_p2     |     -    |      0|  0|  33|          26|          26|
    |tmp_s_fu_289_p2       |     -    |      0|  0|  33|           1|          26|
    |tmp_19_fu_642_p2      |   icmp   |      0|  0|  21|          36|           1|
    |tmp_27_fu_820_p2      |   icmp   |      0|  0|  21|          36|           1|
    |tmp_31_fu_998_p2      |   icmp   |      0|  0|  21|          36|           1|
    |tmp_36_fu_1167_p2     |   icmp   |      0|  0|  21|          36|           1|
    |tmp_40_fu_1345_p2     |   icmp   |      0|  0|  21|          36|           1|
    |tmp_7_fu_466_p2       |   icmp   |      0|  0|  21|          36|           1|
    |tmp_11_fu_488_p3      |  select  |      0|  0|   8|           1|           8|
    |tmp_12_fu_496_p3      |  select  |      0|  0|   8|           1|           8|
    |tmp_17_fu_588_p3      |  select  |      0|  0|  27|           1|          27|
    |tmp_18_fu_574_p3      |  select  |      0|  0|  27|           1|          27|
    |tmp_22_fu_664_p3      |  select  |      0|  0|   8|           1|           8|
    |tmp_25_fu_762_p3      |  select  |      0|  0|  27|           1|          27|
    |tmp_26_fu_672_p3      |  select  |      0|  0|   8|           1|           8|
    |tmp_29_fu_940_p3      |  select  |      0|  0|  27|           1|          27|
    |tmp_34_fu_1113_p3     |  select  |      0|  0|  28|           1|          28|
    |tmp_35_fu_748_p3      |  select  |      0|  0|  27|           1|          27|
    |tmp_38_fu_1287_p3     |  select  |      0|  0|  27|           1|          27|
    |tmp_3_fu_380_p3       |  select  |      0|  0|  27|           1|          27|
    |tmp_42_fu_842_p3      |  select  |      0|  0|   8|           1|           8|
    |tmp_43_fu_850_p3      |  select  |      0|  0|   8|           1|           8|
    |tmp_48_fu_1020_p3     |  select  |      0|  0|   8|           1|           8|
    |tmp_49_fu_926_p3      |  select  |      0|  0|  27|           1|          27|
    |tmp_50_fu_1028_p3     |  select  |      0|  0|   8|           1|           8|
    |tmp_54_fu_1189_p3     |  select  |      0|  0|   8|           1|           8|
    |tmp_56_fu_1197_p3     |  select  |      0|  0|   8|           1|           8|
    |tmp_60_fu_1367_p3     |  select  |      0|  0|   8|           1|           8|
    |tmp_61_fu_1099_p3     |  select  |      0|  0|  28|           1|          28|
    |tmp_62_fu_1375_p3     |  select  |      0|  0|   8|           1|           8|
    |tmp_65_fu_1273_p3     |  select  |      0|  0|  27|           1|          27|
    |tmp_6_fu_366_p3       |  select  |      0|  0|  27|           1|          27|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |     36|  0|2653|        1308|        2110|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  33|          6|    1|          6|
    |m0_V                |   9|          2|    8|         16|
    |m1_V                |   9|          2|    8|         16|
    |m2_V                |   9|          2|    8|         16|
    |m3_V                |   9|          2|    8|         16|
    |m4_V                |   9|          2|    8|         16|
    |m5_V                |   9|          2|    8|         16|
    |regs_in_V_address0  |  27|          5|    2|         10|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 114|         23|   51|        112|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   5|   0|    5|          0|
    |p_Val2_s_reg_1405  |   8|   0|    8|          0|
    |reg_228            |   8|   0|    8|          0|
    |tmp_23_reg_1432    |  26|   0|   26|          0|
    |tmp_8_reg_1426     |  26|   0|   26|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  73|   0|   73|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |  rpy_to_duty | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |  rpy_to_duty | return value |
|interrupt               | out |    1| ap_ctrl_hs |  rpy_to_duty | return value |
|kill                    |  in |    1|   ap_none  |     kill     |    scalar    |
|m0_V                    | out |    8|   ap_none  |     m0_V     |    pointer   |
|m1_V                    | out |    8|   ap_none  |     m1_V     |    pointer   |
|m2_V                    | out |    8|   ap_none  |     m2_V     |    pointer   |
|m3_V                    | out |    8|   ap_none  |     m3_V     |    pointer   |
|m4_V                    | out |    8|   ap_none  |     m4_V     |    pointer   |
|m5_V                    | out |    8|   ap_none  |     m5_V     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

