Protel Design System Design Rule Check
PCB File : F:\比赛\2019中国机器人\最终版板子\电机驱动\电机驱动_Project\Project Outputs for 电机驱动_Project\pcb.PcbDoc
Date     : 2019/7/28
Time     : 12:10:32

Processing Rule : Clearance Constraint (Gap=6mil) (All),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=500mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=200mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (4.258mil < 10mil) Between Pad Free-2(10835mil,4045mil) on Multi-Layer And Via (10755mil,4040mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.102mil < 10mil) Between Pad Free-2(10835mil,4045mil) on Multi-Layer And Via (10835mil,3960mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad Free-2(10835mil,4045mil) on Multi-Layer And Via (10835mil,4045mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (4.102mil < 10mil) Between Pad Free-2(10835mil,4045mil) on Multi-Layer And Via (10835mil,4125mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.249mil < 10mil) Between Pad Free-2(10835mil,4045mil) on Multi-Layer And Via (10920mil,4040mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.249mil < 10mil) Between Pad Free-2(7690mil,4045mil) on Multi-Layer And Via (7605mil,4040mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (4.258mil < 10mil) Between Pad Free-2(7690mil,4045mil) on Multi-Layer And Via (7685mil,4125mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.102mil < 10mil) Between Pad Free-2(7690mil,4045mil) on Multi-Layer And Via (7690mil,3960mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad Free-2(7690mil,4045mil) on Multi-Layer And Via (7690mil,4045mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (9.102mil < 10mil) Between Pad Free-2(7690mil,4045mil) on Multi-Layer And Via (7775mil,4045mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH1-1(7951.056mil,5502.442mil) on Multi-Layer And Via (7911.686mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH1-1(7951.056mil,5502.442mil) on Multi-Layer And Via (7951.056mil,5463.072mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH1-1(7951.056mil,5502.442mil) on Multi-Layer And Via (7951.056mil,5541.812mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH1-1(7951.056mil,5502.442mil) on Multi-Layer And Via (7990.426mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad T4CH1-2(8128.22mil,5522.126mil) on Multi-Layer And Via (8128.22mil,5522.126mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad T4CH1-3(8246.332mil,5522.126mil) on Multi-Layer And Via (8246.332mil,5522.126mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH1-4(8423.496mil,5502.442mil) on Multi-Layer And Via (8384.126mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH1-4(8423.496mil,5502.442mil) on Multi-Layer And Via (8423.496mil,5463.072mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH1-4(8423.496mil,5502.442mil) on Multi-Layer And Via (8423.496mil,5541.812mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH1-4(8423.496mil,5502.442mil) on Multi-Layer And Via (8462.866mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH2-1(8661.056mil,5502.442mil) on Multi-Layer And Via (8621.686mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH2-1(8661.056mil,5502.442mil) on Multi-Layer And Via (8661.056mil,5463.072mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH2-1(8661.056mil,5502.442mil) on Multi-Layer And Via (8661.056mil,5541.812mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH2-1(8661.056mil,5502.442mil) on Multi-Layer And Via (8700.426mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad T4CH2-2(8838.22mil,5522.126mil) on Multi-Layer And Via (8838.22mil,5522.126mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad T4CH2-3(8956.332mil,5522.126mil) on Multi-Layer And Via (8956.332mil,5522.126mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH2-4(9133.496mil,5502.442mil) on Multi-Layer And Via (9094.126mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH2-4(9133.496mil,5502.442mil) on Multi-Layer And Via (9133.496mil,5463.072mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH2-4(9133.496mil,5502.442mil) on Multi-Layer And Via (9133.496mil,5541.812mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH2-4(9133.496mil,5502.442mil) on Multi-Layer And Via (9172.866mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH3-1(9406.056mil,5502.442mil) on Multi-Layer And Via (9366.686mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH3-1(9406.056mil,5502.442mil) on Multi-Layer And Via (9406.056mil,5463.072mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH3-1(9406.056mil,5502.442mil) on Multi-Layer And Via (9406.056mil,5541.812mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH3-1(9406.056mil,5502.442mil) on Multi-Layer And Via (9445.426mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad T4CH3-2(9583.22mil,5522.126mil) on Multi-Layer And Via (9583.22mil,5522.126mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad T4CH3-3(9701.332mil,5522.126mil) on Multi-Layer And Via (9701.332mil,5522.126mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH3-4(9878.496mil,5502.442mil) on Multi-Layer And Via (9839.126mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH3-4(9878.496mil,5502.442mil) on Multi-Layer And Via (9878.496mil,5463.072mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH3-4(9878.496mil,5502.442mil) on Multi-Layer And Via (9878.496mil,5541.812mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH3-4(9878.496mil,5502.442mil) on Multi-Layer And Via (9917.866mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH4-1(10099.056mil,5502.442mil) on Multi-Layer And Via (10059.686mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH4-1(10099.056mil,5502.442mil) on Multi-Layer And Via (10099.056mil,5463.072mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH4-1(10099.056mil,5502.442mil) on Multi-Layer And Via (10099.056mil,5541.812mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH4-1(10099.056mil,5502.442mil) on Multi-Layer And Via (10138.426mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad T4CH4-2(10276.22mil,5522.126mil) on Multi-Layer And Via (10276.22mil,5522.126mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Pad T4CH4-3(10394.332mil,5522.126mil) on Multi-Layer And Via (10394.332mil,5522.126mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH4-4(10571.496mil,5502.442mil) on Multi-Layer And Via (10532.126mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH4-4(10571.496mil,5502.442mil) on Multi-Layer And Via (10571.496mil,5463.072mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH4-4(10571.496mil,5502.442mil) on Multi-Layer And Via (10571.496mil,5541.812mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (5.906mil < 10mil) Between Pad T4CH4-4(10571.496mil,5502.442mil) on Multi-Layer And Via (10610.866mil,5502.442mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.102mil < 10mil) Between Via (10750mil,6010mil) from Top Layer to Bottom Layer And Via (10835mil,6010mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (4.259mil < 10mil) Between Via (10755mil,4040mil) from Top Layer to Bottom Layer And Via (10835mil,4045mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.102mil < 10mil) Between Via (10835mil,3960mil) from Top Layer to Bottom Layer And Via (10835mil,4045mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (4.103mil < 10mil) Between Via (10835mil,4045mil) from Top Layer to Bottom Layer And Via (10835mil,4125mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.249mil < 10mil) Between Via (10835mil,4045mil) from Top Layer to Bottom Layer And Via (10920mil,4040mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.102mil < 10mil) Between Via (10835mil,5925mil) from Top Layer to Bottom Layer And Via (10835mil,6010mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.102mil < 10mil) Between Via (10835mil,6010mil) from Top Layer to Bottom Layer And Via (10835mil,6095mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.102mil < 10mil) Between Via (10835mil,6010mil) from Top Layer to Bottom Layer And Via (10920mil,6010mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.249mil < 10mil) Between Via (7605mil,4040mil) from Top Layer to Bottom Layer And Via (7690mil,4045mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (4.103mil < 10mil) Between Via (7610mil,6010mil) from Top Layer to Bottom Layer And Via (7690mil,6010mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (4.259mil < 10mil) Between Via (7685mil,4125mil) from Top Layer to Bottom Layer And Via (7690mil,4045mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.102mil < 10mil) Between Via (7690mil,3960mil) from Top Layer to Bottom Layer And Via (7690mil,4045mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.102mil < 10mil) Between Via (7690mil,4045mil) from Top Layer to Bottom Layer And Via (7775mil,4045mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.102mil < 10mil) Between Via (7690mil,5925mil) from Top Layer to Bottom Layer And Via (7690mil,6010mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (4.103mil < 10mil) Between Via (7690mil,6010mil) from Top Layer to Bottom Layer And Via (7690mil,6090mil) from Top Layer to Bottom Layer 
   Violation between Hole To Hole Clearance Constraint: (9.102mil < 10mil) Between Via (7690mil,6010mil) from Top Layer to Bottom Layer And Via (7775mil,6010mil) from Top Layer to Bottom Layer 
Rule Violations :66

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.921mil < 10mil) Between Pad C4-2(8775.001mil,4970mil) on Top Layer And Via (8815mil,4940mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.921mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN_L-1(9700mil,5995mil) on Bottom Layer And Pad CAN_L-2(9650mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN_L-2(9650mil,5995mil) on Bottom Layer And Pad CAN_L-3(9600mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN_L-3(9600mil,5995mil) on Bottom Layer And Pad CAN_L-4(9550mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN_L-4(9550mil,5995mil) on Bottom Layer And Pad CAN_L-5(9500mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CAN_L-5(9500mil,5995mil) on Bottom Layer And Pad CAN_L-6(9450mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CLK-1(8420mil,5995mil) on Bottom Layer And Pad CLK-2(8370mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CLK-2(8370mil,5995mil) on Bottom Layer And Pad CLK-3(8320mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad CLK-3(8320mil,5995mil) on Bottom Layer And Pad CLK-4(8270mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.025mil < 10mil) Between Pad R10-1(8310mil,4710.316mil) on Top Layer And Via (8264.684mil,4710.316mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.025mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.395mil < 10mil) Between Pad R15-1(9970mil,4770.314mil) on Top Layer And Via (10014.686mil,4770.314mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.395mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.393mil < 10mil) Between Pad R8-1(8510mil,4710.316mil) on Top Layer And Via (8460.316mil,4710.316mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.393mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.023mil < 10mil) Between Pad R9-1(8410mil,4710.314mil) on Top Layer And Via (8364.686mil,4710.314mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.023mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad T3CH1-1(10325mil,5995mil) on Bottom Layer And Pad T3CH1-2(10275mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad T3CH1-2(10275mil,5995mil) on Bottom Layer And Pad T3CH1-3(10225mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad T3CH1-3(10225mil,5995mil) on Bottom Layer And Pad T3CH1-4(10175mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad T3CH1-4(10175mil,5995mil) on Bottom Layer And Pad T3CH1-5(10125mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad T3CH1-5(10125mil,5995mil) on Bottom Layer And Pad T3CH1-6(10075mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad TX-1(9022.063mil,5995mil) on Bottom Layer And Pad TX-2(8972.063mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad TX-2(8972.063mil,5995mil) on Bottom Layer And Pad TX-3(8922.063mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad TX-3(8922.063mil,5995mil) on Bottom Layer And Pad TX-4(8872.063mil,5995mil) on Bottom Layer [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-1(9080.696mil,5108.81mil) on Top Layer And Pad U1-2(9094.616mil,5094.89mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-10(9205.97mil,4983.534mil) on Top Layer And Pad U1-11(9219.89mil,4969.616mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-10(9205.97mil,4983.534mil) on Top Layer And Pad U1-9(9192.052mil,4997.454mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-11(9219.89mil,4969.616mil) on Top Layer And Pad U1-12(9233.81mil,4955.696mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.106mil < 10mil) Between Pad U1-12(9233.81mil,4955.696mil) on Top Layer And Via (9245mil,4925mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.106mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-13(9306.19mil,4955.696mil) on Top Layer And Pad U1-14(9320.11mil,4969.616mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-14(9320.11mil,4969.616mil) on Top Layer And Pad U1-15(9334.03mil,4983.534mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-15(9334.03mil,4983.534mil) on Top Layer And Pad U1-16(9347.948mil,4997.454mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-16(9347.948mil,4997.454mil) on Top Layer And Pad U1-17(9361.868mil,5011.374mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-17(9361.868mil,5011.374mil) on Top Layer And Pad U1-18(9375.788mil,5025.292mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-18(9375.788mil,5025.292mil) on Top Layer And Pad U1-19(9389.708mil,5039.212mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-19(9389.708mil,5039.212mil) on Top Layer And Pad U1-20(9403.626mil,5053.132mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-2(9094.616mil,5094.89mil) on Top Layer And Pad U1-3(9108.534mil,5080.97mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-20(9403.626mil,5053.132mil) on Top Layer And Pad U1-21(9417.546mil,5067.052mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-21(9417.546mil,5067.052mil) on Top Layer And Pad U1-22(9431.466mil,5080.97mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-22(9431.466mil,5080.97mil) on Top Layer And Pad U1-23(9445.384mil,5094.89mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-23(9445.384mil,5094.89mil) on Top Layer And Pad U1-24(9459.304mil,5108.81mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-25(9459.304mil,5181.19mil) on Top Layer And Pad U1-26(9445.384mil,5195.11mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-26(9445.384mil,5195.11mil) on Top Layer And Pad U1-27(9431.466mil,5209.03mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-27(9431.466mil,5209.03mil) on Top Layer And Pad U1-28(9417.546mil,5222.948mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-28(9417.546mil,5222.948mil) on Top Layer And Pad U1-29(9403.626mil,5236.868mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-29(9403.626mil,5236.868mil) on Top Layer And Pad U1-30(9389.708mil,5250.788mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-3(9108.534mil,5080.97mil) on Top Layer And Pad U1-4(9122.454mil,5067.052mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-30(9389.708mil,5250.788mil) on Top Layer And Pad U1-31(9375.788mil,5264.706mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-31(9375.788mil,5264.706mil) on Top Layer And Pad U1-32(9361.868mil,5278.626mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-32(9361.868mil,5278.626mil) on Top Layer And Pad U1-33(9347.948mil,5292.546mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-33(9347.948mil,5292.546mil) on Top Layer And Pad U1-34(9334.03mil,5306.466mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-34(9334.03mil,5306.466mil) on Top Layer And Pad U1-35(9320.11mil,5320.384mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-35(9320.11mil,5320.384mil) on Top Layer And Pad U1-36(9306.19mil,5334.304mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-37(9233.81mil,5334.304mil) on Top Layer And Pad U1-38(9219.89mil,5320.384mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-38(9219.89mil,5320.384mil) on Top Layer And Pad U1-39(9205.97mil,5306.466mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-39(9205.97mil,5306.466mil) on Top Layer And Pad U1-40(9192.052mil,5292.546mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-4(9122.454mil,5067.052mil) on Top Layer And Pad U1-5(9136.374mil,5053.132mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-40(9192.052mil,5292.546mil) on Top Layer And Pad U1-41(9178.132mil,5278.626mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-41(9178.132mil,5278.626mil) on Top Layer And Pad U1-42(9164.212mil,5264.706mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-42(9164.212mil,5264.706mil) on Top Layer And Pad U1-43(9150.292mil,5250.788mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-43(9150.292mil,5250.788mil) on Top Layer And Pad U1-44(9136.374mil,5236.868mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-44(9136.374mil,5236.868mil) on Top Layer And Pad U1-45(9122.454mil,5222.948mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-45(9122.454mil,5222.948mil) on Top Layer And Pad U1-46(9108.534mil,5209.03mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-46(9108.534mil,5209.03mil) on Top Layer And Pad U1-47(9094.616mil,5195.11mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-47(9094.616mil,5195.11mil) on Top Layer And Pad U1-48(9080.696mil,5181.19mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-5(9136.374mil,5053.132mil) on Top Layer And Pad U1-6(9150.292mil,5039.212mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-6(9150.292mil,5039.212mil) on Top Layer And Pad U1-7(9164.212mil,5025.292mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.661mil < 10mil) Between Pad U1-7(9164.212mil,5025.292mil) on Top Layer And Pad U1-8(9178.132mil,5011.374mil) on Top Layer [Top Solder] Mask Sliver [4.661mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.662mil < 10mil) Between Pad U1-8(9178.132mil,5011.374mil) on Top Layer And Pad U1-9(9192.052mil,4997.454mil) on Top Layer [Top Solder] Mask Sliver [4.662mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.205mil < 10mil) Between Pad U4-4(10102.638mil,5180mil) on Top Layer And Via (10045mil,5180mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.205mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.107mil < 10mil) Between Pad V3.3-A(7704.684mil,4755mil) on Bottom Layer And Via (7665mil,4795mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [7.107mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.732mil < 10mil) Between Pad V3.3-A(7704.684mil,4755mil) on Bottom Layer And Via (7739.684mil,4715.316mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.732mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.21mil < 10mil) Between Pad V3.3-A(7706.184mil,4755mil) on Top Layer And Via (7665mil,4795mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.21mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.849mil < 10mil) Between Pad V3.3-A(7706.184mil,4755mil) on Top Layer And Via (7739.684mil,4715.316mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.849mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.088mil < 10mil) Between Pad V3.3-K(7766.814mil,4755mil) on Top Layer And Via (7739.684mil,4715.316mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.088mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.879mil < 10mil) Between Pad V3.3-K(7766.814mil,4755mil) on Top Layer And Via (7815mil,4755mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.879mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.914mil < 10mil) Between Pad Y1-2(8822.93mil,4852.07mil) on Top Layer And Via (8815mil,4940mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.914mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.83mil < 10mil) Between Track (10118.74mil,4371.26mil)(10118.74mil,4439.45mil) on Top Solder And Via (10059.686mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.83mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (10118.74mil,4371.26mil)(10118.74mil,4439.45mil) on Top Solder And Via (10177.796mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (10335.276mil,4169.724mil)(10335.276mil,4439.45mil) on Top Solder And Via (10276.22mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (10335.276mil,4169.724mil)(10335.276mil,4439.45mil) on Top Solder And Via (10394.332mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.386mil < 10mil) Between Track (10478mil,4165mil)(10478mil,4303mil) on Top Solder And Track (10551.812mil,4376.812mil)(10551.812mil,4439.45mil) on Top Solder [Top Solder] Mask Sliver [4.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (10551.812mil,4376.812mil)(10551.812mil,4439.45mil) on Top Solder And Via (10492.756mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.83mil < 10mil) Between Track (10551.812mil,4376.812mil)(10551.812mil,4439.45mil) on Top Solder And Via (10610.866mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.83mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3mil < 10mil) Between Track (10835mil,5215mil)(10835mil,5540mil) on Bottom Solder And Via (10930mil,5349.488mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (7970.74mil,4439.45mil)(7970.74mil,4498.504mil) on Top Solder And Via (7911.686mil,4557.56mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.833mil < 10mil) Between Track (7970.74mil,4439.45mil)(7970.74mil,4498.504mil) on Top Solder And Via (8029.796mil,4557.56mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.833mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (8187.276mil,4165mil)(8187.276mil,4439.45mil) on Top Solder And Via (8128.22mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (8187.276mil,4165mil)(8187.276mil,4439.45mil) on Top Solder And Via (8246.332mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.066mil < 10mil) Between Track (8330mil,4165mil)(8330mil,4235mil) on Top Solder And Track (8405mil,4310mil)(8405mil,4440.638mil) on Top Solder [Top Solder] Mask Sliver [6.066mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.848mil < 10mil) Between Track (8405mil,4310mil)(8405mil,4440.638mil) on Top Solder And Via (8344.756mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.848mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.15mil < 10mil) Between Track (8405mil,4310mil)(8405mil,4440.638mil) on Top Solder And Via (8462.866mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.15mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.784mil < 10mil) Between Track (8680mil,4400mil)(8680mil,4440.19mil) on Top Solder And Via (8621.686mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.783mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.838mil < 10mil) Between Track (8680mil,4400mil)(8680mil,4440.19mil) on Top Solder And Via (8739.796mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.838mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (8897.276mil,4169.724mil)(8897.276mil,4439.45mil) on Top Solder And Via (8838.22mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (8897.276mil,4169.724mil)(8897.276mil,4439.45mil) on Top Solder And Via (8956.332mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.386mil < 10mil) Between Track (9040mil,4165mil)(9040mil,4285mil) on Top Solder And Track (9113.812mil,4358.812mil)(9113.812mil,4439.45mil) on Top Solder [Top Solder] Mask Sliver [4.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (9113.812mil,4358.812mil)(9113.812mil,4439.45mil) on Top Solder And Via (9054.756mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.83mil < 10mil) Between Track (9113.812mil,4358.812mil)(9113.812mil,4439.45mil) on Top Solder And Via (9172.866mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.83mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.327mil < 10mil) Between Track (9425mil,4380mil)(9425mil,4445.19mil) on Top Solder And Via (9366.686mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.327mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.427mil < 10mil) Between Track (9425mil,4380mil)(9425mil,4445.19mil) on Top Solder And Via (9484.796mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.427mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (9642.276mil,4169.724mil)(9642.276mil,4439.45mil) on Top Solder And Via (9583.22mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (9642.276mil,4169.724mil)(9642.276mil,4439.45mil) on Top Solder And Via (9701.332mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.386mil < 10mil) Between Track (9786.188mil,4166.188mil)(9786.188mil,4311.188mil) on Top Solder And Track (9858.812mil,4439.45mil)(9860mil,4385mil) on Top Solder [Top Solder] Mask Sliver [4.386mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.832mil < 10mil) Between Track (9858.812mil,4439.45mil)(9860mil,4385mil) on Top Solder And Via (9799.756mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.831mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.83mil < 10mil) Between Track (9858.812mil,4439.45mil)(9860mil,4385mil) on Top Solder And Via (9917.866mil,4498.504mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.83mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.643mil < 10mil) Between Via (8179.227mil,5380mil) from Top Layer to Bottom Layer And Via (8215mil,5355mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.643mil] / [Bottom Solder] Mask Sliver [9.643mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.012mil < 10mil) Between Via (8180mil,5330mil) from Top Layer to Bottom Layer And Via (8215mil,5355mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.012mil] / [Bottom Solder] Mask Sliver [9.012mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.31mil < 10mil) Between Via (9385mil,5355mil) from Top Layer to Bottom Layer And Via (9410mil,5323.379mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.31mil] / [Bottom Solder] Mask Sliver [6.31mil]
Rule Violations :106

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (7.671mil < 10mil) Between Arc (10090.827mil,5363.268mil) on Top Overlay And Pad U4-1(10102.638mil,5330mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.671mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7884.646mil,4920.315mil) on Top Overlay And Pad C1-1(7900mil,4934.686mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (7884.646mil,5009.685mil) on Top Overlay And Pad C1-2(7900mil,4995.316mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7915.354mil,4920.315mil) on Top Overlay And Pad C1-1(7900mil,4934.686mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7915.354mil,5009.685mil) on Top Overlay And Pad C1-2(7900mil,4995.316mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7980.315mil,4819.646mil) on Top Overlay And Pad C3-1(7994.686mil,4835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7980.315mil,4850.354mil) on Top Overlay And Pad C3-1(7994.686mil,4835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (7999.646mil,4920.315mil) on Top Overlay And Pad C2-2(8015mil,4934.684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (7999.646mil,5009.685mil) on Top Overlay And Pad C2-1(8015mil,4995.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (8030.354mil,4920.315mil) on Top Overlay And Pad C2-2(8015mil,4934.684mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8030.354mil,5009.685mil) on Top Overlay And Pad C2-1(8015mil,4995.314mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8069.685mil,4819.646mil) on Top Overlay And Pad C3-2(8055.316mil,4835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (8069.685mil,4850.354mil) on Top Overlay And Pad C3-2(8055.316mil,4835mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8700mil,4954.646mil) on Top Overlay And Pad C4-1(8714.371mil,4970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8700mil,4985.354mil) on Top Overlay And Pad C4-1(8714.371mil,4970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8700mil,5114.646mil) on Top Overlay And Pad C9-1(8714.371mil,5130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8700mil,5145.354mil) on Top Overlay And Pad C9-1(8714.371mil,5130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8789.37mil,4954.646mil) on Top Overlay And Pad C4-2(8775.001mil,4970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (8789.37mil,4985.354mil) on Top Overlay And Pad C4-2(8775.001mil,4970mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8789.37mil,5114.646mil) on Top Overlay And Pad C9-2(8775.001mil,5130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (8789.37mil,5145.354mil) on Top Overlay And Pad C9-2(8775.001mil,5130mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8860.315mil,5179.646mil) on Top Overlay And Pad C7-1(8874.686mil,5195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8860.315mil,5210.354mil) on Top Overlay And Pad C7-1(8874.686mil,5195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8882.546mil,5020.74mil) on Top Overlay And Pad C10-1(8903.565mil,5021.435mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (8904.26mil,5042.454mil) on Top Overlay And Pad C10-1(8903.565mil,5021.435mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8945.74mil,4957.546mil) on Top Overlay And Pad C10-2(8946.437mil,4978.563mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8949.685mil,5179.646mil) on Top Overlay And Pad C7-2(8935.316mil,5195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (8949.685mil,5210.354mil) on Top Overlay And Pad C7-2(8935.316mil,5195mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (8967.454mil,4979.26mil) on Top Overlay And Pad C10-2(8946.437mil,4978.563mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9027.546mil,4890.74mil) on Top Overlay And Pad C11-1(9048.565mil,4891.435mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9049.26mil,4912.454mil) on Top Overlay And Pad C11-1(9048.565mil,4891.435mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9090.74mil,4827.546mil) on Top Overlay And Pad C11-2(9091.437mil,4848.563mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9112.454mil,4849.26mil) on Top Overlay And Pad C11-2(9091.437mil,4848.563mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9295.315mil,4784.646mil) on Top Overlay And Pad C6-1(9309.686mil,4800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9295.315mil,4815.354mil) on Top Overlay And Pad C6-1(9309.686mil,4800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9384.685mil,4784.646mil) on Top Overlay And Pad C6-2(9370.316mil,4800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (9384.685mil,4815.354mil) on Top Overlay And Pad C6-2(9370.316mil,4800mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9440.315mil,4679.646mil) on Top Overlay And Pad C5-1(9454.686mil,4695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9440.315mil,4710.354mil) on Top Overlay And Pad C5-1(9454.686mil,4695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9529.685mil,4679.646mil) on Top Overlay And Pad C5-2(9515.316mil,4695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (9529.685mil,4710.354mil) on Top Overlay And Pad C5-2(9515.316mil,4695mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9600.315mil,5324.646mil) on Top Overlay And Pad C8-1(9614.686mil,5340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.244mil < 10mil) Between Arc (9600.315mil,5355.354mil) on Top Overlay And Pad C8-1(9614.686mil,5340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.243mil < 10mil) Between Arc (9689.685mil,5324.646mil) on Top Overlay And Pad C8-2(9675.316mil,5340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.242mil < 10mil) Between Arc (9689.685mil,5355.354mil) on Top Overlay And Pad C8-2(9675.316mil,5340mil) on Top Layer [Top Overlay] to [Top Solder] clearance [6.243mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C10-1(8903.565mil,5021.435mil) on Top Layer And Track (8871.411mil,5009.604mil)(8891.872mil,4989.143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C10-1(8903.565mil,5021.435mil) on Top Layer And Track (8871.411mil,5031.875mil)(8893.125mil,5053.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-1(8903.565mil,5021.435mil) on Top Layer And Track (8915.396mil,5053.589mil)(8935.857mil,5033.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C10-2(8946.437mil,4978.563mil) on Top Layer And Track (8914.143mil,4966.872mil)(8934.605mil,4946.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(8946.437mil,4978.563mil) on Top Layer And Track (8956.876mil,4946.41mil)(8978.59mil,4968.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C10-2(8946.437mil,4978.563mil) on Top Layer And Track (8958.128mil,5010.857mil)(8978.59mil,4990.395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C1-1(7900mil,4934.686mil) on Top Layer And Track (7868.898mil,4920.316mil)(7868.898mil,4949.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1-1(7900mil,4934.686mil) on Top Layer And Track (7884.646mil,4904.568mil)(7915.354mil,4904.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-1(7900mil,4934.686mil) on Top Layer And Track (7931.102mil,4920.316mil)(7931.102mil,4949.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C11-1(9048.565mil,4891.435mil) on Top Layer And Track (9016.411mil,4879.604mil)(9036.872mil,4859.143mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C11-1(9048.565mil,4891.435mil) on Top Layer And Track (9016.411mil,4901.875mil)(9038.125mil,4923.589mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-1(9048.565mil,4891.435mil) on Top Layer And Track (9060.396mil,4923.589mil)(9080.857mil,4903.128mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C11-2(9091.437mil,4848.563mil) on Top Layer And Track (9059.143mil,4836.872mil)(9079.605mil,4816.41mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(9091.437mil,4848.563mil) on Top Layer And Track (9101.876mil,4816.41mil)(9123.59mil,4838.124mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C11-2(9091.437mil,4848.563mil) on Top Layer And Track (9103.128mil,4880.857mil)(9123.59mil,4860.395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C1-2(7900mil,4995.316mil) on Top Layer And Track (7868.898mil,4980.748mil)(7868.898mil,5009.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(7900mil,4995.316mil) on Top Layer And Track (7884.646mil,5025.434mil)(7915.354mil,5025.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C1-2(7900mil,4995.316mil) on Top Layer And Track (7931.102mil,4980.748mil)(7931.102mil,5009.686mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-1(8015mil,4995.314mil) on Top Layer And Track (7983.898mil,4980.748mil)(7983.898mil,5009.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(8015mil,4995.314mil) on Top Layer And Track (7999.646mil,5025.432mil)(8030.354mil,5025.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-1(8015mil,4995.314mil) on Top Layer And Track (8046.102mil,4980.748mil)(8046.102mil,5009.684mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad C2-2(8015mil,4934.684mil) on Top Layer And Track (7983.898mil,4920.314mil)(7983.898mil,4949.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C2-2(8015mil,4934.684mil) on Top Layer And Track (7999.646mil,4904.566mil)(8030.354mil,4904.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C2-2(8015mil,4934.684mil) on Top Layer And Track (8046.102mil,4920.314mil)(8046.102mil,4949.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3-1(7994.686mil,4835mil) on Top Layer And Track (7964.568mil,4819.646mil)(7964.568mil,4850.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C3-1(7994.686mil,4835mil) on Top Layer And Track (7980.316mil,4803.898mil)(8009.252mil,4803.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-1(7994.686mil,4835mil) on Top Layer And Track (7980.316mil,4866.102mil)(8009.252mil,4866.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C3-2(8055.316mil,4835mil) on Top Layer And Track (8040.748mil,4803.898mil)(8069.686mil,4803.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(8055.316mil,4835mil) on Top Layer And Track (8040.748mil,4866.102mil)(8069.686mil,4866.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C3-2(8055.316mil,4835mil) on Top Layer And Track (8085.434mil,4819.646mil)(8085.434mil,4850.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4-1(8714.371mil,4970mil) on Top Layer And Track (8684.253mil,4954.646mil)(8684.253mil,4985.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C4-1(8714.371mil,4970mil) on Top Layer And Track (8700.001mil,4938.898mil)(8728.937mil,4938.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-1(8714.371mil,4970mil) on Top Layer And Track (8700.001mil,5001.102mil)(8728.937mil,5001.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C4-2(8775.001mil,4970mil) on Top Layer And Track (8760.433mil,4938.898mil)(8789.371mil,4938.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(8775.001mil,4970mil) on Top Layer And Track (8760.433mil,5001.102mil)(8789.371mil,5001.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C4-2(8775.001mil,4970mil) on Top Layer And Track (8805.119mil,4954.646mil)(8805.119mil,4985.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5-1(9454.686mil,4695mil) on Top Layer And Track (9424.568mil,4679.646mil)(9424.568mil,4710.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C5-1(9454.686mil,4695mil) on Top Layer And Track (9440.316mil,4663.898mil)(9469.252mil,4663.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-1(9454.686mil,4695mil) on Top Layer And Track (9440.316mil,4726.102mil)(9469.252mil,4726.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C5-2(9515.316mil,4695mil) on Top Layer And Track (9500.748mil,4663.898mil)(9529.686mil,4663.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(9515.316mil,4695mil) on Top Layer And Track (9500.748mil,4726.102mil)(9529.686mil,4726.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C5-2(9515.316mil,4695mil) on Top Layer And Track (9545.434mil,4679.646mil)(9545.434mil,4710.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6-1(9309.686mil,4800mil) on Top Layer And Track (9279.568mil,4784.646mil)(9279.568mil,4815.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C6-1(9309.686mil,4800mil) on Top Layer And Track (9295.316mil,4768.898mil)(9324.252mil,4768.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-1(9309.686mil,4800mil) on Top Layer And Track (9295.316mil,4831.102mil)(9324.252mil,4831.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C6-2(9370.316mil,4800mil) on Top Layer And Track (9355.748mil,4768.898mil)(9384.686mil,4768.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(9370.316mil,4800mil) on Top Layer And Track (9355.748mil,4831.102mil)(9384.686mil,4831.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C6-2(9370.316mil,4800mil) on Top Layer And Track (9400.434mil,4784.646mil)(9400.434mil,4815.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C7-1(8874.686mil,5195mil) on Top Layer And Track (8844.568mil,5179.646mil)(8844.568mil,5210.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C7-1(8874.686mil,5195mil) on Top Layer And Track (8860.316mil,5163.898mil)(8889.252mil,5163.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-1(8874.686mil,5195mil) on Top Layer And Track (8860.316mil,5226.102mil)(8889.252mil,5226.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C7-2(8935.316mil,5195mil) on Top Layer And Track (8920.748mil,5163.898mil)(8949.686mil,5163.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(8935.316mil,5195mil) on Top Layer And Track (8920.748mil,5226.102mil)(8949.686mil,5226.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C7-2(8935.316mil,5195mil) on Top Layer And Track (8965.434mil,5179.646mil)(8965.434mil,5210.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C8-1(9614.686mil,5340mil) on Top Layer And Track (9584.568mil,5324.646mil)(9584.568mil,5355.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C8-1(9614.686mil,5340mil) on Top Layer And Track (9600.316mil,5308.898mil)(9629.252mil,5308.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-1(9614.686mil,5340mil) on Top Layer And Track (9600.316mil,5371.102mil)(9629.252mil,5371.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C8-2(9675.316mil,5340mil) on Top Layer And Track (9660.748mil,5308.898mil)(9689.686mil,5308.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(9675.316mil,5340mil) on Top Layer And Track (9660.748mil,5371.102mil)(9689.686mil,5371.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C8-2(9675.316mil,5340mil) on Top Layer And Track (9705.434mil,5324.646mil)(9705.434mil,5355.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C9-1(8714.371mil,5130mil) on Top Layer And Track (8684.253mil,5114.646mil)(8684.253mil,5145.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad C9-1(8714.371mil,5130mil) on Top Layer And Track (8700.001mil,5098.898mil)(8728.937mil,5098.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-1(8714.371mil,5130mil) on Top Layer And Track (8700.001mil,5161.102mil)(8728.937mil,5161.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad C9-2(8775.001mil,5130mil) on Top Layer And Track (8760.433mil,5098.898mil)(8789.371mil,5098.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(8775.001mil,5130mil) on Top Layer And Track (8760.433mil,5161.102mil)(8789.371mil,5161.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad C9-2(8775.001mil,5130mil) on Top Layer And Track (8805.119mil,5114.646mil)(8805.119mil,5145.354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.945mil < 10mil) Between Pad CAN_L-0(9350mil,6120mil) on Bottom Layer And Track (9304mil,6048mil)(9397mil,6048mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad CAN_L-0(9350mil,6120mil) on Bottom Layer And Track (9304mil,6057mil)(9304mil,6048mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.966mil < 10mil) Between Pad CAN_L-0(9350mil,6120mil) on Bottom Layer And Track (9397mil,6025mil)(9397mil,6048mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Pad CAN_L-0(9350mil,6120mil) on Bottom Layer And Track (9407mil,6180mil)(9742mil,6180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad CAN_L-0(9800mil,6120mil) on Bottom Layer And Track (9407mil,6180mil)(9742mil,6180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad CAN_L-0(9800mil,6120mil) on Bottom Layer And Track (9754mil,6046mil)(9754mil,6025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad CAN_L-0(9800mil,6120mil) on Bottom Layer And Track (9754mil,6046mil)(9847mil,6046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad CAN_L-0(9800mil,6120mil) on Bottom Layer And Track (9847mil,6046mil)(9847mil,6054mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.004mil < 10mil) Between Pad CAN_L-1(9700mil,5995mil) on Bottom Layer And Text "CAN_L" (9710mil,5955mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad CAN_L-1(9700mil,5995mil) on Bottom Layer And Track (9727mil,6025mil)(9754mil,6025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.38mil < 10mil) Between Pad CAN_L-2(9650mil,5995mil) on Bottom Layer And Text "CAN_H" (9655mil,5953.624mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.38mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.011mil < 10mil) Between Pad CAN_L-3(9600mil,5995mil) on Bottom Layer And Text "GND" (9600mil,5935mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.011mil < 10mil) Between Pad CAN_L-4(9550mil,5995mil) on Bottom Layer And Text "GND" (9600mil,5935mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.49mil < 10mil) Between Pad CAN_L-6(9450mil,5995mil) on Bottom Layer And Track (9397mil,6025mil)(9424mil,6025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.748mil < 10mil) Between Pad CLK-0(8166.197mil,6121.937mil) on Bottom Layer And Track (8122.425mil,6056.134mil)(8122.425mil,6047.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad CLK-0(8166.197mil,6121.937mil) on Bottom Layer And Track (8225.252mil,6180mil)(8462mil,6180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad CLK-0(8520mil,6120mil) on Bottom Layer And Track (8225.252mil,6180mil)(8462mil,6180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad CLK-0(8520mil,6120mil) on Bottom Layer And Track (8474mil,6046mil)(8474mil,6025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad CLK-0(8520mil,6120mil) on Bottom Layer And Track (8474mil,6046mil)(8567mil,6046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad CLK-0(8520mil,6120mil) on Bottom Layer And Track (8567mil,6046mil)(8567mil,6054mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad CLK-1(8420mil,5995mil) on Bottom Layer And Track (8447mil,6025mil)(8474mil,6025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.236mil < 10mil) Between Pad CLK-4(8270mil,5995mil) on Bottom Layer And Track (8215.425mil,6024.134mil)(8242.425mil,6024.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.513mil < 10mil) Between Pad F1-1(8140mil,5014.37mil) on Top Layer And Track (8114.409mil,4975mil)(8165.591mil,4975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.513mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad F1-2(8140mil,4935.63mil) on Top Layer And Text "U2" (8105mil,4880mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad F1-2(8140mil,4935.63mil) on Top Layer And Track (8114.409mil,4975mil)(8165.591mil,4975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-1(9220.63mil,4805mil) on Top Layer And Track (9129.882mil,4773.898mil)(9250.748mil,4773.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-1(9220.63mil,4805mil) on Top Layer And Track (9129.882mil,4836.102mil)(9250.748mil,4836.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-1(9220.63mil,4805mil) on Top Layer And Track (9250.748mil,4773.898mil)(9250.748mil,4836.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-2(9160mil,4805mil) on Top Layer And Track (9129.882mil,4773.898mil)(9129.882mil,4836.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-2(9160mil,4805mil) on Top Layer And Track (9129.882mil,4773.898mil)(9250.748mil,4773.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB1-2(9160mil,4805mil) on Top Layer And Track (9129.882mil,4836.102mil)(9250.748mil,4836.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB2-1(9515.315mil,4800mil) on Top Layer And Track (9424.567mil,4768.898mil)(9545.433mil,4768.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB2-1(9515.315mil,4800mil) on Top Layer And Track (9424.567mil,4831.102mil)(9545.433mil,4831.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB2-1(9515.315mil,4800mil) on Top Layer And Track (9545.433mil,4768.898mil)(9545.433mil,4831.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB2-2(9454.685mil,4800mil) on Top Layer And Track (9424.567mil,4768.898mil)(9424.567mil,4831.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB2-2(9454.685mil,4800mil) on Top Layer And Track (9424.567mil,4768.898mil)(9545.433mil,4768.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad FB2-2(9454.685mil,4800mil) on Top Layer And Track (9424.567mil,4831.102mil)(9545.433mil,4831.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad LED-A(7704.684mil,4655mil) on Top Layer And Track (7674.566mil,4623.898mil)(7674.566mil,4686.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad LED-A(7704.684mil,4655mil) on Top Layer And Track (7674.566mil,4623.898mil)(7719.252mil,4623.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad LED-A(7704.684mil,4655mil) on Top Layer And Track (7674.566mil,4686.102mil)(7719.252mil,4686.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad LED-A(7705mil,4655mil) on Bottom Layer And Track (7674.882mil,4623.898mil)(7674.882mil,4686.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad LED-A(7705mil,4655mil) on Bottom Layer And Track (7674.882mil,4623.898mil)(7719.568mil,4623.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad LED-A(7705mil,4655mil) on Bottom Layer And Track (7674.882mil,4686.102mil)(7719.568mil,4686.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad LED-K(7765.314mil,4655mil) on Top Layer And Track (7750.748mil,4623.898mil)(7786.182mil,4623.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad LED-K(7765.314mil,4655mil) on Top Layer And Track (7750.748mil,4686.102mil)(7786.182mil,4686.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad LED-K(7765.314mil,4655mil) on Top Layer And Track (7786.182mil,4623.898mil)(7794.056mil,4631.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad LED-K(7765.314mil,4655mil) on Top Layer And Track (7786.182mil,4686.102mil)(7794.056mil,4678.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad LED-K(7765.314mil,4655mil) on Top Layer And Track (7794.056mil,4631.496mil)(7794.056mil,4678.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad LED-K(7765.63mil,4655mil) on Bottom Layer And Track (7751.064mil,4623.898mil)(7786.498mil,4623.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad LED-K(7765.63mil,4655mil) on Bottom Layer And Track (7751.064mil,4686.102mil)(7786.498mil,4686.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad LED-K(7765.63mil,4655mil) on Bottom Layer And Track (7786.498mil,4623.898mil)(7794.372mil,4631.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad LED-K(7765.63mil,4655mil) on Bottom Layer And Track (7786.498mil,4686.102mil)(7794.372mil,4678.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad LED-K(7765.63mil,4655mil) on Bottom Layer And Track (7794.372mil,4631.496mil)(7794.372mil,4678.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Pad P3-1(10202mil,4165mil) on Multi-Layer And Track (10271mil,4225mil)(10272mil,4070mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.549mil < 10mil) Between Pad P3-2(10340mil,4165mil) on Multi-Layer And Track (10271mil,4225mil)(10272mil,4070mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Pad P4-1(9509mil,4165mil) on Multi-Layer And Track (9578mil,4225mil)(9579mil,4070mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.549mil < 10mil) Between Pad P4-2(9647mil,4165mil) on Multi-Layer And Track (9578mil,4225mil)(9579mil,4070mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Pad P5-1(8764mil,4165mil) on Multi-Layer And Track (8833mil,4225mil)(8834mil,4070mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.549mil < 10mil) Between Pad P5-2(8902mil,4165mil) on Multi-Layer And Track (8833mil,4225mil)(8834mil,4070mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.603mil < 10mil) Between Pad P6-1(8054mil,4165mil) on Multi-Layer And Track (8123mil,4225mil)(8124mil,4070mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.603mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.549mil < 10mil) Between Pad P6-2(8192mil,4165mil) on Multi-Layer And Track (8123mil,4225mil)(8124mil,4070mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.549mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(8310mil,4710.316mil) on Top Layer And Track (8278.898mil,4695.75mil)(8278.898mil,4740.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(8310mil,4710.316mil) on Top Layer And Track (8278.898mil,4740.434mil)(8341.102mil,4740.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-1(8310mil,4710.316mil) on Top Layer And Track (8341.102mil,4695.75mil)(8341.102mil,4740.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R10-2(8310mil,4649.686mil) on Top Layer And Track (8278.898mil,4619.568mil)(8278.898mil,4664.254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(8310mil,4649.686mil) on Top Layer And Track (8278.898mil,4619.568mil)(8341.102mil,4619.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R10-2(8310mil,4649.686mil) on Top Layer And Track (8341.102mil,4619.568mil)(8341.102mil,4664.254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(8714.37mil,5255mil) on Top Layer And Track (8684.252mil,5223.898mil)(8684.252mil,5286.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R1-1(8714.37mil,5255mil) on Top Layer And Track (8684.252mil,5223.898mil)(8728.936mil,5223.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-1(8714.37mil,5255mil) on Top Layer And Track (8684.252mil,5286.102mil)(8728.936mil,5286.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(9920mil,5225.314mil) on Top Layer And Track (9888.898mil,5210.748mil)(9888.898mil,5255.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(9920mil,5225.314mil) on Top Layer And Track (9888.898mil,5255.432mil)(9951.102mil,5255.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-1(9920mil,5225.314mil) on Top Layer And Track (9951.102mil,5210.748mil)(9951.102mil,5255.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R11-2(9920mil,5164.684mil) on Top Layer And Track (9888.898mil,5134.566mil)(9888.898mil,5179.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(9920mil,5164.684mil) on Top Layer And Track (9888.898mil,5134.566mil)(9951.102mil,5134.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R11-2(9920mil,5164.684mil) on Top Layer And Track (9951.102mil,5134.566mil)(9951.102mil,5179.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(8775mil,5255mil) on Top Layer And Track (8760.432mil,5223.898mil)(8805.118mil,5223.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(8775mil,5255mil) on Top Layer And Track (8760.432mil,5286.102mil)(8805.118mil,5286.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R1-2(8775mil,5255mil) on Top Layer And Track (8805.118mil,5223.898mil)(8805.118mil,5286.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(9820mil,5225.314mil) on Top Layer And Track (9788.898mil,5210.748mil)(9788.898mil,5255.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(9820mil,5225.314mil) on Top Layer And Track (9788.898mil,5255.432mil)(9851.102mil,5255.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-1(9820mil,5225.314mil) on Top Layer And Track (9851.102mil,5210.748mil)(9851.102mil,5255.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R12-2(9820mil,5164.684mil) on Top Layer And Track (9788.898mil,5134.566mil)(9788.898mil,5179.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(9820mil,5164.684mil) on Top Layer And Track (9788.898mil,5134.566mil)(9851.102mil,5134.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R12-2(9820mil,5164.684mil) on Top Layer And Track (9851.102mil,5134.566mil)(9851.102mil,5179.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(9720mil,5225.314mil) on Top Layer And Track (9688.898mil,5210.748mil)(9688.898mil,5255.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(9720mil,5225.314mil) on Top Layer And Track (9688.898mil,5255.432mil)(9751.102mil,5255.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-1(9720mil,5225.314mil) on Top Layer And Track (9751.102mil,5210.748mil)(9751.102mil,5255.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R13-2(9720mil,5164.684mil) on Top Layer And Track (9688.898mil,5134.566mil)(9688.898mil,5179.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-2(9720mil,5164.684mil) on Top Layer And Track (9688.898mil,5134.566mil)(9751.102mil,5134.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R13-2(9720mil,5164.684mil) on Top Layer And Track (9751.102mil,5134.566mil)(9751.102mil,5179.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(9620mil,5225.314mil) on Top Layer And Track (9588.898mil,5210.748mil)(9588.898mil,5255.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(9620mil,5225.314mil) on Top Layer And Track (9588.898mil,5255.432mil)(9651.102mil,5255.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-1(9620mil,5225.314mil) on Top Layer And Track (9651.102mil,5210.748mil)(9651.102mil,5255.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R14-2(9620mil,5164.684mil) on Top Layer And Track (9588.898mil,5134.566mil)(9588.898mil,5179.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-2(9620mil,5164.684mil) on Top Layer And Track (9588.898mil,5134.566mil)(9651.102mil,5134.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R14-2(9620mil,5164.684mil) on Top Layer And Track (9651.102mil,5134.566mil)(9651.102mil,5179.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(9970mil,4770.314mil) on Top Layer And Track (10001.102mil,4755.748mil)(10001.102mil,4800.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(9970mil,4770.314mil) on Top Layer And Track (9938.898mil,4755.748mil)(9938.898mil,4800.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-1(9970mil,4770.314mil) on Top Layer And Track (9938.898mil,4800.432mil)(10001.102mil,4800.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(9970mil,4709.684mil) on Top Layer And Track (10001.102mil,4679.566mil)(10001.102mil,4724.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R15-2(9970mil,4709.684mil) on Top Layer And Track (9938.898mil,4679.566mil)(10001.102mil,4679.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R15-2(9970mil,4709.684mil) on Top Layer And Track (9938.898mil,4679.566mil)(9938.898mil,4724.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(9870mil,4770mil) on Top Layer And Track (9838.898mil,4755.434mil)(9838.898mil,4800.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(9870mil,4770mil) on Top Layer And Track (9838.898mil,4800.118mil)(9901.102mil,4800.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-1(9870mil,4770mil) on Top Layer And Track (9901.102mil,4755.434mil)(9901.102mil,4800.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R16-2(9870mil,4709.37mil) on Top Layer And Track (9838.898mil,4679.252mil)(9838.898mil,4723.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(9870mil,4709.37mil) on Top Layer And Track (9838.898mil,4679.252mil)(9901.102mil,4679.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R16-2(9870mil,4709.37mil) on Top Layer And Track (9901.102mil,4679.252mil)(9901.102mil,4723.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(9770mil,4770mil) on Top Layer And Track (9738.898mil,4755.434mil)(9738.898mil,4800.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(9770mil,4770mil) on Top Layer And Track (9738.898mil,4800.118mil)(9801.102mil,4800.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-1(9770mil,4770mil) on Top Layer And Track (9801.102mil,4755.434mil)(9801.102mil,4800.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R17-2(9770mil,4709.37mil) on Top Layer And Track (9738.898mil,4679.252mil)(9738.898mil,4723.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(9770mil,4709.37mil) on Top Layer And Track (9738.898mil,4679.252mil)(9801.102mil,4679.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R17-2(9770mil,4709.37mil) on Top Layer And Track (9801.102mil,4679.252mil)(9801.102mil,4723.938mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(9670mil,4770.314mil) on Top Layer And Track (9638.898mil,4755.748mil)(9638.898mil,4800.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(9670mil,4770.314mil) on Top Layer And Track (9638.898mil,4800.432mil)(9701.102mil,4800.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-1(9670mil,4770.314mil) on Top Layer And Track (9701.102mil,4755.748mil)(9701.102mil,4800.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R18-2(9670mil,4709.684mil) on Top Layer And Track (9638.898mil,4679.566mil)(9638.898mil,4724.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-2(9670mil,4709.684mil) on Top Layer And Track (9638.898mil,4679.566mil)(9701.102mil,4679.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R18-2(9670mil,4709.684mil) on Top Layer And Track (9701.102mil,4679.566mil)(9701.102mil,4724.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(8775mil,5050mil) on Top Layer And Track (8760.434mil,5018.898mil)(8805.118mil,5018.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(8775mil,5050mil) on Top Layer And Track (8760.434mil,5081.102mil)(8805.118mil,5081.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-1(8775mil,5050mil) on Top Layer And Track (8805.118mil,5018.898mil)(8805.118mil,5081.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(8714.37mil,5050mil) on Top Layer And Track (8684.252mil,5018.898mil)(8684.252mil,5081.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R19-2(8714.37mil,5050mil) on Top Layer And Track (8684.252mil,5018.898mil)(8728.938mil,5018.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R19-2(8714.37mil,5050mil) on Top Layer And Track (8684.252mil,5081.102mil)(8728.938mil,5081.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(7994.686mil,4635mil) on Top Layer And Track (7964.568mil,4603.898mil)(7964.568mil,4666.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R20-1(7994.686mil,4635mil) on Top Layer And Track (7964.568mil,4603.898mil)(8009.252mil,4603.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-1(7994.686mil,4635mil) on Top Layer And Track (7964.568mil,4666.102mil)(8009.252mil,4666.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(8055.316mil,4635mil) on Top Layer And Track (8040.748mil,4603.898mil)(8085.434mil,4603.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(8055.316mil,4635mil) on Top Layer And Track (8040.748mil,4666.102mil)(8085.434mil,4666.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R20-2(8055.316mil,4635mil) on Top Layer And Track (8085.434mil,4603.898mil)(8085.434mil,4666.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(8055.314mil,4740mil) on Top Layer And Track (8040.748mil,4708.898mil)(8085.432mil,4708.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(8055.314mil,4740mil) on Top Layer And Track (8040.748mil,4771.102mil)(8085.432mil,4771.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-1(8055.314mil,4740mil) on Top Layer And Track (8085.432mil,4708.898mil)(8085.432mil,4771.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(10500mil,5290.314mil) on Top Layer And Track (10468.898mil,5275.748mil)(10468.898mil,5320.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(10500mil,5290.314mil) on Top Layer And Track (10468.898mil,5320.432mil)(10531.102mil,5320.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-1(10500mil,5290.314mil) on Top Layer And Track (10531.102mil,5275.748mil)(10531.102mil,5320.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R21-2(10500mil,5229.684mil) on Top Layer And Track (10468.898mil,5199.566mil)(10468.898mil,5244.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-2(10500mil,5229.684mil) on Top Layer And Track (10468.898mil,5199.566mil)(10531.102mil,5199.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R21-2(10500mil,5229.684mil) on Top Layer And Track (10531.102mil,5199.566mil)(10531.102mil,5244.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(7994.684mil,4740mil) on Top Layer And Track (7964.566mil,4708.898mil)(7964.566mil,4771.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R2-2(7994.684mil,4740mil) on Top Layer And Track (7964.566mil,4708.898mil)(8009.252mil,4708.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R2-2(7994.684mil,4740mil) on Top Layer And Track (7964.566mil,4771.102mil)(8009.252mil,4771.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(10794.372mil,4765mil) on Top Layer And Track (10764.254mil,4733.898mil)(10764.254mil,4796.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.452mil < 10mil) Between Pad R22-1(10794.372mil,4765mil) on Top Layer And Track (10764.254mil,4733.898mil)(10808.938mil,4733.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-1(10794.372mil,4765mil) on Top Layer And Track (10764.254mil,4796.102mil)(10808.938mil,4796.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-2(10855.002mil,4765mil) on Top Layer And Track (10840.434mil,4733.898mil)(10885.12mil,4733.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-2(10855.002mil,4765mil) on Top Layer And Track (10840.434mil,4796.102mil)(10885.12mil,4796.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R22-2(10855.002mil,4765mil) on Top Layer And Track (10885.12mil,4733.898mil)(10885.12mil,4796.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(8560mil,5160.314mil) on Top Layer And Track (8528.898mil,5145.748mil)(8528.898mil,5190.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(8560mil,5160.314mil) on Top Layer And Track (8528.898mil,5190.432mil)(8591.102mil,5190.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-1(8560mil,5160.314mil) on Top Layer And Track (8591.102mil,5145.748mil)(8591.102mil,5190.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R3-2(8560mil,5099.684mil) on Top Layer And Track (8528.898mil,5069.566mil)(8528.898mil,5114.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(8560mil,5099.684mil) on Top Layer And Track (8528.898mil,5069.566mil)(8591.102mil,5069.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R3-2(8560mil,5099.684mil) on Top Layer And Track (8591.102mil,5069.566mil)(8591.102mil,5114.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(8460mil,5160.314mil) on Top Layer And Track (8428.898mil,5145.748mil)(8428.898mil,5190.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(8460mil,5160.314mil) on Top Layer And Track (8428.898mil,5190.432mil)(8491.102mil,5190.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-1(8460mil,5160.314mil) on Top Layer And Track (8491.102mil,5145.748mil)(8491.102mil,5190.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R4-2(8460mil,5099.684mil) on Top Layer And Track (8428.898mil,5069.566mil)(8428.898mil,5114.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(8460mil,5099.684mil) on Top Layer And Track (8428.898mil,5069.566mil)(8491.102mil,5069.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R4-2(8460mil,5099.684mil) on Top Layer And Track (8491.102mil,5069.566mil)(8491.102mil,5114.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(8360mil,5160.314mil) on Top Layer And Track (8328.898mil,5145.748mil)(8328.898mil,5190.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(8360mil,5160.314mil) on Top Layer And Track (8328.898mil,5190.432mil)(8391.102mil,5190.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-1(8360mil,5160.314mil) on Top Layer And Track (8391.102mil,5145.748mil)(8391.102mil,5190.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R5-2(8360mil,5099.684mil) on Top Layer And Track (8328.898mil,5069.566mil)(8328.898mil,5114.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(8360mil,5099.684mil) on Top Layer And Track (8328.898mil,5069.566mil)(8391.102mil,5069.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R5-2(8360mil,5099.684mil) on Top Layer And Track (8391.102mil,5069.566mil)(8391.102mil,5114.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(8260mil,5160.314mil) on Top Layer And Track (8228.898mil,5145.748mil)(8228.898mil,5190.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(8260mil,5160.314mil) on Top Layer And Track (8228.898mil,5190.432mil)(8291.102mil,5190.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-1(8260mil,5160.314mil) on Top Layer And Track (8291.102mil,5145.748mil)(8291.102mil,5190.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R6-2(8260mil,5099.684mil) on Top Layer And Track (8228.898mil,5069.566mil)(8228.898mil,5114.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-2(8260mil,5099.684mil) on Top Layer And Track (8228.898mil,5069.566mil)(8291.102mil,5069.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R6-2(8260mil,5099.684mil) on Top Layer And Track (8291.102mil,5069.566mil)(8291.102mil,5114.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(8605mil,4710.316mil) on Top Layer And Track (8573.898mil,4695.75mil)(8573.898mil,4740.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(8605mil,4710.316mil) on Top Layer And Track (8573.898mil,4740.434mil)(8636.102mil,4740.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-1(8605mil,4710.316mil) on Top Layer And Track (8636.102mil,4695.75mil)(8636.102mil,4740.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R7-2(8605mil,4649.686mil) on Top Layer And Track (8573.898mil,4619.568mil)(8573.898mil,4664.254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(8605mil,4649.686mil) on Top Layer And Track (8573.898mil,4619.568mil)(8636.102mil,4619.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R7-2(8605mil,4649.686mil) on Top Layer And Track (8636.102mil,4619.568mil)(8636.102mil,4664.254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(8510mil,4710.316mil) on Top Layer And Track (8478.898mil,4695.75mil)(8478.898mil,4740.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(8510mil,4710.316mil) on Top Layer And Track (8478.898mil,4740.434mil)(8541.102mil,4740.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-1(8510mil,4710.316mil) on Top Layer And Track (8541.102mil,4695.75mil)(8541.102mil,4740.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R8-2(8510mil,4649.686mil) on Top Layer And Track (8478.898mil,4619.568mil)(8478.898mil,4664.254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(8510mil,4649.686mil) on Top Layer And Track (8478.898mil,4619.568mil)(8541.102mil,4619.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R8-2(8510mil,4649.686mil) on Top Layer And Track (8541.102mil,4619.568mil)(8541.102mil,4664.254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(8410mil,4710.314mil) on Top Layer And Track (8378.898mil,4695.748mil)(8378.898mil,4740.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(8410mil,4710.314mil) on Top Layer And Track (8378.898mil,4740.432mil)(8441.102mil,4740.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-1(8410mil,4710.314mil) on Top Layer And Track (8441.102mil,4695.748mil)(8441.102mil,4740.432mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad R9-2(8410mil,4649.684mil) on Top Layer And Track (8378.898mil,4619.566mil)(8378.898mil,4664.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(8410mil,4649.684mil) on Top Layer And Track (8378.898mil,4619.566mil)(8441.102mil,4619.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad R9-2(8410mil,4649.684mil) on Top Layer And Track (8441.102mil,4619.566mil)(8441.102mil,4664.252mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad T3CH1-0(10425mil,6120mil) on Bottom Layer And Track (10032mil,6180mil)(10367mil,6180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad T3CH1-0(10425mil,6120mil) on Bottom Layer And Track (10379mil,6046mil)(10379mil,6025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad T3CH1-0(10425mil,6120mil) on Bottom Layer And Track (10379mil,6046mil)(10472mil,6046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad T3CH1-0(10425mil,6120mil) on Bottom Layer And Track (10472mil,6046mil)(10472mil,6054mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.966mil < 10mil) Between Pad T3CH1-0(9975mil,6120mil) on Bottom Layer And Track (10022mil,6025mil)(10022mil,6048mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.966mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.782mil < 10mil) Between Pad T3CH1-0(9975mil,6120mil) on Bottom Layer And Track (10032mil,6180mil)(10367mil,6180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.782mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.945mil < 10mil) Between Pad T3CH1-0(9975mil,6120mil) on Bottom Layer And Track (9929mil,6048mil)(10022mil,6048mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T3CH1-0(9975mil,6120mil) on Bottom Layer And Track (9929mil,6057mil)(9929mil,6048mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad T3CH1-1(10325mil,5995mil) on Bottom Layer And Track (10352mil,6025mil)(10379mil,6025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.004mil < 10mil) Between Pad T3CH1-3(10225mil,5995mil) on Bottom Layer And Text "T3CH1" (10240mil,5955mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.004mil < 10mil) Between Pad T3CH1-4(10175mil,5995mil) on Bottom Layer And Text "T3CH2" (10190mil,5955mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.219mil < 10mil) Between Pad T3CH1-5(10125mil,5995mil) on Bottom Layer And Text "T3CH3" (10134.96mil,5954.785mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.219mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.004mil < 10mil) Between Pad T3CH1-6(10075mil,5995mil) on Bottom Layer And Text "T3CH4" (10085mil,5955mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.49mil < 10mil) Between Pad T3CH1-6(10075mil,5995mil) on Bottom Layer And Track (10022mil,6025mil)(10049mil,6025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.49mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH1-1(7951.056mil,5502.442mil) on Multi-Layer And Text "VR1" (7865mil,5379mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH1-1(7951.056mil,5502.442mil) on Multi-Layer And Track (7892mil,4537.874mil)(7892mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH1-1(7951.056mil,5502.442mil) on Multi-Layer And Track (7892mil,5443.386mil)(8482.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH1-4(8423.496mil,5502.442mil) on Multi-Layer And Track (7892mil,5443.386mil)(8482.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH1-4(8423.496mil,5502.442mil) on Multi-Layer And Track (8482.552mil,4537.874mil)(8482.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.92mil < 10mil) Between Pad T4CH1-5(8403.812mil,4498.504mil) on Multi-Layer And Text "R10" (8270mil,4580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.92mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.186mil < 10mil) Between Pad T4CH1-5(8403.812mil,4498.504mil) on Multi-Layer And Text "R8" (8485mil,4580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.186mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.256mil < 10mil) Between Pad T4CH1-5(8403.812mil,4498.504mil) on Multi-Layer And Text "R9" (8390mil,4580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.256mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH1-5(8403.812mil,4498.504mil) on Multi-Layer And Track (7892mil,4537.874mil)(8482.552mil,4537.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH1-5(8403.812mil,4498.504mil) on Multi-Layer And Track (8482.552mil,4537.874mil)(8482.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.344mil < 10mil) Between Pad T4CH1-6(8187.276mil,4498.504mil) on Multi-Layer And Text "R10" (8270mil,4580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.344mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH1-6(8187.276mil,4498.504mil) on Multi-Layer And Track (7892mil,4537.874mil)(8482.552mil,4537.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH1-7(7970.74mil,4498.504mil) on Multi-Layer And Track (7892mil,4537.874mil)(7892mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH1-7(7970.74mil,4498.504mil) on Multi-Layer And Track (7892mil,4537.874mil)(8482.552mil,4537.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH2-1(8661.056mil,5502.442mil) on Multi-Layer And Track (8602mil,4537.874mil)(8602mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH2-1(8661.056mil,5502.442mil) on Multi-Layer And Track (8602mil,5443.386mil)(9192.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH2-4(9133.496mil,5502.442mil) on Multi-Layer And Track (8602mil,5443.386mil)(9192.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH2-4(9133.496mil,5502.442mil) on Multi-Layer And Track (9192.552mil,4537.874mil)(9192.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH2-5(9113.812mil,4498.504mil) on Multi-Layer And Track (8602mil,4537.874mil)(9192.552mil,4537.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH2-5(9113.812mil,4498.504mil) on Multi-Layer And Track (9192.552mil,4537.874mil)(9192.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH2-6(8897.276mil,4498.504mil) on Multi-Layer And Track (8602mil,4537.874mil)(9192.552mil,4537.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.566mil < 10mil) Between Pad T4CH2-7(8680.74mil,4498.504mil) on Multi-Layer And Text "R7" (8585mil,4580mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH2-7(8680.74mil,4498.504mil) on Multi-Layer And Track (8602mil,4537.874mil)(8602mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH2-7(8680.74mil,4498.504mil) on Multi-Layer And Track (8602mil,4537.874mil)(9192.552mil,4537.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH3-1(9406.056mil,5502.442mil) on Multi-Layer And Track (9347mil,4537.874mil)(9347mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH3-1(9406.056mil,5502.442mil) on Multi-Layer And Track (9347mil,5443.386mil)(9937.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH3-4(9878.496mil,5502.442mil) on Multi-Layer And Track (9347mil,5443.386mil)(9937.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH3-4(9878.496mil,5502.442mil) on Multi-Layer And Track (9937.552mil,4537.874mil)(9937.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH3-5(9858.812mil,4498.504mil) on Multi-Layer And Track (9347mil,4537.874mil)(9937.552mil,4537.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH3-5(9858.812mil,4498.504mil) on Multi-Layer And Track (9937.552mil,4537.874mil)(9937.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH3-6(9642.276mil,4498.504mil) on Multi-Layer And Track (9347mil,4537.874mil)(9937.552mil,4537.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH3-7(9425.74mil,4498.504mil) on Multi-Layer And Track (9347mil,4537.874mil)(9347mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH3-7(9425.74mil,4498.504mil) on Multi-Layer And Track (9347mil,4537.874mil)(9937.552mil,4537.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH4-1(10099.056mil,5502.442mil) on Multi-Layer And Track (10040mil,4537.874mil)(10040mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH4-1(10099.056mil,5502.442mil) on Multi-Layer And Track (10040mil,5443.386mil)(10630.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH4-4(10571.496mil,5502.442mil) on Multi-Layer And Track (10040mil,5443.386mil)(10630.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH4-4(10571.496mil,5502.442mil) on Multi-Layer And Track (10630.552mil,4537.874mil)(10630.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH4-5(10551.812mil,4498.504mil) on Multi-Layer And Track (10040mil,4537.874mil)(10630.552mil,4537.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH4-5(10551.812mil,4498.504mil) on Multi-Layer And Track (10630.552mil,4537.874mil)(10630.552mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH4-6(10335.276mil,4498.504mil) on Multi-Layer And Track (10040mil,4537.874mil)(10630.552mil,4537.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH4-7(10118.74mil,4498.504mil) on Multi-Layer And Track (10040mil,4537.874mil)(10040mil,5443.386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad T4CH4-7(10118.74mil,4498.504mil) on Multi-Layer And Track (10040mil,4537.874mil)(10630.552mil,4537.874mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.748mil < 10mil) Between Pad TX-0(8768.26mil,6121.937mil) on Bottom Layer And Track (8724.488mil,6056.134mil)(8724.488mil,6047.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.748mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad TX-0(8768.26mil,6121.937mil) on Bottom Layer And Track (8827.315mil,6180mil)(9064.063mil,6180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.778mil < 10mil) Between Pad TX-0(9122.063mil,6120mil) on Bottom Layer And Track (8827.315mil,6180mil)(9064.063mil,6180mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.778mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad TX-0(9122.063mil,6120mil) on Bottom Layer And Track (9076.063mil,6046mil)(9076.063mil,6025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.945mil < 10mil) Between Pad TX-0(9122.063mil,6120mil) on Bottom Layer And Track (9076.063mil,6046mil)(9169.063mil,6046mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.984mil < 10mil) Between Pad TX-0(9122.063mil,6120mil) on Bottom Layer And Track (9169.063mil,6046mil)(9169.063mil,6054mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.984mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad TX-1(9022.063mil,5995mil) on Bottom Layer And Track (9049.063mil,6025mil)(9076.063mil,6025mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.236mil < 10mil) Between Pad TX-4(8872.063mil,5995mil) on Bottom Layer And Track (8817.488mil,6024.134mil)(8844.488mil,6024.134mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.236mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U2-1(8610mil,5000mil) on Top Layer And Track (8242.086mil,4944.882mil)(8627.914mil,4944.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U2-10(8310mil,4811.024mil) on Top Layer And Track (8242.086mil,4866.142mil)(8627.914mil,4866.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U2-11(8360mil,4811.024mil) on Top Layer And Track (8242.086mil,4866.142mil)(8627.914mil,4866.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U2-12(8410mil,4811.024mil) on Top Layer And Track (8242.086mil,4866.142mil)(8627.914mil,4866.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U2-13(8460mil,4811.024mil) on Top Layer And Track (8242.086mil,4866.142mil)(8627.914mil,4866.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U2-14(8510mil,4811.024mil) on Top Layer And Track (8242.086mil,4866.142mil)(8627.914mil,4866.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U2-15(8560mil,4811.024mil) on Top Layer And Track (8242.086mil,4866.142mil)(8627.914mil,4866.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U2-16(8610mil,4811.024mil) on Top Layer And Track (8242.086mil,4866.142mil)(8627.914mil,4866.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U2-2(8560mil,5000mil) on Top Layer And Track (8242.086mil,4944.882mil)(8627.914mil,4944.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U2-3(8510mil,5000mil) on Top Layer And Track (8242.086mil,4944.882mil)(8627.914mil,4944.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U2-4(8460mil,5000mil) on Top Layer And Track (8242.086mil,4944.882mil)(8627.914mil,4944.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U2-5(8410mil,5000mil) on Top Layer And Track (8242.086mil,4944.882mil)(8627.914mil,4944.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U2-6(8360mil,5000mil) on Top Layer And Track (8242.086mil,4944.882mil)(8627.914mil,4944.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U2-7(8310mil,5000mil) on Top Layer And Track (8242.086mil,4944.882mil)(8627.914mil,4944.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U2-8(8260mil,5000mil) on Top Layer And Track (8242.086mil,4944.882mil)(8627.914mil,4944.882mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U2-9(8260mil,4811.024mil) on Top Layer And Track (8242.086mil,4866.142mil)(8627.914mil,4866.142mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U3-1(9970mil,5068.976mil) on Top Layer And Track (9602.086mil,5013.858mil)(9987.914mil,5013.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-10(9670mil,4880mil) on Top Layer And Text "R18" (9635mil,4815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U3-10(9670mil,4880mil) on Top Layer And Track (9602.086mil,4935.118mil)(9987.914mil,4935.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.664mil < 10mil) Between Pad U3-11(9720mil,4880mil) on Top Layer And Text "R17" (9740mil,4810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.664mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-11(9720mil,4880mil) on Top Layer And Text "R18" (9635mil,4815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U3-11(9720mil,4880mil) on Top Layer And Track (9602.086mil,4935.118mil)(9987.914mil,4935.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.335mil < 10mil) Between Pad U3-12(9770mil,4880mil) on Top Layer And Text "R17" (9740mil,4810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U3-12(9770mil,4880mil) on Top Layer And Track (9602.086mil,4935.118mil)(9987.914mil,4935.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.63mil < 10mil) Between Pad U3-13(9820mil,4880mil) on Top Layer And Text "R16" (9830mil,4815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-13(9820mil,4880mil) on Top Layer And Text "R17" (9740mil,4810mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U3-13(9820mil,4880mil) on Top Layer And Track (9602.086mil,4935.118mil)(9987.914mil,4935.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-14(9870mil,4880mil) on Top Layer And Text "R16" (9830mil,4815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U3-14(9870mil,4880mil) on Top Layer And Track (9602.086mil,4935.118mil)(9987.914mil,4935.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad U3-15(9920mil,4880mil) on Top Layer And Text "R15" (9935mil,4815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.689mil < 10mil) Between Pad U3-15(9920mil,4880mil) on Top Layer And Text "R16" (9830mil,4815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.689mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U3-15(9920mil,4880mil) on Top Layer And Track (9602.086mil,4935.118mil)(9987.914mil,4935.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U3-16(9970mil,4880mil) on Top Layer And Text "R15" (9935mil,4815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U3-16(9970mil,4880mil) on Top Layer And Track (9602.086mil,4935.118mil)(9987.914mil,4935.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U3-2(9920mil,5068.976mil) on Top Layer And Track (9602.086mil,5013.858mil)(9987.914mil,5013.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U3-3(9870mil,5068.976mil) on Top Layer And Track (9602.086mil,5013.858mil)(9987.914mil,5013.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U3-4(9820mil,5068.976mil) on Top Layer And Track (9602.086mil,5013.858mil)(9987.914mil,5013.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U3-5(9770mil,5068.976mil) on Top Layer And Track (9602.086mil,5013.858mil)(9987.914mil,5013.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U3-6(9720mil,5068.976mil) on Top Layer And Track (9602.086mil,5013.858mil)(9987.914mil,5013.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U3-7(9670mil,5068.976mil) on Top Layer And Track (9602.086mil,5013.858mil)(9987.914mil,5013.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.573mil < 10mil) Between Pad U3-8(9620mil,5068.976mil) on Top Layer And Track (9602.086mil,5013.858mil)(9987.914mil,5013.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.573mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.985mil < 10mil) Between Pad U3-9(9620mil,4880mil) on Top Layer And Text "R18" (9635mil,4815mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.985mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad U3-9(9620mil,4880mil) on Top Layer And Track (9602.086mil,4935.118mil)(9987.914mil,4935.118mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.384mil < 10mil) Between Pad U4-1(10102.638mil,5330mil) on Top Layer And Track (10149.882mil,5160.512mil)(10149.882mil,5349.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.384mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.384mil < 10mil) Between Pad U4-2(10102.638mil,5280mil) on Top Layer And Track (10149.882mil,5160.512mil)(10149.882mil,5349.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.384mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.384mil < 10mil) Between Pad U4-3(10102.638mil,5230mil) on Top Layer And Track (10149.882mil,5160.512mil)(10149.882mil,5349.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.384mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.384mil < 10mil) Between Pad U4-4(10102.638mil,5180mil) on Top Layer And Track (10149.882mil,5160.512mil)(10149.882mil,5349.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.384mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.83mil < 10mil) Between Pad U4-5(10307.362mil,5180mil) on Top Layer And Track (10260.118mil,5160.512mil)(10260.118mil,5349.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.83mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.83mil < 10mil) Between Pad U4-6(10307.362mil,5230mil) on Top Layer And Track (10260.118mil,5160.512mil)(10260.118mil,5349.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.83mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.83mil < 10mil) Between Pad U4-7(10307.362mil,5280mil) on Top Layer And Track (10260.118mil,5160.512mil)(10260.118mil,5349.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.83mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.83mil < 10mil) Between Pad U4-8(10307.362mil,5330mil) on Top Layer And Track (10260.118mil,5160.512mil)(10260.118mil,5349.488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.83mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad V3.3-A(7704.684mil,4755mil) on Bottom Layer And Track (7674.566mil,4723.898mil)(7674.566mil,4786.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad V3.3-A(7704.684mil,4755mil) on Bottom Layer And Track (7674.566mil,4723.898mil)(7719.252mil,4723.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad V3.3-A(7704.684mil,4755mil) on Bottom Layer And Track (7674.566mil,4786.102mil)(7719.252mil,4786.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad V3.3-A(7706.184mil,4755mil) on Top Layer And Track (7676.066mil,4723.898mil)(7676.066mil,4786.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad V3.3-A(7706.184mil,4755mil) on Top Layer And Track (7676.066mil,4723.898mil)(7720.752mil,4723.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad V3.3-A(7706.184mil,4755mil) on Top Layer And Track (7676.066mil,4786.102mil)(7720.752mil,4786.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad V3.3-K(7765.314mil,4755mil) on Bottom Layer And Track (7750.748mil,4723.898mil)(7786.182mil,4723.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad V3.3-K(7765.314mil,4755mil) on Bottom Layer And Track (7750.748mil,4786.102mil)(7786.182mil,4786.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad V3.3-K(7765.314mil,4755mil) on Bottom Layer And Track (7786.182mil,4723.898mil)(7794.056mil,4731.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad V3.3-K(7765.314mil,4755mil) on Bottom Layer And Track (7786.182mil,4786.102mil)(7794.056mil,4778.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad V3.3-K(7765.314mil,4755mil) on Bottom Layer And Track (7794.056mil,4731.496mil)(7794.056mil,4778.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad V3.3-K(7766.814mil,4755mil) on Top Layer And Track (7752.248mil,4723.898mil)(7787.682mil,4723.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad V3.3-K(7766.814mil,4755mil) on Top Layer And Track (7752.248mil,4786.102mil)(7787.682mil,4786.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad V3.3-K(7766.814mil,4755mil) on Top Layer And Track (7787.682mil,4723.898mil)(7795.556mil,4731.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad V3.3-K(7766.814mil,4755mil) on Top Layer And Track (7787.682mil,4786.102mil)(7795.556mil,4778.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad V3.3-K(7766.814mil,4755mil) on Top Layer And Track (7795.556mil,4731.496mil)(7795.556mil,4778.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad VCC5-A(10789.684mil,4685mil) on Bottom Layer And Track (10759.566mil,4653.898mil)(10759.566mil,4716.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad VCC5-A(10789.684mil,4685mil) on Bottom Layer And Track (10759.566mil,4653.898mil)(10804.252mil,4653.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad VCC5-A(10789.684mil,4685mil) on Bottom Layer And Track (10759.566mil,4716.102mil)(10804.252mil,4716.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad VCC5-A(10794.684mil,4685mil) on Top Layer And Track (10764.566mil,4653.898mil)(10764.566mil,4716.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.451mil < 10mil) Between Pad VCC5-A(10794.684mil,4685mil) on Top Layer And Track (10764.566mil,4653.898mil)(10809.252mil,4653.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.451mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad VCC5-A(10794.684mil,4685mil) on Top Layer And Track (10764.566mil,4716.102mil)(10809.252mil,4716.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad VCC5-K(10850.314mil,4685mil) on Bottom Layer And Track (10835.748mil,4653.898mil)(10871.182mil,4653.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad VCC5-K(10850.314mil,4685mil) on Bottom Layer And Track (10835.748mil,4716.102mil)(10871.182mil,4716.102mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad VCC5-K(10850.314mil,4685mil) on Bottom Layer And Track (10871.182mil,4653.898mil)(10879.056mil,4661.496mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad VCC5-K(10850.314mil,4685mil) on Bottom Layer And Track (10871.182mil,4716.102mil)(10879.056mil,4708.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad VCC5-K(10850.314mil,4685mil) on Bottom Layer And Track (10879.056mil,4661.496mil)(10879.056mil,4708.504mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad VCC5-K(10855.314mil,4685mil) on Top Layer And Track (10840.748mil,4653.898mil)(10876.182mil,4653.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Pad VCC5-K(10855.314mil,4685mil) on Top Layer And Track (10840.748mil,4716.102mil)(10876.182mil,4716.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad VCC5-K(10855.314mil,4685mil) on Top Layer And Track (10876.182mil,4653.898mil)(10884.056mil,4661.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.34mil < 10mil) Between Pad VCC5-K(10855.314mil,4685mil) on Top Layer And Track (10876.182mil,4716.102mil)(10884.056mil,4708.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.34mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.498mil < 10mil) Between Pad VCC5-K(10855.314mil,4685mil) on Top Layer And Track (10884.056mil,4661.496mil)(10884.056mil,4708.504mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad Y1-1(8937.07mil,4737.93mil) on Top Layer And Track (8928.022mil,4657.894mil)(8953.077mil,4682.949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad Y1-1(8937.07mil,4737.93mil) on Top Layer And Track (8992.051mil,4721.923mil)(9017.106mil,4746.978mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad Y1-2(8822.93mil,4852.07mil) on Top Layer And Track (8742.894mil,4843.022mil)(8767.949mil,4868.077mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.795mil < 10mil) Between Pad Y1-2(8822.93mil,4852.07mil) on Top Layer And Track (8806.923mil,4907.051mil)(8831.978mil,4932.106mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.795mil]
Rule Violations :455

Processing Rule : Silk to Silk (Clearance=5mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (3.13mil < 5mil) Between Arc (7999.646mil,5009.685mil) on Top Overlay And Text "C2" (7990mil,5035mil) on Top Overlay Silk Text to Silk Clearance [3.13mil]
   Violation between Silk To Silk Clearance Constraint: (3.13mil < 5mil) Between Arc (8030.354mil,5009.685mil) on Top Overlay And Text "C2" (7990mil,5035mil) on Top Overlay Silk Text to Silk Clearance [3.13mil]
   Violation between Silk To Silk Clearance Constraint: (4.504mil < 5mil) Between Arc (8904.26mil,5042.454mil) on Top Overlay And Text "R19" (8820mil,5065mil) on Top Overlay Silk Text to Silk Clearance [4.504mil]
   Violation between Silk To Silk Clearance Constraint: (2.016mil < 5mil) Between Text "3.3" (8285mil,5930mil) on Bottom Overlay And Text "DIO" (8340mil,5930mil) on Bottom Overlay Silk Text to Silk Clearance [2.016mil]
   Violation between Silk To Silk Clearance Constraint: (2.461mil < 5mil) Between Text "C10" (8921.465mil,4946.967mil) on Top Overlay And Track (8871.411mil,5009.604mil)(8891.872mil,4989.143mil) on Top Overlay Silk Text to Silk Clearance [2.461mil]
   Violation between Silk To Silk Clearance Constraint: (2.461mil < 5mil) Between Text "C10" (8921.465mil,4946.967mil) on Top Overlay And Track (8914.143mil,4966.872mil)(8934.605mil,4946.41mil) on Top Overlay Silk Text to Silk Clearance [2.461mil]
   Violation between Silk To Silk Clearance Constraint: (3.131mil < 5mil) Between Text "C2" (7990mil,5035mil) on Top Overlay And Track (7999.646mil,5025.432mil)(8030.354mil,5025.432mil) on Top Overlay Silk Text to Silk Clearance [3.131mil]
   Violation between Silk To Silk Clearance Constraint: (3.684mil < 5mil) Between Text "CLK" (8400mil,5930mil) on Bottom Overlay And Text "DIO" (8340mil,5930mil) on Bottom Overlay Silk Text to Silk Clearance [3.684mil]
   Violation between Silk To Silk Clearance Constraint: (3.684mil < 5mil) Between Text "CLK" (8400mil,5930mil) on Bottom Overlay And Text "GND" (8460mil,5930mil) on Bottom Overlay Silk Text to Silk Clearance [3.684mil]
   Violation between Silk To Silk Clearance Constraint: (3.141mil < 5mil) Between Text "R10" (8270mil,4580mil) on Top Overlay And Track (8278.898mil,4619.568mil)(8278.898mil,4664.254mil) on Top Overlay Silk Text to Silk Clearance [3.141mil]
   Violation between Silk To Silk Clearance Constraint: (3.141mil < 5mil) Between Text "R10" (8270mil,4580mil) on Top Overlay And Track (8278.898mil,4619.568mil)(8341.102mil,4619.568mil) on Top Overlay Silk Text to Silk Clearance [3.141mil]
   Violation between Silk To Silk Clearance Constraint: (3.207mil < 5mil) Between Text "R10" (8270mil,4580mil) on Top Overlay And Track (8341.102mil,4619.568mil)(8341.102mil,4664.254mil) on Top Overlay Silk Text to Silk Clearance [3.207mil]
   Violation between Silk To Silk Clearance Constraint: (3.131mil < 5mil) Between Text "R11" (9900mil,5265mil) on Top Overlay And Track (9888.898mil,5255.432mil)(9951.102mil,5255.432mil) on Top Overlay Silk Text to Silk Clearance [3.131mil]
   Violation between Silk To Silk Clearance Constraint: (3.888mil < 5mil) Between Text "R11" (9900mil,5265mil) on Top Overlay And Track (9951.102mil,5210.748mil)(9951.102mil,5255.432mil) on Top Overlay Silk Text to Silk Clearance [3.888mil]
   Violation between Silk To Silk Clearance Constraint: (3.194mil < 5mil) Between Text "R12" (9790mil,5265mil) on Top Overlay And Track (9788.898mil,5210.748mil)(9788.898mil,5255.432mil) on Top Overlay Silk Text to Silk Clearance [3.194mil]
   Violation between Silk To Silk Clearance Constraint: (3.131mil < 5mil) Between Text "R12" (9790mil,5265mil) on Top Overlay And Track (9788.898mil,5255.432mil)(9851.102mil,5255.432mil) on Top Overlay Silk Text to Silk Clearance [3.131mil]
   Violation between Silk To Silk Clearance Constraint: (3.131mil < 5mil) Between Text "R12" (9790mil,5265mil) on Top Overlay And Track (9851.102mil,5210.748mil)(9851.102mil,5255.432mil) on Top Overlay Silk Text to Silk Clearance [3.131mil]
   Violation between Silk To Silk Clearance Constraint: (3.194mil < 5mil) Between Text "R13" (9690mil,5265mil) on Top Overlay And Track (9688.898mil,5210.748mil)(9688.898mil,5255.432mil) on Top Overlay Silk Text to Silk Clearance [3.194mil]
   Violation between Silk To Silk Clearance Constraint: (3.131mil < 5mil) Between Text "R13" (9690mil,5265mil) on Top Overlay And Track (9688.898mil,5255.432mil)(9751.102mil,5255.432mil) on Top Overlay Silk Text to Silk Clearance [3.131mil]
   Violation between Silk To Silk Clearance Constraint: (3.131mil < 5mil) Between Text "R13" (9690mil,5265mil) on Top Overlay And Track (9751.102mil,5210.748mil)(9751.102mil,5255.432mil) on Top Overlay Silk Text to Silk Clearance [3.131mil]
   Violation between Silk To Silk Clearance Constraint: (3.895mil < 5mil) Between Text "R14" (9585mil,5265mil) on Top Overlay And Track (9588.898mil,5210.748mil)(9588.898mil,5255.432mil) on Top Overlay Silk Text to Silk Clearance [3.895mil]
   Violation between Silk To Silk Clearance Constraint: (3.131mil < 5mil) Between Text "R14" (9585mil,5265mil) on Top Overlay And Track (9588.898mil,5255.432mil)(9651.102mil,5255.432mil) on Top Overlay Silk Text to Silk Clearance [3.131mil]
   Violation between Silk To Silk Clearance Constraint: (3.886mil < 5mil) Between Text "R14" (9585mil,5265mil) on Top Overlay And Track (9651.102mil,5210.748mil)(9651.102mil,5255.432mil) on Top Overlay Silk Text to Silk Clearance [3.886mil]
   Violation between Silk To Silk Clearance Constraint: (3.506mil < 5mil) Between Text "R17" (9740mil,4810mil) on Top Overlay And Track (9738.898mil,4755.434mil)(9738.898mil,4800.118mil) on Top Overlay Silk Text to Silk Clearance [3.506mil]
   Violation between Silk To Silk Clearance Constraint: (3.445mil < 5mil) Between Text "R17" (9740mil,4810mil) on Top Overlay And Track (9738.898mil,4800.118mil)(9801.102mil,4800.118mil) on Top Overlay Silk Text to Silk Clearance [3.445mil]
   Violation between Silk To Silk Clearance Constraint: (3.141mil < 5mil) Between Text "R7" (8585mil,4580mil) on Top Overlay And Track (8573.898mil,4619.568mil)(8636.102mil,4619.568mil) on Top Overlay Silk Text to Silk Clearance [3.141mil]
   Violation between Silk To Silk Clearance Constraint: (3.206mil < 5mil) Between Text "R7" (8585mil,4580mil) on Top Overlay And Track (8636.102mil,4619.568mil)(8636.102mil,4664.254mil) on Top Overlay Silk Text to Silk Clearance [3.206mil]
   Violation between Silk To Silk Clearance Constraint: (4.919mil < 5mil) Between Text "R8" (8485mil,4580mil) on Top Overlay And Track (8478.898mil,4619.568mil)(8478.898mil,4664.254mil) on Top Overlay Silk Text to Silk Clearance [4.919mil]
   Violation between Silk To Silk Clearance Constraint: (3.141mil < 5mil) Between Text "R8" (8485mil,4580mil) on Top Overlay And Track (8478.898mil,4619.568mil)(8541.102mil,4619.568mil) on Top Overlay Silk Text to Silk Clearance [3.141mil]
   Violation between Silk To Silk Clearance Constraint: (3.139mil < 5mil) Between Text "R9" (8390mil,4580mil) on Top Overlay And Track (8378.898mil,4619.566mil)(8441.102mil,4619.566mil) on Top Overlay Silk Text to Silk Clearance [3.139mil]
   Violation between Silk To Silk Clearance Constraint: (4.925mil < 5mil) Between Text "R9" (8390mil,4580mil) on Top Overlay And Track (8441.102mil,4619.566mil)(8441.102mil,4664.252mil) on Top Overlay Silk Text to Silk Clearance [4.926mil]
Rule Violations :31

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Via (10059.686mil,4498.504mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (10059.686mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (10118.74mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (10177.796mil,4498.504mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (10177.796mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (10276.22mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (10394.332mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (10492.756mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (10610.866mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (7911.686mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (8029.796mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (8128.22mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (8246.332mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (8344.756mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (8462.866mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (8621.686mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (8739.796mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (8838.22mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (8956.332mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (9054.756mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (9172.866mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (9366.686mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (9484.796mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (9583.22mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (9701.332mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (9799.756mil,4557.56mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (9917.866mil,4557.56mil) from Top Layer to Bottom Layer 
Rule Violations :27

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 685
Waived Violations : 0
Time Elapsed        : 00:00:02