// Seed: 2217687560
module module_0 (
    output uwire id_0,
    output wor id_1,
    output wand id_2,
    input tri0 id_3,
    input supply1 id_4,
    output wire id_5,
    output supply1 id_6,
    output uwire id_7,
    input wand id_8,
    input supply1 id_9#(
        .id_15(1),
        .id_16(-1)
    ),
    input wire id_10,
    input wire id_11
    , id_17,
    input wand id_12,
    output supply0 id_13
);
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    input  tri1  id_0,
    output wire  id_1,
    input  wor   id_2,
    input  wand  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  wor   id_6
);
  logic id_8;
  logic [-1 : -1 'b0] id_9;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_0,
      id_5,
      id_1,
      id_1,
      id_1,
      id_3,
      id_2,
      id_4,
      id_0,
      id_5,
      id_1
  );
  assign modCall_1.id_13 = 0;
endmodule
