Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Thu Sep 17 23:27:00 2015
| Host         : zombie running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file test_led_ip_timing_summary_routed.rpt -rpx test_led_ip_timing_summary_routed.rpx
| Design       : test_led_ip
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.648        0.000                      0                  831        0.105        0.000                      0                  831        4.500        0.000                       0                   403  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             1.648        0.000                      0                  831        0.105        0.000                      0                  831        4.500        0.000                       0                   403  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.648ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Example/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/current_state_reg[43]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 1.973ns (25.220%)  route 5.850ns (74.780%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.835     5.597    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  OLED_ip_inst/inst/Example/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  OLED_ip_inst/inst/Example/current_state_reg[3]/Q
                         net (fo=58, routed)          1.312     7.387    OLED_ip_inst/inst/Example/current_state[3]
    SLICE_X7Y9           LUT5 (Prop_lut5_I4_O)        0.323     7.710 f  OLED_ip_inst/inst/Example/current_state[6]_i_32/O
                         net (fo=2, routed)           0.708     8.418    OLED_ip_inst/inst/Example/current_state[6]_i_32_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.326     8.744 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_14/O
                         net (fo=1, routed)           0.772     9.516    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_14_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.124     9.640 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_8/O
                         net (fo=1, routed)           0.403    10.043    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_8_n_0
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124    10.167 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_4/O
                         net (fo=3, routed)           0.588    10.755    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.119    10.874 r  OLED_ip_inst/inst/Example/current_state[57]_i_6/O
                         net (fo=8, routed)           0.695    11.569    OLED_ip_inst/inst/Example/current_state[57]_i_6_n_0
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.355    11.924 r  OLED_ip_inst/inst/Example/current_state[59]_i_3/O
                         net (fo=6, routed)           0.653    12.577    OLED_ip_inst/inst/Example/SPI_COMP/current_state_reg[84]
    SLICE_X2Y5           LUT3 (Prop_lut3_I0_O)        0.124    12.701 r  OLED_ip_inst/inst/Example/SPI_COMP/current_state[84]_i_1/O
                         net (fo=4, routed)           0.720    13.421    OLED_ip_inst/inst/Example/SPI_COMP_n_2
    SLICE_X7Y3           FDSE                                         r  OLED_ip_inst/inst/Example/current_state_reg[43]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.655    15.138    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X7Y3           FDSE                                         r  OLED_ip_inst/inst/Example/current_state_reg[43]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X7Y3           FDSE (Setup_fdse_C_S)       -0.429    15.068    OLED_ip_inst/inst/Example/current_state_reg[43]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -13.421    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Example/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/current_state_reg[69]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 1.973ns (25.703%)  route 5.703ns (74.297%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.835     5.597    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  OLED_ip_inst/inst/Example/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  OLED_ip_inst/inst/Example/current_state_reg[3]/Q
                         net (fo=58, routed)          1.312     7.387    OLED_ip_inst/inst/Example/current_state[3]
    SLICE_X7Y9           LUT5 (Prop_lut5_I4_O)        0.323     7.710 f  OLED_ip_inst/inst/Example/current_state[6]_i_32/O
                         net (fo=2, routed)           0.708     8.418    OLED_ip_inst/inst/Example/current_state[6]_i_32_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.326     8.744 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_14/O
                         net (fo=1, routed)           0.772     9.516    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_14_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.124     9.640 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_8/O
                         net (fo=1, routed)           0.403    10.043    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_8_n_0
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124    10.167 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_4/O
                         net (fo=3, routed)           0.588    10.755    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.119    10.874 r  OLED_ip_inst/inst/Example/current_state[57]_i_6/O
                         net (fo=8, routed)           0.695    11.569    OLED_ip_inst/inst/Example/current_state[57]_i_6_n_0
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.355    11.924 r  OLED_ip_inst/inst/Example/current_state[59]_i_3/O
                         net (fo=6, routed)           0.653    12.577    OLED_ip_inst/inst/Example/SPI_COMP/current_state_reg[84]
    SLICE_X2Y5           LUT3 (Prop_lut3_I0_O)        0.124    12.701 r  OLED_ip_inst/inst/Example/SPI_COMP/current_state[84]_i_1/O
                         net (fo=4, routed)           0.573    13.273    OLED_ip_inst/inst/Example/SPI_COMP_n_2
    SLICE_X5Y4           FDSE                                         r  OLED_ip_inst/inst/Example/current_state_reg[69]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.655    15.138    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X5Y4           FDSE                                         r  OLED_ip_inst/inst/Example/current_state_reg[69]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X5Y4           FDSE (Setup_fdse_C_S)       -0.429    15.068    OLED_ip_inst/inst/Example/current_state_reg[69]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.795ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Example/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/current_state_reg[82]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.676ns  (logic 1.973ns (25.703%)  route 5.703ns (74.297%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.835     5.597    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  OLED_ip_inst/inst/Example/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  OLED_ip_inst/inst/Example/current_state_reg[3]/Q
                         net (fo=58, routed)          1.312     7.387    OLED_ip_inst/inst/Example/current_state[3]
    SLICE_X7Y9           LUT5 (Prop_lut5_I4_O)        0.323     7.710 f  OLED_ip_inst/inst/Example/current_state[6]_i_32/O
                         net (fo=2, routed)           0.708     8.418    OLED_ip_inst/inst/Example/current_state[6]_i_32_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.326     8.744 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_14/O
                         net (fo=1, routed)           0.772     9.516    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_14_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.124     9.640 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_8/O
                         net (fo=1, routed)           0.403    10.043    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_8_n_0
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124    10.167 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_4/O
                         net (fo=3, routed)           0.588    10.755    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.119    10.874 r  OLED_ip_inst/inst/Example/current_state[57]_i_6/O
                         net (fo=8, routed)           0.695    11.569    OLED_ip_inst/inst/Example/current_state[57]_i_6_n_0
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.355    11.924 r  OLED_ip_inst/inst/Example/current_state[59]_i_3/O
                         net (fo=6, routed)           0.653    12.577    OLED_ip_inst/inst/Example/SPI_COMP/current_state_reg[84]
    SLICE_X2Y5           LUT3 (Prop_lut3_I0_O)        0.124    12.701 r  OLED_ip_inst/inst/Example/SPI_COMP/current_state[84]_i_1/O
                         net (fo=4, routed)           0.573    13.273    OLED_ip_inst/inst/Example/SPI_COMP_n_2
    SLICE_X5Y4           FDSE                                         r  OLED_ip_inst/inst/Example/current_state_reg[82]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.655    15.138    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X5Y4           FDSE                                         r  OLED_ip_inst/inst/Example/current_state_reg[82]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X5Y4           FDSE (Setup_fdse_C_S)       -0.429    15.068    OLED_ip_inst/inst/Example/current_state_reg[82]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -13.273    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Example/current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/current_state_reg[84]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.644ns  (logic 1.973ns (25.812%)  route 5.671ns (74.188%))
  Logic Levels:           7  (LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.835     5.597    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  OLED_ip_inst/inst/Example/current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y3           FDRE (Prop_fdre_C_Q)         0.478     6.075 r  OLED_ip_inst/inst/Example/current_state_reg[3]/Q
                         net (fo=58, routed)          1.312     7.387    OLED_ip_inst/inst/Example/current_state[3]
    SLICE_X7Y9           LUT5 (Prop_lut5_I4_O)        0.323     7.710 f  OLED_ip_inst/inst/Example/current_state[6]_i_32/O
                         net (fo=2, routed)           0.708     8.418    OLED_ip_inst/inst/Example/current_state[6]_i_32_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I3_O)        0.326     8.744 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_14/O
                         net (fo=1, routed)           0.772     9.516    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_14_n_0
    SLICE_X5Y7           LUT6 (Prop_lut6_I0_O)        0.124     9.640 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_8/O
                         net (fo=1, routed)           0.403    10.043    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_8_n_0
    SLICE_X5Y8           LUT4 (Prop_lut4_I3_O)        0.124    10.167 r  OLED_ip_inst/inst/Example/temp_spi_data[5]_i_4/O
                         net (fo=3, routed)           0.588    10.755    OLED_ip_inst/inst/Example/temp_spi_data[5]_i_4_n_0
    SLICE_X4Y10          LUT2 (Prop_lut2_I1_O)        0.119    10.874 r  OLED_ip_inst/inst/Example/current_state[57]_i_6/O
                         net (fo=8, routed)           0.695    11.569    OLED_ip_inst/inst/Example/current_state[57]_i_6_n_0
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.355    11.924 r  OLED_ip_inst/inst/Example/current_state[59]_i_3/O
                         net (fo=6, routed)           0.653    12.577    OLED_ip_inst/inst/Example/SPI_COMP/current_state_reg[84]
    SLICE_X2Y5           LUT3 (Prop_lut3_I0_O)        0.124    12.701 r  OLED_ip_inst/inst/Example/SPI_COMP/current_state[84]_i_1/O
                         net (fo=4, routed)           0.540    13.241    OLED_ip_inst/inst/Example/SPI_COMP_n_2
    SLICE_X3Y4           FDSE                                         r  OLED_ip_inst/inst/Example/current_state_reg[84]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.656    15.139    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X3Y4           FDSE                                         r  OLED_ip_inst/inst/Example/current_state_reg[84]/C
                         clock pessimism              0.433    15.572    
                         clock uncertainty           -0.035    15.537    
    SLICE_X3Y4           FDSE (Setup_fdse_C_S)       -0.429    15.108    OLED_ip_inst/inst/Example/current_state_reg[84]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -13.241    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.914ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.783ns  (logic 1.842ns (23.668%)  route 5.941ns (76.332%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.750     5.512    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y37         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     6.030 f  OLED_ip_inst/inst/Init/current_state_reg[48]/Q
                         net (fo=63, routed)          1.238     7.269    OLED_ip_inst/inst/Init/current_state_reg_n_0_[48]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.146     7.415 r  OLED_ip_inst/inst/Init/current_state[82]_i_89/O
                         net (fo=1, routed)           1.264     8.679    OLED_ip_inst/inst/Init/current_state[82]_i_89_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I0_O)        0.328     9.007 r  OLED_ip_inst/inst/Init/current_state[82]_i_57/O
                         net (fo=4, routed)           0.847     9.853    OLED_ip_inst/inst/Init/current_state[82]_i_57_n_0
    SLICE_X6Y46          LUT5 (Prop_lut5_I1_O)        0.150    10.003 f  OLED_ip_inst/inst/Init/current_state[82]_i_32/O
                         net (fo=1, routed)           0.452    10.455    OLED_ip_inst/inst/Init/current_state[82]_i_32_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.328    10.783 r  OLED_ip_inst/inst/Init/current_state[82]_i_10/O
                         net (fo=1, routed)           0.378    11.162    OLED_ip_inst/inst/Init/current_state[82]_i_10_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I1_O)        0.124    11.286 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.527    11.812    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.936 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.165    12.101    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.225 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          1.070    13.295    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X9Y36          FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.572    15.055    OLED_ip_inst/inst/Init/CLK
    SLICE_X9Y36          FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[42]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X9Y36          FDRE (Setup_fdre_C_CE)      -0.205    15.209    OLED_ip_inst/inst/Init/after_state_reg[42]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -13.295    
  -------------------------------------------------------------------
                         slack                                  1.914    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 1.842ns (23.765%)  route 5.909ns (76.236%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.750     5.512    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y37         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     6.030 f  OLED_ip_inst/inst/Init/current_state_reg[48]/Q
                         net (fo=63, routed)          1.238     7.269    OLED_ip_inst/inst/Init/current_state_reg_n_0_[48]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.146     7.415 r  OLED_ip_inst/inst/Init/current_state[82]_i_89/O
                         net (fo=1, routed)           1.264     8.679    OLED_ip_inst/inst/Init/current_state[82]_i_89_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I0_O)        0.328     9.007 r  OLED_ip_inst/inst/Init/current_state[82]_i_57/O
                         net (fo=4, routed)           0.847     9.853    OLED_ip_inst/inst/Init/current_state[82]_i_57_n_0
    SLICE_X6Y46          LUT5 (Prop_lut5_I1_O)        0.150    10.003 f  OLED_ip_inst/inst/Init/current_state[82]_i_32/O
                         net (fo=1, routed)           0.452    10.455    OLED_ip_inst/inst/Init/current_state[82]_i_32_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.328    10.783 r  OLED_ip_inst/inst/Init/current_state[82]_i_10/O
                         net (fo=1, routed)           0.378    11.162    OLED_ip_inst/inst/Init/current_state[82]_i_10_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I1_O)        0.124    11.286 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.527    11.812    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.936 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.165    12.101    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.225 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          1.038    13.263    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X11Y39         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.576    15.059    OLED_ip_inst/inst/Init/CLK
    SLICE_X11Y39         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[20]/C
                         clock pessimism              0.394    15.453    
                         clock uncertainty           -0.035    15.418    
    SLICE_X11Y39         FDRE (Setup_fdre_C_CE)      -0.205    15.213    OLED_ip_inst/inst/Init/after_state_reg[20]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.751ns  (logic 1.842ns (23.765%)  route 5.909ns (76.236%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.059ns = ( 15.059 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.750     5.512    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y37         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     6.030 f  OLED_ip_inst/inst/Init/current_state_reg[48]/Q
                         net (fo=63, routed)          1.238     7.269    OLED_ip_inst/inst/Init/current_state_reg_n_0_[48]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.146     7.415 r  OLED_ip_inst/inst/Init/current_state[82]_i_89/O
                         net (fo=1, routed)           1.264     8.679    OLED_ip_inst/inst/Init/current_state[82]_i_89_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I0_O)        0.328     9.007 r  OLED_ip_inst/inst/Init/current_state[82]_i_57/O
                         net (fo=4, routed)           0.847     9.853    OLED_ip_inst/inst/Init/current_state[82]_i_57_n_0
    SLICE_X6Y46          LUT5 (Prop_lut5_I1_O)        0.150    10.003 f  OLED_ip_inst/inst/Init/current_state[82]_i_32/O
                         net (fo=1, routed)           0.452    10.455    OLED_ip_inst/inst/Init/current_state[82]_i_32_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.328    10.783 r  OLED_ip_inst/inst/Init/current_state[82]_i_10/O
                         net (fo=1, routed)           0.378    11.162    OLED_ip_inst/inst/Init/current_state[82]_i_10_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I1_O)        0.124    11.286 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.527    11.812    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.936 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.165    12.101    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.225 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          1.038    13.263    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X11Y39         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.576    15.059    OLED_ip_inst/inst/Init/CLK
    SLICE_X11Y39         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[44]/C
                         clock pessimism              0.394    15.453    
                         clock uncertainty           -0.035    15.418    
    SLICE_X11Y39         FDRE (Setup_fdre_C_CE)      -0.205    15.213    OLED_ip_inst/inst/Init/after_state_reg[44]
  -------------------------------------------------------------------
                         required time                         15.213    
                         arrival time                         -13.263    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 1.812ns (23.740%)  route 5.821ns (76.260%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.834     5.596    OLED_ip_inst/inst/Init/CLK
    SLICE_X6Y45          FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     6.114 r  OLED_ip_inst/inst/Init/current_state_reg[1]/Q
                         net (fo=155, routed)         1.466     7.580    OLED_ip_inst/inst/Init/current_state_reg_n_0_[1]
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.150     7.730 f  OLED_ip_inst/inst/Init/current_state[82]_i_62/O
                         net (fo=2, routed)           1.185     8.915    OLED_ip_inst/inst/Init/current_state[82]_i_62_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I1_O)        0.328     9.243 f  OLED_ip_inst/inst/Init/current_state[82]_i_58/O
                         net (fo=4, routed)           0.628     9.871    OLED_ip_inst/inst/Init/current_state[82]_i_58_n_0
    SLICE_X6Y46          LUT5 (Prop_lut5_I2_O)        0.116     9.987 f  OLED_ip_inst/inst/Init/current_state[82]_i_32/O
                         net (fo=1, routed)           0.452    10.439    OLED_ip_inst/inst/Init/current_state[82]_i_32_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.328    10.767 r  OLED_ip_inst/inst/Init/current_state[82]_i_10/O
                         net (fo=1, routed)           0.378    11.145    OLED_ip_inst/inst/Init/current_state[82]_i_10_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I1_O)        0.124    11.269 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.527    11.796    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.920 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.165    12.085    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.209 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          1.021    13.229    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.572    15.055    OLED_ip_inst/inst/Init/CLK
    SLICE_X13Y36         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[67]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X13Y36         FDRE (Setup_fdre_C_CE)      -0.205    15.209    OLED_ip_inst/inst/Init/after_state_reg[67]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -13.229    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             1.980ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/after_state_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.633ns  (logic 1.812ns (23.740%)  route 5.821ns (76.260%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.055ns = ( 15.055 - 10.000 ) 
    Source Clock Delay      (SCD):    5.596ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.834     5.596    OLED_ip_inst/inst/Init/CLK
    SLICE_X6Y45          FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.518     6.114 r  OLED_ip_inst/inst/Init/current_state_reg[1]/Q
                         net (fo=155, routed)         1.466     7.580    OLED_ip_inst/inst/Init/current_state_reg_n_0_[1]
    SLICE_X8Y41          LUT4 (Prop_lut4_I0_O)        0.150     7.730 f  OLED_ip_inst/inst/Init/current_state[82]_i_62/O
                         net (fo=2, routed)           1.185     8.915    OLED_ip_inst/inst/Init/current_state[82]_i_62_n_0
    SLICE_X7Y43          LUT5 (Prop_lut5_I1_O)        0.328     9.243 f  OLED_ip_inst/inst/Init/current_state[82]_i_58/O
                         net (fo=4, routed)           0.628     9.871    OLED_ip_inst/inst/Init/current_state[82]_i_58_n_0
    SLICE_X6Y46          LUT5 (Prop_lut5_I2_O)        0.116     9.987 f  OLED_ip_inst/inst/Init/current_state[82]_i_32/O
                         net (fo=1, routed)           0.452    10.439    OLED_ip_inst/inst/Init/current_state[82]_i_32_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I5_O)        0.328    10.767 r  OLED_ip_inst/inst/Init/current_state[82]_i_10/O
                         net (fo=1, routed)           0.378    11.145    OLED_ip_inst/inst/Init/current_state[82]_i_10_n_0
    SLICE_X9Y46          LUT6 (Prop_lut6_I1_O)        0.124    11.269 r  OLED_ip_inst/inst/Init/current_state[82]_i_4/O
                         net (fo=5, routed)           0.527    11.796    OLED_ip_inst/inst/Init/current_state[82]_i_4_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I0_O)        0.124    11.920 r  OLED_ip_inst/inst/Init/after_state[94]_i_3/O
                         net (fo=2, routed)           0.165    12.085    OLED_ip_inst/inst/Init/after_state[94]_i_3_n_0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.124    12.209 r  OLED_ip_inst/inst/Init/after_state[94]_i_1/O
                         net (fo=54, routed)          1.021    13.229    OLED_ip_inst/inst/Init/after_state[94]_i_1_n_0
    SLICE_X13Y36         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.572    15.055    OLED_ip_inst/inst/Init/CLK
    SLICE_X13Y36         FDRE                                         r  OLED_ip_inst/inst/Init/after_state_reg[76]/C
                         clock pessimism              0.394    15.449    
                         clock uncertainty           -0.035    15.414    
    SLICE_X13Y36         FDRE (Setup_fdre_C_CE)      -0.205    15.209    OLED_ip_inst/inst/Init/after_state_reg[76]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -13.229    
  -------------------------------------------------------------------
                         slack                                  1.980    

Slack (MET) :             1.990ns  (required time - arrival time)
  Source:                 OLED_ip_inst/inst/Init/current_state_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/temp_spi_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.785ns  (logic 1.612ns (20.707%)  route 6.173ns (79.293%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.512ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.750     5.512    OLED_ip_inst/inst/Init/CLK
    SLICE_X12Y37         FDRE                                         r  OLED_ip_inst/inst/Init/current_state_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y37         FDRE (Prop_fdre_C_Q)         0.518     6.030 f  OLED_ip_inst/inst/Init/current_state_reg[48]/Q
                         net (fo=63, routed)          1.238     7.269    OLED_ip_inst/inst/Init/current_state_reg_n_0_[48]
    SLICE_X8Y42          LUT4 (Prop_lut4_I2_O)        0.146     7.415 r  OLED_ip_inst/inst/Init/current_state[82]_i_89/O
                         net (fo=1, routed)           1.264     8.679    OLED_ip_inst/inst/Init/current_state[82]_i_89_n_0
    SLICE_X5Y47          LUT5 (Prop_lut5_I0_O)        0.328     9.007 r  OLED_ip_inst/inst/Init/current_state[82]_i_57/O
                         net (fo=4, routed)           0.847     9.853    OLED_ip_inst/inst/Init/current_state[82]_i_57_n_0
    SLICE_X6Y46          LUT2 (Prop_lut2_I0_O)        0.124     9.977 r  OLED_ip_inst/inst/Init/current_state[19]_i_35/O
                         net (fo=2, routed)           0.293    10.270    OLED_ip_inst/inst/Init/current_state[19]_i_35_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I0_O)        0.124    10.394 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_8/O
                         net (fo=1, routed)           0.799    11.192    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_8_n_0
    SLICE_X8Y46          LUT6 (Prop_lut6_I3_O)        0.124    11.316 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_5/O
                         net (fo=1, routed)           0.453    11.769    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_5_n_0
    SLICE_X11Y46         LUT6 (Prop_lut6_I1_O)        0.124    11.893 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_3/O
                         net (fo=1, routed)           0.497    12.391    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_3_n_0
    SLICE_X11Y41         LUT6 (Prop_lut6_I2_O)        0.124    12.515 r  OLED_ip_inst/inst/Init/temp_spi_data[7]_i_1/O
                         net (fo=8, routed)           0.783    13.297    OLED_ip_inst/inst/Init/temp_spi_data[7]_i_1_n_0
    SLICE_X7Y35          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    Y9                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         1.650    15.133    OLED_ip_inst/inst/Init/CLK
    SLICE_X7Y35          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[6]/C
                         clock pessimism              0.394    15.527    
                         clock uncertainty           -0.035    15.492    
    SLICE_X7Y35          FDRE (Setup_fdre_C_CE)      -0.205    15.287    OLED_ip_inst/inst/Init/temp_spi_data_reg[6]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -13.297    
  -------------------------------------------------------------------
                         slack                                  1.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/temp_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.064%)  route 0.202ns (58.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.592     1.539    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.680 r  OLED_ip_inst/inst/Example/temp_addr_reg[0]/Q
                         net (fo=1, routed)           0.202     1.882    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y4          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.900     2.095    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.500     1.594    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.777    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/temp_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.659%)  route 0.212ns (56.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.592     1.539    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  OLED_ip_inst/inst/Example/temp_addr_reg[6]/Q
                         net (fo=1, routed)           0.212     1.914    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y4          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.900     2.095    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.614    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.797    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/temp_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.860%)  route 0.237ns (59.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.592     1.539    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  OLED_ip_inst/inst/Example/temp_addr_reg[3]/Q
                         net (fo=1, routed)           0.237     1.940    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y4          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.900     2.095    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.614    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.797    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/temp_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.702%)  route 0.239ns (59.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.592     1.539    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X10Y10         FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y10         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  OLED_ip_inst/inst/Example/temp_addr_reg[5]/Q
                         net (fo=1, routed)           0.239     1.942    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y4          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.900     2.095    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.614    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.797    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/current_state_reg[69]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/after_state_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.189ns (65.067%)  route 0.101ns (34.933%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.623     1.570    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X5Y4           FDSE                                         r  OLED_ip_inst/inst/Example/current_state_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDSE (Prop_fdse_C_Q)         0.141     1.711 r  OLED_ip_inst/inst/Example/current_state_reg[69]/Q
                         net (fo=24, routed)          0.101     1.812    OLED_ip_inst/inst/Example/current_state[69]
    SLICE_X4Y4           LUT2 (Prop_lut2_I1_O)        0.048     1.860 r  OLED_ip_inst/inst/Example/after_state[36]_i_1/O
                         net (fo=1, routed)           0.000     1.860    OLED_ip_inst/inst/Example/after_state[36]_i_1_n_0
    SLICE_X4Y4           FDRE                                         r  OLED_ip_inst/inst/Example/after_state_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.892     2.086    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X4Y4           FDRE                                         r  OLED_ip_inst/inst/Example/after_state_reg[36]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X4Y4           FDRE (Hold_fdre_C_D)         0.131     1.714    OLED_ip_inst/inst/Example/after_state_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/current_state_reg[69]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/after_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.702%)  route 0.101ns (35.298%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.623     1.570    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X5Y4           FDSE                                         r  OLED_ip_inst/inst/Example/current_state_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y4           FDSE (Prop_fdse_C_Q)         0.141     1.711 r  OLED_ip_inst/inst/Example/current_state_reg[69]/Q
                         net (fo=24, routed)          0.101     1.812    OLED_ip_inst/inst/Example/current_state[69]
    SLICE_X4Y4           LUT5 (Prop_lut5_I0_O)        0.045     1.857 r  OLED_ip_inst/inst/Example/after_state[20]_i_1/O
                         net (fo=1, routed)           0.000     1.857    OLED_ip_inst/inst/Example/after_state[20]_i_1_n_0
    SLICE_X4Y4           FDRE                                         r  OLED_ip_inst/inst/Example/after_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.892     2.086    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X4Y4           FDRE                                         r  OLED_ip_inst/inst/Example/after_state_reg[20]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X4Y4           FDRE (Hold_fdre_C_D)         0.120     1.703    OLED_ip_inst/inst/Example/after_state_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Init/temp_spi_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.209ns (67.819%)  route 0.099ns (32.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.619     1.566    OLED_ip_inst/inst/Init/CLK
    SLICE_X6Y35          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  OLED_ip_inst/inst/Init/temp_spi_data_reg[5]/Q
                         net (fo=1, routed)           0.099     1.829    OLED_ip_inst/inst/Init/SPI_COMP/temp_spi_data_reg[7][5]
    SLICE_X4Y35          LUT5 (Prop_lut5_I4_O)        0.045     1.874 r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register[5]_i_1/O
                         net (fo=1, routed)           0.000     1.874    OLED_ip_inst/inst/Init/SPI_COMP/shift_register[5]_i_1_n_0
    SLICE_X4Y35          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.887     2.081    OLED_ip_inst/inst/Init/SPI_COMP/CLK
    SLICE_X4Y35          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[5]/C
                         clock pessimism             -0.500     1.581    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.121     1.702    OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Init/temp_spi_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.209ns (67.382%)  route 0.101ns (32.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.619     1.566    OLED_ip_inst/inst/Init/CLK
    SLICE_X6Y36          FDRE                                         r  OLED_ip_inst/inst/Init/temp_spi_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y36          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  OLED_ip_inst/inst/Init/temp_spi_data_reg[3]/Q
                         net (fo=1, routed)           0.101     1.831    OLED_ip_inst/inst/Init/SPI_COMP/temp_spi_data_reg[7][3]
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.045     1.876 r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register[3]_i_1/O
                         net (fo=1, routed)           0.000     1.876    OLED_ip_inst/inst/Init/SPI_COMP/shift_register[3]_i_1_n_0
    SLICE_X4Y36          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.887     2.081    OLED_ip_inst/inst/Init/SPI_COMP/CLK
    SLICE_X4Y36          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[3]/C
                         clock pessimism             -0.500     1.581    
    SLICE_X4Y36          FDRE (Hold_fdre_C_D)         0.120     1.701    OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Example/temp_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.164ns (37.849%)  route 0.269ns (62.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.593     1.540    OLED_ip_inst/inst/Example/CLK_IBUF_BUFG
    SLICE_X10Y9          FDRE                                         r  OLED_ip_inst/inst/Example/temp_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.164     1.704 r  OLED_ip_inst/inst/Example/temp_addr_reg[7]/Q
                         net (fo=1, routed)           0.269     1.973    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y4          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.900     2.095    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y4          RAMB18E1                                     r  OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.480     1.614    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.797    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OLED_ip_inst/inst/Init/SPI_COMP/temp_sdo_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.619     1.566    OLED_ip_inst/inst/Init/SPI_COMP/CLK
    SLICE_X5Y35          FDRE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  OLED_ip_inst/inst/Init/SPI_COMP/shift_register_reg[7]/Q
                         net (fo=1, routed)           0.113     1.820    OLED_ip_inst/inst/Init/SPI_COMP/shift_register[7]
    SLICE_X4Y34          FDSE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/temp_sdo_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=402, routed)         0.886     2.080    OLED_ip_inst/inst/Init/SPI_COMP/CLK
    SLICE_X4Y34          FDSE                                         r  OLED_ip_inst/inst/Init/SPI_COMP/temp_sdo_reg/C
                         clock pessimism             -0.500     1.580    
    SLICE_X4Y34          FDSE (Hold_fdse_C_D)         0.063     1.643    OLED_ip_inst/inst/Init/SPI_COMP/temp_sdo_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    OLED_ip_inst/inst/Example/CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y22   OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y24   OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y24   OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y25   OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y25   OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y25   OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y25   OLED_ip_inst/inst/Example/DELAY_COMP/clk_counter_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y39   OLED_ip_inst/inst/Init/DELAY_COMP/current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y39   OLED_ip_inst/inst/Init/DELAY_COMP/current_state_reg[19]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X31Y39   OLED_ip_inst/inst/Init/DELAY_COMP/current_state_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y39   OLED_ip_inst/inst/Init/DELAY_COMP/current_state_reg[26]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X30Y39   OLED_ip_inst/inst/Init/DELAY_COMP/current_state_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y9     OLED_ip_inst/inst/Example/current_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y34    OLED_ip_inst/inst/Init/SPI_COMP/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y34    OLED_ip_inst/inst/Init/SPI_COMP/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y34    OLED_ip_inst/inst/Init/SPI_COMP/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y34    OLED_ip_inst/inst/Init/SPI_COMP/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y7     OLED_ip_inst/inst/Example/after_page_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y7     OLED_ip_inst/inst/Example/after_page_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y9     OLED_ip_inst/inst/Example/after_page_state_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y6     OLED_ip_inst/inst/Example/after_page_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y6     OLED_ip_inst/inst/Example/after_page_state_reg[33]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y6     OLED_ip_inst/inst/Example/after_page_state_reg[45]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y6     OLED_ip_inst/inst/Example/after_page_state_reg[62]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y7     OLED_ip_inst/inst/Example/after_page_state_reg[94]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y3     OLED_ip_inst/inst/Example/after_state_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y3     OLED_ip_inst/inst/Example/after_state_reg[18]/C



