// Generated by CIRCT firtool-1.62.0
module MEMRS(
  input         clock,
                reset,
  output        io_backend_packet_0_ready,
  input         io_backend_packet_0_valid,
                io_backend_packet_0_bits_ready_bits_RS1_ready,
                io_backend_packet_0_bits_ready_bits_RS2_ready,
  input  [5:0]  io_backend_packet_0_bits_RD,
  input         io_backend_packet_0_bits_RD_valid,
  input  [5:0]  io_backend_packet_0_bits_RS1,
  input         io_backend_packet_0_bits_RS1_valid,
  input  [5:0]  io_backend_packet_0_bits_RS2,
  input         io_backend_packet_0_bits_RS2_valid,
  input  [31:0] io_backend_packet_0_bits_IMM,
  input  [2:0]  io_backend_packet_0_bits_FUNCT3,
  input  [3:0]  io_backend_packet_0_bits_packet_index,
  input  [5:0]  io_backend_packet_0_bits_ROB_index,
  input  [4:0]  io_backend_packet_0_bits_instructionType,
  input  [1:0]  io_backend_packet_0_bits_portID,
                io_backend_packet_0_bits_RS_type,
  input         io_backend_packet_0_bits_needs_ALU,
                io_backend_packet_0_bits_needs_branch_unit,
                io_backend_packet_0_bits_needs_CSRs,
                io_backend_packet_0_bits_SUBTRACT,
                io_backend_packet_0_bits_MULTIPLY,
                io_backend_packet_0_bits_IMMEDIATE,
                io_backend_packet_0_bits_IS_LOAD,
                io_backend_packet_0_bits_IS_STORE,
  output        io_backend_packet_1_ready,
  input         io_backend_packet_1_valid,
                io_backend_packet_1_bits_ready_bits_RS1_ready,
                io_backend_packet_1_bits_ready_bits_RS2_ready,
  input  [5:0]  io_backend_packet_1_bits_RD,
  input         io_backend_packet_1_bits_RD_valid,
  input  [5:0]  io_backend_packet_1_bits_RS1,
  input         io_backend_packet_1_bits_RS1_valid,
  input  [5:0]  io_backend_packet_1_bits_RS2,
  input         io_backend_packet_1_bits_RS2_valid,
  input  [31:0] io_backend_packet_1_bits_IMM,
  input  [2:0]  io_backend_packet_1_bits_FUNCT3,
  input  [3:0]  io_backend_packet_1_bits_packet_index,
  input  [5:0]  io_backend_packet_1_bits_ROB_index,
  input  [4:0]  io_backend_packet_1_bits_instructionType,
  input  [1:0]  io_backend_packet_1_bits_portID,
                io_backend_packet_1_bits_RS_type,
  input         io_backend_packet_1_bits_needs_ALU,
                io_backend_packet_1_bits_needs_branch_unit,
                io_backend_packet_1_bits_needs_CSRs,
                io_backend_packet_1_bits_SUBTRACT,
                io_backend_packet_1_bits_MULTIPLY,
                io_backend_packet_1_bits_IMMEDIATE,
                io_backend_packet_1_bits_IS_LOAD,
                io_backend_packet_1_bits_IS_STORE,
  output        io_backend_packet_2_ready,
  input         io_backend_packet_2_valid,
                io_backend_packet_2_bits_ready_bits_RS1_ready,
                io_backend_packet_2_bits_ready_bits_RS2_ready,
  input  [5:0]  io_backend_packet_2_bits_RD,
  input         io_backend_packet_2_bits_RD_valid,
  input  [5:0]  io_backend_packet_2_bits_RS1,
  input         io_backend_packet_2_bits_RS1_valid,
  input  [5:0]  io_backend_packet_2_bits_RS2,
  input         io_backend_packet_2_bits_RS2_valid,
  input  [31:0] io_backend_packet_2_bits_IMM,
  input  [2:0]  io_backend_packet_2_bits_FUNCT3,
  input  [3:0]  io_backend_packet_2_bits_packet_index,
  input  [5:0]  io_backend_packet_2_bits_ROB_index,
  input  [4:0]  io_backend_packet_2_bits_instructionType,
  input  [1:0]  io_backend_packet_2_bits_portID,
                io_backend_packet_2_bits_RS_type,
  input         io_backend_packet_2_bits_needs_ALU,
                io_backend_packet_2_bits_needs_branch_unit,
                io_backend_packet_2_bits_needs_CSRs,
                io_backend_packet_2_bits_SUBTRACT,
                io_backend_packet_2_bits_MULTIPLY,
                io_backend_packet_2_bits_IMMEDIATE,
                io_backend_packet_2_bits_IS_LOAD,
                io_backend_packet_2_bits_IS_STORE,
  output        io_backend_packet_3_ready,
  input         io_backend_packet_3_valid,
                io_backend_packet_3_bits_ready_bits_RS1_ready,
                io_backend_packet_3_bits_ready_bits_RS2_ready,
  input  [5:0]  io_backend_packet_3_bits_RD,
  input         io_backend_packet_3_bits_RD_valid,
  input  [5:0]  io_backend_packet_3_bits_RS1,
  input         io_backend_packet_3_bits_RS1_valid,
  input  [5:0]  io_backend_packet_3_bits_RS2,
  input         io_backend_packet_3_bits_RS2_valid,
  input  [31:0] io_backend_packet_3_bits_IMM,
  input  [2:0]  io_backend_packet_3_bits_FUNCT3,
  input  [3:0]  io_backend_packet_3_bits_packet_index,
  input  [5:0]  io_backend_packet_3_bits_ROB_index,
  input  [4:0]  io_backend_packet_3_bits_instructionType,
  input  [1:0]  io_backend_packet_3_bits_portID,
                io_backend_packet_3_bits_RS_type,
  input         io_backend_packet_3_bits_needs_ALU,
                io_backend_packet_3_bits_needs_branch_unit,
                io_backend_packet_3_bits_needs_CSRs,
                io_backend_packet_3_bits_SUBTRACT,
                io_backend_packet_3_bits_MULTIPLY,
                io_backend_packet_3_bits_IMMEDIATE,
                io_backend_packet_3_bits_IS_LOAD,
                io_backend_packet_3_bits_IS_STORE,
                io_FU_outputs_0_valid,
  input  [63:0] io_FU_outputs_0_bits_RD,
  input  [31:0] io_FU_outputs_0_bits_RD_data,
  input         io_FU_outputs_0_bits_RD_valid,
  input  [31:0] io_FU_outputs_0_bits_instruction_PC,
  input         io_FU_outputs_0_bits_branch_taken,
  input  [31:0] io_FU_outputs_0_bits_target_address,
  input         io_FU_outputs_0_bits_branch_valid,
  input  [5:0]  io_FU_outputs_0_bits_ROB_index,
  input  [1:0]  io_FU_outputs_0_bits_fetch_packet_index,
  input         io_FU_outputs_1_valid,
  input  [63:0] io_FU_outputs_1_bits_RD,
  input  [31:0] io_FU_outputs_1_bits_RD_data,
  input         io_FU_outputs_1_bits_RD_valid,
  input  [31:0] io_FU_outputs_1_bits_instruction_PC,
  input         io_FU_outputs_1_bits_branch_taken,
  input  [31:0] io_FU_outputs_1_bits_target_address,
  input         io_FU_outputs_1_bits_branch_valid,
  input  [5:0]  io_FU_outputs_1_bits_ROB_index,
  input  [1:0]  io_FU_outputs_1_bits_fetch_packet_index,
  input         io_FU_outputs_2_valid,
  input  [63:0] io_FU_outputs_2_bits_RD,
  input  [31:0] io_FU_outputs_2_bits_RD_data,
  input         io_FU_outputs_2_bits_RD_valid,
  input  [31:0] io_FU_outputs_2_bits_instruction_PC,
  input         io_FU_outputs_2_bits_branch_taken,
  input  [31:0] io_FU_outputs_2_bits_target_address,
  input         io_FU_outputs_2_bits_branch_valid,
  input  [5:0]  io_FU_outputs_2_bits_ROB_index,
  input  [1:0]  io_FU_outputs_2_bits_fetch_packet_index,
  input         io_FU_outputs_3_valid,
  input  [63:0] io_FU_outputs_3_bits_RD,
  input  [31:0] io_FU_outputs_3_bits_RD_data,
  input         io_FU_outputs_3_bits_RD_valid,
  input  [31:0] io_FU_outputs_3_bits_instruction_PC,
  input         io_FU_outputs_3_bits_branch_taken,
  input  [31:0] io_FU_outputs_3_bits_target_address,
  input         io_FU_outputs_3_bits_branch_valid,
  input  [5:0]  io_FU_outputs_3_bits_ROB_index,
  input  [1:0]  io_FU_outputs_3_bits_fetch_packet_index,
  input         io_commit_valid,
  input  [31:0] io_commit_fetch_PC,
  input         io_commit_T_NT,
  input  [5:0]  io_commit_ROB_index,
  input  [2:0]  io_commit_br_type,
  input  [1:0]  io_commit_fetch_packet_index,
  input         io_commit_is_misprediction,
  input  [31:0] io_commit_expected_PC,
  input  [15:0] io_commit_GHR,
  input  [6:0]  io_commit_TOS,
                io_commit_NEXT,
  input  [3:0]  io_commit_RAT_IDX,
  input         io_RF_inputs_0_ready,
  output        io_RF_inputs_0_valid,
                io_RF_inputs_0_bits_ready_bits_RS1_ready,
                io_RF_inputs_0_bits_ready_bits_RS2_ready,
  output [5:0]  io_RF_inputs_0_bits_RD,
  output        io_RF_inputs_0_bits_RD_valid,
  output [5:0]  io_RF_inputs_0_bits_RS1,
  output        io_RF_inputs_0_bits_RS1_valid,
  output [5:0]  io_RF_inputs_0_bits_RS2,
  output        io_RF_inputs_0_bits_RS2_valid,
  output [31:0] io_RF_inputs_0_bits_IMM,
  output [2:0]  io_RF_inputs_0_bits_FUNCT3,
  output [3:0]  io_RF_inputs_0_bits_packet_index,
  output [5:0]  io_RF_inputs_0_bits_ROB_index,
  output [4:0]  io_RF_inputs_0_bits_instructionType,
  output [1:0]  io_RF_inputs_0_bits_portID,
                io_RF_inputs_0_bits_RS_type,
  output        io_RF_inputs_0_bits_needs_ALU,
                io_RF_inputs_0_bits_needs_branch_unit,
                io_RF_inputs_0_bits_needs_CSRs,
                io_RF_inputs_0_bits_SUBTRACT,
                io_RF_inputs_0_bits_MULTIPLY,
                io_RF_inputs_0_bits_IMMEDIATE,
                io_RF_inputs_0_bits_IS_LOAD,
                io_RF_inputs_0_bits_IS_STORE,
  input         io_RF_inputs_1_ready,
  output        io_RF_inputs_1_valid,
                io_RF_inputs_1_bits_ready_bits_RS1_ready,
                io_RF_inputs_1_bits_ready_bits_RS2_ready,
  output [5:0]  io_RF_inputs_1_bits_RD,
  output        io_RF_inputs_1_bits_RD_valid,
  output [5:0]  io_RF_inputs_1_bits_RS1,
  output        io_RF_inputs_1_bits_RS1_valid,
  output [5:0]  io_RF_inputs_1_bits_RS2,
  output        io_RF_inputs_1_bits_RS2_valid,
  output [31:0] io_RF_inputs_1_bits_IMM,
  output [2:0]  io_RF_inputs_1_bits_FUNCT3,
  output [3:0]  io_RF_inputs_1_bits_packet_index,
  output [5:0]  io_RF_inputs_1_bits_ROB_index,
  output [4:0]  io_RF_inputs_1_bits_instructionType,
  output [1:0]  io_RF_inputs_1_bits_portID,
                io_RF_inputs_1_bits_RS_type,
  output        io_RF_inputs_1_bits_needs_ALU,
                io_RF_inputs_1_bits_needs_branch_unit,
                io_RF_inputs_1_bits_needs_CSRs,
                io_RF_inputs_1_bits_SUBTRACT,
                io_RF_inputs_1_bits_MULTIPLY,
                io_RF_inputs_1_bits_IMMEDIATE,
                io_RF_inputs_1_bits_IS_LOAD,
                io_RF_inputs_1_bits_IS_STORE,
  input         io_RF_inputs_2_ready,
  output        io_RF_inputs_2_valid,
                io_RF_inputs_2_bits_ready_bits_RS1_ready,
                io_RF_inputs_2_bits_ready_bits_RS2_ready,
  output [5:0]  io_RF_inputs_2_bits_RD,
  output        io_RF_inputs_2_bits_RD_valid,
  output [5:0]  io_RF_inputs_2_bits_RS1,
  output        io_RF_inputs_2_bits_RS1_valid,
  output [5:0]  io_RF_inputs_2_bits_RS2,
  output        io_RF_inputs_2_bits_RS2_valid,
  output [31:0] io_RF_inputs_2_bits_IMM,
  output [2:0]  io_RF_inputs_2_bits_FUNCT3,
  output [3:0]  io_RF_inputs_2_bits_packet_index,
  output [5:0]  io_RF_inputs_2_bits_ROB_index,
  output [4:0]  io_RF_inputs_2_bits_instructionType,
  output [1:0]  io_RF_inputs_2_bits_portID,
                io_RF_inputs_2_bits_RS_type,
  output        io_RF_inputs_2_bits_needs_ALU,
                io_RF_inputs_2_bits_needs_branch_unit,
                io_RF_inputs_2_bits_needs_CSRs,
                io_RF_inputs_2_bits_SUBTRACT,
                io_RF_inputs_2_bits_MULTIPLY,
                io_RF_inputs_2_bits_IMMEDIATE,
                io_RF_inputs_2_bits_IS_LOAD,
                io_RF_inputs_2_bits_IS_STORE,
  input         io_RF_inputs_3_ready,
  output        io_RF_inputs_3_valid,
                io_RF_inputs_3_bits_ready_bits_RS1_ready,
                io_RF_inputs_3_bits_ready_bits_RS2_ready,
  output [5:0]  io_RF_inputs_3_bits_RD,
  output        io_RF_inputs_3_bits_RD_valid,
  output [5:0]  io_RF_inputs_3_bits_RS1,
  output        io_RF_inputs_3_bits_RS1_valid,
  output [5:0]  io_RF_inputs_3_bits_RS2,
  output        io_RF_inputs_3_bits_RS2_valid,
  output [31:0] io_RF_inputs_3_bits_IMM,
  output [2:0]  io_RF_inputs_3_bits_FUNCT3,
  output [3:0]  io_RF_inputs_3_bits_packet_index,
  output [5:0]  io_RF_inputs_3_bits_ROB_index,
  output [4:0]  io_RF_inputs_3_bits_instructionType,
  output [1:0]  io_RF_inputs_3_bits_portID,
                io_RF_inputs_3_bits_RS_type,
  output        io_RF_inputs_3_bits_needs_ALU,
                io_RF_inputs_3_bits_needs_branch_unit,
                io_RF_inputs_3_bits_needs_CSRs,
                io_RF_inputs_3_bits_SUBTRACT,
                io_RF_inputs_3_bits_MULTIPLY,
                io_RF_inputs_3_bits_IMMEDIATE,
                io_RF_inputs_3_bits_IS_LOAD,
                io_RF_inputs_3_bits_IS_STORE
);

  reg               reservation_station_0_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_0_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_0_decoded_instruction_RD;
  reg               reservation_station_0_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_0_decoded_instruction_RS1;
  reg               reservation_station_0_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_0_decoded_instruction_RS2;
  reg               reservation_station_0_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_0_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_0_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_0_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_0_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_0_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_0_decoded_instruction_portID;
  reg  [1:0]        reservation_station_0_decoded_instruction_RS_type;
  reg               reservation_station_0_decoded_instruction_needs_ALU;
  reg               reservation_station_0_decoded_instruction_needs_branch_unit;
  reg               reservation_station_0_decoded_instruction_needs_CSRs;
  reg               reservation_station_0_decoded_instruction_SUBTRACT;
  reg               reservation_station_0_decoded_instruction_MULTIPLY;
  reg               reservation_station_0_decoded_instruction_IMMEDIATE;
  reg               reservation_station_0_decoded_instruction_IS_LOAD;
  reg               reservation_station_0_decoded_instruction_IS_STORE;
  reg               reservation_station_0_commited;
  reg               reservation_station_0_valid;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_1_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_1_decoded_instruction_RD;
  reg               reservation_station_1_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_1_decoded_instruction_RS1;
  reg               reservation_station_1_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_1_decoded_instruction_RS2;
  reg               reservation_station_1_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_1_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_1_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_1_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_1_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_1_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_1_decoded_instruction_portID;
  reg  [1:0]        reservation_station_1_decoded_instruction_RS_type;
  reg               reservation_station_1_decoded_instruction_needs_ALU;
  reg               reservation_station_1_decoded_instruction_needs_branch_unit;
  reg               reservation_station_1_decoded_instruction_needs_CSRs;
  reg               reservation_station_1_decoded_instruction_SUBTRACT;
  reg               reservation_station_1_decoded_instruction_MULTIPLY;
  reg               reservation_station_1_decoded_instruction_IMMEDIATE;
  reg               reservation_station_1_decoded_instruction_IS_LOAD;
  reg               reservation_station_1_decoded_instruction_IS_STORE;
  reg               reservation_station_1_commited;
  reg               reservation_station_1_valid;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_2_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_2_decoded_instruction_RD;
  reg               reservation_station_2_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_2_decoded_instruction_RS1;
  reg               reservation_station_2_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_2_decoded_instruction_RS2;
  reg               reservation_station_2_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_2_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_2_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_2_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_2_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_2_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_2_decoded_instruction_portID;
  reg  [1:0]        reservation_station_2_decoded_instruction_RS_type;
  reg               reservation_station_2_decoded_instruction_needs_ALU;
  reg               reservation_station_2_decoded_instruction_needs_branch_unit;
  reg               reservation_station_2_decoded_instruction_needs_CSRs;
  reg               reservation_station_2_decoded_instruction_SUBTRACT;
  reg               reservation_station_2_decoded_instruction_MULTIPLY;
  reg               reservation_station_2_decoded_instruction_IMMEDIATE;
  reg               reservation_station_2_decoded_instruction_IS_LOAD;
  reg               reservation_station_2_decoded_instruction_IS_STORE;
  reg               reservation_station_2_commited;
  reg               reservation_station_2_valid;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_3_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_3_decoded_instruction_RD;
  reg               reservation_station_3_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_3_decoded_instruction_RS1;
  reg               reservation_station_3_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_3_decoded_instruction_RS2;
  reg               reservation_station_3_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_3_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_3_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_3_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_3_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_3_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_3_decoded_instruction_portID;
  reg  [1:0]        reservation_station_3_decoded_instruction_RS_type;
  reg               reservation_station_3_decoded_instruction_needs_ALU;
  reg               reservation_station_3_decoded_instruction_needs_branch_unit;
  reg               reservation_station_3_decoded_instruction_needs_CSRs;
  reg               reservation_station_3_decoded_instruction_SUBTRACT;
  reg               reservation_station_3_decoded_instruction_MULTIPLY;
  reg               reservation_station_3_decoded_instruction_IMMEDIATE;
  reg               reservation_station_3_decoded_instruction_IS_LOAD;
  reg               reservation_station_3_decoded_instruction_IS_STORE;
  reg               reservation_station_3_commited;
  reg               reservation_station_3_valid;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_4_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_4_decoded_instruction_RD;
  reg               reservation_station_4_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_4_decoded_instruction_RS1;
  reg               reservation_station_4_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_4_decoded_instruction_RS2;
  reg               reservation_station_4_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_4_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_4_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_4_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_4_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_4_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_4_decoded_instruction_portID;
  reg  [1:0]        reservation_station_4_decoded_instruction_RS_type;
  reg               reservation_station_4_decoded_instruction_needs_ALU;
  reg               reservation_station_4_decoded_instruction_needs_branch_unit;
  reg               reservation_station_4_decoded_instruction_needs_CSRs;
  reg               reservation_station_4_decoded_instruction_SUBTRACT;
  reg               reservation_station_4_decoded_instruction_MULTIPLY;
  reg               reservation_station_4_decoded_instruction_IMMEDIATE;
  reg               reservation_station_4_decoded_instruction_IS_LOAD;
  reg               reservation_station_4_decoded_instruction_IS_STORE;
  reg               reservation_station_4_commited;
  reg               reservation_station_4_valid;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_5_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_5_decoded_instruction_RD;
  reg               reservation_station_5_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_5_decoded_instruction_RS1;
  reg               reservation_station_5_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_5_decoded_instruction_RS2;
  reg               reservation_station_5_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_5_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_5_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_5_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_5_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_5_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_5_decoded_instruction_portID;
  reg  [1:0]        reservation_station_5_decoded_instruction_RS_type;
  reg               reservation_station_5_decoded_instruction_needs_ALU;
  reg               reservation_station_5_decoded_instruction_needs_branch_unit;
  reg               reservation_station_5_decoded_instruction_needs_CSRs;
  reg               reservation_station_5_decoded_instruction_SUBTRACT;
  reg               reservation_station_5_decoded_instruction_MULTIPLY;
  reg               reservation_station_5_decoded_instruction_IMMEDIATE;
  reg               reservation_station_5_decoded_instruction_IS_LOAD;
  reg               reservation_station_5_decoded_instruction_IS_STORE;
  reg               reservation_station_5_commited;
  reg               reservation_station_5_valid;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_6_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_6_decoded_instruction_RD;
  reg               reservation_station_6_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_6_decoded_instruction_RS1;
  reg               reservation_station_6_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_6_decoded_instruction_RS2;
  reg               reservation_station_6_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_6_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_6_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_6_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_6_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_6_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_6_decoded_instruction_portID;
  reg  [1:0]        reservation_station_6_decoded_instruction_RS_type;
  reg               reservation_station_6_decoded_instruction_needs_ALU;
  reg               reservation_station_6_decoded_instruction_needs_branch_unit;
  reg               reservation_station_6_decoded_instruction_needs_CSRs;
  reg               reservation_station_6_decoded_instruction_SUBTRACT;
  reg               reservation_station_6_decoded_instruction_MULTIPLY;
  reg               reservation_station_6_decoded_instruction_IMMEDIATE;
  reg               reservation_station_6_decoded_instruction_IS_LOAD;
  reg               reservation_station_6_decoded_instruction_IS_STORE;
  reg               reservation_station_6_commited;
  reg               reservation_station_6_valid;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_7_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_7_decoded_instruction_RD;
  reg               reservation_station_7_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_7_decoded_instruction_RS1;
  reg               reservation_station_7_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_7_decoded_instruction_RS2;
  reg               reservation_station_7_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_7_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_7_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_7_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_7_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_7_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_7_decoded_instruction_portID;
  reg  [1:0]        reservation_station_7_decoded_instruction_RS_type;
  reg               reservation_station_7_decoded_instruction_needs_ALU;
  reg               reservation_station_7_decoded_instruction_needs_branch_unit;
  reg               reservation_station_7_decoded_instruction_needs_CSRs;
  reg               reservation_station_7_decoded_instruction_SUBTRACT;
  reg               reservation_station_7_decoded_instruction_MULTIPLY;
  reg               reservation_station_7_decoded_instruction_IMMEDIATE;
  reg               reservation_station_7_decoded_instruction_IS_LOAD;
  reg               reservation_station_7_decoded_instruction_IS_STORE;
  reg               reservation_station_7_commited;
  reg               reservation_station_7_valid;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_8_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_8_decoded_instruction_RD;
  reg               reservation_station_8_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_8_decoded_instruction_RS1;
  reg               reservation_station_8_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_8_decoded_instruction_RS2;
  reg               reservation_station_8_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_8_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_8_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_8_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_8_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_8_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_8_decoded_instruction_portID;
  reg  [1:0]        reservation_station_8_decoded_instruction_RS_type;
  reg               reservation_station_8_decoded_instruction_needs_ALU;
  reg               reservation_station_8_decoded_instruction_needs_branch_unit;
  reg               reservation_station_8_decoded_instruction_needs_CSRs;
  reg               reservation_station_8_decoded_instruction_SUBTRACT;
  reg               reservation_station_8_decoded_instruction_MULTIPLY;
  reg               reservation_station_8_decoded_instruction_IMMEDIATE;
  reg               reservation_station_8_decoded_instruction_IS_LOAD;
  reg               reservation_station_8_decoded_instruction_IS_STORE;
  reg               reservation_station_8_commited;
  reg               reservation_station_8_valid;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_9_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_9_decoded_instruction_RD;
  reg               reservation_station_9_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_9_decoded_instruction_RS1;
  reg               reservation_station_9_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_9_decoded_instruction_RS2;
  reg               reservation_station_9_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_9_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_9_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_9_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_9_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_9_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_9_decoded_instruction_portID;
  reg  [1:0]        reservation_station_9_decoded_instruction_RS_type;
  reg               reservation_station_9_decoded_instruction_needs_ALU;
  reg               reservation_station_9_decoded_instruction_needs_branch_unit;
  reg               reservation_station_9_decoded_instruction_needs_CSRs;
  reg               reservation_station_9_decoded_instruction_SUBTRACT;
  reg               reservation_station_9_decoded_instruction_MULTIPLY;
  reg               reservation_station_9_decoded_instruction_IMMEDIATE;
  reg               reservation_station_9_decoded_instruction_IS_LOAD;
  reg               reservation_station_9_decoded_instruction_IS_STORE;
  reg               reservation_station_9_commited;
  reg               reservation_station_9_valid;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_10_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_10_decoded_instruction_RD;
  reg               reservation_station_10_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_10_decoded_instruction_RS1;
  reg               reservation_station_10_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_10_decoded_instruction_RS2;
  reg               reservation_station_10_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_10_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_10_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_10_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_10_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_10_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_10_decoded_instruction_portID;
  reg  [1:0]        reservation_station_10_decoded_instruction_RS_type;
  reg               reservation_station_10_decoded_instruction_needs_ALU;
  reg               reservation_station_10_decoded_instruction_needs_branch_unit;
  reg               reservation_station_10_decoded_instruction_needs_CSRs;
  reg               reservation_station_10_decoded_instruction_SUBTRACT;
  reg               reservation_station_10_decoded_instruction_MULTIPLY;
  reg               reservation_station_10_decoded_instruction_IMMEDIATE;
  reg               reservation_station_10_decoded_instruction_IS_LOAD;
  reg               reservation_station_10_decoded_instruction_IS_STORE;
  reg               reservation_station_10_commited;
  reg               reservation_station_10_valid;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_11_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_11_decoded_instruction_RD;
  reg               reservation_station_11_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_11_decoded_instruction_RS1;
  reg               reservation_station_11_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_11_decoded_instruction_RS2;
  reg               reservation_station_11_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_11_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_11_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_11_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_11_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_11_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_11_decoded_instruction_portID;
  reg  [1:0]        reservation_station_11_decoded_instruction_RS_type;
  reg               reservation_station_11_decoded_instruction_needs_ALU;
  reg               reservation_station_11_decoded_instruction_needs_branch_unit;
  reg               reservation_station_11_decoded_instruction_needs_CSRs;
  reg               reservation_station_11_decoded_instruction_SUBTRACT;
  reg               reservation_station_11_decoded_instruction_MULTIPLY;
  reg               reservation_station_11_decoded_instruction_IMMEDIATE;
  reg               reservation_station_11_decoded_instruction_IS_LOAD;
  reg               reservation_station_11_decoded_instruction_IS_STORE;
  reg               reservation_station_11_commited;
  reg               reservation_station_11_valid;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_12_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_12_decoded_instruction_RD;
  reg               reservation_station_12_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_12_decoded_instruction_RS1;
  reg               reservation_station_12_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_12_decoded_instruction_RS2;
  reg               reservation_station_12_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_12_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_12_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_12_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_12_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_12_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_12_decoded_instruction_portID;
  reg  [1:0]        reservation_station_12_decoded_instruction_RS_type;
  reg               reservation_station_12_decoded_instruction_needs_ALU;
  reg               reservation_station_12_decoded_instruction_needs_branch_unit;
  reg               reservation_station_12_decoded_instruction_needs_CSRs;
  reg               reservation_station_12_decoded_instruction_SUBTRACT;
  reg               reservation_station_12_decoded_instruction_MULTIPLY;
  reg               reservation_station_12_decoded_instruction_IMMEDIATE;
  reg               reservation_station_12_decoded_instruction_IS_LOAD;
  reg               reservation_station_12_decoded_instruction_IS_STORE;
  reg               reservation_station_12_commited;
  reg               reservation_station_12_valid;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_13_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_13_decoded_instruction_RD;
  reg               reservation_station_13_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_13_decoded_instruction_RS1;
  reg               reservation_station_13_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_13_decoded_instruction_RS2;
  reg               reservation_station_13_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_13_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_13_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_13_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_13_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_13_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_13_decoded_instruction_portID;
  reg  [1:0]        reservation_station_13_decoded_instruction_RS_type;
  reg               reservation_station_13_decoded_instruction_needs_ALU;
  reg               reservation_station_13_decoded_instruction_needs_branch_unit;
  reg               reservation_station_13_decoded_instruction_needs_CSRs;
  reg               reservation_station_13_decoded_instruction_SUBTRACT;
  reg               reservation_station_13_decoded_instruction_MULTIPLY;
  reg               reservation_station_13_decoded_instruction_IMMEDIATE;
  reg               reservation_station_13_decoded_instruction_IS_LOAD;
  reg               reservation_station_13_decoded_instruction_IS_STORE;
  reg               reservation_station_13_commited;
  reg               reservation_station_13_valid;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_14_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_14_decoded_instruction_RD;
  reg               reservation_station_14_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_14_decoded_instruction_RS1;
  reg               reservation_station_14_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_14_decoded_instruction_RS2;
  reg               reservation_station_14_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_14_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_14_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_14_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_14_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_14_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_14_decoded_instruction_portID;
  reg  [1:0]        reservation_station_14_decoded_instruction_RS_type;
  reg               reservation_station_14_decoded_instruction_needs_ALU;
  reg               reservation_station_14_decoded_instruction_needs_branch_unit;
  reg               reservation_station_14_decoded_instruction_needs_CSRs;
  reg               reservation_station_14_decoded_instruction_SUBTRACT;
  reg               reservation_station_14_decoded_instruction_MULTIPLY;
  reg               reservation_station_14_decoded_instruction_IMMEDIATE;
  reg               reservation_station_14_decoded_instruction_IS_LOAD;
  reg               reservation_station_14_decoded_instruction_IS_STORE;
  reg               reservation_station_14_commited;
  reg               reservation_station_14_valid;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS1_ready;
  reg               reservation_station_15_decoded_instruction_ready_bits_RS2_ready;
  reg  [5:0]        reservation_station_15_decoded_instruction_RD;
  reg               reservation_station_15_decoded_instruction_RD_valid;
  reg  [5:0]        reservation_station_15_decoded_instruction_RS1;
  reg               reservation_station_15_decoded_instruction_RS1_valid;
  reg  [5:0]        reservation_station_15_decoded_instruction_RS2;
  reg               reservation_station_15_decoded_instruction_RS2_valid;
  reg  [31:0]       reservation_station_15_decoded_instruction_IMM;
  reg  [2:0]        reservation_station_15_decoded_instruction_FUNCT3;
  reg  [3:0]        reservation_station_15_decoded_instruction_packet_index;
  reg  [5:0]        reservation_station_15_decoded_instruction_ROB_index;
  reg  [4:0]        reservation_station_15_decoded_instruction_instructionType;
  reg  [1:0]        reservation_station_15_decoded_instruction_portID;
  reg  [1:0]        reservation_station_15_decoded_instruction_RS_type;
  reg               reservation_station_15_decoded_instruction_needs_ALU;
  reg               reservation_station_15_decoded_instruction_needs_branch_unit;
  reg               reservation_station_15_decoded_instruction_needs_CSRs;
  reg               reservation_station_15_decoded_instruction_SUBTRACT;
  reg               reservation_station_15_decoded_instruction_MULTIPLY;
  reg               reservation_station_15_decoded_instruction_IMMEDIATE;
  reg               reservation_station_15_decoded_instruction_IS_LOAD;
  reg               reservation_station_15_decoded_instruction_IS_STORE;
  reg               reservation_station_15_commited;
  reg               reservation_station_15_valid;
  reg  [4:0]        front_pointer;
  reg  [4:0]        back_pointer;
  wire [63:0]       _GEN = {58'h0, reservation_station_0_decoded_instruction_RS1};
  wire              RS1_match_0 =
    io_FU_outputs_0_bits_RD == _GEN & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_0 = {58'h0, reservation_station_0_decoded_instruction_RS2};
  wire              RS2_match_0 =
    io_FU_outputs_0_bits_RD == _GEN_0 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_0
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_0 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_0
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_1 = {58'h0, reservation_station_1_decoded_instruction_RS1};
  wire              RS1_match_1 =
    io_FU_outputs_0_bits_RD == _GEN_1 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_1
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_1 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_1
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_2 = {58'h0, reservation_station_1_decoded_instruction_RS2};
  wire              RS2_match_1 =
    io_FU_outputs_0_bits_RD == _GEN_2 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_2
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_2 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_2
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_3 = {58'h0, reservation_station_2_decoded_instruction_RS1};
  wire              RS1_match_2 =
    io_FU_outputs_0_bits_RD == _GEN_3 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_3
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_3 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_3
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_4 = {58'h0, reservation_station_2_decoded_instruction_RS2};
  wire              RS2_match_2 =
    io_FU_outputs_0_bits_RD == _GEN_4 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_4
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_4 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_4
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_5 = {58'h0, reservation_station_3_decoded_instruction_RS1};
  wire              RS1_match_3 =
    io_FU_outputs_0_bits_RD == _GEN_5 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_5
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_5 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_5
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_6 = {58'h0, reservation_station_3_decoded_instruction_RS2};
  wire              RS2_match_3 =
    io_FU_outputs_0_bits_RD == _GEN_6 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_6
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_6 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_6
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_7 = {58'h0, reservation_station_4_decoded_instruction_RS1};
  wire              RS1_match_4 =
    io_FU_outputs_0_bits_RD == _GEN_7 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_7
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_7 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_7
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_8 = {58'h0, reservation_station_4_decoded_instruction_RS2};
  wire              RS2_match_4 =
    io_FU_outputs_0_bits_RD == _GEN_8 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_8
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_8 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_8
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_9 = {58'h0, reservation_station_5_decoded_instruction_RS1};
  wire              RS1_match_5 =
    io_FU_outputs_0_bits_RD == _GEN_9 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_9
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_9 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_9
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_10 = {58'h0, reservation_station_5_decoded_instruction_RS2};
  wire              RS2_match_5 =
    io_FU_outputs_0_bits_RD == _GEN_10 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_10
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_10 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_10
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_11 = {58'h0, reservation_station_6_decoded_instruction_RS1};
  wire              RS1_match_6 =
    io_FU_outputs_0_bits_RD == _GEN_11 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_11
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_11 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_11
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_12 = {58'h0, reservation_station_6_decoded_instruction_RS2};
  wire              RS2_match_6 =
    io_FU_outputs_0_bits_RD == _GEN_12 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_12
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_12 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_12
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_13 = {58'h0, reservation_station_7_decoded_instruction_RS1};
  wire              RS1_match_7 =
    io_FU_outputs_0_bits_RD == _GEN_13 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_13
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_13 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_13
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_14 = {58'h0, reservation_station_7_decoded_instruction_RS2};
  wire              RS2_match_7 =
    io_FU_outputs_0_bits_RD == _GEN_14 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_14
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_14 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_14
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_15 = {58'h0, reservation_station_8_decoded_instruction_RS1};
  wire              RS1_match_8 =
    io_FU_outputs_0_bits_RD == _GEN_15 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_15
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_15 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_15
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_16 = {58'h0, reservation_station_8_decoded_instruction_RS2};
  wire              RS2_match_8 =
    io_FU_outputs_0_bits_RD == _GEN_16 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_16
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_16 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_16
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_17 = {58'h0, reservation_station_9_decoded_instruction_RS1};
  wire              RS1_match_9 =
    io_FU_outputs_0_bits_RD == _GEN_17 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_17
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_17 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_17
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_18 = {58'h0, reservation_station_9_decoded_instruction_RS2};
  wire              RS2_match_9 =
    io_FU_outputs_0_bits_RD == _GEN_18 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_18
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_18 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_18
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_19 = {58'h0, reservation_station_10_decoded_instruction_RS1};
  wire              RS1_match_10 =
    io_FU_outputs_0_bits_RD == _GEN_19 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_19
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_19 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_19
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_20 = {58'h0, reservation_station_10_decoded_instruction_RS2};
  wire              RS2_match_10 =
    io_FU_outputs_0_bits_RD == _GEN_20 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_20
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_20 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_20
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_21 = {58'h0, reservation_station_11_decoded_instruction_RS1};
  wire              RS1_match_11 =
    io_FU_outputs_0_bits_RD == _GEN_21 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_21
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_21 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_21
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_22 = {58'h0, reservation_station_11_decoded_instruction_RS2};
  wire              RS2_match_11 =
    io_FU_outputs_0_bits_RD == _GEN_22 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_22
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_22 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_22
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_23 = {58'h0, reservation_station_12_decoded_instruction_RS1};
  wire              RS1_match_12 =
    io_FU_outputs_0_bits_RD == _GEN_23 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_23
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_23 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_23
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_24 = {58'h0, reservation_station_12_decoded_instruction_RS2};
  wire              RS2_match_12 =
    io_FU_outputs_0_bits_RD == _GEN_24 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_24
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_24 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_24
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_25 = {58'h0, reservation_station_13_decoded_instruction_RS1};
  wire              RS1_match_13 =
    io_FU_outputs_0_bits_RD == _GEN_25 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_25
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_25 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_25
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_26 = {58'h0, reservation_station_13_decoded_instruction_RS2};
  wire              RS2_match_13 =
    io_FU_outputs_0_bits_RD == _GEN_26 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_26
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_26 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_26
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_27 = {58'h0, reservation_station_14_decoded_instruction_RS1};
  wire              RS1_match_14 =
    io_FU_outputs_0_bits_RD == _GEN_27 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_27
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_27 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_27
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_28 = {58'h0, reservation_station_14_decoded_instruction_RS2};
  wire              RS2_match_14 =
    io_FU_outputs_0_bits_RD == _GEN_28 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_28
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_28 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_28
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_29 = {58'h0, reservation_station_15_decoded_instruction_RS1};
  wire              RS1_match_15 =
    io_FU_outputs_0_bits_RD == _GEN_29 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_29
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_29 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_29
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [63:0]       _GEN_30 = {58'h0, reservation_station_15_decoded_instruction_RS2};
  wire              RS2_match_15 =
    io_FU_outputs_0_bits_RD == _GEN_30 & io_FU_outputs_0_valid
    & io_FU_outputs_0_bits_RD_valid | io_FU_outputs_1_bits_RD == _GEN_30
    & io_FU_outputs_1_valid & io_FU_outputs_1_bits_RD_valid
    | io_FU_outputs_2_bits_RD == _GEN_30 & io_FU_outputs_2_valid
    & io_FU_outputs_2_bits_RD_valid | io_FU_outputs_3_bits_RD == _GEN_30
    & io_FU_outputs_3_valid & io_FU_outputs_3_bits_RD_valid;
  wire [15:0]       _GEN_31 =
    {{reservation_station_15_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS1_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS1_ready}};
  wire              io_RF_inputs_3_bits_ready_bits_RS1_ready_0 =
    _GEN_31[front_pointer[3:0]];
  wire [15:0]       _GEN_32 =
    {{reservation_station_15_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_14_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_13_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_12_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_11_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_10_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_9_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_8_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_7_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_6_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_5_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_4_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_3_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_2_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_1_decoded_instruction_ready_bits_RS2_ready},
     {reservation_station_0_decoded_instruction_ready_bits_RS2_ready}};
  wire              io_RF_inputs_3_bits_ready_bits_RS2_ready_0 =
    _GEN_32[front_pointer[3:0]];
  wire [15:0][5:0]  _GEN_33 =
    {{reservation_station_15_decoded_instruction_RD},
     {reservation_station_14_decoded_instruction_RD},
     {reservation_station_13_decoded_instruction_RD},
     {reservation_station_12_decoded_instruction_RD},
     {reservation_station_11_decoded_instruction_RD},
     {reservation_station_10_decoded_instruction_RD},
     {reservation_station_9_decoded_instruction_RD},
     {reservation_station_8_decoded_instruction_RD},
     {reservation_station_7_decoded_instruction_RD},
     {reservation_station_6_decoded_instruction_RD},
     {reservation_station_5_decoded_instruction_RD},
     {reservation_station_4_decoded_instruction_RD},
     {reservation_station_3_decoded_instruction_RD},
     {reservation_station_2_decoded_instruction_RD},
     {reservation_station_1_decoded_instruction_RD},
     {reservation_station_0_decoded_instruction_RD}};
  wire [15:0]       _GEN_34 =
    {{reservation_station_15_decoded_instruction_RD_valid},
     {reservation_station_14_decoded_instruction_RD_valid},
     {reservation_station_13_decoded_instruction_RD_valid},
     {reservation_station_12_decoded_instruction_RD_valid},
     {reservation_station_11_decoded_instruction_RD_valid},
     {reservation_station_10_decoded_instruction_RD_valid},
     {reservation_station_9_decoded_instruction_RD_valid},
     {reservation_station_8_decoded_instruction_RD_valid},
     {reservation_station_7_decoded_instruction_RD_valid},
     {reservation_station_6_decoded_instruction_RD_valid},
     {reservation_station_5_decoded_instruction_RD_valid},
     {reservation_station_4_decoded_instruction_RD_valid},
     {reservation_station_3_decoded_instruction_RD_valid},
     {reservation_station_2_decoded_instruction_RD_valid},
     {reservation_station_1_decoded_instruction_RD_valid},
     {reservation_station_0_decoded_instruction_RD_valid}};
  wire [15:0][5:0]  _GEN_35 =
    {{reservation_station_15_decoded_instruction_RS1},
     {reservation_station_14_decoded_instruction_RS1},
     {reservation_station_13_decoded_instruction_RS1},
     {reservation_station_12_decoded_instruction_RS1},
     {reservation_station_11_decoded_instruction_RS1},
     {reservation_station_10_decoded_instruction_RS1},
     {reservation_station_9_decoded_instruction_RS1},
     {reservation_station_8_decoded_instruction_RS1},
     {reservation_station_7_decoded_instruction_RS1},
     {reservation_station_6_decoded_instruction_RS1},
     {reservation_station_5_decoded_instruction_RS1},
     {reservation_station_4_decoded_instruction_RS1},
     {reservation_station_3_decoded_instruction_RS1},
     {reservation_station_2_decoded_instruction_RS1},
     {reservation_station_1_decoded_instruction_RS1},
     {reservation_station_0_decoded_instruction_RS1}};
  wire [15:0]       _GEN_36 =
    {{reservation_station_15_decoded_instruction_RS1_valid},
     {reservation_station_14_decoded_instruction_RS1_valid},
     {reservation_station_13_decoded_instruction_RS1_valid},
     {reservation_station_12_decoded_instruction_RS1_valid},
     {reservation_station_11_decoded_instruction_RS1_valid},
     {reservation_station_10_decoded_instruction_RS1_valid},
     {reservation_station_9_decoded_instruction_RS1_valid},
     {reservation_station_8_decoded_instruction_RS1_valid},
     {reservation_station_7_decoded_instruction_RS1_valid},
     {reservation_station_6_decoded_instruction_RS1_valid},
     {reservation_station_5_decoded_instruction_RS1_valid},
     {reservation_station_4_decoded_instruction_RS1_valid},
     {reservation_station_3_decoded_instruction_RS1_valid},
     {reservation_station_2_decoded_instruction_RS1_valid},
     {reservation_station_1_decoded_instruction_RS1_valid},
     {reservation_station_0_decoded_instruction_RS1_valid}};
  wire [15:0][5:0]  _GEN_37 =
    {{reservation_station_15_decoded_instruction_RS2},
     {reservation_station_14_decoded_instruction_RS2},
     {reservation_station_13_decoded_instruction_RS2},
     {reservation_station_12_decoded_instruction_RS2},
     {reservation_station_11_decoded_instruction_RS2},
     {reservation_station_10_decoded_instruction_RS2},
     {reservation_station_9_decoded_instruction_RS2},
     {reservation_station_8_decoded_instruction_RS2},
     {reservation_station_7_decoded_instruction_RS2},
     {reservation_station_6_decoded_instruction_RS2},
     {reservation_station_5_decoded_instruction_RS2},
     {reservation_station_4_decoded_instruction_RS2},
     {reservation_station_3_decoded_instruction_RS2},
     {reservation_station_2_decoded_instruction_RS2},
     {reservation_station_1_decoded_instruction_RS2},
     {reservation_station_0_decoded_instruction_RS2}};
  wire [15:0]       _GEN_38 =
    {{reservation_station_15_decoded_instruction_RS2_valid},
     {reservation_station_14_decoded_instruction_RS2_valid},
     {reservation_station_13_decoded_instruction_RS2_valid},
     {reservation_station_12_decoded_instruction_RS2_valid},
     {reservation_station_11_decoded_instruction_RS2_valid},
     {reservation_station_10_decoded_instruction_RS2_valid},
     {reservation_station_9_decoded_instruction_RS2_valid},
     {reservation_station_8_decoded_instruction_RS2_valid},
     {reservation_station_7_decoded_instruction_RS2_valid},
     {reservation_station_6_decoded_instruction_RS2_valid},
     {reservation_station_5_decoded_instruction_RS2_valid},
     {reservation_station_4_decoded_instruction_RS2_valid},
     {reservation_station_3_decoded_instruction_RS2_valid},
     {reservation_station_2_decoded_instruction_RS2_valid},
     {reservation_station_1_decoded_instruction_RS2_valid},
     {reservation_station_0_decoded_instruction_RS2_valid}};
  wire [15:0][31:0] _GEN_39 =
    {{reservation_station_15_decoded_instruction_IMM},
     {reservation_station_14_decoded_instruction_IMM},
     {reservation_station_13_decoded_instruction_IMM},
     {reservation_station_12_decoded_instruction_IMM},
     {reservation_station_11_decoded_instruction_IMM},
     {reservation_station_10_decoded_instruction_IMM},
     {reservation_station_9_decoded_instruction_IMM},
     {reservation_station_8_decoded_instruction_IMM},
     {reservation_station_7_decoded_instruction_IMM},
     {reservation_station_6_decoded_instruction_IMM},
     {reservation_station_5_decoded_instruction_IMM},
     {reservation_station_4_decoded_instruction_IMM},
     {reservation_station_3_decoded_instruction_IMM},
     {reservation_station_2_decoded_instruction_IMM},
     {reservation_station_1_decoded_instruction_IMM},
     {reservation_station_0_decoded_instruction_IMM}};
  wire [15:0][2:0]  _GEN_40 =
    {{reservation_station_15_decoded_instruction_FUNCT3},
     {reservation_station_14_decoded_instruction_FUNCT3},
     {reservation_station_13_decoded_instruction_FUNCT3},
     {reservation_station_12_decoded_instruction_FUNCT3},
     {reservation_station_11_decoded_instruction_FUNCT3},
     {reservation_station_10_decoded_instruction_FUNCT3},
     {reservation_station_9_decoded_instruction_FUNCT3},
     {reservation_station_8_decoded_instruction_FUNCT3},
     {reservation_station_7_decoded_instruction_FUNCT3},
     {reservation_station_6_decoded_instruction_FUNCT3},
     {reservation_station_5_decoded_instruction_FUNCT3},
     {reservation_station_4_decoded_instruction_FUNCT3},
     {reservation_station_3_decoded_instruction_FUNCT3},
     {reservation_station_2_decoded_instruction_FUNCT3},
     {reservation_station_1_decoded_instruction_FUNCT3},
     {reservation_station_0_decoded_instruction_FUNCT3}};
  wire [15:0][3:0]  _GEN_41 =
    {{reservation_station_15_decoded_instruction_packet_index},
     {reservation_station_14_decoded_instruction_packet_index},
     {reservation_station_13_decoded_instruction_packet_index},
     {reservation_station_12_decoded_instruction_packet_index},
     {reservation_station_11_decoded_instruction_packet_index},
     {reservation_station_10_decoded_instruction_packet_index},
     {reservation_station_9_decoded_instruction_packet_index},
     {reservation_station_8_decoded_instruction_packet_index},
     {reservation_station_7_decoded_instruction_packet_index},
     {reservation_station_6_decoded_instruction_packet_index},
     {reservation_station_5_decoded_instruction_packet_index},
     {reservation_station_4_decoded_instruction_packet_index},
     {reservation_station_3_decoded_instruction_packet_index},
     {reservation_station_2_decoded_instruction_packet_index},
     {reservation_station_1_decoded_instruction_packet_index},
     {reservation_station_0_decoded_instruction_packet_index}};
  wire [15:0][5:0]  _GEN_42 =
    {{reservation_station_15_decoded_instruction_ROB_index},
     {reservation_station_14_decoded_instruction_ROB_index},
     {reservation_station_13_decoded_instruction_ROB_index},
     {reservation_station_12_decoded_instruction_ROB_index},
     {reservation_station_11_decoded_instruction_ROB_index},
     {reservation_station_10_decoded_instruction_ROB_index},
     {reservation_station_9_decoded_instruction_ROB_index},
     {reservation_station_8_decoded_instruction_ROB_index},
     {reservation_station_7_decoded_instruction_ROB_index},
     {reservation_station_6_decoded_instruction_ROB_index},
     {reservation_station_5_decoded_instruction_ROB_index},
     {reservation_station_4_decoded_instruction_ROB_index},
     {reservation_station_3_decoded_instruction_ROB_index},
     {reservation_station_2_decoded_instruction_ROB_index},
     {reservation_station_1_decoded_instruction_ROB_index},
     {reservation_station_0_decoded_instruction_ROB_index}};
  wire [15:0][4:0]  _GEN_43 =
    {{reservation_station_15_decoded_instruction_instructionType},
     {reservation_station_14_decoded_instruction_instructionType},
     {reservation_station_13_decoded_instruction_instructionType},
     {reservation_station_12_decoded_instruction_instructionType},
     {reservation_station_11_decoded_instruction_instructionType},
     {reservation_station_10_decoded_instruction_instructionType},
     {reservation_station_9_decoded_instruction_instructionType},
     {reservation_station_8_decoded_instruction_instructionType},
     {reservation_station_7_decoded_instruction_instructionType},
     {reservation_station_6_decoded_instruction_instructionType},
     {reservation_station_5_decoded_instruction_instructionType},
     {reservation_station_4_decoded_instruction_instructionType},
     {reservation_station_3_decoded_instruction_instructionType},
     {reservation_station_2_decoded_instruction_instructionType},
     {reservation_station_1_decoded_instruction_instructionType},
     {reservation_station_0_decoded_instruction_instructionType}};
  wire [15:0][1:0]  _GEN_44 =
    {{reservation_station_15_decoded_instruction_portID},
     {reservation_station_14_decoded_instruction_portID},
     {reservation_station_13_decoded_instruction_portID},
     {reservation_station_12_decoded_instruction_portID},
     {reservation_station_11_decoded_instruction_portID},
     {reservation_station_10_decoded_instruction_portID},
     {reservation_station_9_decoded_instruction_portID},
     {reservation_station_8_decoded_instruction_portID},
     {reservation_station_7_decoded_instruction_portID},
     {reservation_station_6_decoded_instruction_portID},
     {reservation_station_5_decoded_instruction_portID},
     {reservation_station_4_decoded_instruction_portID},
     {reservation_station_3_decoded_instruction_portID},
     {reservation_station_2_decoded_instruction_portID},
     {reservation_station_1_decoded_instruction_portID},
     {reservation_station_0_decoded_instruction_portID}};
  wire [15:0][1:0]  _GEN_45 =
    {{reservation_station_15_decoded_instruction_RS_type},
     {reservation_station_14_decoded_instruction_RS_type},
     {reservation_station_13_decoded_instruction_RS_type},
     {reservation_station_12_decoded_instruction_RS_type},
     {reservation_station_11_decoded_instruction_RS_type},
     {reservation_station_10_decoded_instruction_RS_type},
     {reservation_station_9_decoded_instruction_RS_type},
     {reservation_station_8_decoded_instruction_RS_type},
     {reservation_station_7_decoded_instruction_RS_type},
     {reservation_station_6_decoded_instruction_RS_type},
     {reservation_station_5_decoded_instruction_RS_type},
     {reservation_station_4_decoded_instruction_RS_type},
     {reservation_station_3_decoded_instruction_RS_type},
     {reservation_station_2_decoded_instruction_RS_type},
     {reservation_station_1_decoded_instruction_RS_type},
     {reservation_station_0_decoded_instruction_RS_type}};
  wire [15:0]       _GEN_46 =
    {{reservation_station_15_decoded_instruction_needs_ALU},
     {reservation_station_14_decoded_instruction_needs_ALU},
     {reservation_station_13_decoded_instruction_needs_ALU},
     {reservation_station_12_decoded_instruction_needs_ALU},
     {reservation_station_11_decoded_instruction_needs_ALU},
     {reservation_station_10_decoded_instruction_needs_ALU},
     {reservation_station_9_decoded_instruction_needs_ALU},
     {reservation_station_8_decoded_instruction_needs_ALU},
     {reservation_station_7_decoded_instruction_needs_ALU},
     {reservation_station_6_decoded_instruction_needs_ALU},
     {reservation_station_5_decoded_instruction_needs_ALU},
     {reservation_station_4_decoded_instruction_needs_ALU},
     {reservation_station_3_decoded_instruction_needs_ALU},
     {reservation_station_2_decoded_instruction_needs_ALU},
     {reservation_station_1_decoded_instruction_needs_ALU},
     {reservation_station_0_decoded_instruction_needs_ALU}};
  wire [15:0]       _GEN_47 =
    {{reservation_station_15_decoded_instruction_needs_branch_unit},
     {reservation_station_14_decoded_instruction_needs_branch_unit},
     {reservation_station_13_decoded_instruction_needs_branch_unit},
     {reservation_station_12_decoded_instruction_needs_branch_unit},
     {reservation_station_11_decoded_instruction_needs_branch_unit},
     {reservation_station_10_decoded_instruction_needs_branch_unit},
     {reservation_station_9_decoded_instruction_needs_branch_unit},
     {reservation_station_8_decoded_instruction_needs_branch_unit},
     {reservation_station_7_decoded_instruction_needs_branch_unit},
     {reservation_station_6_decoded_instruction_needs_branch_unit},
     {reservation_station_5_decoded_instruction_needs_branch_unit},
     {reservation_station_4_decoded_instruction_needs_branch_unit},
     {reservation_station_3_decoded_instruction_needs_branch_unit},
     {reservation_station_2_decoded_instruction_needs_branch_unit},
     {reservation_station_1_decoded_instruction_needs_branch_unit},
     {reservation_station_0_decoded_instruction_needs_branch_unit}};
  wire [15:0]       _GEN_48 =
    {{reservation_station_15_decoded_instruction_needs_CSRs},
     {reservation_station_14_decoded_instruction_needs_CSRs},
     {reservation_station_13_decoded_instruction_needs_CSRs},
     {reservation_station_12_decoded_instruction_needs_CSRs},
     {reservation_station_11_decoded_instruction_needs_CSRs},
     {reservation_station_10_decoded_instruction_needs_CSRs},
     {reservation_station_9_decoded_instruction_needs_CSRs},
     {reservation_station_8_decoded_instruction_needs_CSRs},
     {reservation_station_7_decoded_instruction_needs_CSRs},
     {reservation_station_6_decoded_instruction_needs_CSRs},
     {reservation_station_5_decoded_instruction_needs_CSRs},
     {reservation_station_4_decoded_instruction_needs_CSRs},
     {reservation_station_3_decoded_instruction_needs_CSRs},
     {reservation_station_2_decoded_instruction_needs_CSRs},
     {reservation_station_1_decoded_instruction_needs_CSRs},
     {reservation_station_0_decoded_instruction_needs_CSRs}};
  wire [15:0]       _GEN_49 =
    {{reservation_station_15_decoded_instruction_SUBTRACT},
     {reservation_station_14_decoded_instruction_SUBTRACT},
     {reservation_station_13_decoded_instruction_SUBTRACT},
     {reservation_station_12_decoded_instruction_SUBTRACT},
     {reservation_station_11_decoded_instruction_SUBTRACT},
     {reservation_station_10_decoded_instruction_SUBTRACT},
     {reservation_station_9_decoded_instruction_SUBTRACT},
     {reservation_station_8_decoded_instruction_SUBTRACT},
     {reservation_station_7_decoded_instruction_SUBTRACT},
     {reservation_station_6_decoded_instruction_SUBTRACT},
     {reservation_station_5_decoded_instruction_SUBTRACT},
     {reservation_station_4_decoded_instruction_SUBTRACT},
     {reservation_station_3_decoded_instruction_SUBTRACT},
     {reservation_station_2_decoded_instruction_SUBTRACT},
     {reservation_station_1_decoded_instruction_SUBTRACT},
     {reservation_station_0_decoded_instruction_SUBTRACT}};
  wire [15:0]       _GEN_50 =
    {{reservation_station_15_decoded_instruction_MULTIPLY},
     {reservation_station_14_decoded_instruction_MULTIPLY},
     {reservation_station_13_decoded_instruction_MULTIPLY},
     {reservation_station_12_decoded_instruction_MULTIPLY},
     {reservation_station_11_decoded_instruction_MULTIPLY},
     {reservation_station_10_decoded_instruction_MULTIPLY},
     {reservation_station_9_decoded_instruction_MULTIPLY},
     {reservation_station_8_decoded_instruction_MULTIPLY},
     {reservation_station_7_decoded_instruction_MULTIPLY},
     {reservation_station_6_decoded_instruction_MULTIPLY},
     {reservation_station_5_decoded_instruction_MULTIPLY},
     {reservation_station_4_decoded_instruction_MULTIPLY},
     {reservation_station_3_decoded_instruction_MULTIPLY},
     {reservation_station_2_decoded_instruction_MULTIPLY},
     {reservation_station_1_decoded_instruction_MULTIPLY},
     {reservation_station_0_decoded_instruction_MULTIPLY}};
  wire [15:0]       _GEN_51 =
    {{reservation_station_15_decoded_instruction_IMMEDIATE},
     {reservation_station_14_decoded_instruction_IMMEDIATE},
     {reservation_station_13_decoded_instruction_IMMEDIATE},
     {reservation_station_12_decoded_instruction_IMMEDIATE},
     {reservation_station_11_decoded_instruction_IMMEDIATE},
     {reservation_station_10_decoded_instruction_IMMEDIATE},
     {reservation_station_9_decoded_instruction_IMMEDIATE},
     {reservation_station_8_decoded_instruction_IMMEDIATE},
     {reservation_station_7_decoded_instruction_IMMEDIATE},
     {reservation_station_6_decoded_instruction_IMMEDIATE},
     {reservation_station_5_decoded_instruction_IMMEDIATE},
     {reservation_station_4_decoded_instruction_IMMEDIATE},
     {reservation_station_3_decoded_instruction_IMMEDIATE},
     {reservation_station_2_decoded_instruction_IMMEDIATE},
     {reservation_station_1_decoded_instruction_IMMEDIATE},
     {reservation_station_0_decoded_instruction_IMMEDIATE}};
  wire [15:0]       _GEN_52 =
    {{reservation_station_15_decoded_instruction_IS_LOAD},
     {reservation_station_14_decoded_instruction_IS_LOAD},
     {reservation_station_13_decoded_instruction_IS_LOAD},
     {reservation_station_12_decoded_instruction_IS_LOAD},
     {reservation_station_11_decoded_instruction_IS_LOAD},
     {reservation_station_10_decoded_instruction_IS_LOAD},
     {reservation_station_9_decoded_instruction_IS_LOAD},
     {reservation_station_8_decoded_instruction_IS_LOAD},
     {reservation_station_7_decoded_instruction_IS_LOAD},
     {reservation_station_6_decoded_instruction_IS_LOAD},
     {reservation_station_5_decoded_instruction_IS_LOAD},
     {reservation_station_4_decoded_instruction_IS_LOAD},
     {reservation_station_3_decoded_instruction_IS_LOAD},
     {reservation_station_2_decoded_instruction_IS_LOAD},
     {reservation_station_1_decoded_instruction_IS_LOAD},
     {reservation_station_0_decoded_instruction_IS_LOAD}};
  wire [15:0]       _GEN_53 =
    {{reservation_station_15_decoded_instruction_IS_STORE},
     {reservation_station_14_decoded_instruction_IS_STORE},
     {reservation_station_13_decoded_instruction_IS_STORE},
     {reservation_station_12_decoded_instruction_IS_STORE},
     {reservation_station_11_decoded_instruction_IS_STORE},
     {reservation_station_10_decoded_instruction_IS_STORE},
     {reservation_station_9_decoded_instruction_IS_STORE},
     {reservation_station_8_decoded_instruction_IS_STORE},
     {reservation_station_7_decoded_instruction_IS_STORE},
     {reservation_station_6_decoded_instruction_IS_STORE},
     {reservation_station_5_decoded_instruction_IS_STORE},
     {reservation_station_4_decoded_instruction_IS_STORE},
     {reservation_station_3_decoded_instruction_IS_STORE},
     {reservation_station_2_decoded_instruction_IS_STORE},
     {reservation_station_1_decoded_instruction_IS_STORE},
     {reservation_station_0_decoded_instruction_IS_STORE}};
  wire [15:0]       _GEN_54 =
    {{reservation_station_15_commited},
     {reservation_station_14_commited},
     {reservation_station_13_commited},
     {reservation_station_12_commited},
     {reservation_station_11_commited},
     {reservation_station_10_commited},
     {reservation_station_9_commited},
     {reservation_station_8_commited},
     {reservation_station_7_commited},
     {reservation_station_6_commited},
     {reservation_station_5_commited},
     {reservation_station_4_commited},
     {reservation_station_3_commited},
     {reservation_station_2_commited},
     {reservation_station_1_commited},
     {reservation_station_0_commited}};
  wire [15:0]       _GEN_55 =
    {{reservation_station_15_valid},
     {reservation_station_14_valid},
     {reservation_station_13_valid},
     {reservation_station_12_valid},
     {reservation_station_11_valid},
     {reservation_station_10_valid},
     {reservation_station_9_valid},
     {reservation_station_8_valid},
     {reservation_station_7_valid},
     {reservation_station_6_valid},
     {reservation_station_5_valid},
     {reservation_station_4_valid},
     {reservation_station_3_valid},
     {reservation_station_2_valid},
     {reservation_station_1_valid},
     {reservation_station_0_valid}};
  wire              good_to_go =
    _GEN_55[front_pointer[3:0]] & _GEN_54[front_pointer[3:0]]
    & io_RF_inputs_3_bits_ready_bits_RS1_ready_0
    & io_RF_inputs_3_bits_ready_bits_RS2_ready_0;
  wire [15:0]       _availalbe_RS_entries_T_1 =
    ~{reservation_station_0_valid,
      reservation_station_1_valid,
      reservation_station_2_valid,
      reservation_station_3_valid,
      reservation_station_4_valid,
      reservation_station_5_valid,
      reservation_station_6_valid,
      reservation_station_7_valid,
      reservation_station_8_valid,
      reservation_station_9_valid,
      reservation_station_10_valid,
      reservation_station_11_valid,
      reservation_station_12_valid,
      reservation_station_13_valid,
      reservation_station_14_valid,
      reservation_station_15_valid};
  wire [4:0]        availalbe_RS_entries =
    {1'h0,
     {1'h0,
      {1'h0, {1'h0, _availalbe_RS_entries_T_1[0]} + {1'h0, _availalbe_RS_entries_T_1[1]}}
        + {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[2]} + {1'h0, _availalbe_RS_entries_T_1[3]}}}
       + {1'h0,
          {1'h0,
           {1'h0, _availalbe_RS_entries_T_1[4]} + {1'h0, _availalbe_RS_entries_T_1[5]}}
            + {1'h0,
               {1'h0, _availalbe_RS_entries_T_1[6]}
                 + {1'h0, _availalbe_RS_entries_T_1[7]}}}}
    + {1'h0,
       {1'h0,
        {1'h0,
         {1'h0, _availalbe_RS_entries_T_1[8]} + {1'h0, _availalbe_RS_entries_T_1[9]}}
          + {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[10]}
               + {1'h0, _availalbe_RS_entries_T_1[11]}}}
         + {1'h0,
            {1'h0,
             {1'h0, _availalbe_RS_entries_T_1[12]}
               + {1'h0, _availalbe_RS_entries_T_1[13]}}
              + {1'h0,
                 {1'h0, _availalbe_RS_entries_T_1[14]}
                   + {1'h0, _availalbe_RS_entries_T_1[15]}}}};
  wire [3:0]        themometor_value =
    {1'h0,
     {2'h0, availalbe_RS_entries == 5'h1} | (availalbe_RS_entries == 5'h2 ? 3'h3 : 3'h0)}
    | (availalbe_RS_entries == 5'h3 ? 4'h7 : 4'h0) | {4{availalbe_RS_entries == 5'h4}}
    | {4{availalbe_RS_entries == 5'h5}} | {4{availalbe_RS_entries == 5'h6}}
    | {4{availalbe_RS_entries == 5'h7}} | {4{availalbe_RS_entries == 5'h8}}
    | {4{availalbe_RS_entries == 5'h9}} | {4{availalbe_RS_entries == 5'hA}}
    | {4{availalbe_RS_entries == 5'hB}} | {4{availalbe_RS_entries == 5'hC}}
    | {4{availalbe_RS_entries == 5'hD}} | {4{availalbe_RS_entries == 5'hE}}
    | {4{availalbe_RS_entries == 5'hF}} | {4{availalbe_RS_entries == 5'h10}};
  always @(posedge clock) begin
    if (reset) begin
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_0_decoded_instruction_RD <= 6'h0;
      reservation_station_0_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS1 <= 6'h0;
      reservation_station_0_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_0_decoded_instruction_RS2 <= 6'h0;
      reservation_station_0_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_0_decoded_instruction_IMM <= 32'h0;
      reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_0_decoded_instruction_packet_index <= 4'h0;
      reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_0_decoded_instruction_instructionType <= 5'h0;
      reservation_station_0_decoded_instruction_portID <= 2'h0;
      reservation_station_0_decoded_instruction_RS_type <= 2'h0;
      reservation_station_0_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_0_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_0_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_0_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_0_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_0_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_0_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_0_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_0_commited <= 1'h0;
      reservation_station_0_valid <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_1_decoded_instruction_RD <= 6'h0;
      reservation_station_1_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS1 <= 6'h0;
      reservation_station_1_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_1_decoded_instruction_RS2 <= 6'h0;
      reservation_station_1_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_1_decoded_instruction_IMM <= 32'h0;
      reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_1_decoded_instruction_packet_index <= 4'h0;
      reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_1_decoded_instruction_instructionType <= 5'h0;
      reservation_station_1_decoded_instruction_portID <= 2'h0;
      reservation_station_1_decoded_instruction_RS_type <= 2'h0;
      reservation_station_1_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_1_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_1_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_1_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_1_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_1_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_1_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_1_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_1_commited <= 1'h0;
      reservation_station_1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_2_decoded_instruction_RD <= 6'h0;
      reservation_station_2_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS1 <= 6'h0;
      reservation_station_2_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_2_decoded_instruction_RS2 <= 6'h0;
      reservation_station_2_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_2_decoded_instruction_IMM <= 32'h0;
      reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_2_decoded_instruction_packet_index <= 4'h0;
      reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_2_decoded_instruction_instructionType <= 5'h0;
      reservation_station_2_decoded_instruction_portID <= 2'h0;
      reservation_station_2_decoded_instruction_RS_type <= 2'h0;
      reservation_station_2_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_2_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_2_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_2_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_2_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_2_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_2_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_2_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_2_commited <= 1'h0;
      reservation_station_2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_3_decoded_instruction_RD <= 6'h0;
      reservation_station_3_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS1 <= 6'h0;
      reservation_station_3_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_3_decoded_instruction_RS2 <= 6'h0;
      reservation_station_3_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_3_decoded_instruction_IMM <= 32'h0;
      reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_3_decoded_instruction_packet_index <= 4'h0;
      reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_3_decoded_instruction_instructionType <= 5'h0;
      reservation_station_3_decoded_instruction_portID <= 2'h0;
      reservation_station_3_decoded_instruction_RS_type <= 2'h0;
      reservation_station_3_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_3_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_3_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_3_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_3_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_3_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_3_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_3_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_3_commited <= 1'h0;
      reservation_station_3_valid <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_4_decoded_instruction_RD <= 6'h0;
      reservation_station_4_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS1 <= 6'h0;
      reservation_station_4_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_4_decoded_instruction_RS2 <= 6'h0;
      reservation_station_4_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_4_decoded_instruction_IMM <= 32'h0;
      reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_4_decoded_instruction_packet_index <= 4'h0;
      reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_4_decoded_instruction_instructionType <= 5'h0;
      reservation_station_4_decoded_instruction_portID <= 2'h0;
      reservation_station_4_decoded_instruction_RS_type <= 2'h0;
      reservation_station_4_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_4_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_4_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_4_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_4_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_4_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_4_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_4_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_4_commited <= 1'h0;
      reservation_station_4_valid <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_5_decoded_instruction_RD <= 6'h0;
      reservation_station_5_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS1 <= 6'h0;
      reservation_station_5_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_5_decoded_instruction_RS2 <= 6'h0;
      reservation_station_5_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_5_decoded_instruction_IMM <= 32'h0;
      reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_5_decoded_instruction_packet_index <= 4'h0;
      reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_5_decoded_instruction_instructionType <= 5'h0;
      reservation_station_5_decoded_instruction_portID <= 2'h0;
      reservation_station_5_decoded_instruction_RS_type <= 2'h0;
      reservation_station_5_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_5_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_5_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_5_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_5_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_5_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_5_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_5_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_5_commited <= 1'h0;
      reservation_station_5_valid <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_6_decoded_instruction_RD <= 6'h0;
      reservation_station_6_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS1 <= 6'h0;
      reservation_station_6_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_6_decoded_instruction_RS2 <= 6'h0;
      reservation_station_6_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_6_decoded_instruction_IMM <= 32'h0;
      reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_6_decoded_instruction_packet_index <= 4'h0;
      reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_6_decoded_instruction_instructionType <= 5'h0;
      reservation_station_6_decoded_instruction_portID <= 2'h0;
      reservation_station_6_decoded_instruction_RS_type <= 2'h0;
      reservation_station_6_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_6_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_6_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_6_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_6_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_6_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_6_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_6_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_6_commited <= 1'h0;
      reservation_station_6_valid <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_7_decoded_instruction_RD <= 6'h0;
      reservation_station_7_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS1 <= 6'h0;
      reservation_station_7_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_7_decoded_instruction_RS2 <= 6'h0;
      reservation_station_7_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_7_decoded_instruction_IMM <= 32'h0;
      reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_7_decoded_instruction_packet_index <= 4'h0;
      reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_7_decoded_instruction_instructionType <= 5'h0;
      reservation_station_7_decoded_instruction_portID <= 2'h0;
      reservation_station_7_decoded_instruction_RS_type <= 2'h0;
      reservation_station_7_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_7_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_7_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_7_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_7_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_7_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_7_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_7_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_7_commited <= 1'h0;
      reservation_station_7_valid <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_8_decoded_instruction_RD <= 6'h0;
      reservation_station_8_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS1 <= 6'h0;
      reservation_station_8_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_8_decoded_instruction_RS2 <= 6'h0;
      reservation_station_8_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_8_decoded_instruction_IMM <= 32'h0;
      reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_8_decoded_instruction_packet_index <= 4'h0;
      reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_8_decoded_instruction_instructionType <= 5'h0;
      reservation_station_8_decoded_instruction_portID <= 2'h0;
      reservation_station_8_decoded_instruction_RS_type <= 2'h0;
      reservation_station_8_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_8_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_8_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_8_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_8_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_8_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_8_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_8_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_8_commited <= 1'h0;
      reservation_station_8_valid <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_9_decoded_instruction_RD <= 6'h0;
      reservation_station_9_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS1 <= 6'h0;
      reservation_station_9_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_9_decoded_instruction_RS2 <= 6'h0;
      reservation_station_9_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_9_decoded_instruction_IMM <= 32'h0;
      reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_9_decoded_instruction_packet_index <= 4'h0;
      reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_9_decoded_instruction_instructionType <= 5'h0;
      reservation_station_9_decoded_instruction_portID <= 2'h0;
      reservation_station_9_decoded_instruction_RS_type <= 2'h0;
      reservation_station_9_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_9_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_9_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_9_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_9_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_9_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_9_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_9_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_9_commited <= 1'h0;
      reservation_station_9_valid <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_10_decoded_instruction_RD <= 6'h0;
      reservation_station_10_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS1 <= 6'h0;
      reservation_station_10_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_10_decoded_instruction_RS2 <= 6'h0;
      reservation_station_10_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_10_decoded_instruction_IMM <= 32'h0;
      reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_10_decoded_instruction_packet_index <= 4'h0;
      reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_10_decoded_instruction_instructionType <= 5'h0;
      reservation_station_10_decoded_instruction_portID <= 2'h0;
      reservation_station_10_decoded_instruction_RS_type <= 2'h0;
      reservation_station_10_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_10_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_10_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_10_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_10_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_10_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_10_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_10_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_10_commited <= 1'h0;
      reservation_station_10_valid <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_11_decoded_instruction_RD <= 6'h0;
      reservation_station_11_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS1 <= 6'h0;
      reservation_station_11_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_11_decoded_instruction_RS2 <= 6'h0;
      reservation_station_11_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_11_decoded_instruction_IMM <= 32'h0;
      reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_11_decoded_instruction_packet_index <= 4'h0;
      reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_11_decoded_instruction_instructionType <= 5'h0;
      reservation_station_11_decoded_instruction_portID <= 2'h0;
      reservation_station_11_decoded_instruction_RS_type <= 2'h0;
      reservation_station_11_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_11_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_11_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_11_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_11_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_11_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_11_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_11_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_11_commited <= 1'h0;
      reservation_station_11_valid <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_12_decoded_instruction_RD <= 6'h0;
      reservation_station_12_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS1 <= 6'h0;
      reservation_station_12_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_12_decoded_instruction_RS2 <= 6'h0;
      reservation_station_12_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_12_decoded_instruction_IMM <= 32'h0;
      reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_12_decoded_instruction_packet_index <= 4'h0;
      reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_12_decoded_instruction_instructionType <= 5'h0;
      reservation_station_12_decoded_instruction_portID <= 2'h0;
      reservation_station_12_decoded_instruction_RS_type <= 2'h0;
      reservation_station_12_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_12_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_12_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_12_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_12_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_12_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_12_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_12_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_12_commited <= 1'h0;
      reservation_station_12_valid <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_13_decoded_instruction_RD <= 6'h0;
      reservation_station_13_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS1 <= 6'h0;
      reservation_station_13_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_13_decoded_instruction_RS2 <= 6'h0;
      reservation_station_13_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_13_decoded_instruction_IMM <= 32'h0;
      reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_13_decoded_instruction_packet_index <= 4'h0;
      reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_13_decoded_instruction_instructionType <= 5'h0;
      reservation_station_13_decoded_instruction_portID <= 2'h0;
      reservation_station_13_decoded_instruction_RS_type <= 2'h0;
      reservation_station_13_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_13_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_13_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_13_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_13_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_13_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_13_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_13_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_13_commited <= 1'h0;
      reservation_station_13_valid <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_14_decoded_instruction_RD <= 6'h0;
      reservation_station_14_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS1 <= 6'h0;
      reservation_station_14_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_14_decoded_instruction_RS2 <= 6'h0;
      reservation_station_14_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_14_decoded_instruction_IMM <= 32'h0;
      reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_14_decoded_instruction_packet_index <= 4'h0;
      reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_14_decoded_instruction_instructionType <= 5'h0;
      reservation_station_14_decoded_instruction_portID <= 2'h0;
      reservation_station_14_decoded_instruction_RS_type <= 2'h0;
      reservation_station_14_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_14_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_14_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_14_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_14_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_14_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_14_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_14_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_14_commited <= 1'h0;
      reservation_station_14_valid <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <= 1'h0;
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <= 1'h0;
      reservation_station_15_decoded_instruction_RD <= 6'h0;
      reservation_station_15_decoded_instruction_RD_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS1 <= 6'h0;
      reservation_station_15_decoded_instruction_RS1_valid <= 1'h0;
      reservation_station_15_decoded_instruction_RS2 <= 6'h0;
      reservation_station_15_decoded_instruction_RS2_valid <= 1'h0;
      reservation_station_15_decoded_instruction_IMM <= 32'h0;
      reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
      reservation_station_15_decoded_instruction_packet_index <= 4'h0;
      reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
      reservation_station_15_decoded_instruction_instructionType <= 5'h0;
      reservation_station_15_decoded_instruction_portID <= 2'h0;
      reservation_station_15_decoded_instruction_RS_type <= 2'h0;
      reservation_station_15_decoded_instruction_needs_ALU <= 1'h0;
      reservation_station_15_decoded_instruction_needs_branch_unit <= 1'h0;
      reservation_station_15_decoded_instruction_needs_CSRs <= 1'h0;
      reservation_station_15_decoded_instruction_SUBTRACT <= 1'h0;
      reservation_station_15_decoded_instruction_MULTIPLY <= 1'h0;
      reservation_station_15_decoded_instruction_IMMEDIATE <= 1'h0;
      reservation_station_15_decoded_instruction_IS_LOAD <= 1'h0;
      reservation_station_15_decoded_instruction_IS_STORE <= 1'h0;
      reservation_station_15_commited <= 1'h0;
      reservation_station_15_valid <= 1'h0;
      front_pointer <= 5'h0;
      back_pointer <= 5'h0;
    end
    else begin
      automatic logic       written_vec_0 =
        io_backend_packet_0_valid & themometor_value[0];
      automatic logic       _GEN_56;
      automatic logic       _GEN_57;
      automatic logic       _GEN_58;
      automatic logic       _GEN_59;
      automatic logic       _GEN_60;
      automatic logic       _GEN_61;
      automatic logic       _GEN_62;
      automatic logic       _GEN_63;
      automatic logic       _GEN_64;
      automatic logic       _GEN_65;
      automatic logic       _GEN_66;
      automatic logic       _GEN_67;
      automatic logic       _GEN_68;
      automatic logic       _GEN_69;
      automatic logic       _GEN_70;
      automatic logic       _GEN_71;
      automatic logic       written_vec_1 =
        io_backend_packet_1_valid & themometor_value[1];
      automatic logic [3:0] _GEN_72 = back_pointer[3:0] + 4'h1;
      automatic logic       _GEN_73 = _GEN_72 == 4'h0;
      automatic logic       _GEN_74;
      automatic logic       _GEN_75 = _GEN_72 == 4'h1;
      automatic logic       _GEN_76;
      automatic logic       _GEN_77 = _GEN_72 == 4'h2;
      automatic logic       _GEN_78;
      automatic logic       _GEN_79 = _GEN_72 == 4'h3;
      automatic logic       _GEN_80;
      automatic logic       _GEN_81 = _GEN_72 == 4'h4;
      automatic logic       _GEN_82;
      automatic logic       _GEN_83 = _GEN_72 == 4'h5;
      automatic logic       _GEN_84;
      automatic logic       _GEN_85 = _GEN_72 == 4'h6;
      automatic logic       _GEN_86;
      automatic logic       _GEN_87 = _GEN_72 == 4'h7;
      automatic logic       _GEN_88;
      automatic logic       _GEN_89 = _GEN_72 == 4'h8;
      automatic logic       _GEN_90;
      automatic logic       _GEN_91 = _GEN_72 == 4'h9;
      automatic logic       _GEN_92;
      automatic logic       _GEN_93 = _GEN_72 == 4'hA;
      automatic logic       _GEN_94;
      automatic logic       _GEN_95 = _GEN_72 == 4'hB;
      automatic logic       _GEN_96;
      automatic logic       _GEN_97 = _GEN_72 == 4'hC;
      automatic logic       _GEN_98;
      automatic logic       _GEN_99 = _GEN_72 == 4'hD;
      automatic logic       _GEN_100;
      automatic logic       _GEN_101 = _GEN_72 == 4'hE;
      automatic logic       _GEN_102;
      automatic logic       _GEN_103;
      automatic logic       _GEN_104;
      automatic logic       _GEN_105;
      automatic logic       _GEN_106;
      automatic logic       _GEN_107;
      automatic logic       _GEN_108;
      automatic logic       _GEN_109;
      automatic logic       _GEN_110;
      automatic logic       _GEN_111;
      automatic logic       _GEN_112;
      automatic logic       _GEN_113;
      automatic logic       _GEN_114;
      automatic logic       _GEN_115;
      automatic logic       _GEN_116;
      automatic logic       _GEN_117;
      automatic logic       _GEN_118;
      automatic logic       _GEN_119;
      automatic logic       written_vec_2 =
        io_backend_packet_2_valid & themometor_value[2];
      automatic logic [3:0] _GEN_120 = back_pointer[3:0] + 4'h2;
      automatic logic       _GEN_121;
      automatic logic       _GEN_122;
      automatic logic       _GEN_123;
      automatic logic       _GEN_124;
      automatic logic       _GEN_125;
      automatic logic       _GEN_126;
      automatic logic       _GEN_127;
      automatic logic       _GEN_128;
      automatic logic       _GEN_129;
      automatic logic       _GEN_130;
      automatic logic       _GEN_131;
      automatic logic       _GEN_132;
      automatic logic       _GEN_133;
      automatic logic       _GEN_134;
      automatic logic       _GEN_135;
      automatic logic       _GEN_136;
      automatic logic       written_vec_3 =
        io_backend_packet_3_valid & themometor_value[3];
      automatic logic [3:0] _GEN_137 = back_pointer[3:0] + 4'h3;
      automatic logic       _GEN_138 = _GEN_137 == 4'h0;
      automatic logic       _GEN_139;
      automatic logic       _GEN_140 = _GEN_137 == 4'h1;
      automatic logic       _GEN_141;
      automatic logic       _GEN_142 = _GEN_137 == 4'h2;
      automatic logic       _GEN_143;
      automatic logic       _GEN_144 = _GEN_137 == 4'h3;
      automatic logic       _GEN_145;
      automatic logic       _GEN_146 = _GEN_137 == 4'h4;
      automatic logic       _GEN_147;
      automatic logic       _GEN_148 = _GEN_137 == 4'h5;
      automatic logic       _GEN_149;
      automatic logic       _GEN_150 = _GEN_137 == 4'h6;
      automatic logic       _GEN_151;
      automatic logic       _GEN_152 = _GEN_137 == 4'h7;
      automatic logic       _GEN_153;
      automatic logic       _GEN_154 = _GEN_137 == 4'h8;
      automatic logic       _GEN_155;
      automatic logic       _GEN_156 = _GEN_137 == 4'h9;
      automatic logic       _GEN_157;
      automatic logic       _GEN_158 = _GEN_137 == 4'hA;
      automatic logic       _GEN_159;
      automatic logic       _GEN_160 = _GEN_137 == 4'hB;
      automatic logic       _GEN_161;
      automatic logic       _GEN_162 = _GEN_137 == 4'hC;
      automatic logic       _GEN_163;
      automatic logic       _GEN_164 = _GEN_137 == 4'hD;
      automatic logic       _GEN_165;
      automatic logic       _GEN_166 = _GEN_137 == 4'hE;
      automatic logic       _GEN_167;
      automatic logic       _GEN_168;
      automatic logic       _GEN_169 = good_to_go & front_pointer[3:0] == 4'h0;
      automatic logic       _GEN_170 = good_to_go & front_pointer[3:0] == 4'h1;
      automatic logic       _GEN_171 = good_to_go & front_pointer[3:0] == 4'h2;
      automatic logic       _GEN_172 = good_to_go & front_pointer[3:0] == 4'h3;
      automatic logic       _GEN_173 = good_to_go & front_pointer[3:0] == 4'h4;
      automatic logic       _GEN_174 = good_to_go & front_pointer[3:0] == 4'h5;
      automatic logic       _GEN_175 = good_to_go & front_pointer[3:0] == 4'h6;
      automatic logic       _GEN_176 = good_to_go & front_pointer[3:0] == 4'h7;
      automatic logic       _GEN_177 = good_to_go & front_pointer[3:0] == 4'h8;
      automatic logic       _GEN_178 = good_to_go & front_pointer[3:0] == 4'h9;
      automatic logic       _GEN_179 = good_to_go & front_pointer[3:0] == 4'hA;
      automatic logic       _GEN_180 = good_to_go & front_pointer[3:0] == 4'hB;
      automatic logic       _GEN_181 = good_to_go & front_pointer[3:0] == 4'hC;
      automatic logic       _GEN_182 = good_to_go & front_pointer[3:0] == 4'hD;
      automatic logic       _GEN_183 = good_to_go & front_pointer[3:0] == 4'hE;
      automatic logic       _GEN_184 = good_to_go & (&(front_pointer[3:0]));
      _GEN_56 = written_vec_0 & back_pointer[3:0] == 4'h0;
      _GEN_57 = written_vec_0 & back_pointer[3:0] == 4'h1;
      _GEN_58 = written_vec_0 & back_pointer[3:0] == 4'h2;
      _GEN_59 = written_vec_0 & back_pointer[3:0] == 4'h3;
      _GEN_60 = written_vec_0 & back_pointer[3:0] == 4'h4;
      _GEN_61 = written_vec_0 & back_pointer[3:0] == 4'h5;
      _GEN_62 = written_vec_0 & back_pointer[3:0] == 4'h6;
      _GEN_63 = written_vec_0 & back_pointer[3:0] == 4'h7;
      _GEN_64 = written_vec_0 & back_pointer[3:0] == 4'h8;
      _GEN_65 = written_vec_0 & back_pointer[3:0] == 4'h9;
      _GEN_66 = written_vec_0 & back_pointer[3:0] == 4'hA;
      _GEN_67 = written_vec_0 & back_pointer[3:0] == 4'hB;
      _GEN_68 = written_vec_0 & back_pointer[3:0] == 4'hC;
      _GEN_69 = written_vec_0 & back_pointer[3:0] == 4'hD;
      _GEN_70 = written_vec_0 & back_pointer[3:0] == 4'hE;
      _GEN_71 = written_vec_0 & (&(back_pointer[3:0]));
      _GEN_74 = written_vec_1 & _GEN_73;
      _GEN_76 = written_vec_1 & _GEN_75;
      _GEN_78 = written_vec_1 & _GEN_77;
      _GEN_80 = written_vec_1 & _GEN_79;
      _GEN_82 = written_vec_1 & _GEN_81;
      _GEN_84 = written_vec_1 & _GEN_83;
      _GEN_86 = written_vec_1 & _GEN_85;
      _GEN_88 = written_vec_1 & _GEN_87;
      _GEN_90 = written_vec_1 & _GEN_89;
      _GEN_92 = written_vec_1 & _GEN_91;
      _GEN_94 = written_vec_1 & _GEN_93;
      _GEN_96 = written_vec_1 & _GEN_95;
      _GEN_98 = written_vec_1 & _GEN_97;
      _GEN_100 = written_vec_1 & _GEN_99;
      _GEN_102 = written_vec_1 & _GEN_101;
      _GEN_103 = written_vec_1 & (&_GEN_72);
      _GEN_104 =
        written_vec_1
          ? _GEN_73 | _GEN_56 | reservation_station_0_valid
          : _GEN_56 | reservation_station_0_valid;
      _GEN_105 =
        written_vec_1
          ? _GEN_75 | _GEN_57 | reservation_station_1_valid
          : _GEN_57 | reservation_station_1_valid;
      _GEN_106 =
        written_vec_1
          ? _GEN_77 | _GEN_58 | reservation_station_2_valid
          : _GEN_58 | reservation_station_2_valid;
      _GEN_107 =
        written_vec_1
          ? _GEN_79 | _GEN_59 | reservation_station_3_valid
          : _GEN_59 | reservation_station_3_valid;
      _GEN_108 =
        written_vec_1
          ? _GEN_81 | _GEN_60 | reservation_station_4_valid
          : _GEN_60 | reservation_station_4_valid;
      _GEN_109 =
        written_vec_1
          ? _GEN_83 | _GEN_61 | reservation_station_5_valid
          : _GEN_61 | reservation_station_5_valid;
      _GEN_110 =
        written_vec_1
          ? _GEN_85 | _GEN_62 | reservation_station_6_valid
          : _GEN_62 | reservation_station_6_valid;
      _GEN_111 =
        written_vec_1
          ? _GEN_87 | _GEN_63 | reservation_station_7_valid
          : _GEN_63 | reservation_station_7_valid;
      _GEN_112 =
        written_vec_1
          ? _GEN_89 | _GEN_64 | reservation_station_8_valid
          : _GEN_64 | reservation_station_8_valid;
      _GEN_113 =
        written_vec_1
          ? _GEN_91 | _GEN_65 | reservation_station_9_valid
          : _GEN_65 | reservation_station_9_valid;
      _GEN_114 =
        written_vec_1
          ? _GEN_93 | _GEN_66 | reservation_station_10_valid
          : _GEN_66 | reservation_station_10_valid;
      _GEN_115 =
        written_vec_1
          ? _GEN_95 | _GEN_67 | reservation_station_11_valid
          : _GEN_67 | reservation_station_11_valid;
      _GEN_116 =
        written_vec_1
          ? _GEN_97 | _GEN_68 | reservation_station_12_valid
          : _GEN_68 | reservation_station_12_valid;
      _GEN_117 =
        written_vec_1
          ? _GEN_99 | _GEN_69 | reservation_station_13_valid
          : _GEN_69 | reservation_station_13_valid;
      _GEN_118 =
        written_vec_1
          ? _GEN_101 | _GEN_70 | reservation_station_14_valid
          : _GEN_70 | reservation_station_14_valid;
      _GEN_119 =
        written_vec_1
          ? (&_GEN_72) | _GEN_71 | reservation_station_15_valid
          : _GEN_71 | reservation_station_15_valid;
      _GEN_121 = written_vec_2 & _GEN_120 == 4'h0;
      _GEN_122 = written_vec_2 & _GEN_120 == 4'h1;
      _GEN_123 = written_vec_2 & _GEN_120 == 4'h2;
      _GEN_124 = written_vec_2 & _GEN_120 == 4'h3;
      _GEN_125 = written_vec_2 & _GEN_120 == 4'h4;
      _GEN_126 = written_vec_2 & _GEN_120 == 4'h5;
      _GEN_127 = written_vec_2 & _GEN_120 == 4'h6;
      _GEN_128 = written_vec_2 & _GEN_120 == 4'h7;
      _GEN_129 = written_vec_2 & _GEN_120 == 4'h8;
      _GEN_130 = written_vec_2 & _GEN_120 == 4'h9;
      _GEN_131 = written_vec_2 & _GEN_120 == 4'hA;
      _GEN_132 = written_vec_2 & _GEN_120 == 4'hB;
      _GEN_133 = written_vec_2 & _GEN_120 == 4'hC;
      _GEN_134 = written_vec_2 & _GEN_120 == 4'hD;
      _GEN_135 = written_vec_2 & _GEN_120 == 4'hE;
      _GEN_136 = written_vec_2 & (&_GEN_120);
      _GEN_139 = written_vec_3 & _GEN_138;
      _GEN_141 = written_vec_3 & _GEN_140;
      _GEN_143 = written_vec_3 & _GEN_142;
      _GEN_145 = written_vec_3 & _GEN_144;
      _GEN_147 = written_vec_3 & _GEN_146;
      _GEN_149 = written_vec_3 & _GEN_148;
      _GEN_151 = written_vec_3 & _GEN_150;
      _GEN_153 = written_vec_3 & _GEN_152;
      _GEN_155 = written_vec_3 & _GEN_154;
      _GEN_157 = written_vec_3 & _GEN_156;
      _GEN_159 = written_vec_3 & _GEN_158;
      _GEN_161 = written_vec_3 & _GEN_160;
      _GEN_163 = written_vec_3 & _GEN_162;
      _GEN_165 = written_vec_3 & _GEN_164;
      _GEN_167 = written_vec_3 & _GEN_166;
      _GEN_168 = written_vec_3 & (&_GEN_137);
      reservation_station_0_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_169
        & (~reservation_station_0_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_0_valid
             ? RS1_match_0
             : _GEN_139
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_121
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_74
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_56
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_0_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_0_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_169
        & (~reservation_station_0_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_0_valid
             ? RS2_match_0
             : _GEN_139
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_121
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_74
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_56
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_0_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_169) begin
        reservation_station_0_decoded_instruction_RD <= 6'h0;
        reservation_station_0_decoded_instruction_RS1 <= 6'h0;
        reservation_station_0_decoded_instruction_RS2 <= 6'h0;
        reservation_station_0_decoded_instruction_IMM <= 32'h0;
        reservation_station_0_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_0_decoded_instruction_packet_index <= 4'h0;
        reservation_station_0_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_0_decoded_instruction_instructionType <= 5'h0;
        reservation_station_0_decoded_instruction_portID <= 2'h0;
        reservation_station_0_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_139) begin
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_121) begin
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_74) begin
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_56) begin
        reservation_station_0_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_0_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_0_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_0_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_0_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_0_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_0_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_0_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_0_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_0_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_0_decoded_instruction_RD_valid <=
        ~_GEN_169
        & (_GEN_139
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_121
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_56
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_0_decoded_instruction_RD_valid);
      reservation_station_0_decoded_instruction_RS1_valid <=
        ~_GEN_169
        & (_GEN_139
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_121
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_56
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_0_decoded_instruction_RS1_valid);
      reservation_station_0_decoded_instruction_RS2_valid <=
        ~_GEN_169
        & (_GEN_139
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_121
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_74
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_56
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_0_decoded_instruction_RS2_valid);
      reservation_station_0_decoded_instruction_needs_ALU <=
        ~_GEN_169
        & (_GEN_139
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_121
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_56
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_0_decoded_instruction_needs_ALU);
      reservation_station_0_decoded_instruction_needs_branch_unit <=
        ~_GEN_169
        & (_GEN_139
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_121
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_56
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_0_decoded_instruction_needs_branch_unit);
      reservation_station_0_decoded_instruction_needs_CSRs <=
        ~_GEN_169
        & (_GEN_139
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_121
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_74
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_56
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_0_decoded_instruction_needs_CSRs);
      reservation_station_0_decoded_instruction_SUBTRACT <=
        ~_GEN_169
        & (_GEN_139
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_121
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_74
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_56
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_0_decoded_instruction_SUBTRACT);
      reservation_station_0_decoded_instruction_MULTIPLY <=
        ~_GEN_169
        & (_GEN_139
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_121
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_74
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_56
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_0_decoded_instruction_MULTIPLY);
      reservation_station_0_decoded_instruction_IMMEDIATE <=
        ~_GEN_169
        & (_GEN_139
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_121
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_74
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_56
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_0_decoded_instruction_IMMEDIATE);
      reservation_station_0_decoded_instruction_IS_LOAD <=
        ~_GEN_169
        & (_GEN_139
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_121
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_74
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_56
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_0_decoded_instruction_IS_LOAD);
      reservation_station_0_decoded_instruction_IS_STORE <=
        ~_GEN_169
        & (_GEN_139
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_121
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_74
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_56
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_0_decoded_instruction_IS_STORE);
      reservation_station_0_commited <=
        ~_GEN_169
        & (~reservation_station_0_commited & reservation_station_0_valid
             ? io_commit_ROB_index == reservation_station_0_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_0_commited);
      reservation_station_0_valid <=
        ~_GEN_169
        & (written_vec_3 ? _GEN_138 | _GEN_121 | _GEN_104 : _GEN_121 | _GEN_104);
      reservation_station_1_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_170
        & (~reservation_station_1_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_1_valid
             ? RS1_match_1
             : _GEN_141
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_122
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_76
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_57
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_1_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_1_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_170
        & (~reservation_station_1_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_1_valid
             ? RS2_match_1
             : _GEN_141
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_122
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_76
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_57
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_1_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_170) begin
        reservation_station_1_decoded_instruction_RD <= 6'h0;
        reservation_station_1_decoded_instruction_RS1 <= 6'h0;
        reservation_station_1_decoded_instruction_RS2 <= 6'h0;
        reservation_station_1_decoded_instruction_IMM <= 32'h0;
        reservation_station_1_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_1_decoded_instruction_packet_index <= 4'h0;
        reservation_station_1_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_1_decoded_instruction_instructionType <= 5'h0;
        reservation_station_1_decoded_instruction_portID <= 2'h0;
        reservation_station_1_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_141) begin
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_122) begin
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_76) begin
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_57) begin
        reservation_station_1_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_1_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_1_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_1_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_1_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_1_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_1_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_1_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_1_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_1_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_1_decoded_instruction_RD_valid <=
        ~_GEN_170
        & (_GEN_141
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_122
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_76
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_57
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_1_decoded_instruction_RD_valid);
      reservation_station_1_decoded_instruction_RS1_valid <=
        ~_GEN_170
        & (_GEN_141
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_122
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_76
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_57
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_1_decoded_instruction_RS1_valid);
      reservation_station_1_decoded_instruction_RS2_valid <=
        ~_GEN_170
        & (_GEN_141
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_122
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_76
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_57
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_1_decoded_instruction_RS2_valid);
      reservation_station_1_decoded_instruction_needs_ALU <=
        ~_GEN_170
        & (_GEN_141
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_122
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_76
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_57
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_1_decoded_instruction_needs_ALU);
      reservation_station_1_decoded_instruction_needs_branch_unit <=
        ~_GEN_170
        & (_GEN_141
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_122
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_76
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_57
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_1_decoded_instruction_needs_branch_unit);
      reservation_station_1_decoded_instruction_needs_CSRs <=
        ~_GEN_170
        & (_GEN_141
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_122
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_76
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_57
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_1_decoded_instruction_needs_CSRs);
      reservation_station_1_decoded_instruction_SUBTRACT <=
        ~_GEN_170
        & (_GEN_141
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_122
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_76
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_57
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_1_decoded_instruction_SUBTRACT);
      reservation_station_1_decoded_instruction_MULTIPLY <=
        ~_GEN_170
        & (_GEN_141
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_122
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_76
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_57
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_1_decoded_instruction_MULTIPLY);
      reservation_station_1_decoded_instruction_IMMEDIATE <=
        ~_GEN_170
        & (_GEN_141
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_122
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_76
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_57
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_1_decoded_instruction_IMMEDIATE);
      reservation_station_1_decoded_instruction_IS_LOAD <=
        ~_GEN_170
        & (_GEN_141
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_122
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_76
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_57
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_1_decoded_instruction_IS_LOAD);
      reservation_station_1_decoded_instruction_IS_STORE <=
        ~_GEN_170
        & (_GEN_141
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_122
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_76
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_57
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_1_decoded_instruction_IS_STORE);
      reservation_station_1_commited <=
        ~_GEN_170
        & (~reservation_station_1_commited & reservation_station_1_valid
             ? io_commit_ROB_index == reservation_station_1_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_1_commited);
      reservation_station_1_valid <=
        ~_GEN_170
        & (written_vec_3 ? _GEN_140 | _GEN_122 | _GEN_105 : _GEN_122 | _GEN_105);
      reservation_station_2_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_171
        & (~reservation_station_2_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_2_valid
             ? RS1_match_2
             : _GEN_143
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_123
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_78
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_58
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_2_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_2_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_171
        & (~reservation_station_2_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_2_valid
             ? RS2_match_2
             : _GEN_143
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_123
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_78
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_58
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_2_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_171) begin
        reservation_station_2_decoded_instruction_RD <= 6'h0;
        reservation_station_2_decoded_instruction_RS1 <= 6'h0;
        reservation_station_2_decoded_instruction_RS2 <= 6'h0;
        reservation_station_2_decoded_instruction_IMM <= 32'h0;
        reservation_station_2_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_2_decoded_instruction_packet_index <= 4'h0;
        reservation_station_2_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_2_decoded_instruction_instructionType <= 5'h0;
        reservation_station_2_decoded_instruction_portID <= 2'h0;
        reservation_station_2_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_143) begin
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_123) begin
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_78) begin
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_58) begin
        reservation_station_2_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_2_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_2_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_2_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_2_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_2_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_2_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_2_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_2_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_2_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_2_decoded_instruction_RD_valid <=
        ~_GEN_171
        & (_GEN_143
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_123
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_78
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_58
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_2_decoded_instruction_RD_valid);
      reservation_station_2_decoded_instruction_RS1_valid <=
        ~_GEN_171
        & (_GEN_143
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_123
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_78
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_58
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_2_decoded_instruction_RS1_valid);
      reservation_station_2_decoded_instruction_RS2_valid <=
        ~_GEN_171
        & (_GEN_143
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_123
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_78
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_58
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_2_decoded_instruction_RS2_valid);
      reservation_station_2_decoded_instruction_needs_ALU <=
        ~_GEN_171
        & (_GEN_143
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_123
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_78
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_58
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_2_decoded_instruction_needs_ALU);
      reservation_station_2_decoded_instruction_needs_branch_unit <=
        ~_GEN_171
        & (_GEN_143
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_123
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_78
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_58
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_2_decoded_instruction_needs_branch_unit);
      reservation_station_2_decoded_instruction_needs_CSRs <=
        ~_GEN_171
        & (_GEN_143
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_123
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_78
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_58
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_2_decoded_instruction_needs_CSRs);
      reservation_station_2_decoded_instruction_SUBTRACT <=
        ~_GEN_171
        & (_GEN_143
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_123
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_78
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_58
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_2_decoded_instruction_SUBTRACT);
      reservation_station_2_decoded_instruction_MULTIPLY <=
        ~_GEN_171
        & (_GEN_143
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_123
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_78
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_58
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_2_decoded_instruction_MULTIPLY);
      reservation_station_2_decoded_instruction_IMMEDIATE <=
        ~_GEN_171
        & (_GEN_143
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_123
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_78
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_58
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_2_decoded_instruction_IMMEDIATE);
      reservation_station_2_decoded_instruction_IS_LOAD <=
        ~_GEN_171
        & (_GEN_143
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_123
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_78
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_58
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_2_decoded_instruction_IS_LOAD);
      reservation_station_2_decoded_instruction_IS_STORE <=
        ~_GEN_171
        & (_GEN_143
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_123
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_78
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_58
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_2_decoded_instruction_IS_STORE);
      reservation_station_2_commited <=
        ~_GEN_171
        & (~reservation_station_2_commited & reservation_station_2_valid
             ? io_commit_ROB_index == reservation_station_2_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_2_commited);
      reservation_station_2_valid <=
        ~_GEN_171
        & (written_vec_3 ? _GEN_142 | _GEN_123 | _GEN_106 : _GEN_123 | _GEN_106);
      reservation_station_3_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_172
        & (~reservation_station_3_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_3_valid
             ? RS1_match_3
             : _GEN_145
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_124
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_80
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_59
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_3_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_3_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_172
        & (~reservation_station_3_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_3_valid
             ? RS2_match_3
             : _GEN_145
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_124
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_80
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_59
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_3_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_172) begin
        reservation_station_3_decoded_instruction_RD <= 6'h0;
        reservation_station_3_decoded_instruction_RS1 <= 6'h0;
        reservation_station_3_decoded_instruction_RS2 <= 6'h0;
        reservation_station_3_decoded_instruction_IMM <= 32'h0;
        reservation_station_3_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_3_decoded_instruction_packet_index <= 4'h0;
        reservation_station_3_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_3_decoded_instruction_instructionType <= 5'h0;
        reservation_station_3_decoded_instruction_portID <= 2'h0;
        reservation_station_3_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_145) begin
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_124) begin
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_80) begin
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_59) begin
        reservation_station_3_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_3_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_3_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_3_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_3_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_3_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_3_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_3_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_3_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_3_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_3_decoded_instruction_RD_valid <=
        ~_GEN_172
        & (_GEN_145
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_124
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_80
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_59
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_3_decoded_instruction_RD_valid);
      reservation_station_3_decoded_instruction_RS1_valid <=
        ~_GEN_172
        & (_GEN_145
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_124
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_80
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_59
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_3_decoded_instruction_RS1_valid);
      reservation_station_3_decoded_instruction_RS2_valid <=
        ~_GEN_172
        & (_GEN_145
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_124
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_80
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_59
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_3_decoded_instruction_RS2_valid);
      reservation_station_3_decoded_instruction_needs_ALU <=
        ~_GEN_172
        & (_GEN_145
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_124
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_80
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_59
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_3_decoded_instruction_needs_ALU);
      reservation_station_3_decoded_instruction_needs_branch_unit <=
        ~_GEN_172
        & (_GEN_145
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_124
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_80
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_59
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_3_decoded_instruction_needs_branch_unit);
      reservation_station_3_decoded_instruction_needs_CSRs <=
        ~_GEN_172
        & (_GEN_145
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_124
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_80
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_59
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_3_decoded_instruction_needs_CSRs);
      reservation_station_3_decoded_instruction_SUBTRACT <=
        ~_GEN_172
        & (_GEN_145
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_124
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_80
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_59
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_3_decoded_instruction_SUBTRACT);
      reservation_station_3_decoded_instruction_MULTIPLY <=
        ~_GEN_172
        & (_GEN_145
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_124
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_80
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_59
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_3_decoded_instruction_MULTIPLY);
      reservation_station_3_decoded_instruction_IMMEDIATE <=
        ~_GEN_172
        & (_GEN_145
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_124
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_80
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_59
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_3_decoded_instruction_IMMEDIATE);
      reservation_station_3_decoded_instruction_IS_LOAD <=
        ~_GEN_172
        & (_GEN_145
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_124
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_80
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_59
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_3_decoded_instruction_IS_LOAD);
      reservation_station_3_decoded_instruction_IS_STORE <=
        ~_GEN_172
        & (_GEN_145
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_124
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_80
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_59
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_3_decoded_instruction_IS_STORE);
      reservation_station_3_commited <=
        ~_GEN_172
        & (~reservation_station_3_commited & reservation_station_3_valid
             ? io_commit_ROB_index == reservation_station_3_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_3_commited);
      reservation_station_3_valid <=
        ~_GEN_172
        & (written_vec_3 ? _GEN_144 | _GEN_124 | _GEN_107 : _GEN_124 | _GEN_107);
      reservation_station_4_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_173
        & (~reservation_station_4_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_4_valid
             ? RS1_match_4
             : _GEN_147
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_125
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_82
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_60
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_4_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_4_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_173
        & (~reservation_station_4_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_4_valid
             ? RS2_match_4
             : _GEN_147
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_125
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_82
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_60
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_4_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_173) begin
        reservation_station_4_decoded_instruction_RD <= 6'h0;
        reservation_station_4_decoded_instruction_RS1 <= 6'h0;
        reservation_station_4_decoded_instruction_RS2 <= 6'h0;
        reservation_station_4_decoded_instruction_IMM <= 32'h0;
        reservation_station_4_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_4_decoded_instruction_packet_index <= 4'h0;
        reservation_station_4_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_4_decoded_instruction_instructionType <= 5'h0;
        reservation_station_4_decoded_instruction_portID <= 2'h0;
        reservation_station_4_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_147) begin
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_125) begin
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_82) begin
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_60) begin
        reservation_station_4_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_4_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_4_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_4_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_4_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_4_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_4_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_4_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_4_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_4_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_4_decoded_instruction_RD_valid <=
        ~_GEN_173
        & (_GEN_147
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_125
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_82
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_60
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_4_decoded_instruction_RD_valid);
      reservation_station_4_decoded_instruction_RS1_valid <=
        ~_GEN_173
        & (_GEN_147
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_125
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_82
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_60
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_4_decoded_instruction_RS1_valid);
      reservation_station_4_decoded_instruction_RS2_valid <=
        ~_GEN_173
        & (_GEN_147
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_125
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_82
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_60
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_4_decoded_instruction_RS2_valid);
      reservation_station_4_decoded_instruction_needs_ALU <=
        ~_GEN_173
        & (_GEN_147
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_125
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_82
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_60
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_4_decoded_instruction_needs_ALU);
      reservation_station_4_decoded_instruction_needs_branch_unit <=
        ~_GEN_173
        & (_GEN_147
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_125
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_82
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_60
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_4_decoded_instruction_needs_branch_unit);
      reservation_station_4_decoded_instruction_needs_CSRs <=
        ~_GEN_173
        & (_GEN_147
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_125
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_82
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_60
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_4_decoded_instruction_needs_CSRs);
      reservation_station_4_decoded_instruction_SUBTRACT <=
        ~_GEN_173
        & (_GEN_147
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_125
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_82
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_60
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_4_decoded_instruction_SUBTRACT);
      reservation_station_4_decoded_instruction_MULTIPLY <=
        ~_GEN_173
        & (_GEN_147
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_125
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_82
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_60
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_4_decoded_instruction_MULTIPLY);
      reservation_station_4_decoded_instruction_IMMEDIATE <=
        ~_GEN_173
        & (_GEN_147
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_125
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_82
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_60
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_4_decoded_instruction_IMMEDIATE);
      reservation_station_4_decoded_instruction_IS_LOAD <=
        ~_GEN_173
        & (_GEN_147
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_125
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_82
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_60
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_4_decoded_instruction_IS_LOAD);
      reservation_station_4_decoded_instruction_IS_STORE <=
        ~_GEN_173
        & (_GEN_147
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_125
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_82
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_60
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_4_decoded_instruction_IS_STORE);
      reservation_station_4_commited <=
        ~_GEN_173
        & (~reservation_station_4_commited & reservation_station_4_valid
             ? io_commit_ROB_index == reservation_station_4_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_4_commited);
      reservation_station_4_valid <=
        ~_GEN_173
        & (written_vec_3 ? _GEN_146 | _GEN_125 | _GEN_108 : _GEN_125 | _GEN_108);
      reservation_station_5_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_174
        & (~reservation_station_5_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_5_valid
             ? RS1_match_5
             : _GEN_149
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_126
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_84
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_61
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_5_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_5_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_174
        & (~reservation_station_5_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_5_valid
             ? RS2_match_5
             : _GEN_149
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_126
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_84
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_61
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_5_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_174) begin
        reservation_station_5_decoded_instruction_RD <= 6'h0;
        reservation_station_5_decoded_instruction_RS1 <= 6'h0;
        reservation_station_5_decoded_instruction_RS2 <= 6'h0;
        reservation_station_5_decoded_instruction_IMM <= 32'h0;
        reservation_station_5_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_5_decoded_instruction_packet_index <= 4'h0;
        reservation_station_5_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_5_decoded_instruction_instructionType <= 5'h0;
        reservation_station_5_decoded_instruction_portID <= 2'h0;
        reservation_station_5_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_149) begin
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_126) begin
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_84) begin
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_61) begin
        reservation_station_5_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_5_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_5_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_5_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_5_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_5_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_5_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_5_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_5_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_5_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_5_decoded_instruction_RD_valid <=
        ~_GEN_174
        & (_GEN_149
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_126
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_84
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_61
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_5_decoded_instruction_RD_valid);
      reservation_station_5_decoded_instruction_RS1_valid <=
        ~_GEN_174
        & (_GEN_149
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_126
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_84
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_61
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_5_decoded_instruction_RS1_valid);
      reservation_station_5_decoded_instruction_RS2_valid <=
        ~_GEN_174
        & (_GEN_149
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_126
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_84
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_61
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_5_decoded_instruction_RS2_valid);
      reservation_station_5_decoded_instruction_needs_ALU <=
        ~_GEN_174
        & (_GEN_149
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_126
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_84
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_61
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_5_decoded_instruction_needs_ALU);
      reservation_station_5_decoded_instruction_needs_branch_unit <=
        ~_GEN_174
        & (_GEN_149
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_126
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_84
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_61
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_5_decoded_instruction_needs_branch_unit);
      reservation_station_5_decoded_instruction_needs_CSRs <=
        ~_GEN_174
        & (_GEN_149
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_126
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_84
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_61
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_5_decoded_instruction_needs_CSRs);
      reservation_station_5_decoded_instruction_SUBTRACT <=
        ~_GEN_174
        & (_GEN_149
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_126
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_84
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_61
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_5_decoded_instruction_SUBTRACT);
      reservation_station_5_decoded_instruction_MULTIPLY <=
        ~_GEN_174
        & (_GEN_149
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_126
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_84
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_61
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_5_decoded_instruction_MULTIPLY);
      reservation_station_5_decoded_instruction_IMMEDIATE <=
        ~_GEN_174
        & (_GEN_149
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_126
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_84
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_61
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_5_decoded_instruction_IMMEDIATE);
      reservation_station_5_decoded_instruction_IS_LOAD <=
        ~_GEN_174
        & (_GEN_149
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_126
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_84
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_61
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_5_decoded_instruction_IS_LOAD);
      reservation_station_5_decoded_instruction_IS_STORE <=
        ~_GEN_174
        & (_GEN_149
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_126
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_84
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_61
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_5_decoded_instruction_IS_STORE);
      reservation_station_5_commited <=
        ~_GEN_174
        & (~reservation_station_5_commited & reservation_station_5_valid
             ? io_commit_ROB_index == reservation_station_5_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_5_commited);
      reservation_station_5_valid <=
        ~_GEN_174
        & (written_vec_3 ? _GEN_148 | _GEN_126 | _GEN_109 : _GEN_126 | _GEN_109);
      reservation_station_6_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_175
        & (~reservation_station_6_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_6_valid
             ? RS1_match_6
             : _GEN_151
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_127
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_86
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_62
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_6_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_6_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_175
        & (~reservation_station_6_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_6_valid
             ? RS2_match_6
             : _GEN_151
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_127
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_86
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_62
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_6_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_175) begin
        reservation_station_6_decoded_instruction_RD <= 6'h0;
        reservation_station_6_decoded_instruction_RS1 <= 6'h0;
        reservation_station_6_decoded_instruction_RS2 <= 6'h0;
        reservation_station_6_decoded_instruction_IMM <= 32'h0;
        reservation_station_6_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_6_decoded_instruction_packet_index <= 4'h0;
        reservation_station_6_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_6_decoded_instruction_instructionType <= 5'h0;
        reservation_station_6_decoded_instruction_portID <= 2'h0;
        reservation_station_6_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_151) begin
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_127) begin
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_86) begin
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_62) begin
        reservation_station_6_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_6_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_6_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_6_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_6_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_6_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_6_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_6_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_6_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_6_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_6_decoded_instruction_RD_valid <=
        ~_GEN_175
        & (_GEN_151
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_127
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_86
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_62
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_6_decoded_instruction_RD_valid);
      reservation_station_6_decoded_instruction_RS1_valid <=
        ~_GEN_175
        & (_GEN_151
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_127
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_86
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_62
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_6_decoded_instruction_RS1_valid);
      reservation_station_6_decoded_instruction_RS2_valid <=
        ~_GEN_175
        & (_GEN_151
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_127
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_86
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_62
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_6_decoded_instruction_RS2_valid);
      reservation_station_6_decoded_instruction_needs_ALU <=
        ~_GEN_175
        & (_GEN_151
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_127
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_86
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_62
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_6_decoded_instruction_needs_ALU);
      reservation_station_6_decoded_instruction_needs_branch_unit <=
        ~_GEN_175
        & (_GEN_151
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_127
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_86
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_62
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_6_decoded_instruction_needs_branch_unit);
      reservation_station_6_decoded_instruction_needs_CSRs <=
        ~_GEN_175
        & (_GEN_151
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_127
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_86
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_62
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_6_decoded_instruction_needs_CSRs);
      reservation_station_6_decoded_instruction_SUBTRACT <=
        ~_GEN_175
        & (_GEN_151
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_127
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_86
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_62
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_6_decoded_instruction_SUBTRACT);
      reservation_station_6_decoded_instruction_MULTIPLY <=
        ~_GEN_175
        & (_GEN_151
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_127
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_86
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_62
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_6_decoded_instruction_MULTIPLY);
      reservation_station_6_decoded_instruction_IMMEDIATE <=
        ~_GEN_175
        & (_GEN_151
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_127
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_86
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_62
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_6_decoded_instruction_IMMEDIATE);
      reservation_station_6_decoded_instruction_IS_LOAD <=
        ~_GEN_175
        & (_GEN_151
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_127
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_86
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_62
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_6_decoded_instruction_IS_LOAD);
      reservation_station_6_decoded_instruction_IS_STORE <=
        ~_GEN_175
        & (_GEN_151
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_127
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_86
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_62
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_6_decoded_instruction_IS_STORE);
      reservation_station_6_commited <=
        ~_GEN_175
        & (~reservation_station_6_commited & reservation_station_6_valid
             ? io_commit_ROB_index == reservation_station_6_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_6_commited);
      reservation_station_6_valid <=
        ~_GEN_175
        & (written_vec_3 ? _GEN_150 | _GEN_127 | _GEN_110 : _GEN_127 | _GEN_110);
      reservation_station_7_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_176
        & (~reservation_station_7_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_7_valid
             ? RS1_match_7
             : _GEN_153
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_128
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_88
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_63
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_7_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_7_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_176
        & (~reservation_station_7_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_7_valid
             ? RS2_match_7
             : _GEN_153
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_128
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_88
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_63
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_7_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_176) begin
        reservation_station_7_decoded_instruction_RD <= 6'h0;
        reservation_station_7_decoded_instruction_RS1 <= 6'h0;
        reservation_station_7_decoded_instruction_RS2 <= 6'h0;
        reservation_station_7_decoded_instruction_IMM <= 32'h0;
        reservation_station_7_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_7_decoded_instruction_packet_index <= 4'h0;
        reservation_station_7_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_7_decoded_instruction_instructionType <= 5'h0;
        reservation_station_7_decoded_instruction_portID <= 2'h0;
        reservation_station_7_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_153) begin
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_128) begin
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_88) begin
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_63) begin
        reservation_station_7_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_7_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_7_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_7_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_7_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_7_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_7_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_7_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_7_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_7_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_7_decoded_instruction_RD_valid <=
        ~_GEN_176
        & (_GEN_153
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_128
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_88
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_63
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_7_decoded_instruction_RD_valid);
      reservation_station_7_decoded_instruction_RS1_valid <=
        ~_GEN_176
        & (_GEN_153
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_128
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_88
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_63
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_7_decoded_instruction_RS1_valid);
      reservation_station_7_decoded_instruction_RS2_valid <=
        ~_GEN_176
        & (_GEN_153
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_128
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_88
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_63
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_7_decoded_instruction_RS2_valid);
      reservation_station_7_decoded_instruction_needs_ALU <=
        ~_GEN_176
        & (_GEN_153
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_128
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_88
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_63
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_7_decoded_instruction_needs_ALU);
      reservation_station_7_decoded_instruction_needs_branch_unit <=
        ~_GEN_176
        & (_GEN_153
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_128
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_88
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_63
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_7_decoded_instruction_needs_branch_unit);
      reservation_station_7_decoded_instruction_needs_CSRs <=
        ~_GEN_176
        & (_GEN_153
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_128
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_88
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_63
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_7_decoded_instruction_needs_CSRs);
      reservation_station_7_decoded_instruction_SUBTRACT <=
        ~_GEN_176
        & (_GEN_153
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_128
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_88
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_63
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_7_decoded_instruction_SUBTRACT);
      reservation_station_7_decoded_instruction_MULTIPLY <=
        ~_GEN_176
        & (_GEN_153
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_128
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_88
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_63
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_7_decoded_instruction_MULTIPLY);
      reservation_station_7_decoded_instruction_IMMEDIATE <=
        ~_GEN_176
        & (_GEN_153
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_128
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_88
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_63
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_7_decoded_instruction_IMMEDIATE);
      reservation_station_7_decoded_instruction_IS_LOAD <=
        ~_GEN_176
        & (_GEN_153
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_128
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_88
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_63
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_7_decoded_instruction_IS_LOAD);
      reservation_station_7_decoded_instruction_IS_STORE <=
        ~_GEN_176
        & (_GEN_153
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_128
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_88
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_63
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_7_decoded_instruction_IS_STORE);
      reservation_station_7_commited <=
        ~_GEN_176
        & (~reservation_station_7_commited & reservation_station_7_valid
             ? io_commit_ROB_index == reservation_station_7_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_7_commited);
      reservation_station_7_valid <=
        ~_GEN_176
        & (written_vec_3 ? _GEN_152 | _GEN_128 | _GEN_111 : _GEN_128 | _GEN_111);
      reservation_station_8_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_177
        & (~reservation_station_8_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_8_valid
             ? RS1_match_8
             : _GEN_155
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_129
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_90
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_64
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_8_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_8_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_177
        & (~reservation_station_8_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_8_valid
             ? RS2_match_8
             : _GEN_155
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_129
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_90
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_64
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_8_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_177) begin
        reservation_station_8_decoded_instruction_RD <= 6'h0;
        reservation_station_8_decoded_instruction_RS1 <= 6'h0;
        reservation_station_8_decoded_instruction_RS2 <= 6'h0;
        reservation_station_8_decoded_instruction_IMM <= 32'h0;
        reservation_station_8_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_8_decoded_instruction_packet_index <= 4'h0;
        reservation_station_8_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_8_decoded_instruction_instructionType <= 5'h0;
        reservation_station_8_decoded_instruction_portID <= 2'h0;
        reservation_station_8_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_155) begin
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_129) begin
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_90) begin
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_64) begin
        reservation_station_8_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_8_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_8_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_8_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_8_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_8_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_8_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_8_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_8_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_8_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_8_decoded_instruction_RD_valid <=
        ~_GEN_177
        & (_GEN_155
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_129
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_90
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_64
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_8_decoded_instruction_RD_valid);
      reservation_station_8_decoded_instruction_RS1_valid <=
        ~_GEN_177
        & (_GEN_155
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_129
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_90
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_64
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_8_decoded_instruction_RS1_valid);
      reservation_station_8_decoded_instruction_RS2_valid <=
        ~_GEN_177
        & (_GEN_155
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_129
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_90
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_64
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_8_decoded_instruction_RS2_valid);
      reservation_station_8_decoded_instruction_needs_ALU <=
        ~_GEN_177
        & (_GEN_155
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_129
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_90
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_64
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_8_decoded_instruction_needs_ALU);
      reservation_station_8_decoded_instruction_needs_branch_unit <=
        ~_GEN_177
        & (_GEN_155
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_129
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_90
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_64
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_8_decoded_instruction_needs_branch_unit);
      reservation_station_8_decoded_instruction_needs_CSRs <=
        ~_GEN_177
        & (_GEN_155
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_129
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_90
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_64
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_8_decoded_instruction_needs_CSRs);
      reservation_station_8_decoded_instruction_SUBTRACT <=
        ~_GEN_177
        & (_GEN_155
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_129
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_90
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_64
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_8_decoded_instruction_SUBTRACT);
      reservation_station_8_decoded_instruction_MULTIPLY <=
        ~_GEN_177
        & (_GEN_155
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_129
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_90
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_64
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_8_decoded_instruction_MULTIPLY);
      reservation_station_8_decoded_instruction_IMMEDIATE <=
        ~_GEN_177
        & (_GEN_155
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_129
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_90
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_64
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_8_decoded_instruction_IMMEDIATE);
      reservation_station_8_decoded_instruction_IS_LOAD <=
        ~_GEN_177
        & (_GEN_155
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_129
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_90
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_64
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_8_decoded_instruction_IS_LOAD);
      reservation_station_8_decoded_instruction_IS_STORE <=
        ~_GEN_177
        & (_GEN_155
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_129
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_90
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_64
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_8_decoded_instruction_IS_STORE);
      reservation_station_8_commited <=
        ~_GEN_177
        & (~reservation_station_8_commited & reservation_station_8_valid
             ? io_commit_ROB_index == reservation_station_8_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_8_commited);
      reservation_station_8_valid <=
        ~_GEN_177
        & (written_vec_3 ? _GEN_154 | _GEN_129 | _GEN_112 : _GEN_129 | _GEN_112);
      reservation_station_9_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_178
        & (~reservation_station_9_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_9_valid
             ? RS1_match_9
             : _GEN_157
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_130
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_92
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_65
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_9_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_9_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_178
        & (~reservation_station_9_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_9_valid
             ? RS2_match_9
             : _GEN_157
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_130
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_92
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_65
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_9_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_178) begin
        reservation_station_9_decoded_instruction_RD <= 6'h0;
        reservation_station_9_decoded_instruction_RS1 <= 6'h0;
        reservation_station_9_decoded_instruction_RS2 <= 6'h0;
        reservation_station_9_decoded_instruction_IMM <= 32'h0;
        reservation_station_9_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_9_decoded_instruction_packet_index <= 4'h0;
        reservation_station_9_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_9_decoded_instruction_instructionType <= 5'h0;
        reservation_station_9_decoded_instruction_portID <= 2'h0;
        reservation_station_9_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_157) begin
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_130) begin
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_92) begin
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_65) begin
        reservation_station_9_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_9_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_9_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_9_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_9_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_9_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_9_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_9_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_9_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_9_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_9_decoded_instruction_RD_valid <=
        ~_GEN_178
        & (_GEN_157
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_130
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_92
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_65
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_9_decoded_instruction_RD_valid);
      reservation_station_9_decoded_instruction_RS1_valid <=
        ~_GEN_178
        & (_GEN_157
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_130
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_92
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_65
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_9_decoded_instruction_RS1_valid);
      reservation_station_9_decoded_instruction_RS2_valid <=
        ~_GEN_178
        & (_GEN_157
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_130
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_92
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_65
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_9_decoded_instruction_RS2_valid);
      reservation_station_9_decoded_instruction_needs_ALU <=
        ~_GEN_178
        & (_GEN_157
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_130
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_92
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_65
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_9_decoded_instruction_needs_ALU);
      reservation_station_9_decoded_instruction_needs_branch_unit <=
        ~_GEN_178
        & (_GEN_157
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_130
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_92
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_65
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_9_decoded_instruction_needs_branch_unit);
      reservation_station_9_decoded_instruction_needs_CSRs <=
        ~_GEN_178
        & (_GEN_157
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_130
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_92
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_65
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_9_decoded_instruction_needs_CSRs);
      reservation_station_9_decoded_instruction_SUBTRACT <=
        ~_GEN_178
        & (_GEN_157
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_130
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_92
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_65
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_9_decoded_instruction_SUBTRACT);
      reservation_station_9_decoded_instruction_MULTIPLY <=
        ~_GEN_178
        & (_GEN_157
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_130
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_92
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_65
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_9_decoded_instruction_MULTIPLY);
      reservation_station_9_decoded_instruction_IMMEDIATE <=
        ~_GEN_178
        & (_GEN_157
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_130
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_92
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_65
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_9_decoded_instruction_IMMEDIATE);
      reservation_station_9_decoded_instruction_IS_LOAD <=
        ~_GEN_178
        & (_GEN_157
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_130
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_92
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_65
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_9_decoded_instruction_IS_LOAD);
      reservation_station_9_decoded_instruction_IS_STORE <=
        ~_GEN_178
        & (_GEN_157
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_130
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_92
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_65
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_9_decoded_instruction_IS_STORE);
      reservation_station_9_commited <=
        ~_GEN_178
        & (~reservation_station_9_commited & reservation_station_9_valid
             ? io_commit_ROB_index == reservation_station_9_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_9_commited);
      reservation_station_9_valid <=
        ~_GEN_178
        & (written_vec_3 ? _GEN_156 | _GEN_130 | _GEN_113 : _GEN_130 | _GEN_113);
      reservation_station_10_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_179
        & (~reservation_station_10_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_10_valid
             ? RS1_match_10
             : _GEN_159
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_131
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_94
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_66
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_10_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_10_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_179
        & (~reservation_station_10_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_10_valid
             ? RS2_match_10
             : _GEN_159
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_131
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_94
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_66
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_10_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_179) begin
        reservation_station_10_decoded_instruction_RD <= 6'h0;
        reservation_station_10_decoded_instruction_RS1 <= 6'h0;
        reservation_station_10_decoded_instruction_RS2 <= 6'h0;
        reservation_station_10_decoded_instruction_IMM <= 32'h0;
        reservation_station_10_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_10_decoded_instruction_packet_index <= 4'h0;
        reservation_station_10_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_10_decoded_instruction_instructionType <= 5'h0;
        reservation_station_10_decoded_instruction_portID <= 2'h0;
        reservation_station_10_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_159) begin
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_131) begin
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_94) begin
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_66) begin
        reservation_station_10_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_10_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_10_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_10_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_10_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_10_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_10_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_10_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_10_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_10_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_10_decoded_instruction_RD_valid <=
        ~_GEN_179
        & (_GEN_159
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_131
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_94
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_66
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_10_decoded_instruction_RD_valid);
      reservation_station_10_decoded_instruction_RS1_valid <=
        ~_GEN_179
        & (_GEN_159
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_131
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_94
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_66
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_10_decoded_instruction_RS1_valid);
      reservation_station_10_decoded_instruction_RS2_valid <=
        ~_GEN_179
        & (_GEN_159
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_131
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_94
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_66
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_10_decoded_instruction_RS2_valid);
      reservation_station_10_decoded_instruction_needs_ALU <=
        ~_GEN_179
        & (_GEN_159
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_131
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_94
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_66
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_10_decoded_instruction_needs_ALU);
      reservation_station_10_decoded_instruction_needs_branch_unit <=
        ~_GEN_179
        & (_GEN_159
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_131
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_94
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_66
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_10_decoded_instruction_needs_branch_unit);
      reservation_station_10_decoded_instruction_needs_CSRs <=
        ~_GEN_179
        & (_GEN_159
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_131
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_94
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_66
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_10_decoded_instruction_needs_CSRs);
      reservation_station_10_decoded_instruction_SUBTRACT <=
        ~_GEN_179
        & (_GEN_159
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_131
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_94
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_66
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_10_decoded_instruction_SUBTRACT);
      reservation_station_10_decoded_instruction_MULTIPLY <=
        ~_GEN_179
        & (_GEN_159
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_131
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_94
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_66
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_10_decoded_instruction_MULTIPLY);
      reservation_station_10_decoded_instruction_IMMEDIATE <=
        ~_GEN_179
        & (_GEN_159
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_131
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_94
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_66
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_10_decoded_instruction_IMMEDIATE);
      reservation_station_10_decoded_instruction_IS_LOAD <=
        ~_GEN_179
        & (_GEN_159
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_131
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_94
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_66
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_10_decoded_instruction_IS_LOAD);
      reservation_station_10_decoded_instruction_IS_STORE <=
        ~_GEN_179
        & (_GEN_159
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_131
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_94
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_66
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_10_decoded_instruction_IS_STORE);
      reservation_station_10_commited <=
        ~_GEN_179
        & (~reservation_station_10_commited & reservation_station_10_valid
             ? io_commit_ROB_index == reservation_station_10_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_10_commited);
      reservation_station_10_valid <=
        ~_GEN_179
        & (written_vec_3 ? _GEN_158 | _GEN_131 | _GEN_114 : _GEN_131 | _GEN_114);
      reservation_station_11_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_180
        & (~reservation_station_11_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_11_valid
             ? RS1_match_11
             : _GEN_161
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_132
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_96
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_67
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_11_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_11_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_180
        & (~reservation_station_11_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_11_valid
             ? RS2_match_11
             : _GEN_161
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_132
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_96
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_67
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_11_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_180) begin
        reservation_station_11_decoded_instruction_RD <= 6'h0;
        reservation_station_11_decoded_instruction_RS1 <= 6'h0;
        reservation_station_11_decoded_instruction_RS2 <= 6'h0;
        reservation_station_11_decoded_instruction_IMM <= 32'h0;
        reservation_station_11_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_11_decoded_instruction_packet_index <= 4'h0;
        reservation_station_11_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_11_decoded_instruction_instructionType <= 5'h0;
        reservation_station_11_decoded_instruction_portID <= 2'h0;
        reservation_station_11_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_161) begin
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_132) begin
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_96) begin
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_67) begin
        reservation_station_11_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_11_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_11_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_11_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_11_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_11_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_11_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_11_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_11_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_11_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_11_decoded_instruction_RD_valid <=
        ~_GEN_180
        & (_GEN_161
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_132
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_96
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_67
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_11_decoded_instruction_RD_valid);
      reservation_station_11_decoded_instruction_RS1_valid <=
        ~_GEN_180
        & (_GEN_161
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_132
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_96
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_67
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_11_decoded_instruction_RS1_valid);
      reservation_station_11_decoded_instruction_RS2_valid <=
        ~_GEN_180
        & (_GEN_161
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_132
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_96
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_67
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_11_decoded_instruction_RS2_valid);
      reservation_station_11_decoded_instruction_needs_ALU <=
        ~_GEN_180
        & (_GEN_161
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_132
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_96
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_67
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_11_decoded_instruction_needs_ALU);
      reservation_station_11_decoded_instruction_needs_branch_unit <=
        ~_GEN_180
        & (_GEN_161
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_132
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_96
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_67
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_11_decoded_instruction_needs_branch_unit);
      reservation_station_11_decoded_instruction_needs_CSRs <=
        ~_GEN_180
        & (_GEN_161
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_132
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_96
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_67
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_11_decoded_instruction_needs_CSRs);
      reservation_station_11_decoded_instruction_SUBTRACT <=
        ~_GEN_180
        & (_GEN_161
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_132
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_96
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_67
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_11_decoded_instruction_SUBTRACT);
      reservation_station_11_decoded_instruction_MULTIPLY <=
        ~_GEN_180
        & (_GEN_161
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_132
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_96
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_67
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_11_decoded_instruction_MULTIPLY);
      reservation_station_11_decoded_instruction_IMMEDIATE <=
        ~_GEN_180
        & (_GEN_161
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_132
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_96
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_67
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_11_decoded_instruction_IMMEDIATE);
      reservation_station_11_decoded_instruction_IS_LOAD <=
        ~_GEN_180
        & (_GEN_161
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_132
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_96
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_67
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_11_decoded_instruction_IS_LOAD);
      reservation_station_11_decoded_instruction_IS_STORE <=
        ~_GEN_180
        & (_GEN_161
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_132
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_96
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_67
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_11_decoded_instruction_IS_STORE);
      reservation_station_11_commited <=
        ~_GEN_180
        & (~reservation_station_11_commited & reservation_station_11_valid
             ? io_commit_ROB_index == reservation_station_11_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_11_commited);
      reservation_station_11_valid <=
        ~_GEN_180
        & (written_vec_3 ? _GEN_160 | _GEN_132 | _GEN_115 : _GEN_132 | _GEN_115);
      reservation_station_12_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_181
        & (~reservation_station_12_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_12_valid
             ? RS1_match_12
             : _GEN_163
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_133
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_98
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_68
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_12_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_12_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_181
        & (~reservation_station_12_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_12_valid
             ? RS2_match_12
             : _GEN_163
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_133
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_98
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_68
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_12_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_181) begin
        reservation_station_12_decoded_instruction_RD <= 6'h0;
        reservation_station_12_decoded_instruction_RS1 <= 6'h0;
        reservation_station_12_decoded_instruction_RS2 <= 6'h0;
        reservation_station_12_decoded_instruction_IMM <= 32'h0;
        reservation_station_12_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_12_decoded_instruction_packet_index <= 4'h0;
        reservation_station_12_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_12_decoded_instruction_instructionType <= 5'h0;
        reservation_station_12_decoded_instruction_portID <= 2'h0;
        reservation_station_12_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_163) begin
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_133) begin
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_98) begin
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_68) begin
        reservation_station_12_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_12_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_12_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_12_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_12_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_12_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_12_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_12_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_12_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_12_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_12_decoded_instruction_RD_valid <=
        ~_GEN_181
        & (_GEN_163
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_133
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_98
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_68
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_12_decoded_instruction_RD_valid);
      reservation_station_12_decoded_instruction_RS1_valid <=
        ~_GEN_181
        & (_GEN_163
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_133
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_98
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_68
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_12_decoded_instruction_RS1_valid);
      reservation_station_12_decoded_instruction_RS2_valid <=
        ~_GEN_181
        & (_GEN_163
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_133
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_98
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_68
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_12_decoded_instruction_RS2_valid);
      reservation_station_12_decoded_instruction_needs_ALU <=
        ~_GEN_181
        & (_GEN_163
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_133
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_98
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_68
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_12_decoded_instruction_needs_ALU);
      reservation_station_12_decoded_instruction_needs_branch_unit <=
        ~_GEN_181
        & (_GEN_163
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_133
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_98
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_68
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_12_decoded_instruction_needs_branch_unit);
      reservation_station_12_decoded_instruction_needs_CSRs <=
        ~_GEN_181
        & (_GEN_163
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_133
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_98
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_68
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_12_decoded_instruction_needs_CSRs);
      reservation_station_12_decoded_instruction_SUBTRACT <=
        ~_GEN_181
        & (_GEN_163
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_133
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_98
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_68
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_12_decoded_instruction_SUBTRACT);
      reservation_station_12_decoded_instruction_MULTIPLY <=
        ~_GEN_181
        & (_GEN_163
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_133
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_98
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_68
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_12_decoded_instruction_MULTIPLY);
      reservation_station_12_decoded_instruction_IMMEDIATE <=
        ~_GEN_181
        & (_GEN_163
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_133
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_98
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_68
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_12_decoded_instruction_IMMEDIATE);
      reservation_station_12_decoded_instruction_IS_LOAD <=
        ~_GEN_181
        & (_GEN_163
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_133
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_98
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_68
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_12_decoded_instruction_IS_LOAD);
      reservation_station_12_decoded_instruction_IS_STORE <=
        ~_GEN_181
        & (_GEN_163
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_133
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_98
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_68
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_12_decoded_instruction_IS_STORE);
      reservation_station_12_commited <=
        ~_GEN_181
        & (~reservation_station_12_commited & reservation_station_12_valid
             ? io_commit_ROB_index == reservation_station_12_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_12_commited);
      reservation_station_12_valid <=
        ~_GEN_181
        & (written_vec_3 ? _GEN_162 | _GEN_133 | _GEN_116 : _GEN_133 | _GEN_116);
      reservation_station_13_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_182
        & (~reservation_station_13_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_13_valid
             ? RS1_match_13
             : _GEN_165
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_134
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_100
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_69
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_13_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_13_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_182
        & (~reservation_station_13_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_13_valid
             ? RS2_match_13
             : _GEN_165
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_134
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_100
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_69
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_13_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_182) begin
        reservation_station_13_decoded_instruction_RD <= 6'h0;
        reservation_station_13_decoded_instruction_RS1 <= 6'h0;
        reservation_station_13_decoded_instruction_RS2 <= 6'h0;
        reservation_station_13_decoded_instruction_IMM <= 32'h0;
        reservation_station_13_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_13_decoded_instruction_packet_index <= 4'h0;
        reservation_station_13_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_13_decoded_instruction_instructionType <= 5'h0;
        reservation_station_13_decoded_instruction_portID <= 2'h0;
        reservation_station_13_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_165) begin
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_134) begin
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_100) begin
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_69) begin
        reservation_station_13_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_13_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_13_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_13_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_13_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_13_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_13_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_13_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_13_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_13_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_13_decoded_instruction_RD_valid <=
        ~_GEN_182
        & (_GEN_165
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_134
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_100
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_69
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_13_decoded_instruction_RD_valid);
      reservation_station_13_decoded_instruction_RS1_valid <=
        ~_GEN_182
        & (_GEN_165
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_134
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_100
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_69
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_13_decoded_instruction_RS1_valid);
      reservation_station_13_decoded_instruction_RS2_valid <=
        ~_GEN_182
        & (_GEN_165
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_134
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_100
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_69
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_13_decoded_instruction_RS2_valid);
      reservation_station_13_decoded_instruction_needs_ALU <=
        ~_GEN_182
        & (_GEN_165
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_134
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_100
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_69
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_13_decoded_instruction_needs_ALU);
      reservation_station_13_decoded_instruction_needs_branch_unit <=
        ~_GEN_182
        & (_GEN_165
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_134
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_100
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_69
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_13_decoded_instruction_needs_branch_unit);
      reservation_station_13_decoded_instruction_needs_CSRs <=
        ~_GEN_182
        & (_GEN_165
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_134
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_100
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_69
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_13_decoded_instruction_needs_CSRs);
      reservation_station_13_decoded_instruction_SUBTRACT <=
        ~_GEN_182
        & (_GEN_165
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_134
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_100
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_69
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_13_decoded_instruction_SUBTRACT);
      reservation_station_13_decoded_instruction_MULTIPLY <=
        ~_GEN_182
        & (_GEN_165
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_134
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_100
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_69
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_13_decoded_instruction_MULTIPLY);
      reservation_station_13_decoded_instruction_IMMEDIATE <=
        ~_GEN_182
        & (_GEN_165
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_134
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_100
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_69
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_13_decoded_instruction_IMMEDIATE);
      reservation_station_13_decoded_instruction_IS_LOAD <=
        ~_GEN_182
        & (_GEN_165
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_134
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_100
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_69
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_13_decoded_instruction_IS_LOAD);
      reservation_station_13_decoded_instruction_IS_STORE <=
        ~_GEN_182
        & (_GEN_165
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_134
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_100
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_69
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_13_decoded_instruction_IS_STORE);
      reservation_station_13_commited <=
        ~_GEN_182
        & (~reservation_station_13_commited & reservation_station_13_valid
             ? io_commit_ROB_index == reservation_station_13_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_13_commited);
      reservation_station_13_valid <=
        ~_GEN_182
        & (written_vec_3 ? _GEN_164 | _GEN_134 | _GEN_117 : _GEN_134 | _GEN_117);
      reservation_station_14_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_183
        & (~reservation_station_14_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_14_valid
             ? RS1_match_14
             : _GEN_167
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_135
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_102
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_70
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_14_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_14_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_183
        & (~reservation_station_14_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_14_valid
             ? RS2_match_14
             : _GEN_167
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_135
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_102
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_70
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_14_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_183) begin
        reservation_station_14_decoded_instruction_RD <= 6'h0;
        reservation_station_14_decoded_instruction_RS1 <= 6'h0;
        reservation_station_14_decoded_instruction_RS2 <= 6'h0;
        reservation_station_14_decoded_instruction_IMM <= 32'h0;
        reservation_station_14_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_14_decoded_instruction_packet_index <= 4'h0;
        reservation_station_14_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_14_decoded_instruction_instructionType <= 5'h0;
        reservation_station_14_decoded_instruction_portID <= 2'h0;
        reservation_station_14_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_167) begin
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_135) begin
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_102) begin
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_70) begin
        reservation_station_14_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_14_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_14_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_14_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_14_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_14_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_14_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_14_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_14_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_14_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_14_decoded_instruction_RD_valid <=
        ~_GEN_183
        & (_GEN_167
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_135
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_102
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_70
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_14_decoded_instruction_RD_valid);
      reservation_station_14_decoded_instruction_RS1_valid <=
        ~_GEN_183
        & (_GEN_167
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_135
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_102
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_70
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_14_decoded_instruction_RS1_valid);
      reservation_station_14_decoded_instruction_RS2_valid <=
        ~_GEN_183
        & (_GEN_167
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_135
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_102
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_70
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_14_decoded_instruction_RS2_valid);
      reservation_station_14_decoded_instruction_needs_ALU <=
        ~_GEN_183
        & (_GEN_167
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_135
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_102
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_70
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_14_decoded_instruction_needs_ALU);
      reservation_station_14_decoded_instruction_needs_branch_unit <=
        ~_GEN_183
        & (_GEN_167
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_135
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_102
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_70
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_14_decoded_instruction_needs_branch_unit);
      reservation_station_14_decoded_instruction_needs_CSRs <=
        ~_GEN_183
        & (_GEN_167
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_135
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_102
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_70
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_14_decoded_instruction_needs_CSRs);
      reservation_station_14_decoded_instruction_SUBTRACT <=
        ~_GEN_183
        & (_GEN_167
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_135
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_102
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_70
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_14_decoded_instruction_SUBTRACT);
      reservation_station_14_decoded_instruction_MULTIPLY <=
        ~_GEN_183
        & (_GEN_167
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_135
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_102
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_70
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_14_decoded_instruction_MULTIPLY);
      reservation_station_14_decoded_instruction_IMMEDIATE <=
        ~_GEN_183
        & (_GEN_167
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_135
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_102
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_70
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_14_decoded_instruction_IMMEDIATE);
      reservation_station_14_decoded_instruction_IS_LOAD <=
        ~_GEN_183
        & (_GEN_167
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_135
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_102
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_70
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_14_decoded_instruction_IS_LOAD);
      reservation_station_14_decoded_instruction_IS_STORE <=
        ~_GEN_183
        & (_GEN_167
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_135
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_102
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_70
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_14_decoded_instruction_IS_STORE);
      reservation_station_14_commited <=
        ~_GEN_183
        & (~reservation_station_14_commited & reservation_station_14_valid
             ? io_commit_ROB_index == reservation_station_14_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_14_commited);
      reservation_station_14_valid <=
        ~_GEN_183
        & (written_vec_3 ? _GEN_166 | _GEN_135 | _GEN_118 : _GEN_135 | _GEN_118);
      reservation_station_15_decoded_instruction_ready_bits_RS1_ready <=
        ~_GEN_184
        & (~reservation_station_15_decoded_instruction_ready_bits_RS1_ready
           & reservation_station_15_valid
             ? RS1_match_15
             : _GEN_168
                 ? io_backend_packet_3_bits_ready_bits_RS1_ready
                 : _GEN_136
                     ? io_backend_packet_2_bits_ready_bits_RS1_ready
                     : _GEN_103
                         ? io_backend_packet_1_bits_ready_bits_RS1_ready
                         : _GEN_71
                             ? io_backend_packet_0_bits_ready_bits_RS1_ready
                             : reservation_station_15_decoded_instruction_ready_bits_RS1_ready);
      reservation_station_15_decoded_instruction_ready_bits_RS2_ready <=
        ~_GEN_184
        & (~reservation_station_15_decoded_instruction_ready_bits_RS2_ready
           & reservation_station_15_valid
             ? RS2_match_15
             : _GEN_168
                 ? io_backend_packet_3_bits_ready_bits_RS2_ready
                 : _GEN_136
                     ? io_backend_packet_2_bits_ready_bits_RS2_ready
                     : _GEN_103
                         ? io_backend_packet_1_bits_ready_bits_RS2_ready
                         : _GEN_71
                             ? io_backend_packet_0_bits_ready_bits_RS2_ready
                             : reservation_station_15_decoded_instruction_ready_bits_RS2_ready);
      if (_GEN_184) begin
        reservation_station_15_decoded_instruction_RD <= 6'h0;
        reservation_station_15_decoded_instruction_RS1 <= 6'h0;
        reservation_station_15_decoded_instruction_RS2 <= 6'h0;
        reservation_station_15_decoded_instruction_IMM <= 32'h0;
        reservation_station_15_decoded_instruction_FUNCT3 <= 3'h0;
        reservation_station_15_decoded_instruction_packet_index <= 4'h0;
        reservation_station_15_decoded_instruction_ROB_index <= 6'h0;
        reservation_station_15_decoded_instruction_instructionType <= 5'h0;
        reservation_station_15_decoded_instruction_portID <= 2'h0;
        reservation_station_15_decoded_instruction_RS_type <= 2'h0;
      end
      else if (_GEN_168) begin
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_3_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_3_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_3_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_3_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_3_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_3_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_3_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_3_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_3_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_3_bits_RS_type;
      end
      else if (_GEN_136) begin
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_2_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_2_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_2_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_2_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_2_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_2_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_2_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_2_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_2_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_2_bits_RS_type;
      end
      else if (_GEN_103) begin
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_1_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_1_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_1_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_1_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_1_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_1_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_1_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_1_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_1_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_1_bits_RS_type;
      end
      else if (_GEN_71) begin
        reservation_station_15_decoded_instruction_RD <= io_backend_packet_0_bits_RD;
        reservation_station_15_decoded_instruction_RS1 <= io_backend_packet_0_bits_RS1;
        reservation_station_15_decoded_instruction_RS2 <= io_backend_packet_0_bits_RS2;
        reservation_station_15_decoded_instruction_IMM <= io_backend_packet_0_bits_IMM;
        reservation_station_15_decoded_instruction_FUNCT3 <=
          io_backend_packet_0_bits_FUNCT3;
        reservation_station_15_decoded_instruction_packet_index <=
          io_backend_packet_0_bits_packet_index;
        reservation_station_15_decoded_instruction_ROB_index <=
          io_backend_packet_0_bits_ROB_index;
        reservation_station_15_decoded_instruction_instructionType <=
          io_backend_packet_0_bits_instructionType;
        reservation_station_15_decoded_instruction_portID <=
          io_backend_packet_0_bits_portID;
        reservation_station_15_decoded_instruction_RS_type <=
          io_backend_packet_0_bits_RS_type;
      end
      reservation_station_15_decoded_instruction_RD_valid <=
        ~_GEN_184
        & (_GEN_168
             ? io_backend_packet_3_bits_RD_valid
             : _GEN_136
                 ? io_backend_packet_2_bits_RD_valid
                 : _GEN_103
                     ? io_backend_packet_1_bits_RD_valid
                     : _GEN_71
                         ? io_backend_packet_0_bits_RD_valid
                         : reservation_station_15_decoded_instruction_RD_valid);
      reservation_station_15_decoded_instruction_RS1_valid <=
        ~_GEN_184
        & (_GEN_168
             ? io_backend_packet_3_bits_RS1_valid
             : _GEN_136
                 ? io_backend_packet_2_bits_RS1_valid
                 : _GEN_103
                     ? io_backend_packet_1_bits_RS1_valid
                     : _GEN_71
                         ? io_backend_packet_0_bits_RS1_valid
                         : reservation_station_15_decoded_instruction_RS1_valid);
      reservation_station_15_decoded_instruction_RS2_valid <=
        ~_GEN_184
        & (_GEN_168
             ? io_backend_packet_3_bits_RS2_valid
             : _GEN_136
                 ? io_backend_packet_2_bits_RS2_valid
                 : _GEN_103
                     ? io_backend_packet_1_bits_RS2_valid
                     : _GEN_71
                         ? io_backend_packet_0_bits_RS2_valid
                         : reservation_station_15_decoded_instruction_RS2_valid);
      reservation_station_15_decoded_instruction_needs_ALU <=
        ~_GEN_184
        & (_GEN_168
             ? io_backend_packet_3_bits_needs_ALU
             : _GEN_136
                 ? io_backend_packet_2_bits_needs_ALU
                 : _GEN_103
                     ? io_backend_packet_1_bits_needs_ALU
                     : _GEN_71
                         ? io_backend_packet_0_bits_needs_ALU
                         : reservation_station_15_decoded_instruction_needs_ALU);
      reservation_station_15_decoded_instruction_needs_branch_unit <=
        ~_GEN_184
        & (_GEN_168
             ? io_backend_packet_3_bits_needs_branch_unit
             : _GEN_136
                 ? io_backend_packet_2_bits_needs_branch_unit
                 : _GEN_103
                     ? io_backend_packet_1_bits_needs_branch_unit
                     : _GEN_71
                         ? io_backend_packet_0_bits_needs_branch_unit
                         : reservation_station_15_decoded_instruction_needs_branch_unit);
      reservation_station_15_decoded_instruction_needs_CSRs <=
        ~_GEN_184
        & (_GEN_168
             ? io_backend_packet_3_bits_needs_CSRs
             : _GEN_136
                 ? io_backend_packet_2_bits_needs_CSRs
                 : _GEN_103
                     ? io_backend_packet_1_bits_needs_CSRs
                     : _GEN_71
                         ? io_backend_packet_0_bits_needs_CSRs
                         : reservation_station_15_decoded_instruction_needs_CSRs);
      reservation_station_15_decoded_instruction_SUBTRACT <=
        ~_GEN_184
        & (_GEN_168
             ? io_backend_packet_3_bits_SUBTRACT
             : _GEN_136
                 ? io_backend_packet_2_bits_SUBTRACT
                 : _GEN_103
                     ? io_backend_packet_1_bits_SUBTRACT
                     : _GEN_71
                         ? io_backend_packet_0_bits_SUBTRACT
                         : reservation_station_15_decoded_instruction_SUBTRACT);
      reservation_station_15_decoded_instruction_MULTIPLY <=
        ~_GEN_184
        & (_GEN_168
             ? io_backend_packet_3_bits_MULTIPLY
             : _GEN_136
                 ? io_backend_packet_2_bits_MULTIPLY
                 : _GEN_103
                     ? io_backend_packet_1_bits_MULTIPLY
                     : _GEN_71
                         ? io_backend_packet_0_bits_MULTIPLY
                         : reservation_station_15_decoded_instruction_MULTIPLY);
      reservation_station_15_decoded_instruction_IMMEDIATE <=
        ~_GEN_184
        & (_GEN_168
             ? io_backend_packet_3_bits_IMMEDIATE
             : _GEN_136
                 ? io_backend_packet_2_bits_IMMEDIATE
                 : _GEN_103
                     ? io_backend_packet_1_bits_IMMEDIATE
                     : _GEN_71
                         ? io_backend_packet_0_bits_IMMEDIATE
                         : reservation_station_15_decoded_instruction_IMMEDIATE);
      reservation_station_15_decoded_instruction_IS_LOAD <=
        ~_GEN_184
        & (_GEN_168
             ? io_backend_packet_3_bits_IS_LOAD
             : _GEN_136
                 ? io_backend_packet_2_bits_IS_LOAD
                 : _GEN_103
                     ? io_backend_packet_1_bits_IS_LOAD
                     : _GEN_71
                         ? io_backend_packet_0_bits_IS_LOAD
                         : reservation_station_15_decoded_instruction_IS_LOAD);
      reservation_station_15_decoded_instruction_IS_STORE <=
        ~_GEN_184
        & (_GEN_168
             ? io_backend_packet_3_bits_IS_STORE
             : _GEN_136
                 ? io_backend_packet_2_bits_IS_STORE
                 : _GEN_103
                     ? io_backend_packet_1_bits_IS_STORE
                     : _GEN_71
                         ? io_backend_packet_0_bits_IS_STORE
                         : reservation_station_15_decoded_instruction_IS_STORE);
      reservation_station_15_commited <=
        ~_GEN_184
        & (~reservation_station_15_commited & reservation_station_15_valid
             ? io_commit_ROB_index == reservation_station_15_decoded_instruction_ROB_index
               & io_commit_valid
             : reservation_station_15_commited);
      reservation_station_15_valid <=
        ~_GEN_184
        & (written_vec_3 ? (&_GEN_137) | _GEN_136 | _GEN_119 : _GEN_136 | _GEN_119);
      front_pointer <= front_pointer + {4'h0, good_to_go};
      back_pointer <=
        back_pointer
        + {2'h0,
           {1'h0, {1'h0, written_vec_0} + {1'h0, written_vec_1}}
             + {1'h0, {1'h0, written_vec_2} + {1'h0, written_vec_3}}};
    end
  end // always @(posedge)
  assign io_backend_packet_0_ready = themometor_value[0];
  assign io_backend_packet_1_ready = themometor_value[1];
  assign io_backend_packet_2_ready = themometor_value[2];
  assign io_backend_packet_3_ready = themometor_value[3];
  assign io_RF_inputs_0_valid = 1'h0;
  assign io_RF_inputs_0_bits_ready_bits_RS1_ready = 1'h0;
  assign io_RF_inputs_0_bits_ready_bits_RS2_ready = 1'h0;
  assign io_RF_inputs_0_bits_RD = 6'h0;
  assign io_RF_inputs_0_bits_RD_valid = 1'h0;
  assign io_RF_inputs_0_bits_RS1 = 6'h0;
  assign io_RF_inputs_0_bits_RS1_valid = 1'h0;
  assign io_RF_inputs_0_bits_RS2 = 6'h0;
  assign io_RF_inputs_0_bits_RS2_valid = 1'h0;
  assign io_RF_inputs_0_bits_IMM = 32'h0;
  assign io_RF_inputs_0_bits_FUNCT3 = 3'h0;
  assign io_RF_inputs_0_bits_packet_index = 4'h0;
  assign io_RF_inputs_0_bits_ROB_index = 6'h0;
  assign io_RF_inputs_0_bits_instructionType = 5'h0;
  assign io_RF_inputs_0_bits_portID = 2'h0;
  assign io_RF_inputs_0_bits_RS_type = 2'h0;
  assign io_RF_inputs_0_bits_needs_ALU = 1'h0;
  assign io_RF_inputs_0_bits_needs_branch_unit = 1'h0;
  assign io_RF_inputs_0_bits_needs_CSRs = 1'h0;
  assign io_RF_inputs_0_bits_SUBTRACT = 1'h0;
  assign io_RF_inputs_0_bits_MULTIPLY = 1'h0;
  assign io_RF_inputs_0_bits_IMMEDIATE = 1'h0;
  assign io_RF_inputs_0_bits_IS_LOAD = 1'h0;
  assign io_RF_inputs_0_bits_IS_STORE = 1'h0;
  assign io_RF_inputs_1_valid = 1'h0;
  assign io_RF_inputs_1_bits_ready_bits_RS1_ready = 1'h0;
  assign io_RF_inputs_1_bits_ready_bits_RS2_ready = 1'h0;
  assign io_RF_inputs_1_bits_RD = 6'h0;
  assign io_RF_inputs_1_bits_RD_valid = 1'h0;
  assign io_RF_inputs_1_bits_RS1 = 6'h0;
  assign io_RF_inputs_1_bits_RS1_valid = 1'h0;
  assign io_RF_inputs_1_bits_RS2 = 6'h0;
  assign io_RF_inputs_1_bits_RS2_valid = 1'h0;
  assign io_RF_inputs_1_bits_IMM = 32'h0;
  assign io_RF_inputs_1_bits_FUNCT3 = 3'h0;
  assign io_RF_inputs_1_bits_packet_index = 4'h0;
  assign io_RF_inputs_1_bits_ROB_index = 6'h0;
  assign io_RF_inputs_1_bits_instructionType = 5'h0;
  assign io_RF_inputs_1_bits_portID = 2'h0;
  assign io_RF_inputs_1_bits_RS_type = 2'h0;
  assign io_RF_inputs_1_bits_needs_ALU = 1'h0;
  assign io_RF_inputs_1_bits_needs_branch_unit = 1'h0;
  assign io_RF_inputs_1_bits_needs_CSRs = 1'h0;
  assign io_RF_inputs_1_bits_SUBTRACT = 1'h0;
  assign io_RF_inputs_1_bits_MULTIPLY = 1'h0;
  assign io_RF_inputs_1_bits_IMMEDIATE = 1'h0;
  assign io_RF_inputs_1_bits_IS_LOAD = 1'h0;
  assign io_RF_inputs_1_bits_IS_STORE = 1'h0;
  assign io_RF_inputs_2_valid = 1'h0;
  assign io_RF_inputs_2_bits_ready_bits_RS1_ready = 1'h0;
  assign io_RF_inputs_2_bits_ready_bits_RS2_ready = 1'h0;
  assign io_RF_inputs_2_bits_RD = 6'h0;
  assign io_RF_inputs_2_bits_RD_valid = 1'h0;
  assign io_RF_inputs_2_bits_RS1 = 6'h0;
  assign io_RF_inputs_2_bits_RS1_valid = 1'h0;
  assign io_RF_inputs_2_bits_RS2 = 6'h0;
  assign io_RF_inputs_2_bits_RS2_valid = 1'h0;
  assign io_RF_inputs_2_bits_IMM = 32'h0;
  assign io_RF_inputs_2_bits_FUNCT3 = 3'h0;
  assign io_RF_inputs_2_bits_packet_index = 4'h0;
  assign io_RF_inputs_2_bits_ROB_index = 6'h0;
  assign io_RF_inputs_2_bits_instructionType = 5'h0;
  assign io_RF_inputs_2_bits_portID = 2'h0;
  assign io_RF_inputs_2_bits_RS_type = 2'h0;
  assign io_RF_inputs_2_bits_needs_ALU = 1'h0;
  assign io_RF_inputs_2_bits_needs_branch_unit = 1'h0;
  assign io_RF_inputs_2_bits_needs_CSRs = 1'h0;
  assign io_RF_inputs_2_bits_SUBTRACT = 1'h0;
  assign io_RF_inputs_2_bits_MULTIPLY = 1'h0;
  assign io_RF_inputs_2_bits_IMMEDIATE = 1'h0;
  assign io_RF_inputs_2_bits_IS_LOAD = 1'h0;
  assign io_RF_inputs_2_bits_IS_STORE = 1'h0;
  assign io_RF_inputs_3_valid = good_to_go;
  assign io_RF_inputs_3_bits_ready_bits_RS1_ready =
    io_RF_inputs_3_bits_ready_bits_RS1_ready_0;
  assign io_RF_inputs_3_bits_ready_bits_RS2_ready =
    io_RF_inputs_3_bits_ready_bits_RS2_ready_0;
  assign io_RF_inputs_3_bits_RD = _GEN_33[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_RD_valid = _GEN_34[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_RS1 = _GEN_35[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_RS1_valid = _GEN_36[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_RS2 = _GEN_37[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_RS2_valid = _GEN_38[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_IMM = _GEN_39[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_FUNCT3 = _GEN_40[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_packet_index = _GEN_41[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_ROB_index = _GEN_42[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_instructionType = _GEN_43[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_portID = _GEN_44[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_RS_type = _GEN_45[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_needs_ALU = _GEN_46[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_needs_branch_unit = _GEN_47[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_needs_CSRs = _GEN_48[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_SUBTRACT = _GEN_49[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_MULTIPLY = _GEN_50[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_IMMEDIATE = _GEN_51[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_IS_LOAD = _GEN_52[front_pointer[3:0]];
  assign io_RF_inputs_3_bits_IS_STORE = _GEN_53[front_pointer[3:0]];
endmodule

