v 4
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/FFJK.vhdl" "b4e2ee27ba6a26c2b6e660fb77b1ec0e373b3531" "20220714184152.228":
  entity ffjk at 2( 70) + 0 on 863;
  architecture latch of ffjk at 14( 318) + 0 on 864;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/regCarga8bit.vhdl" "a9e011fd5fe316356aeff805ca20253bafa2a683" "20220714184152.241":
  entity regcarga8bit at 1( 0) + 0 on 897;
  architecture reg1bit of regcarga8bit at 14( 270) + 0 on 898;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/tb_mem2ula.vhdl" "d97497c8463edf14d3dfd1b5cae159e5b333246b" "20220714184152.245":
  entity tb_mem2ula at 1( 0) + 0 on 905;
  architecture nomesseriosporfavor of tb_mem2ula at 7( 78) + 0 on 906;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/neander.vhdl" "90f52fbbc32a086eeaba1774c0207620468d19dc" "20220714184152.239":
  entity neander at 1( 0) + 0 on 889;
  architecture cha_mate of neander at 10( 123) + 0 on 890;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/mux2x8.vhdl" "67d3fc69d4d70eb0db45124d106e36f84ea6afe3" "20220714184152.238":
  entity mux2x8 at 1( 0) + 0 on 885;
  architecture roger of mux2x8 at 13( 260) + 0 on 886;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/as_ram.vhdl" "3f73ba77f28abe495e9836860db5e4964f04d021" "20220714184152.234":
  entity as_ram at 2( 42) + 0 on 873;
  architecture behavior of as_ram at 16( 325) + 0 on 874;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/tb_pc.vhdl" "6462e7ac0fa00f1ec6ba7d188d453a5862a01f41" "20220714184152.247":
  entity tb_pc at 1( 0) + 0 on 909;
  architecture chalaranja of tb_pc at 7( 73) + 0 on 910;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/decoder.vhdl" "56cd534e6aeb58b948d09605fefe5c4aa73f627d" "20220714184152.235":
  entity decoder at 1( 0) + 0 on 877;
  architecture minipizzas of decoder at 9( 55) + 0 on 878;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/ulaalu.vhdl" "9e2250c9748faeb908863fc85ab4b210905281c0" "20220714184152.251":
  entity ulaalu at 2( 15) + 0 on 919;
  architecture super_calculator of ulaalu at 16( 337) + 0 on 920;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/ula.vhdl" "8851cb1c57a7de078aea2df809dad94b29bc518b" "20220714184152.250":
  entity ula at 2( 15) + 0 on 917;
  architecture calculator of ula at 20( 395) + 0 on 918;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/uc_control.vhdl" "b2696dbc8fd51216f240f6518fafa58e610a041c" "20220714184152.249":
  entity uc_control at 1( 0) + 0 on 915;
  architecture varusap of uc_control at 23( 582) + 0 on 916;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/tb_ulaalu.vhdl" "9a537afce6981300879cc2e1762dcd782082f937" "20220714184152.248":
  entity tb_ulaalu at 1( 0) + 0 on 913;
  architecture banana of tb_ulaalu at 7( 77) + 0 on 914;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/tb_ula.vhdl" "21a3cf587b4817a54f429b74c483e711390276f8" "20220714184152.248":
  entity tb_ula at 1( 0) + 0 on 911;
  architecture rogerio of tb_ula at 7( 74) + 0 on 912;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/regCarga2bit.vhdl" "49b76756429ac8314fd90cd747c93dbbf24063ff" "20220714184152.241":
  entity regcarga2bit at 1( 0) + 0 on 895;
  architecture reg2bit of regcarga2bit at 14( 270) + 0 on 896;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/mux5x8.vhdl" "13a44eb72089a52c6b3c3d3d5ed8550f75cd8fac" "20220714184152.238":
  entity mux5x8 at 1( 0) + 0 on 887;
  architecture jorge of mux5x8 at 16( 392) + 0 on 888;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/f_ADDER.vhdl" "d91313bfb7270e44cee463604ea3b271f67f3723" "20220714184152.236":
  entity f_adder at 1( 0) + 0 on 879;
  architecture comuta of f_adder at 14( 185) + 0 on 880;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/counter.vhdl" "273a08db551825cd963019d3128078626feb2752" "20220714184152.235":
  entity contador at 1( 0) + 0 on 875;
  architecture cont of contador at 12( 197) + 0 on 876;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/STA.vhdl" "72c79a5862ce38674726e5bd6b502d6f344f1435" "20220714184152.231":
  entity sta at 1( 0) + 0 on 871;
  architecture comute of sta at 12( 198) + 0 on 872;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/ORmod.vhdl" "b8283a5f2e50fed4c5cd0b4f693e238bfdcdea6c" "20220714184152.230":
  entity ormod at 1( 0) + 0 on 869;
  architecture comuta of ormod at 12( 220) + 0 on 870;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/NOTmod.vhdl" "e90d8f1bedac989c857754d6b6cf47cd97ae954a" "20220714184152.229":
  entity notmod at 1( 0) + 0 on 867;
  architecture comuta of notmod at 11( 177) + 0 on 868;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/NOP.vhdl" "4de434b652ed1c1b01214674a4d9e081f1f25108" "20220714184152.229":
  entity nop at 1( 0) + 0 on 865;
  architecture comute of nop at 12( 198) + 0 on 866;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/ANDmod.vhdl" "e50dff938cba3e69e3a00915144299af87868432" "20220714184152.227":
  entity andmod at 1( 0) + 0 on 859;
  architecture comuta of andmod at 12( 222) + 0 on 860;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/ADDmod.vhdl" "fe5770b4715730b8c16d6c7668e9437eb220a1bf" "20220714184152.226":
  entity addmod at 1( 0) + 0 on 857;
  architecture comuta of addmod at 14( 256) + 0 on 858;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/tb_counter.vhdl" "398741d55a2b880d8daf47c0e43c1d85ec86bd40" "20220714184152.244":
  entity tb_counter at 1( 0) + 0 on 903;
  architecture test of tb_counter at 7( 82) + 0 on 904;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/pc.vhdl" "77d24b745e4f826aaf75a63c872d23ef74b08d6b" "20220714184152.240":
  entity pc at 1( 0) + 0 on 891;
  architecture brigadeiros of pc at 16( 369) + 0 on 892;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/memory.vhdl" "a5ffc531a3668b665c34c8682ec2e416f53c9460" "20220714184152.236":
  entity memory at 1( 0) + 0 on 881;
  architecture george of memory at 18( 414) + 0 on 882;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/tb_as_ram.vhdl" "bfefe731229ad8ce9415f071d736bf321b0ab039" "20220714184152.244":
  entity tb_as_ram at 1( 0) + 0 on 901;
  architecture tb_behavior of tb_as_ram at 9( 126) + 0 on 902;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/tb_memory.vhdl" "30f603b2399d2a3e238df06bf415e65bf3968128" "20220714184152.246":
  entity tb_memory at 1( 0) + 0 on 907;
  architecture zaz of tb_memory at 7( 77) + 0 on 908;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/tb_allpc.vhdl" "b36c30935f692c7920668ccdce4cf1bcf0aff0e4" "20220714184152.243":
  entity tb_allpc at 1( 0) + 0 on 899;
  architecture nomeschads of tb_allpc at 7( 76) + 0 on 900;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/regCarga1bit.vhdl" "c2b1467db0f8cb86075d80342d85badd65e03e92" "20220714184152.240":
  entity regcarga1bit at 1( 0) + 0 on 893;
  architecture reg1bit of regcarga1bit at 14( 223) + 0 on 894;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/mux2x1.vhdl" "18ee76e5afaea3914efbafad72a1450274ce37bc" "20220714184152.237":
  entity mux2x1 at 1( 0) + 0 on 883;
  architecture bhvr of mux2x1 at 13( 186) + 0 on 884;
file / "/home/pedro_zoz/workspace/college/sd/neander/neander/sim/FFD.vhdl" "23bf764b8c32ff789a871977b3736a22df8387d5" "20220714184152.227":
  entity ffd at 1( 0) + 0 on 861;
  architecture ff of ffd at 13( 182) + 0 on 862;
