Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -i /home/a-l-r/co/src/src/include -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/a-l-r/co/src/project/pipelined3_p8_tb_isim_beh.exe -prj /home/a-l-r/co/src/project/pipelined3_p8_tb_beh.prj work.pipelined3_p8_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/a-l-r/co/src/project/ipcore_dir/clk_ipcore.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/devices/uart/utils.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/devices/uart/txd.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/devices/uart/rxd.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/pff.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/control/pipelined3-hazard.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/control/pipelined3-handler.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/control/pipelined3-forward.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/ipcore_dir/im_ipcore.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/ipcore_dir/dm_ipcore.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/devices/uart/uart.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/devices/nixie-decoder.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/rf.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/pc.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/npc.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/mmu.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/im.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/ext.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/dm.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/cp0.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/cmp.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/alu.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/control/pipelined3-function.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/devices/uart/uart-shim.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/devices/timer.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/devices/switches.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/devices/nixie.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/devices/led.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/devices/buttons.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/cpu/pipelined3-cpu.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/bridge/bridge.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/mips/mips.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/pipelined3_p8_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 87972 KB
Fuse CPU Usage: 1150 ms
Compiling module IBUFG
Compiling module PLL_ADV(BANDWIDTH="OPTIMIZED",CL...
Compiling module PLL_BASE(CLKFBOUT_MULT=16,CLKIN_...
Compiling module BUFG
Compiling module clk_ipcore
Compiling module kind
Compiling module pff(BIT_WIDTH=5)
Compiling module forward
Compiling module hazard
Compiling module pff(BIT_WIDTH=1)
Compiling module handler
Compiling module control
Compiling module tlb_hit_checker
Compiling module paddr_translator
Compiling module tlb_hit_cp0_checker
Compiling module mmu
Compiling module npc
Compiling module pc
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module im_ipcore
Compiling module im
Compiling module pff
Compiling module rf
Compiling module ext
Compiling module cmp
Compiling module alu
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module dm_ipcore
Compiling module dm
Compiling module cp0
Compiling module cpu
Compiling module bridge
Compiling module timer
Compiling module rx_unit
Compiling module ctrl_shift
Compiling module trans_reg
Compiling module tx_unit
Compiling module counter(size_cnt=16)
Compiling module divisor(size_cnt_rx=16,size_cnt_...
Compiling module MiniUART
Compiling module uart_shim
Compiling module switches
Compiling module led
Compiling module nixie_decoder
Compiling module nixie
Compiling module buttons
Compiling module mips
Compiling module pipelined3_p8_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 21 sub-compilation(s) to finish...
Compiled 53 Verilog Units
Built simulation executable /home/a-l-r/co/src/project/pipelined3_p8_tb_isim_beh.exe
Fuse Memory Usage: 1184636 KB
Fuse CPU Usage: 1700 ms
GCC CPU Usage: 15190 ms
