t fast sequenti circuit test gener use highlevel gatelevel techniqu a new approach sequenti circuit test gener propos combin softwar test base techniqu high level test enhanc techniqu gate level sever sequenc deriv ensur coverag statement highlevel vhdl descript maxim coverag path sequenc enhanc gate level maxim coverag singl stuckat fault high fault coverag achiev quickli sever benchmark circuit use approach b introduct recent work area sequenti circuit test gener focus gate level target singl stuckat fault determinist faultori simulationbas approach use eectiv although execut time often long key factor limit ecienc approach lack knowledg circuit behavior architecturallevel test gener propos mean exploit highlevel inform maintain capabl handl stuckat fault howev highlevel inform must deriv structur descript regist transfer level rtl sequenc gener target detect specif stuckat fault modul gatelevel descript avail circuit modul gatelevel descript avail handl better fault coverag obtain gatelevel test gener less time sever approach propos automat gener function test vector circuit describ high level includ function test vector use design verif power estim addit screen manufactur defect vemuri kalyanaraman enumer path annot vhdl descript tran research support part darpa contract dabtc part european union fost project hewlettpackard equip grant late set constraint constraint solver use obtain test sequenc travers specifi path fault coverag test set gener statement coverag low higher fault coverag obtain cover statement multipl time cheng krishnakumar transform highlevel descript vhdl c extend finit state machin efsm model use efsm model gener test sequenc exercis specifi function travers transit efsm model shown guarante coverag function execut time low gener test sequenc good fault coverag achiev sever circuit approach propos corno et al implement test gener rage aim gener test sequenc cover read write oper variabl highlevel vhdl descript oper cover specifi number time good fault coverag achiev sever benchmark circuit cover oper least three time fault coverag sometim higher obtain determinist gatelevel test gener execut fast larger circuit function test gener approach base upon techniqu commonli use softwar test gener test cover statement system descript anoth softwar test tech niqu implement previou work function test gener gener test travers possibl path system descript work address path coverag well statement coverag vhdl circuit descript may contain multipl process execut concurr sinc path defin within singl process appli path coverag singleprocess design main process multipleprocess design onli here limit must place upon path length bound number test gener gener test path coverag addit statement coverag may enabl higher fault coverag achiev whether statement coverag path coverag use coverag metric gener test sequenc use softwar test base techniqu limit inabl specifi valu variabl maxim detect fault gate level propos combin softwar test base approach high level test sequenc enhanc techniqu gate level achiev high fault coverag sequenti circuit quickli gatelevel test sequenc enhanc techniqu use borrow techniqu alreadi develop dynam compact test gener gate level object maxim number fault detect test sequenc gener high level begin overview test gener process section gener test sequenc high level use softwar test base techniqu describ section follow discuss test sequenc enhanc gate level section result present section sever benchmark circuit section conclud paper overview propos combin softwar test base techniqu test sequenc gener high level gatelevel techniqu test sequenc enhanc overal test gener process illustr figur sever partiallyspecifi test sequenc de highlevel descript test automat synthesi gatelevel descript sequenc test test sequenc gatelevel highlevel gener test sequenc enhanc figur overview test gener rive highlevel circuit descript use variou coverag goal eg coverag statement automat synthesi tool use obtain gatelevel implement circuit gatelevel test sequenc enhanc tool execut gener complet test set target high coverag singl stuckat fault use test sequenc gener high level input highlevel sequenc gener aim travers number control state system valu variabl left unspecifi much possibl gatelevel tool freedom select valu maxim fault coverag sequenc may reus number time modif made gate level essenti specifi valu variabl datapath like result dierent fullyspecifi test sequenc furthermor sequenc subsequ contribut improv fault coverag ad test set highlevel test gener first step test gener procedur obtain set partiallyspecifi test sequenc use highlevel circuit descript variou coverag goal ideal would like autom process automat gener test statement path coverag dicult problem implement current avail therefor current work sequenc deriv manual one goal work provid guidelin type highlevel sequenc use stuckat fault test may possibl avoid use sequenc dicult deriv automat still achiev high fault coverag particular experi indic statement coverag usual suce easier achiev path coverag variou highlevel benchmark circuit use work deriv vhdl descript found variou ftp site circuit bb rang simpl filter complex microprocessor fetch execut unit avail author simplest coverag metric statement coverag test set statement coverag exercis statement vhdl descript everi branch must exercis least set sequenc deriv path necessarili taken path coverag comprehens metric aim ensur path taken obtain set sequenc statement coverag datapath control portion descript identifi state transit graph stg control machin deriv test sequenc assembl travers control state block code state sequenc begin reset cir cuit benchmark circuit use reset signal avail howev necessari assumpt circuit initializ assumpt satisfi gate level either use reset signal initi sequenc sever vector ad travers state exercis variou statement final vector ad end sequenc ensur circuit end state output observ mani cir cuit output observ state vector unnecessari portion test sequenc determin valu variabl left unspecifi much possibl gatelevel tool freedom choos valu maxim stuckat fault coverag deriv test sequenc statement coverag best illustr exampl stg control machin benchmark circuit b shown figur reset signal assert cir reset read request updat grant read request assign init figur stg benchmark circuit b cuit place state init state init bit variabl request request read primari input next state set analisi req state analisi req bit grant variabl written primari output one four block code execut depend request variabl read previou state next state set assign state assign grant variabl updat variabl request request read primari input next state set analisi req set test sequenc deriv statement coverag therefor contain four partiallyspecifi sequenc five vec tor first vector reset circuit second vector set request variabl exercis one four code block follow state last three vector use travers analisi req state assign state grant variabl set back analisi req state grant variabl written primari output obtain set sequenc path coverag start sequenc statement coverag sever sequenc ad maxim coverag path path consid within state stg also across sever state procedur deriv sequenc cover path within state first explain benchmark circuit b stg b shown figur along flow chart state read d_in sa reset rlast d_in d_in state sc f f f f f figur stg benchmark circuit b flow chart state sc sc assign flow chart carri clock cycl circuit reset state sa enter state sb sc reach next two clock cycl regardless input long reset line assert particular pattern need reach statement cover path state sa sb howev mani path possibl state sc circuit must state sc minimum four clock cycl exercis statement least onc either four separ sequenc one long sequenc use opt use larger number shorter sequenc order provid sequenc optim gatelevel tool fifteen sequenc need cover path note ena variabl use two separ decis point five sequenc need last two decis point consid consid bit variabl use last two decis point part datapath therefor ex periment left specif valu variabl gatelevel tool path occur across multipl state must also consid consid stg control unit benchmark circuit b shown figur stg contain sever cycl order limit number sequenc deriv place restrict sequenc travers cycl selfloop travers sequenc cycl s_init s_intr s_intr_w s_enin_w s_wait s_enin reset figur stg benchmark circuit b sequenc termin state repeat four sequenc requir fulli cover path involv state wait enin enin w five sequenc need cover path involv state wait intr intr intr w nine sequenc thu requir path coverag gener stg statement flow reach state must consid deriv sequenc path coverag gatelevel test enhanc function test gener high level eectiv travers much control space machin howev cannot exercis valu variabl except small circuit due larg number possibl valu select good valu use high level unsolv problem gatelevel approach may eectiv find valu exercis potenti fault architectur gatelevel tool gatelevel test enhanc tool repeatedli select partiallyspecifi sequenc provid highlevel test gener attempt evolv fullyspecifi sequenc maxim fault coverag number time test sequenc evolut attempt paramet specifi user sequenc may select randomli sequenti list sequenc provid highlevel test gener sequenc select randomli random number gener use decid sequenc select random select guarante everi sequenc use restrict order sequenc select sequenc select sequenti first sequenc select first second sequenc select second on everi sequenc select least number attempt test sequenc evolut greater equal number sequenc main function gatelevel test enhanc tool repeatedli solv optim problem maxim number fault detect se quenc genet algorithm ga use eec tive mani dierent optim problem includ sequenti circuit test gener thu use ga test sequenc enhanc simpli seed ga sequenc obtain highlevel set ga fit function maxim fault detect ga explor sever altern sequenc number gener best one ad test set improv fault cov erag vector end sequenc contribut fault coverag remov next highlevel sequenc select genet enhanc procedur repeat process continu number attempt test sequenc enhanc reach userspecifi limit ga test sequenc enhanc work use simpl ga rather steadyst ga sinc explor search space paramount simpl ga contain popul string individu applic individu repres test sequenc success vector sequenc place adjac posit along string individu associ fit ness applic fit measur indic number fault detect sequenc popul initi set sequenc deriv singl sequenc gener high level evolutionari process select crossov mutat use gener entir new popul exist popul process repeat sever gener gener new popul exist one two individu select select bias toward highli fit individu two individu cross creat two entir new individu charact new string mutat small mutat prob abil two new individu place new popul process continu new gener entir fill binari tournament select without replac uniform crossov use done previous gatelevel test gener goal evolutionari process improv fit best individu success gener combin good portion fit individu preced gener howev best individu may appear gener save best individu found ga seed copi partial specifi test sequenc provid highlevel test gener specifi bit everi individu bit specifi fill ran domli fullyspecifi test sequenc fault simul obtain fit valu fit valu measur qualiti correspond solut primarili term fault coverag ga evolv sever gener time last gener reach sever valu specifi highlevel test gener may chang mani individu due mutat oper ie sequenc may longer cover origin partiallyspecifi sequenc howev sequenc ad test set cover addit fault alreadi cover previou vector test set highest fault coverag fit function proof sequenti circuit fault simul use evalu fit candid test sequenc updat state circuit best test sequenc select number fault detect primari metric fit function sinc object ga maxim number fault detect given test sequenc dier entiat test sequenc detect number fault includ number fault eect propag flipflop fit function sinc fault eect flipflop may propag primari output subsequ time frame howev number fault eect propag oset number fault simul number flipflop ensur number fault detect domin factor fit function detect effect propag f lip f lop accur fit function essenti achiev good solut high comput cost fault simul may prohibit especi larg circuit avoid excess comput approxim fit candid test use small random sampl fault work use sampl size fault number fault remain fault list greater experi carri evalu propos approach combin highlevel gatelevel techniqu sequenti circuit test gener test sequenc deriv manual high level extract stg control machin ensur vhdl statement path cover within control state dieq short c program written assist obtain highlevel sequenc circuit contain singl loop loop must exit observ output c program use determin number loop iter execut given input gatelevel implement circuit synthes use commerci synthesi tool test sequenc enhanc perform gate level use new gabas tool implement use exist proof sourc code addit line c code small ga popul size use number gener limit minim execut time nonoverlap gener crossov mutat probabl use test gener sever highlevel benchmark circuit hp j mb mem ori characterist benchmark circuit summar tabl includ number vhdl line highlevel descript number control state number logic gate gatelevel circuit number flipflop ff number primari input pi number primari output po number collaps fault circuit bb use previous research function test gener circuit barcod gcd dhrc dieq taken hlsynth hlsynth highlevel synthesi bench mark circuit translat synthesiz subset vhdl use test gener result shown tabl sequenc deriv high level maxim path coverag result hitec gatelevel determinist test gener gatest gatelevel gabas test gener also shown compari son three pass fault list made hitec circuit unless fault identifi detect untest earlier time limit three pass second per fault circuit number fault detect det number test vector gener vec execut time shown test gener execut time propos approach includ time gatelevel test enhanc onli time gener sequenc highlevel circuit descript expect order magnitud base previou work number attempt gener use test sequenc seq sequenc select strategi strat whether sequenti ran dom also shown tabl well number fault identifi untest hitec result shown sequenc select strategi number attempt gave highest fault coverag use minim number test vector tabl highlevel benchmark circuit high level gate level circuit vhdl line control state gate flipflop pi po fault dieq tabl combin highlevel test gener gatelevel test enhanc highlevel gatelevel hitec gatest circuit det vec time seq strat det vec time unt det vec time b m rand h m s barcod m rand h m gcd m rand h m dieq h rand h h attempt made test sequenc enhanc execut time increas higher fault coverag achiev experi circuit fault coverag propos approach competit fault coverag achiev hitec barcod fault coverag achiev hitec two pass fault list minut exe cution although fault detect hitec third pass b hitec achiev higher fault coverag first pass case b gcd higher fault coverag obtain combin highlevel gatelevel techniqu furthermor given level fault coverag test set gener use propos approach much compact execut time gatelevel test enhanc often order magnitud smaller hitec nevertheless untest fault cannot identifi use propos approach thu design may choos run gatelevel test gener hitec postprocess step fault coverag propos approach significantli higher gatest sever circuit circuit gatest achiev fault coverag propos approach test set length execut time significantli higher dieq gat est fault coverag higher execut time also significantli higher gatelevel test enhanc similar procedur use gatest except gatest use random sequenc initi ga popul seed use gatelevel test enhanc tool critic provid inform ga sequenc activ fault propag fault eect two sequenc select strategi compar tabl sequenc deriv high level maxim path coverag statement cover age statement path coverag dieq sinc circuit contain singl path path coverag sequenti select strategi give better result term fault coverag test set size circuit case fault coverag significantli higher random select random select therefor prefer gener statement tabl sequenti vs random select sequenc deriv path coverag statement coverag path coverag statement coverag sequenti random sequenti random circuit seq det vec time det vec time det vec time det vec time gcd m m m m dhrc dieq h h h h coverag random select strategi tend give fault coverag good better sequenti select fault coverag sometim higher sequenc deriv path cov erag howev fault coverag may significantli lower case circuit b result unexpect sinc certain path may need travers order excit fault propag eect primari output nevertheless sinc good result often obtain sequenc deriv statement coverag alon sequenc easier deriv approach may prefer conclus high fault coverag obtain quickli combin highlevel gatelevel techniqu test gener sequenc deriv maxim coverag statement path highlevel vhdl descript enhanc gate level maxim coverag singl stuckat fault approach may use preprocess step gatelevel test gener speed process sometim result improv fault coverag well higher fault coverag obtain sequenc deriv path coverag good result also obtain statement coverag random select sequenc gatelevel enhanc shown provid consist good result r architectur level test gener microprocessor sequenti circuit test gener use dynam state travers gener design verif test behavior vhdl program use path enumer constraint program automat gener function vector use extend finit state machin model testabl analysi atpg behavior rtlevel vhdl high level test gener use softwar metric simulationbas techniqu dynam test sequenc compact put squeez test sequenc cri test cultiv program sequenti vlsi circuit sequenti circuit test gener genet algorithm framework gatto genet algorithm automat test pattern gener larg synchron sequenti cir cuit adapt natur artifici system genet algorithm search proof fast memoryeci sequenti circuit fault simula tor hitec test gener packag sequenti circuit tr adapt natur artifici system sequenti circuit test gener genet algorithm framework gener design verif test behavior vhdl program use path enumer constraint program automat gener function vector use extend finit state machin model simulationbas techniqu dynam test sequenc compact cri genet algorithm search optim machin learn put squeez test sequenc testabl analysi atpg behavior rtlevel vhdl sequenti circuit test gener use dynam state travers ctr silvia chiusano fulvio corno paolo prinetto exploit behavior inform gatelevel atpg journal electron test theori applic v n p febapril jaan raik raimund ubar sequenti circuit test gener use decis diagram model proceed confer design autom test europ pe januari munich germani alessandro fin franco fummi vhdl error simul function test gener proceed confer design autom test europ p march pari franc ali y dual m mit uyar method enabl feasibl conform test sequenc gener efsm model ieee transact comput v n p may