vendor_name = ModelSim
source_file = 1, D:/Quartus/Project/EX_4/lpm_add_sub0.qip
source_file = 1, D:/Quartus/Project/EX_4/lpm_add_sub0.vhd
source_file = 1, D:/Quartus/Project/EX_4/ALU.bdf
source_file = 1, D:/Quartus/Project/EX_4/4-1MUX8bit.bdf
source_file = 1, D:/Quartus/Project/EX_4/4Rigister8bit.bdf
source_file = 1, D:/Quartus/Project/EX_4/EX_4.bdf
source_file = 1, D:/Quartus/Project/EX_4/lpm_mux0.qip
source_file = 1, D:/Quartus/Project/EX_4/lpm_mux0.vhd
source_file = 1, D:/Quartus/Project/EX_4/ROM_RAM.bdf
source_file = 1, D:/Quartus/Project/EX_4/MEM.bdf
source_file = 1, D:/Quartus/Project/EX_4/lpm_counter0.qip
source_file = 1, D:/Quartus/Project/EX_4/lpm_counter0.vhd
source_file = 1, D:/Quartus/Project/EX_4/lpm_mux1.qip
source_file = 1, D:/Quartus/Project/EX_4/lpm_mux1.vhd
source_file = 1, D:/Quartus/Project/EX_4/EX_4.vwf
source_file = 1, D:/Quartus/Project/EX_4/db/EX_4.cbx.xml
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/addcore.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/look_add.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altshift.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/Quartus/Project/EX_4/db/add_sub_3vh.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_or.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, D:/Quartus/Project/EX_4/db/mux_8vc.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_and.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_inv.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf
source_file = 1, d:/quartus/quartus/libraries/others/maxplus2/2x8mux.bdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_dff.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, d:/quartus/quartus/libraries/others/maxplus2/74139m.bdf
source_file = 1, D:/Quartus/Project/EX_4/db/mux_dbe.tdf
source_file = 1, D:/Quartus/Project/EX_4/db/mux_jbe.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altram.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altram.tdf
source_file = 1, d:/quartus/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altrom.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, D:/Quartus/Project/EX_4/db/altsyncram_fr71.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_rom.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/altrom.tdf
source_file = 1, D:/Quartus/Project/EX_4/db/altsyncram_3101.tdf
source_file = 1, D:/Quartus/Project/EX_4/rom.mif
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, d:/quartus/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, D:/Quartus/Project/EX_4/db/cntr_suj.tdf
design_name = EX_4
instance = comp, \BUS[7]~output , BUS[7]~output, EX_4, 1
instance = comp, \BUS[6]~output , BUS[6]~output, EX_4, 1
instance = comp, \BUS[5]~output , BUS[5]~output, EX_4, 1
instance = comp, \BUS[4]~output , BUS[4]~output, EX_4, 1
instance = comp, \BUS[3]~output , BUS[3]~output, EX_4, 1
instance = comp, \BUS[2]~output , BUS[2]~output, EX_4, 1
instance = comp, \BUS[1]~output , BUS[1]~output, EX_4, 1
instance = comp, \BUS[0]~output , BUS[0]~output, EX_4, 1
instance = comp, \CF~output , CF~output, EX_4, 1
instance = comp, \IR[7]~output , IR[7]~output, EX_4, 1
instance = comp, \IR[6]~output , IR[6]~output, EX_4, 1
instance = comp, \IR[5]~output , IR[5]~output, EX_4, 1
instance = comp, \IR[4]~output , IR[4]~output, EX_4, 1
instance = comp, \IR[3]~output , IR[3]~output, EX_4, 1
instance = comp, \IR[2]~output , IR[2]~output, EX_4, 1
instance = comp, \IR[1]~output , IR[1]~output, EX_4, 1
instance = comp, \IR[0]~output , IR[0]~output, EX_4, 1
instance = comp, \PC[7]~output , PC[7]~output, EX_4, 1
instance = comp, \PC[6]~output , PC[6]~output, EX_4, 1
instance = comp, \PC[5]~output , PC[5]~output, EX_4, 1
instance = comp, \PC[4]~output , PC[4]~output, EX_4, 1
instance = comp, \PC[3]~output , PC[3]~output, EX_4, 1
instance = comp, \PC[2]~output , PC[2]~output, EX_4, 1
instance = comp, \PC[1]~output , PC[1]~output, EX_4, 1
instance = comp, \PC[0]~output , PC[0]~output, EX_4, 1
instance = comp, \OF~output , OF~output, EX_4, 1
instance = comp, \ZF~output , ZF~output, EX_4, 1
instance = comp, \SF~output , SF~output, EX_4, 1
instance = comp, \Clk~input , Clk~input, EX_4, 1
instance = comp, \GRout~input , GRout~input, EX_4, 1
instance = comp, \PCout~input , PCout~input, EX_4, 1
instance = comp, \Zout~input , Zout~input, EX_4, 1
instance = comp, \MDRout~input , MDRout~input, EX_4, 1
instance = comp, \inst10|din[7]~20 , inst10|din[7]~20, EX_4, 1
instance = comp, \inst10|din[7]~21 , inst10|din[7]~21, EX_4, 1
instance = comp, \Clr~input , Clr~input, EX_4, 1
instance = comp, \inst2|inst5|dffs[1] , inst2|inst5|dffs[1], EX_4, 1
instance = comp, \inst2|inst5|dffs[0] , inst2|inst5|dffs[0], EX_4, 1
instance = comp, \inst2|inst9|dffs[0] , inst2|inst9|dffs[0], EX_4, 1
instance = comp, \inst2|inst5|dffs[3] , inst2|inst5|dffs[3], EX_4, 1
instance = comp, \inst2|inst9|dffs[3] , inst2|inst9|dffs[3], EX_4, 1
instance = comp, \inst10|din[3]~37 , inst10|din[3]~37, EX_4, 1
instance = comp, \GRin~input , GRin~input, EX_4, 1
instance = comp, \inst2|inst12|36 , inst2|inst12|36, EX_4, 1
instance = comp, \inst2|inst10|dffs[3] , inst2|inst10|dffs[3], EX_4, 1
instance = comp, \GRsel~input , GRsel~input, EX_4, 1
instance = comp, \inst2|inst5|dffs[2] , inst2|inst5|dffs[2], EX_4, 1
instance = comp, \inst2|inst9|dffs[2] , inst2|inst9|dffs[2], EX_4, 1
instance = comp, \inst10|din[2]~42 , inst10|din[2]~42, EX_4, 1
instance = comp, \inst2|inst10|dffs[2] , inst2|inst10|dffs[2], EX_4, 1
instance = comp, \inst10|din[2]~43 , inst10|din[2]~43, EX_4, 1
instance = comp, \MEMWr~input , MEMWr~input, EX_4, 1
instance = comp, \inst2|inst5|dffs[6] , inst2|inst5|dffs[6], EX_4, 1
instance = comp, \inst2|inst9|dffs[6] , inst2|inst9|dffs[6], EX_4, 1
instance = comp, \inst10|din[6]~22 , inst10|din[6]~22, EX_4, 1
instance = comp, \inst2|inst10|dffs[6] , inst2|inst10|dffs[6], EX_4, 1
instance = comp, \inst10|din[6]~23 , inst10|din[6]~23, EX_4, 1
instance = comp, \MDRin~input , MDRin~input, EX_4, 1
instance = comp, \inst20|latches[6] , inst20|latches[6], EX_4, 1
instance = comp, \MARin~input , MARin~input, EX_4, 1
instance = comp, \inst19|latches[0] , inst19|latches[0], EX_4, 1
instance = comp, \inst19|latches[1] , inst19|latches[1], EX_4, 1
instance = comp, \inst19|latches[2] , inst19|latches[2], EX_4, 1
instance = comp, \inst19|latches[3] , inst19|latches[3], EX_4, 1
instance = comp, \inst2|inst5|dffs[4] , inst2|inst5|dffs[4], EX_4, 1
instance = comp, \inst2|inst9|dffs[4] , inst2|inst9|dffs[4], EX_4, 1
instance = comp, \inst10|din[4]~32 , inst10|din[4]~32, EX_4, 1
instance = comp, \inst2|inst10|dffs[4] , inst2|inst10|dffs[4], EX_4, 1
instance = comp, \inst10|din[4]~33 , inst10|din[4]~33, EX_4, 1
instance = comp, \inst20|latches[4] , inst20|latches[4], EX_4, 1
instance = comp, \inst2|inst5|dffs[5] , inst2|inst5|dffs[5], EX_4, 1
instance = comp, \inst2|inst9|dffs[5] , inst2|inst9|dffs[5], EX_4, 1
instance = comp, \inst10|din[5]~27 , inst10|din[5]~27, EX_4, 1
instance = comp, \inst2|inst10|dffs[5] , inst2|inst10|dffs[5], EX_4, 1
instance = comp, \inst10|din[5]~28 , inst10|din[5]~28, EX_4, 1
instance = comp, \inst20|latches[5] , inst20|latches[5], EX_4, 1
instance = comp, \inst|RAM|sram|ram_block|auto_generated|ram_block1a5 , inst|RAM|sram|ram_block|auto_generated|ram_block1a5, EX_4, 1
instance = comp, \inst19|latches[7] , inst19|latches[7], EX_4, 1
instance = comp, \inst|inst6 , inst|inst6, EX_4, 1
instance = comp, \inst|ROM|srom|rom_block|auto_generated|ram_block1a5 , inst|ROM|srom|rom_block|auto_generated|ram_block1a5, EX_4, 1
instance = comp, \inst|inst|LPM_MUX_component|auto_generated|result_node[5]~2 , inst|inst|LPM_MUX_component|auto_generated|result_node[5]~2, EX_4, 1
instance = comp, \MEMRd~input , MEMRd~input, EX_4, 1
instance = comp, \inst22|latches[5] , inst22|latches[5], EX_4, 1
instance = comp, \op[1]~input , op[1]~input, EX_4, 1
instance = comp, \op[0]~input , op[0]~input, EX_4, 1
instance = comp, \Yin~input , Yin~input, EX_4, 1
instance = comp, \inst17|latches[5] , inst17|latches[5], EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[5]~10 , inst21|inst19|inst5|$00000|auto_generated|result_node[5]~10, EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~2 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~2, EX_4, 1
instance = comp, \inst17|latches[4] , inst17|latches[4], EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~3, EX_4, 1
instance = comp, \inst17|latches[3] , inst17|latches[3], EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~4 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~4, EX_4, 1
instance = comp, \inst17|latches[2] , inst17|latches[2], EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~5, EX_4, 1
instance = comp, \inst17|latches[1] , inst17|latches[1], EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~6 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~6, EX_4, 1
instance = comp, \inst17|latches[0] , inst17|latches[0], EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~7, EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[0]~1, EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~2 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[1]~2, EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~4 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[2]~4, EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~6 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[3]~6, EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~8 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[4]~8, EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~10 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[5]~10, EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~12 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[6]~12, EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[5]~11 , inst21|inst19|inst5|$00000|auto_generated|result_node[5]~11, EX_4, 1
instance = comp, \Zin~input , Zin~input, EX_4, 1
instance = comp, \inst18|latches[5] , inst18|latches[5], EX_4, 1
instance = comp, \inst10|din[5]~29 , inst10|din[5]~29, EX_4, 1
instance = comp, \PCin~input , PCin~input, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|latch_signal[5]~10 , inst5|LPM_COUNTER_component|auto_generated|latch_signal[5]~10, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|latch_signal[4]~11 , inst5|LPM_COUNTER_component|auto_generated|latch_signal[4]~11, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~12 , inst5|LPM_COUNTER_component|auto_generated|latch_signal[3]~12, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~13 , inst5|LPM_COUNTER_component|auto_generated|latch_signal[2]~13, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~14 , inst5|LPM_COUNTER_component|auto_generated|latch_signal[1]~14, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~15 , inst5|LPM_COUNTER_component|auto_generated|latch_signal[0]~15, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0 , inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita0, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~7 , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]~7, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8 , inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~8, EX_4, 1
instance = comp, \PC_1~input , PC_1~input, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0] , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[0] , inst5|LPM_COUNTER_component|auto_generated|pre_hazard[0], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1 , inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita1, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~6 , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]~6, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1] , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[1] , inst5|LPM_COUNTER_component|auto_generated|pre_hazard[1], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2 , inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita2, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~5 , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]~5, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2] , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[2] , inst5|LPM_COUNTER_component|auto_generated|pre_hazard[2], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3 , inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita3, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~4 , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~4, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3] , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[3] , inst5|LPM_COUNTER_component|auto_generated|pre_hazard[3], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4 , inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita4, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~3 , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]~3, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4] , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[4], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[4] , inst5|LPM_COUNTER_component|auto_generated|pre_hazard[4], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5 , inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita5, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~2 , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]~2, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5] , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[5], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[5] , inst5|LPM_COUNTER_component|auto_generated|pre_hazard[5], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|safe_q[5]~2 , inst5|LPM_COUNTER_component|auto_generated|safe_q[5]~2, EX_4, 1
instance = comp, \inst10|din[5]~30 , inst10|din[5]~30, EX_4, 1
instance = comp, \inst10|din[5]~31 , inst10|din[5]~31, EX_4, 1
instance = comp, \inst19|latches[5] , inst19|latches[5], EX_4, 1
instance = comp, \inst|RAM|sram|ram_block|auto_generated|ram_block1a4 , inst|RAM|sram|ram_block|auto_generated|ram_block1a4, EX_4, 1
instance = comp, \inst|ROM|srom|rom_block|auto_generated|ram_block1a4 , inst|ROM|srom|rom_block|auto_generated|ram_block1a4, EX_4, 1
instance = comp, \inst|inst|LPM_MUX_component|auto_generated|result_node[4]~3 , inst|inst|LPM_MUX_component|auto_generated|result_node[4]~3, EX_4, 1
instance = comp, \inst22|latches[4] , inst22|latches[4], EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[4]~8 , inst21|inst19|inst5|$00000|auto_generated|result_node[4]~8, EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[4]~9 , inst21|inst19|inst5|$00000|auto_generated|result_node[4]~9, EX_4, 1
instance = comp, \inst18|latches[4] , inst18|latches[4], EX_4, 1
instance = comp, \inst10|din[4]~34 , inst10|din[4]~34, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|safe_q[4]~3 , inst5|LPM_COUNTER_component|auto_generated|safe_q[4]~3, EX_4, 1
instance = comp, \inst10|din[4]~35 , inst10|din[4]~35, EX_4, 1
instance = comp, \inst10|din[4]~36 , inst10|din[4]~36, EX_4, 1
instance = comp, \inst19|latches[4] , inst19|latches[4], EX_4, 1
instance = comp, \inst|RAM|sram|ram_block|auto_generated|ram_block1a6 , inst|RAM|sram|ram_block|auto_generated|ram_block1a6, EX_4, 1
instance = comp, \inst|ROM|srom|rom_block|auto_generated|ram_block1a6 , inst|ROM|srom|rom_block|auto_generated|ram_block1a6, EX_4, 1
instance = comp, \inst|inst|LPM_MUX_component|auto_generated|result_node[6]~1 , inst|inst|LPM_MUX_component|auto_generated|result_node[6]~1, EX_4, 1
instance = comp, \inst22|latches[6] , inst22|latches[6], EX_4, 1
instance = comp, \inst17|latches[6] , inst17|latches[6], EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[6]~12 , inst21|inst19|inst5|$00000|auto_generated|result_node[6]~12, EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~1, EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~14 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[7]~14, EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[6]~13 , inst21|inst19|inst5|$00000|auto_generated|result_node[6]~13, EX_4, 1
instance = comp, \inst18|latches[6] , inst18|latches[6], EX_4, 1
instance = comp, \inst10|din[6]~24 , inst10|din[6]~24, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|latch_signal[6]~9 , inst5|LPM_COUNTER_component|auto_generated|latch_signal[6]~9, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6 , inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita6, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~1 , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]~1, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6] , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[6], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[6] , inst5|LPM_COUNTER_component|auto_generated|pre_hazard[6], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|safe_q[6]~1 , inst5|LPM_COUNTER_component|auto_generated|safe_q[6]~1, EX_4, 1
instance = comp, \inst10|din[6]~25 , inst10|din[6]~25, EX_4, 1
instance = comp, \inst10|din[6]~26 , inst10|din[6]~26, EX_4, 1
instance = comp, \inst19|latches[6] , inst19|latches[6], EX_4, 1
instance = comp, \inst|inst8 , inst|inst8, EX_4, 1
instance = comp, \inst20|latches[2] , inst20|latches[2], EX_4, 1
instance = comp, \inst|RAM|sram|ram_block|auto_generated|ram_block1a2 , inst|RAM|sram|ram_block|auto_generated|ram_block1a2, EX_4, 1
instance = comp, \inst|ROM|srom|rom_block|auto_generated|ram_block1a2 , inst|ROM|srom|rom_block|auto_generated|ram_block1a2, EX_4, 1
instance = comp, \inst|inst|LPM_MUX_component|auto_generated|result_node[2]~5 , inst|inst|LPM_MUX_component|auto_generated|result_node[2]~5, EX_4, 1
instance = comp, \inst22|latches[2] , inst22|latches[2], EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[2]~4 , inst21|inst19|inst5|$00000|auto_generated|result_node[2]~4, EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[2]~5 , inst21|inst19|inst5|$00000|auto_generated|result_node[2]~5, EX_4, 1
instance = comp, \inst18|latches[2] , inst18|latches[2], EX_4, 1
instance = comp, \inst10|din[2]~44 , inst10|din[2]~44, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|safe_q[2]~5 , inst5|LPM_COUNTER_component|auto_generated|safe_q[2]~5, EX_4, 1
instance = comp, \inst10|din[2]~45 , inst10|din[2]~45, EX_4, 1
instance = comp, \inst10|din[2]~46 , inst10|din[2]~46, EX_4, 1
instance = comp, \IRin~input , IRin~input, EX_4, 1
instance = comp, \inst23|latches[2] , inst23|latches[2], EX_4, 1
instance = comp, \inst2|inst8|24~0 , inst2|inst8|24~0, EX_4, 1
instance = comp, \inst10|din[3]~38 , inst10|din[3]~38, EX_4, 1
instance = comp, \inst20|latches[3] , inst20|latches[3], EX_4, 1
instance = comp, \inst|RAM|sram|ram_block|auto_generated|ram_block1a3 , inst|RAM|sram|ram_block|auto_generated|ram_block1a3, EX_4, 1
instance = comp, \inst|ROM|srom|rom_block|auto_generated|ram_block1a3 , inst|ROM|srom|rom_block|auto_generated|ram_block1a3, EX_4, 1
instance = comp, \inst|inst|LPM_MUX_component|auto_generated|result_node[3]~4 , inst|inst|LPM_MUX_component|auto_generated|result_node[3]~4, EX_4, 1
instance = comp, \inst22|latches[3] , inst22|latches[3], EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[3]~6 , inst21|inst19|inst5|$00000|auto_generated|result_node[3]~6, EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[3]~7 , inst21|inst19|inst5|$00000|auto_generated|result_node[3]~7, EX_4, 1
instance = comp, \inst18|latches[3] , inst18|latches[3], EX_4, 1
instance = comp, \inst10|din[3]~39 , inst10|din[3]~39, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|safe_q[3]~4 , inst5|LPM_COUNTER_component|auto_generated|safe_q[3]~4, EX_4, 1
instance = comp, \inst10|din[3]~40 , inst10|din[3]~40, EX_4, 1
instance = comp, \inst10|din[3]~41 , inst10|din[3]~41, EX_4, 1
instance = comp, \inst23|latches[3] , inst23|latches[3], EX_4, 1
instance = comp, \inst6|LPM_MUX_component|auto_generated|result_node[1]~0 , inst6|LPM_MUX_component|auto_generated|result_node[1]~0, EX_4, 1
instance = comp, \inst10|din[0]~52 , inst10|din[0]~52, EX_4, 1
instance = comp, \inst2|inst10|dffs[0] , inst2|inst10|dffs[0], EX_4, 1
instance = comp, \inst10|din[0]~53 , inst10|din[0]~53, EX_4, 1
instance = comp, \inst20|latches[0] , inst20|latches[0], EX_4, 1
instance = comp, \inst|RAM|sram|ram_block|auto_generated|ram_block1a0 , inst|RAM|sram|ram_block|auto_generated|ram_block1a0, EX_4, 1
instance = comp, \inst|ROM|srom|rom_block|auto_generated|ram_block1a0 , inst|ROM|srom|rom_block|auto_generated|ram_block1a0, EX_4, 1
instance = comp, \inst|inst|LPM_MUX_component|auto_generated|result_node[0]~7 , inst|inst|LPM_MUX_component|auto_generated|result_node[0]~7, EX_4, 1
instance = comp, \inst22|latches[0] , inst22|latches[0], EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[0]~2 , inst21|inst19|inst5|$00000|auto_generated|result_node[0]~2, EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[0]~3 , inst21|inst19|inst5|$00000|auto_generated|result_node[0]~3, EX_4, 1
instance = comp, \inst18|latches[0] , inst18|latches[0], EX_4, 1
instance = comp, \inst10|din[0]~54 , inst10|din[0]~54, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|safe_q[0]~7 , inst5|LPM_COUNTER_component|auto_generated|safe_q[0]~7, EX_4, 1
instance = comp, \inst10|din[0]~55 , inst10|din[0]~55, EX_4, 1
instance = comp, \inst10|din[0]~56 , inst10|din[0]~56, EX_4, 1
instance = comp, \inst23|latches[0] , inst23|latches[0], EX_4, 1
instance = comp, \inst2|inst12|34~0 , inst2|inst12|34~0, EX_4, 1
instance = comp, \inst2|inst9|dffs[1] , inst2|inst9|dffs[1], EX_4, 1
instance = comp, \inst10|din[1]~47 , inst10|din[1]~47, EX_4, 1
instance = comp, \inst2|inst10|dffs[1] , inst2|inst10|dffs[1], EX_4, 1
instance = comp, \inst10|din[1]~48 , inst10|din[1]~48, EX_4, 1
instance = comp, \inst20|latches[1] , inst20|latches[1], EX_4, 1
instance = comp, \inst|RAM|sram|ram_block|auto_generated|ram_block1a1 , inst|RAM|sram|ram_block|auto_generated|ram_block1a1, EX_4, 1
instance = comp, \inst|ROM|srom|rom_block|auto_generated|ram_block1a1 , inst|ROM|srom|rom_block|auto_generated|ram_block1a1, EX_4, 1
instance = comp, \inst|inst|LPM_MUX_component|auto_generated|result_node[1]~6 , inst|inst|LPM_MUX_component|auto_generated|result_node[1]~6, EX_4, 1
instance = comp, \inst22|latches[1] , inst22|latches[1], EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[1]~0 , inst21|inst19|inst5|$00000|auto_generated|result_node[1]~0, EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[1]~1 , inst21|inst19|inst5|$00000|auto_generated|result_node[1]~1, EX_4, 1
instance = comp, \inst18|latches[1] , inst18|latches[1], EX_4, 1
instance = comp, \inst10|din[1]~49 , inst10|din[1]~49, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|safe_q[1]~6 , inst5|LPM_COUNTER_component|auto_generated|safe_q[1]~6, EX_4, 1
instance = comp, \inst10|din[1]~50 , inst10|din[1]~50, EX_4, 1
instance = comp, \inst10|din[1]~51 , inst10|din[1]~51, EX_4, 1
instance = comp, \inst23|latches[1] , inst23|latches[1], EX_4, 1
instance = comp, \inst2|inst12|35 , inst2|inst12|35, EX_4, 1
instance = comp, \inst2|inst5|dffs[7] , inst2|inst5|dffs[7], EX_4, 1
instance = comp, \inst2|inst9|dffs[7] , inst2|inst9|dffs[7], EX_4, 1
instance = comp, \inst10|din[7]~16 , inst10|din[7]~16, EX_4, 1
instance = comp, \inst2|inst10|dffs[7] , inst2|inst10|dffs[7], EX_4, 1
instance = comp, \inst10|din[7]~17 , inst10|din[7]~17, EX_4, 1
instance = comp, \inst20|latches[7] , inst20|latches[7], EX_4, 1
instance = comp, \inst|RAM|sram|ram_block|auto_generated|ram_block1a7 , inst|RAM|sram|ram_block|auto_generated|ram_block1a7, EX_4, 1
instance = comp, \inst|ROM|srom|rom_block|auto_generated|ram_block1a7 , inst|ROM|srom|rom_block|auto_generated|ram_block1a7, EX_4, 1
instance = comp, \inst|inst|LPM_MUX_component|auto_generated|result_node[7]~0 , inst|inst|LPM_MUX_component|auto_generated|result_node[7]~0, EX_4, 1
instance = comp, \inst22|latches[7] , inst22|latches[7], EX_4, 1
instance = comp, \inst17|latches[7] , inst17|latches[7], EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[7]~14 , inst21|inst19|inst5|$00000|auto_generated|result_node[7]~14, EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|_~0, EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~16 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[8]~16, EX_4, 1
instance = comp, \inst21|inst19|inst5|$00000|auto_generated|result_node[7]~15 , inst21|inst19|inst5|$00000|auto_generated|result_node[7]~15, EX_4, 1
instance = comp, \inst18|latches[7] , inst18|latches[7], EX_4, 1
instance = comp, \inst10|din[7]~18 , inst10|din[7]~18, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|latch_signal[7]~8 , inst5|LPM_COUNTER_component|auto_generated|latch_signal[7]~8, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita7 , inst5|LPM_COUNTER_component|auto_generated|counter_comb_bita7, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~0 , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]~0, EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7] , inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[7], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|pre_hazard[7] , inst5|LPM_COUNTER_component|auto_generated|pre_hazard[7], EX_4, 1
instance = comp, \inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~0 , inst5|LPM_COUNTER_component|auto_generated|safe_q[7]~0, EX_4, 1
instance = comp, \inst10|din[7]~19 , inst10|din[7]~19, EX_4, 1
instance = comp, \inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[9]~18 , inst21|inst15|LPM_ADD_SUB_component|auto_generated|result_int[9]~18, EX_4, 1
instance = comp, \inst21|inst9 , inst21|inst9, EX_4, 1
instance = comp, \inst23|latches[7] , inst23|latches[7], EX_4, 1
instance = comp, \inst23|latches[6] , inst23|latches[6], EX_4, 1
instance = comp, \inst23|latches[5] , inst23|latches[5], EX_4, 1
instance = comp, \inst23|latches[4] , inst23|latches[4], EX_4, 1
instance = comp, \inst21|inst10 , inst21|inst10, EX_4, 1
instance = comp, \inst21|inst18|or_node[0][7]~0 , inst21|inst18|or_node[0][7]~0, EX_4, 1
instance = comp, \inst21|inst18|or_node[0][7]~1 , inst21|inst18|or_node[0][7]~1, EX_4, 1
instance = comp, \inst21|inst18|or_node[0][7] , inst21|inst18|or_node[0][7], EX_4, 1
