Ture_Dual_Port_RAM_23x1024.v,verilog,xil_defaultlib,../../../../Data_Mem.gen/sources_1/ip/Ture_Dual_Port_RAM_23x1024/sim/Ture_Dual_Port_RAM_23x1024.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
