// Seed: 3591891105
module module_0 #(
    parameter id_1 = 32'd57,
    parameter id_2 = 32'd29
);
  logic _id_1;
  wire [id_1 : -1] _id_2;
  wire [id_2 : ""] id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  input wire id_2;
  inout logic [7:0] id_1;
  assign id_1[1-1] = id_6;
endmodule
