<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Input / Output — Virtex 2, Spartan 3 &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Corners — Virtex 2, Spartan 3" href="corner.html" />
    <link rel="prev" title="Clock interconnect" href="clock.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Xilinx Virtex, Virtex E, Spartan 2, Spartan 2E FPGAs</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Xilinx Virtex 2 FPGAs</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="intro.html">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="structure.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">General interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM — Virtex 2, Spartan 3</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Input / Output — Virtex 2, Spartan 3</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#i-o-interface">I/O interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="#i-o-buffers">I/O buffers</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="corner.html">Corners — Virtex 2, Spartan 3</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Xilinx Spartan 3 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Xilinx Spartan 6 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Xilinx Virtex 4 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Xilinx Virtex 5 FPGAs</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Xilinx Virtex 6 FPGAs</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Xilinx Virtex 2 FPGAs</a></li>
      <li class="breadcrumb-item active">Input / Output — Virtex 2, Spartan 3</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/virtex2/io.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="input-output-virtex-2-spartan-3">
<span id="virtex2-io"></span><h1>Input / Output — Virtex 2, Spartan 3<a class="headerlink" href="#input-output-virtex-2-spartan-3" title="Link to this heading"></a></h1>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<section id="i-o-interface">
<h2>I/O interface<a class="headerlink" href="#i-o-interface" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id2">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<section id="ioi-virtex-2">
<h3><code class="docutils literal notranslate"><span class="pre">IOI</span></code> — Virtex 2<a class="headerlink" href="#ioi-virtex-2" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:ICLK2INV" title="~IOI0:ICLK2INV">~IOI0:ICLK2INV</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc2v-IOI-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI-IOI0:IFF_SR_EN" title="IOI0:IFF_SR_EN">IOI0:IFF_SR_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:REVINV" title="~IOI0:REVINV">~IOI0:REVINV</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc2v-IOI-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td><td><a href="#bits-xc2v-IOI-IOI0:IFF_REV_EN" title="IOI0:IFF_REV_EN">IOI0:IFF_REV_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc2v-IOI-IOI0:I_DELAY_EN" title="IOI0:I_DELAY_EN">IOI0:I_DELAY_EN</a></td><td><a href="#bits-xc2v-IOI-IOI0:TFF_REV_EN" title="IOI0:TFF_REV_EN">IOI0:TFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI-IOI0:OFF_REV_EN" title="IOI0:OFF_REV_EN">IOI0:OFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI-IOI0:TCEINV" title="~IOI0:TCEINV">~IOI0:TCEINV</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc2v-IOI-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI-IOI0:TFF_SR_EN" title="IOI0:TFF_SR_EN">IOI0:TFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI-IOI0:OFF_SR_EN" title="IOI0:OFF_SR_EN">IOI0:OFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc2v-IOI-IOI0:I_TSBYPASS_EN" title="IOI0:I_TSBYPASS_EN">IOI0:I_TSBYPASS_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:ICEINV" title="~IOI0:ICEINV">~IOI0:ICEINV</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc2v-IOI-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc2v-IOI-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:ICLK1INV" title="~IOI0:ICLK1INV">~IOI0:ICLK1INV</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc2v-IOI-IOI0:IFF_TSBYPASS_EN" title="IOI0:IFF_TSBYPASS_EN">IOI0:IFF_TSBYPASS_EN</a></td><td><a href="#bits-xc2v-IOI-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:OTCLK2INV" title="~IOI0:OTCLK2INV">~IOI0:OTCLK2INV</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc2v-IOI-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc2v-IOI-IOI0:IFF_DELAY_EN" title="IOI0:IFF_DELAY_EN">IOI0:IFF_DELAY_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:O1INV" title="IOI0:O1INV">IOI0:O1INV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc2v-IOI-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc2v-IOI-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc2v-IOI-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:O2INV" title="IOI0:O2INV">IOI0:O2INV</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc2v-IOI-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc2v-IOI-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:T1INV" title="IOI0:T1INV">IOI0:T1INV</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc2v-IOI-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc2v-IOI-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc2v-IOI-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc2v-IOI-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc2v-IOI-IOI0:T2INV" title="IOI0:T2INV">IOI0:T2INV</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc2v-IOI-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc2v-IOI-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI0:OTCLK1INV" title="~IOI0:OTCLK1INV">~IOI0:OTCLK1INV</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc2v-IOI-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:ICLK2INV" title="~IOI1:ICLK2INV">~IOI1:ICLK2INV</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc2v-IOI-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI-IOI1:IFF_SR_EN" title="IOI1:IFF_SR_EN">IOI1:IFF_SR_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc2v-IOI-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI-IOI1:IFF_REV_EN" title="IOI1:IFF_REV_EN">IOI1:IFF_REV_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:REVINV" title="~IOI1:REVINV">~IOI1:REVINV</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc2v-IOI-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td><td><a href="#bits-xc2v-IOI-IOI1:TFF_REV_EN" title="IOI1:TFF_REV_EN">IOI1:TFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI-IOI1:OFF_REV_EN" title="IOI1:OFF_REV_EN">IOI1:OFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc2v-IOI-IOI1:I_DELAY_EN" title="IOI1:I_DELAY_EN">IOI1:I_DELAY_EN</a></td><td><a href="#bits-xc2v-IOI-IOI1:TFF_SR_EN" title="IOI1:TFF_SR_EN">IOI1:TFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI-IOI1:OFF_SR_EN" title="IOI1:OFF_SR_EN">IOI1:OFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI-IOI1:TCEINV" title="~IOI1:TCEINV">~IOI1:TCEINV</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc2v-IOI-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc2v-IOI-IOI1:I_TSBYPASS_EN" title="IOI1:I_TSBYPASS_EN">IOI1:I_TSBYPASS_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:ICEINV" title="~IOI1:ICEINV">~IOI1:ICEINV</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc2v-IOI-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc2v-IOI-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:ICLK1INV" title="~IOI1:ICLK1INV">~IOI1:ICLK1INV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc2v-IOI-IOI1:IFF_TSBYPASS_EN" title="IOI1:IFF_TSBYPASS_EN">IOI1:IFF_TSBYPASS_EN</a></td><td><a href="#bits-xc2v-IOI-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:OTCLK2INV" title="~IOI1:OTCLK2INV">~IOI1:OTCLK2INV</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc2v-IOI-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc2v-IOI-IOI1:IFF_DELAY_EN" title="IOI1:IFF_DELAY_EN">IOI1:IFF_DELAY_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:O1INV" title="IOI1:O1INV">IOI1:O1INV</a></td></tr>
<tr><td>32</td>
<td><a href="#bits-xc2v-IOI-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc2v-IOI-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc2v-IOI-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:O2INV" title="IOI1:O2INV">IOI1:O2INV</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc2v-IOI-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc2v-IOI-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:T1INV" title="IOI1:T1INV">IOI1:T1INV</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc2v-IOI-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc2v-IOI-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc2v-IOI-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc2v-IOI-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc2v-IOI-IOI1:T2INV" title="IOI1:T2INV">IOI1:T2INV</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc2v-IOI-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc2v-IOI-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI1:OTCLK1INV" title="~IOI1:OTCLK1INV">~IOI1:OTCLK1INV</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc2v-IOI-IOI2:IFF1_SRVAL" title="~IOI2:IFF1_SRVAL">~IOI2:IFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI-IOI2:IFF_SR_EN" title="IOI2:IFF_SR_EN">IOI2:IFF_SR_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:ICLK2INV" title="~IOI2:ICLK2INV">~IOI2:ICLK2INV</a></td></tr>
<tr><td>41</td>
<td><a href="#bits-xc2v-IOI-IOI2:TFF1_LATCH" title="IOI2:TFF1_LATCH">IOI2:TFF1_LATCH</a></td><td><a href="#bits-xc2v-IOI-IOI2:IFF_REV_EN" title="IOI2:IFF_REV_EN">IOI2:IFF_REV_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:OFF1_SRVAL" title="~IOI2:OFF1_SRVAL">~IOI2:OFF1_SRVAL</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc2v-IOI-IOI2:TFF1_SRVAL" title="~IOI2:TFF1_SRVAL">~IOI2:TFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI-IOI2:TFF_REV_EN" title="IOI2:TFF_REV_EN">IOI2:TFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI-IOI2:OFF_REV_EN" title="IOI2:OFF_REV_EN">IOI2:OFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI-IOI2:REVINV" title="~IOI2:REVINV">~IOI2:REVINV</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc2v-IOI-IOI2:TSBYPASS_MUX" title="IOI2:TSBYPASS_MUX">IOI2:TSBYPASS_MUX</a></td><td><a href="#bits-xc2v-IOI-IOI2:TFF_SR_EN" title="IOI2:TFF_SR_EN">IOI2:TFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI-IOI2:OFF_SR_EN" title="IOI2:OFF_SR_EN">IOI2:OFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI-IOI2:OMUX" title="IOI2:OMUX[2]">IOI2:OMUX[2]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc2v-IOI-IOI2:I_DELAY_EN" title="IOI2:I_DELAY_EN">IOI2:I_DELAY_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:TCEINV" title="~IOI2:TCEINV">~IOI2:TCEINV</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc2v-IOI-IOI2:TMUX" title="IOI2:TMUX[0]">IOI2:TMUX[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:OMUX" title="IOI2:OMUX[0]">IOI2:OMUX[0]</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc2v-IOI-IOI2:I_TSBYPASS_EN" title="IOI2:I_TSBYPASS_EN">IOI2:I_TSBYPASS_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:ICEINV" title="~IOI2:ICEINV">~IOI2:ICEINV</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc2v-IOI-IOI2:TMUX" title="IOI2:TMUX[2]">IOI2:TMUX[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:OFF1_LATCH" title="IOI2:OFF1_LATCH">IOI2:OFF1_LATCH</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc2v-IOI-IOI2:OFF_SYNC" title="IOI2:OFF_SYNC">IOI2:OFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:ICLK1INV" title="~IOI2:ICLK1INV">~IOI2:ICLK1INV</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc2v-IOI-IOI2:IFF_TSBYPASS_EN" title="IOI2:IFF_TSBYPASS_EN">IOI2:IFF_TSBYPASS_EN</a></td><td><a href="#bits-xc2v-IOI-IOI2:IFF1_INIT" title="~IOI2:IFF1_INIT">~IOI2:IFF1_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:OTCLK2INV" title="~IOI2:OTCLK2INV">~IOI2:OTCLK2INV</a></td></tr>
<tr><td>50</td>
<td><a href="#bits-xc2v-IOI-IOI2:TFF_SYNC" title="IOI2:TFF_SYNC">IOI2:TFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:OMUX" title="IOI2:OMUX[1]">IOI2:OMUX[1]</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc2v-IOI-IOI2:IFF_DELAY_EN" title="IOI2:IFF_DELAY_EN">IOI2:IFF_DELAY_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:O1INV" title="IOI2:O1INV">IOI2:O1INV</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc2v-IOI-IOI2:IFF_SYNC" title="IOI2:IFF_SYNC">IOI2:IFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:OMUX" title="IOI2:OMUX[3]">IOI2:OMUX[3]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc2v-IOI-IOI2:TMUX" title="IOI2:TMUX[3]">IOI2:TMUX[3]</a></td><td><a href="#bits-xc2v-IOI-IOI2:IFF2_INIT" title="~IOI2:IFF2_INIT">~IOI2:IFF2_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:O2INV" title="IOI2:O2INV">IOI2:O2INV</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc2v-IOI-IOI2:IFF_LATCH" title="IOI2:IFF_LATCH">IOI2:IFF_LATCH</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:OFF2_LATCH" title="IOI2:OFF2_LATCH">IOI2:OFF2_LATCH</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc2v-IOI-IOI2:TMUX" title="IOI2:TMUX[1]">IOI2:TMUX[1]</a></td><td><a href="#bits-xc2v-IOI-IOI2:TFF_INIT" title="~IOI2:TFF_INIT">~IOI2:TFF_INIT</a></td><td><a href="#bits-xc2v-IOI-IOI2:OFF_INIT" title="~IOI2:OFF_INIT">~IOI2:OFF_INIT</a></td><td><a href="#bits-xc2v-IOI-IOI2:T1INV" title="IOI2:T1INV">IOI2:T1INV</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc2v-IOI-IOI2:TFF2_LATCH" title="IOI2:TFF2_LATCH">IOI2:TFF2_LATCH</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>57</td>
<td><a href="#bits-xc2v-IOI-IOI2:TFF2_SRVAL" title="~IOI2:TFF2_SRVAL">~IOI2:TFF2_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:T2INV" title="IOI2:T2INV">IOI2:T2INV</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc2v-IOI-IOI2:IFF2_SRVAL" title="~IOI2:IFF2_SRVAL">~IOI2:IFF2_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:OFF2_SRVAL" title="~IOI2:OFF2_SRVAL">~IOI2:OFF2_SRVAL</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc2v-IOI-IOI3:IFF1_SRVAL" title="~IOI3:IFF1_SRVAL">~IOI3:IFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI-IOI3:IFF_SR_EN" title="IOI3:IFF_SR_EN">IOI3:IFF_SR_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI2:OTCLK1INV" title="~IOI2:OTCLK1INV">~IOI2:OTCLK1INV</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc2v-IOI-IOI3:TFF1_SRVAL" title="~IOI3:TFF1_SRVAL">~IOI3:TFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI-IOI3:IFF_REV_EN" title="IOI3:IFF_REV_EN">IOI3:IFF_REV_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:ICLK2INV" title="~IOI3:ICLK2INV">~IOI3:ICLK2INV</a></td></tr>
<tr><td>61</td>
<td><a href="#bits-xc2v-IOI-IOI3:TMUX" title="IOI3:TMUX[0]">IOI3:TMUX[0]</a></td><td><a href="#bits-xc2v-IOI-IOI3:TFF_REV_EN" title="IOI3:TFF_REV_EN">IOI3:TFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI-IOI3:OFF_REV_EN" title="IOI3:OFF_REV_EN">IOI3:OFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI-IOI3:OFF1_SRVAL" title="~IOI3:OFF1_SRVAL">~IOI3:OFF1_SRVAL</a></td></tr>
<tr><td>62</td>
<td><a href="#bits-xc2v-IOI-IOI3:TFF1_LATCH" title="IOI3:TFF1_LATCH">IOI3:TFF1_LATCH</a></td><td><a href="#bits-xc2v-IOI-IOI3:TFF_SR_EN" title="IOI3:TFF_SR_EN">IOI3:TFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI-IOI3:OFF_SR_EN" title="IOI3:OFF_SR_EN">IOI3:OFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI-IOI3:REVINV" title="~IOI3:REVINV">~IOI3:REVINV</a></td></tr>
<tr><td>63</td>
<td><a href="#bits-xc2v-IOI-IOI3:TSBYPASS_MUX" title="IOI3:TSBYPASS_MUX">IOI3:TSBYPASS_MUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:OMUX" title="IOI3:OMUX[2]">IOI3:OMUX[2]</a></td></tr>
<tr><td>64</td>
<td><a href="#bits-xc2v-IOI-IOI3:I_DELAY_EN" title="IOI3:I_DELAY_EN">IOI3:I_DELAY_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:TCEINV" title="~IOI3:TCEINV">~IOI3:TCEINV</a></td></tr>
<tr><td>65</td>
<td><a href="#bits-xc2v-IOI-IOI3:TMUX" title="IOI3:TMUX[2]">IOI3:TMUX[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:OMUX" title="IOI3:OMUX[0]">IOI3:OMUX[0]</a></td></tr>
<tr><td>66</td>
<td><a href="#bits-xc2v-IOI-IOI3:I_TSBYPASS_EN" title="IOI3:I_TSBYPASS_EN">IOI3:I_TSBYPASS_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:ICEINV" title="~IOI3:ICEINV">~IOI3:ICEINV</a></td></tr>
<tr><td>67</td>
<td><a href="#bits-xc2v-IOI-IOI3:OFF_SYNC" title="IOI3:OFF_SYNC">IOI3:OFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:OFF1_LATCH" title="IOI3:OFF1_LATCH">IOI3:OFF1_LATCH</a></td></tr>
<tr><td>68</td>
<td><a href="#bits-xc2v-IOI-IOI3:TFF_SYNC" title="IOI3:TFF_SYNC">IOI3:TFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:ICLK1INV" title="~IOI3:ICLK1INV">~IOI3:ICLK1INV</a></td></tr>
<tr><td>69</td>
<td><a href="#bits-xc2v-IOI-IOI3:IFF_TSBYPASS_EN" title="IOI3:IFF_TSBYPASS_EN">IOI3:IFF_TSBYPASS_EN</a></td><td><a href="#bits-xc2v-IOI-IOI3:IFF1_INIT" title="~IOI3:IFF1_INIT">~IOI3:IFF1_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:OTCLK2INV" title="~IOI3:OTCLK2INV">~IOI3:OTCLK2INV</a></td></tr>
<tr><td>70</td>
<td><a href="#bits-xc2v-IOI-IOI3:IFF_SYNC" title="IOI3:IFF_SYNC">IOI3:IFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:OMUX" title="IOI3:OMUX[1]">IOI3:OMUX[1]</a></td></tr>
<tr><td>71</td>
<td><a href="#bits-xc2v-IOI-IOI3:IFF_DELAY_EN" title="IOI3:IFF_DELAY_EN">IOI3:IFF_DELAY_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:O1INV" title="IOI3:O1INV">IOI3:O1INV</a></td></tr>
<tr><td>72</td>
<td><a href="#bits-xc2v-IOI-IOI3:TMUX" title="IOI3:TMUX[3]">IOI3:TMUX[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:OMUX" title="IOI3:OMUX[3]">IOI3:OMUX[3]</a></td></tr>
<tr><td>73</td>
<td><a href="#bits-xc2v-IOI-IOI3:IFF_LATCH" title="IOI3:IFF_LATCH">IOI3:IFF_LATCH</a></td><td><a href="#bits-xc2v-IOI-IOI3:IFF2_INIT" title="~IOI3:IFF2_INIT">~IOI3:IFF2_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:O2INV" title="IOI3:O2INV">IOI3:O2INV</a></td></tr>
<tr><td>74</td>
<td><a href="#bits-xc2v-IOI-IOI3:TMUX" title="IOI3:TMUX[1]">IOI3:TMUX[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:OFF2_LATCH" title="IOI3:OFF2_LATCH">IOI3:OFF2_LATCH</a></td></tr>
<tr><td>75</td>
<td><a href="#bits-xc2v-IOI-IOI3:TFF2_LATCH" title="IOI3:TFF2_LATCH">IOI3:TFF2_LATCH</a></td><td><a href="#bits-xc2v-IOI-IOI3:TFF_INIT" title="~IOI3:TFF_INIT">~IOI3:TFF_INIT</a></td><td><a href="#bits-xc2v-IOI-IOI3:OFF_INIT" title="~IOI3:OFF_INIT">~IOI3:OFF_INIT</a></td><td><a href="#bits-xc2v-IOI-IOI3:T1INV" title="IOI3:T1INV">IOI3:T1INV</a></td></tr>
<tr><td>76</td>
<td><a href="#bits-xc2v-IOI-IOI3:TFF2_SRVAL" title="~IOI3:TFF2_SRVAL">~IOI3:TFF2_SRVAL</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>77</td>
<td><a href="#bits-xc2v-IOI-IOI3:IFF2_SRVAL" title="~IOI3:IFF2_SRVAL">~IOI3:IFF2_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:T2INV" title="IOI3:T2INV">IOI3:T2INV</a></td></tr>
<tr><td>78</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:OFF2_SRVAL" title="~IOI3:OFF2_SRVAL">~IOI3:OFF2_SRVAL</a></td></tr>
<tr><td>79</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI-IOI3:OTCLK1INV" title="~IOI3:OTCLK1INV">~IOI3:OTCLK1INV</a></td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI1:IFF1_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI2:IFF1_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI3:IFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 0, 2]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 0, 21]</th></tr>
<tr><th>IOI2:IFF1_SRVAL</th><th>[0, 0, 40]</th></tr>
<tr><th>IOI3:IFF1_SRVAL</th><th>[0, 0, 59]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc2v-IOI-IOI1:TSBYPASS_MUX"></div>
<div id="bits-xc2v-IOI-IOI2:TSBYPASS_MUX"></div>
<div id="bits-xc2v-IOI-IOI3:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 0, 23]</th></tr>
<tr><th>IOI2:TSBYPASS_MUX</th><th>[0, 0, 43]</th></tr>
<tr><th>IOI3:TSBYPASS_MUX</th><th>[0, 0, 63]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:I_DELAY_EN"></div>
<div id="bits-xc2v-IOI-IOI1:I_DELAY_EN"></div>
<div id="bits-xc2v-IOI-IOI2:I_DELAY_EN"></div>
<div id="bits-xc2v-IOI-IOI3:I_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY_EN</th><th>[0, 0, 4]</th></tr>
<tr><th>IOI1:I_DELAY_EN</th><th>[0, 0, 24]</th></tr>
<tr><th>IOI2:I_DELAY_EN</th><th>[0, 0, 44]</th></tr>
<tr><th>IOI3:I_DELAY_EN</th><th>[0, 0, 64]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI1:TFF1_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI2:TFF1_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI3:TFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 22]</th></tr>
<tr><th>IOI2:TFF1_SRVAL</th><th>[0, 0, 42]</th></tr>
<tr><th>IOI3:TFF1_SRVAL</th><th>[0, 0, 60]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:I_TSBYPASS_EN"></div>
<div id="bits-xc2v-IOI-IOI1:I_TSBYPASS_EN"></div>
<div id="bits-xc2v-IOI-IOI2:I_TSBYPASS_EN"></div>
<div id="bits-xc2v-IOI-IOI3:I_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_TSBYPASS_EN</th><th>[0, 0, 6]</th></tr>
<tr><th>IOI1:I_TSBYPASS_EN</th><th>[0, 0, 26]</th></tr>
<tr><th>IOI2:I_TSBYPASS_EN</th><th>[0, 0, 46]</th></tr>
<tr><th>IOI3:I_TSBYPASS_EN</th><th>[0, 0, 66]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:TMUX"></div>
<div id="bits-xc2v-IOI-IOI1:TMUX"></div>
<div id="bits-xc2v-IOI-IOI2:TMUX"></div>
<div id="bits-xc2v-IOI-IOI3:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 14]</th><th>[0, 0, 8]</th><th>[0, 0, 15]</th><th>[0, 0, 7]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 33]</th><th>[0, 0, 27]</th><th>[0, 0, 36]</th><th>[0, 0, 25]</th></tr>
<tr><th>IOI2:TMUX</th><th>[0, 0, 53]</th><th>[0, 0, 47]</th><th>[0, 0, 55]</th><th>[0, 0, 45]</th></tr>
<tr><th>IOI3:TMUX</th><th>[0, 0, 72]</th><th>[0, 0, 65]</th><th>[0, 0, 74]</th><th>[0, 0, 61]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:IFF_TSBYPASS_EN"></div>
<div id="bits-xc2v-IOI-IOI1:IFF_TSBYPASS_EN"></div>
<div id="bits-xc2v-IOI-IOI2:IFF_TSBYPASS_EN"></div>
<div id="bits-xc2v-IOI-IOI3:IFF_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_TSBYPASS_EN</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_EN</th><th>[0, 0, 29]</th></tr>
<tr><th>IOI2:IFF_TSBYPASS_EN</th><th>[0, 0, 49]</th></tr>
<tr><th>IOI3:IFF_TSBYPASS_EN</th><th>[0, 0, 69]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:OFF_SYNC"></div>
<div id="bits-xc2v-IOI-IOI1:OFF_SYNC"></div>
<div id="bits-xc2v-IOI-IOI2:OFF_SYNC"></div>
<div id="bits-xc2v-IOI-IOI3:OFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SYNC</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 0, 28]</th></tr>
<tr><th>IOI2:OFF_SYNC</th><th>[0, 0, 48]</th></tr>
<tr><th>IOI3:OFF_SYNC</th><th>[0, 0, 67]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:IFF_DELAY_EN"></div>
<div id="bits-xc2v-IOI-IOI1:IFF_DELAY_EN"></div>
<div id="bits-xc2v-IOI-IOI2:IFF_DELAY_EN"></div>
<div id="bits-xc2v-IOI-IOI3:IFF_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_EN</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI1:IFF_DELAY_EN</th><th>[0, 0, 31]</th></tr>
<tr><th>IOI2:IFF_DELAY_EN</th><th>[0, 0, 51]</th></tr>
<tr><th>IOI3:IFF_DELAY_EN</th><th>[0, 0, 71]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:TFF_SYNC"></div>
<div id="bits-xc2v-IOI-IOI1:TFF_SYNC"></div>
<div id="bits-xc2v-IOI-IOI2:TFF_SYNC"></div>
<div id="bits-xc2v-IOI-IOI3:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 30]</th></tr>
<tr><th>IOI2:TFF_SYNC</th><th>[0, 0, 50]</th></tr>
<tr><th>IOI3:TFF_SYNC</th><th>[0, 0, 68]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:IFF_SYNC"></div>
<div id="bits-xc2v-IOI-IOI1:IFF_SYNC"></div>
<div id="bits-xc2v-IOI-IOI2:IFF_SYNC"></div>
<div id="bits-xc2v-IOI-IOI3:IFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 0, 32]</th></tr>
<tr><th>IOI2:IFF_SYNC</th><th>[0, 0, 52]</th></tr>
<tr><th>IOI3:IFF_SYNC</th><th>[0, 0, 70]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:IFF_LATCH"></div>
<div id="bits-xc2v-IOI-IOI1:IFF_LATCH"></div>
<div id="bits-xc2v-IOI-IOI2:IFF_LATCH"></div>
<div id="bits-xc2v-IOI-IOI3:IFF_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_LATCH</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 0, 35]</th></tr>
<tr><th>IOI2:IFF_LATCH</th><th>[0, 0, 54]</th></tr>
<tr><th>IOI3:IFF_LATCH</th><th>[0, 0, 73]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:TFF2_LATCH"></div>
<div id="bits-xc2v-IOI-IOI1:TFF2_LATCH"></div>
<div id="bits-xc2v-IOI-IOI2:TFF2_LATCH"></div>
<div id="bits-xc2v-IOI-IOI3:TFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 37]</th></tr>
<tr><th>IOI2:TFF2_LATCH</th><th>[0, 0, 56]</th></tr>
<tr><th>IOI3:TFF2_LATCH</th><th>[0, 0, 75]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:TFF1_LATCH"></div>
<div id="bits-xc2v-IOI-IOI1:TFF1_LATCH"></div>
<div id="bits-xc2v-IOI-IOI2:TFF1_LATCH"></div>
<div id="bits-xc2v-IOI-IOI3:TFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 34]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI2:TFF1_LATCH</th><th>[0, 0, 41]</th></tr>
<tr><th>IOI3:TFF1_LATCH</th><th>[0, 0, 62]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI1:TFF2_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI2:TFF2_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI3:TFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 19]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 38]</th></tr>
<tr><th>IOI2:TFF2_SRVAL</th><th>[0, 0, 57]</th></tr>
<tr><th>IOI3:TFF2_SRVAL</th><th>[0, 0, 76]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI1:IFF2_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI2:IFF2_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI3:IFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 0, 20]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 0, 39]</th></tr>
<tr><th>IOI2:IFF2_SRVAL</th><th>[0, 0, 58]</th></tr>
<tr><th>IOI3:IFF2_SRVAL</th><th>[0, 0, 77]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:IFF_SR_EN"></div>
<div id="bits-xc2v-IOI-IOI1:IFF_SR_EN"></div>
<div id="bits-xc2v-IOI-IOI2:IFF_SR_EN"></div>
<div id="bits-xc2v-IOI-IOI3:IFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SR_EN</th><th>[0, 1, 2]</th></tr>
<tr><th>IOI1:IFF_SR_EN</th><th>[0, 1, 21]</th></tr>
<tr><th>IOI2:IFF_SR_EN</th><th>[0, 1, 40]</th></tr>
<tr><th>IOI3:IFF_SR_EN</th><th>[0, 1, 59]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:IFF_REV_EN"></div>
<div id="bits-xc2v-IOI-IOI1:IFF_REV_EN"></div>
<div id="bits-xc2v-IOI-IOI2:IFF_REV_EN"></div>
<div id="bits-xc2v-IOI-IOI3:IFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_REV_EN</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI1:IFF_REV_EN</th><th>[0, 1, 22]</th></tr>
<tr><th>IOI2:IFF_REV_EN</th><th>[0, 1, 41]</th></tr>
<tr><th>IOI3:IFF_REV_EN</th><th>[0, 1, 60]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:TFF_REV_EN"></div>
<div id="bits-xc2v-IOI-IOI1:TFF_REV_EN"></div>
<div id="bits-xc2v-IOI-IOI2:TFF_REV_EN"></div>
<div id="bits-xc2v-IOI-IOI3:TFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_REV_EN</th><th>[0, 1, 4]</th></tr>
<tr><th>IOI1:TFF_REV_EN</th><th>[0, 1, 23]</th></tr>
<tr><th>IOI2:TFF_REV_EN</th><th>[0, 1, 42]</th></tr>
<tr><th>IOI3:TFF_REV_EN</th><th>[0, 1, 61]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:TFF_SR_EN"></div>
<div id="bits-xc2v-IOI-IOI1:TFF_SR_EN"></div>
<div id="bits-xc2v-IOI-IOI2:TFF_SR_EN"></div>
<div id="bits-xc2v-IOI-IOI3:TFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SR_EN</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI1:TFF_SR_EN</th><th>[0, 1, 24]</th></tr>
<tr><th>IOI2:TFF_SR_EN</th><th>[0, 1, 43]</th></tr>
<tr><th>IOI3:TFF_SR_EN</th><th>[0, 1, 62]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:IFF1_INIT"></div>
<div id="bits-xc2v-IOI-IOI1:IFF1_INIT"></div>
<div id="bits-xc2v-IOI-IOI2:IFF1_INIT"></div>
<div id="bits-xc2v-IOI-IOI3:IFF1_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 1, 29]</th></tr>
<tr><th>IOI2:IFF1_INIT</th><th>[0, 1, 49]</th></tr>
<tr><th>IOI3:IFF1_INIT</th><th>[0, 1, 69]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:IFF2_INIT"></div>
<div id="bits-xc2v-IOI-IOI1:IFF2_INIT"></div>
<div id="bits-xc2v-IOI-IOI2:IFF2_INIT"></div>
<div id="bits-xc2v-IOI-IOI3:IFF2_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_INIT</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 1, 33]</th></tr>
<tr><th>IOI2:IFF2_INIT</th><th>[0, 1, 53]</th></tr>
<tr><th>IOI3:IFF2_INIT</th><th>[0, 1, 73]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:TFF_INIT"></div>
<div id="bits-xc2v-IOI-IOI1:TFF_INIT"></div>
<div id="bits-xc2v-IOI-IOI2:TFF_INIT"></div>
<div id="bits-xc2v-IOI-IOI3:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_INIT</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 1, 37]</th></tr>
<tr><th>IOI2:TFF_INIT</th><th>[0, 1, 55]</th></tr>
<tr><th>IOI3:TFF_INIT</th><th>[0, 1, 75]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:OFF_REV_EN"></div>
<div id="bits-xc2v-IOI-IOI1:OFF_REV_EN"></div>
<div id="bits-xc2v-IOI-IOI2:OFF_REV_EN"></div>
<div id="bits-xc2v-IOI-IOI3:OFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_REV_EN</th><th>[0, 2, 4]</th></tr>
<tr><th>IOI1:OFF_REV_EN</th><th>[0, 2, 23]</th></tr>
<tr><th>IOI2:OFF_REV_EN</th><th>[0, 2, 42]</th></tr>
<tr><th>IOI3:OFF_REV_EN</th><th>[0, 2, 61]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:OFF_SR_EN"></div>
<div id="bits-xc2v-IOI-IOI1:OFF_SR_EN"></div>
<div id="bits-xc2v-IOI-IOI2:OFF_SR_EN"></div>
<div id="bits-xc2v-IOI-IOI3:OFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SR_EN</th><th>[0, 2, 5]</th></tr>
<tr><th>IOI1:OFF_SR_EN</th><th>[0, 2, 24]</th></tr>
<tr><th>IOI2:OFF_SR_EN</th><th>[0, 2, 43]</th></tr>
<tr><th>IOI3:OFF_SR_EN</th><th>[0, 2, 62]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:OFF_INIT"></div>
<div id="bits-xc2v-IOI-IOI1:OFF_INIT"></div>
<div id="bits-xc2v-IOI-IOI2:OFF_INIT"></div>
<div id="bits-xc2v-IOI-IOI3:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_INIT</th><th>[0, 2, 17]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 2, 37]</th></tr>
<tr><th>IOI2:OFF_INIT</th><th>[0, 2, 55]</th></tr>
<tr><th>IOI3:OFF_INIT</th><th>[0, 2, 75]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:ICEINV"></div>
<div id="bits-xc2v-IOI-IOI0:ICLK1INV"></div>
<div id="bits-xc2v-IOI-IOI0:ICLK2INV"></div>
<div id="bits-xc2v-IOI-IOI0:OTCLK1INV"></div>
<div id="bits-xc2v-IOI-IOI0:OTCLK2INV"></div>
<div id="bits-xc2v-IOI-IOI0:REVINV"></div>
<div id="bits-xc2v-IOI-IOI0:TCEINV"></div>
<div id="bits-xc2v-IOI-IOI1:ICEINV"></div>
<div id="bits-xc2v-IOI-IOI1:ICLK1INV"></div>
<div id="bits-xc2v-IOI-IOI1:ICLK2INV"></div>
<div id="bits-xc2v-IOI-IOI1:OTCLK1INV"></div>
<div id="bits-xc2v-IOI-IOI1:OTCLK2INV"></div>
<div id="bits-xc2v-IOI-IOI1:REVINV"></div>
<div id="bits-xc2v-IOI-IOI1:TCEINV"></div>
<div id="bits-xc2v-IOI-IOI2:ICEINV"></div>
<div id="bits-xc2v-IOI-IOI2:ICLK1INV"></div>
<div id="bits-xc2v-IOI-IOI2:ICLK2INV"></div>
<div id="bits-xc2v-IOI-IOI2:OTCLK1INV"></div>
<div id="bits-xc2v-IOI-IOI2:OTCLK2INV"></div>
<div id="bits-xc2v-IOI-IOI2:REVINV"></div>
<div id="bits-xc2v-IOI-IOI2:TCEINV"></div>
<div id="bits-xc2v-IOI-IOI3:ICEINV"></div>
<div id="bits-xc2v-IOI-IOI3:ICLK1INV"></div>
<div id="bits-xc2v-IOI-IOI3:ICLK2INV"></div>
<div id="bits-xc2v-IOI-IOI3:OTCLK1INV"></div>
<div id="bits-xc2v-IOI-IOI3:OTCLK2INV"></div>
<div id="bits-xc2v-IOI-IOI3:REVINV"></div>
<div id="bits-xc2v-IOI-IOI3:TCEINV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:ICEINV</th><th>[0, 3, 6]</th></tr>
<tr><th>IOI0:ICLK1INV</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI0:ICLK2INV</th><th>[0, 3, 0]</th></tr>
<tr><th>IOI0:OTCLK1INV</th><th>[0, 3, 19]</th></tr>
<tr><th>IOI0:OTCLK2INV</th><th>[0, 3, 9]</th></tr>
<tr><th>IOI0:REVINV</th><th>[0, 3, 2]</th></tr>
<tr><th>IOI0:TCEINV</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:ICEINV</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:ICLK1INV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:ICLK2INV</th><th>[0, 3, 20]</th></tr>
<tr><th>IOI1:OTCLK1INV</th><th>[0, 3, 39]</th></tr>
<tr><th>IOI1:OTCLK2INV</th><th>[0, 3, 29]</th></tr>
<tr><th>IOI1:REVINV</th><th>[0, 3, 22]</th></tr>
<tr><th>IOI1:TCEINV</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI2:ICEINV</th><th>[0, 3, 46]</th></tr>
<tr><th>IOI2:ICLK1INV</th><th>[0, 3, 48]</th></tr>
<tr><th>IOI2:ICLK2INV</th><th>[0, 3, 40]</th></tr>
<tr><th>IOI2:OTCLK1INV</th><th>[0, 3, 59]</th></tr>
<tr><th>IOI2:OTCLK2INV</th><th>[0, 3, 49]</th></tr>
<tr><th>IOI2:REVINV</th><th>[0, 3, 42]</th></tr>
<tr><th>IOI2:TCEINV</th><th>[0, 3, 44]</th></tr>
<tr><th>IOI3:ICEINV</th><th>[0, 3, 66]</th></tr>
<tr><th>IOI3:ICLK1INV</th><th>[0, 3, 68]</th></tr>
<tr><th>IOI3:ICLK2INV</th><th>[0, 3, 60]</th></tr>
<tr><th>IOI3:OTCLK1INV</th><th>[0, 3, 79]</th></tr>
<tr><th>IOI3:OTCLK2INV</th><th>[0, 3, 69]</th></tr>
<tr><th>IOI3:REVINV</th><th>[0, 3, 62]</th></tr>
<tr><th>IOI3:TCEINV</th><th>[0, 3, 64]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI1:OFF1_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI2:OFF1_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI3:OFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 3, 21]</th></tr>
<tr><th>IOI2:OFF1_SRVAL</th><th>[0, 3, 41]</th></tr>
<tr><th>IOI3:OFF1_SRVAL</th><th>[0, 3, 61]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:OMUX"></div>
<div id="bits-xc2v-IOI-IOI1:OMUX"></div>
<div id="bits-xc2v-IOI-IOI2:OMUX"></div>
<div id="bits-xc2v-IOI-IOI3:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 3, 12]</th><th>[0, 3, 3]</th><th>[0, 3, 10]</th><th>[0, 3, 5]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 3, 32]</th><th>[0, 3, 23]</th><th>[0, 3, 30]</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI2:OMUX</th><th>[0, 3, 52]</th><th>[0, 3, 43]</th><th>[0, 3, 50]</th><th>[0, 3, 45]</th></tr>
<tr><th>IOI3:OMUX</th><th>[0, 3, 72]</th><th>[0, 3, 63]</th><th>[0, 3, 70]</th><th>[0, 3, 65]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:OFF1_LATCH"></div>
<div id="bits-xc2v-IOI-IOI1:OFF1_LATCH"></div>
<div id="bits-xc2v-IOI-IOI2:OFF1_LATCH"></div>
<div id="bits-xc2v-IOI-IOI3:OFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI2:OFF1_LATCH</th><th>[0, 3, 47]</th></tr>
<tr><th>IOI3:OFF1_LATCH</th><th>[0, 3, 67]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:O1INV"></div>
<div id="bits-xc2v-IOI-IOI0:O2INV"></div>
<div id="bits-xc2v-IOI-IOI0:T1INV"></div>
<div id="bits-xc2v-IOI-IOI0:T2INV"></div>
<div id="bits-xc2v-IOI-IOI1:O1INV"></div>
<div id="bits-xc2v-IOI-IOI1:O2INV"></div>
<div id="bits-xc2v-IOI-IOI1:T1INV"></div>
<div id="bits-xc2v-IOI-IOI1:T2INV"></div>
<div id="bits-xc2v-IOI-IOI2:O1INV"></div>
<div id="bits-xc2v-IOI-IOI2:O2INV"></div>
<div id="bits-xc2v-IOI-IOI2:T1INV"></div>
<div id="bits-xc2v-IOI-IOI2:T2INV"></div>
<div id="bits-xc2v-IOI-IOI3:O1INV"></div>
<div id="bits-xc2v-IOI-IOI3:O2INV"></div>
<div id="bits-xc2v-IOI-IOI3:T1INV"></div>
<div id="bits-xc2v-IOI-IOI3:T2INV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1INV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:O2INV</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:T1INV</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:T2INV</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI1:O1INV</th><th>[0, 3, 31]</th></tr>
<tr><th>IOI1:O2INV</th><th>[0, 3, 33]</th></tr>
<tr><th>IOI1:T1INV</th><th>[0, 3, 35]</th></tr>
<tr><th>IOI1:T2INV</th><th>[0, 3, 37]</th></tr>
<tr><th>IOI2:O1INV</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI2:O2INV</th><th>[0, 3, 53]</th></tr>
<tr><th>IOI2:T1INV</th><th>[0, 3, 55]</th></tr>
<tr><th>IOI2:T2INV</th><th>[0, 3, 57]</th></tr>
<tr><th>IOI3:O1INV</th><th>[0, 3, 71]</th></tr>
<tr><th>IOI3:O2INV</th><th>[0, 3, 73]</th></tr>
<tr><th>IOI3:T1INV</th><th>[0, 3, 75]</th></tr>
<tr><th>IOI3:T2INV</th><th>[0, 3, 77]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:OFF2_LATCH"></div>
<div id="bits-xc2v-IOI-IOI1:OFF2_LATCH"></div>
<div id="bits-xc2v-IOI-IOI2:OFF2_LATCH"></div>
<div id="bits-xc2v-IOI-IOI3:OFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 3, 34]</th></tr>
<tr><th>IOI2:OFF2_LATCH</th><th>[0, 3, 54]</th></tr>
<tr><th>IOI3:OFF2_LATCH</th><th>[0, 3, 74]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI1:OFF2_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI2:OFF2_SRVAL"></div>
<div id="bits-xc2v-IOI-IOI3:OFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 3, 18]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 3, 38]</th></tr>
<tr><th>IOI2:OFF2_SRVAL</th><th>[0, 3, 58]</th></tr>
<tr><th>IOI3:OFF2_SRVAL</th><th>[0, 3, 78]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
</section>
<section id="ioi-clk-b-virtex-2">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.CLK_B</span></code> — Virtex 2<a class="headerlink" href="#ioi-clk-b-virtex-2" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:ICLK2INV" title="~IOI0:ICLK2INV">~IOI0:ICLK2INV</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:IFF_SR_EN" title="IOI0:IFF_SR_EN">IOI0:IFF_SR_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:REVINV" title="~IOI0:REVINV">~IOI0:REVINV</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:IFF_REV_EN" title="IOI0:IFF_REV_EN">IOI0:IFF_REV_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:I_DELAY_EN" title="IOI0:I_DELAY_EN">IOI0:I_DELAY_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:TFF_REV_EN" title="IOI0:TFF_REV_EN">IOI0:TFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:OFF_REV_EN" title="IOI0:OFF_REV_EN">IOI0:OFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:TCEINV" title="~IOI0:TCEINV">~IOI0:TCEINV</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:TFF_SR_EN" title="IOI0:TFF_SR_EN">IOI0:TFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:OFF_SR_EN" title="IOI0:OFF_SR_EN">IOI0:OFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td></tr>
<tr><td>6</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:I_TSBYPASS_EN" title="IOI0:I_TSBYPASS_EN">IOI0:I_TSBYPASS_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:ICEINV" title="~IOI0:ICEINV">~IOI0:ICEINV</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:ICLK1INV" title="~IOI0:ICLK1INV">~IOI0:ICLK1INV</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:IFF_TSBYPASS_EN" title="IOI0:IFF_TSBYPASS_EN">IOI0:IFF_TSBYPASS_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:OTCLK2INV" title="~IOI0:OTCLK2INV">~IOI0:OTCLK2INV</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:IFF_DELAY_EN" title="IOI0:IFF_DELAY_EN">IOI0:IFF_DELAY_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:O1INV" title="IOI0:O1INV">IOI0:O1INV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:O2INV" title="IOI0:O2INV">IOI0:O2INV</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:T1INV" title="IOI0:T1INV">IOI0:T1INV</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:T2INV" title="IOI0:T2INV">IOI0:T2INV</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI0:OTCLK1INV" title="~IOI0:OTCLK1INV">~IOI0:OTCLK1INV</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:ICLK2INV" title="~IOI1:ICLK2INV">~IOI1:ICLK2INV</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:IFF_SR_EN" title="IOI1:IFF_SR_EN">IOI1:IFF_SR_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:IFF_REV_EN" title="IOI1:IFF_REV_EN">IOI1:IFF_REV_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:REVINV" title="~IOI1:REVINV">~IOI1:REVINV</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:TFF_REV_EN" title="IOI1:TFF_REV_EN">IOI1:TFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:OFF_REV_EN" title="IOI1:OFF_REV_EN">IOI1:OFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:I_DELAY_EN" title="IOI1:I_DELAY_EN">IOI1:I_DELAY_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:TFF_SR_EN" title="IOI1:TFF_SR_EN">IOI1:TFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:OFF_SR_EN" title="IOI1:OFF_SR_EN">IOI1:OFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:TCEINV" title="~IOI1:TCEINV">~IOI1:TCEINV</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:I_TSBYPASS_EN" title="IOI1:I_TSBYPASS_EN">IOI1:I_TSBYPASS_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:ICEINV" title="~IOI1:ICEINV">~IOI1:ICEINV</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:ICLK1INV" title="~IOI1:ICLK1INV">~IOI1:ICLK1INV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:IFF_TSBYPASS_EN" title="IOI1:IFF_TSBYPASS_EN">IOI1:IFF_TSBYPASS_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:OTCLK2INV" title="~IOI1:OTCLK2INV">~IOI1:OTCLK2INV</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:IFF_DELAY_EN" title="IOI1:IFF_DELAY_EN">IOI1:IFF_DELAY_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:O1INV" title="IOI1:O1INV">IOI1:O1INV</a></td></tr>
<tr><td>32</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:O2INV" title="IOI1:O2INV">IOI1:O2INV</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td></tr>
<tr><td>35</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:T1INV" title="IOI1:T1INV">IOI1:T1INV</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:T2INV" title="IOI1:T2INV">IOI1:T2INV</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc2v-IOI.CLK_B-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_B-IOI1:OTCLK1INV" title="~IOI1:OTCLK1INV">~IOI1:OTCLK1INV</a></td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:IFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 0, 2]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 0, 21]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 0, 23]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:I_DELAY_EN"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:I_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY_EN</th><th>[0, 0, 4]</th></tr>
<tr><th>IOI1:I_DELAY_EN</th><th>[0, 0, 24]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:TFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 22]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:I_TSBYPASS_EN"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:I_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_TSBYPASS_EN</th><th>[0, 0, 6]</th></tr>
<tr><th>IOI1:I_TSBYPASS_EN</th><th>[0, 0, 26]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:TMUX"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 14]</th><th>[0, 0, 8]</th><th>[0, 0, 15]</th><th>[0, 0, 7]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 33]</th><th>[0, 0, 27]</th><th>[0, 0, 36]</th><th>[0, 0, 25]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:IFF_TSBYPASS_EN"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:IFF_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_TSBYPASS_EN</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_EN</th><th>[0, 0, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:OFF_SYNC"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:OFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SYNC</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 0, 28]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:IFF_DELAY_EN"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:IFF_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_EN</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI1:IFF_DELAY_EN</th><th>[0, 0, 31]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:TFF_SYNC"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:IFF_SYNC"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:IFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 0, 32]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:IFF_LATCH"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:IFF_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_LATCH</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 0, 35]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:TFF2_LATCH"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:TFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 37]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:TFF1_LATCH"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:TFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 34]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:TFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 19]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 38]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:IFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 0, 20]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 0, 39]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:IFF_SR_EN"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:IFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SR_EN</th><th>[0, 1, 2]</th></tr>
<tr><th>IOI1:IFF_SR_EN</th><th>[0, 1, 21]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:IFF_REV_EN"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:IFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_REV_EN</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI1:IFF_REV_EN</th><th>[0, 1, 22]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:TFF_REV_EN"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:TFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_REV_EN</th><th>[0, 1, 4]</th></tr>
<tr><th>IOI1:TFF_REV_EN</th><th>[0, 1, 23]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:TFF_SR_EN"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:TFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SR_EN</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI1:TFF_SR_EN</th><th>[0, 1, 24]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:IFF1_INIT"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:IFF1_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 1, 29]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:IFF2_INIT"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:IFF2_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_INIT</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 1, 33]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:TFF_INIT"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_INIT</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 1, 37]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:OFF_REV_EN"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:OFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_REV_EN</th><th>[0, 2, 4]</th></tr>
<tr><th>IOI1:OFF_REV_EN</th><th>[0, 2, 23]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:OFF_SR_EN"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:OFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SR_EN</th><th>[0, 2, 5]</th></tr>
<tr><th>IOI1:OFF_SR_EN</th><th>[0, 2, 24]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:OFF_INIT"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_INIT</th><th>[0, 2, 17]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 2, 37]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:ICEINV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI0:ICLK1INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI0:ICLK2INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI0:OTCLK1INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI0:OTCLK2INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI0:REVINV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI0:TCEINV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:ICEINV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:ICLK1INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:ICLK2INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:OTCLK1INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:OTCLK2INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:REVINV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:TCEINV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:ICEINV</th><th>[0, 3, 6]</th></tr>
<tr><th>IOI0:ICLK1INV</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI0:ICLK2INV</th><th>[0, 3, 0]</th></tr>
<tr><th>IOI0:OTCLK1INV</th><th>[0, 3, 19]</th></tr>
<tr><th>IOI0:OTCLK2INV</th><th>[0, 3, 9]</th></tr>
<tr><th>IOI0:REVINV</th><th>[0, 3, 2]</th></tr>
<tr><th>IOI0:TCEINV</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:ICEINV</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:ICLK1INV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:ICLK2INV</th><th>[0, 3, 20]</th></tr>
<tr><th>IOI1:OTCLK1INV</th><th>[0, 3, 39]</th></tr>
<tr><th>IOI1:OTCLK2INV</th><th>[0, 3, 29]</th></tr>
<tr><th>IOI1:REVINV</th><th>[0, 3, 22]</th></tr>
<tr><th>IOI1:TCEINV</th><th>[0, 3, 24]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:OFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 3, 21]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:OMUX"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 3, 12]</th><th>[0, 3, 3]</th><th>[0, 3, 10]</th><th>[0, 3, 5]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 3, 32]</th><th>[0, 3, 23]</th><th>[0, 3, 30]</th><th>[0, 3, 25]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:OFF1_LATCH"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:OFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 3, 27]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:O1INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI0:O2INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI0:T1INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI0:T2INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:O1INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:O2INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:T1INV"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:T2INV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1INV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:O2INV</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:T1INV</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:T2INV</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI1:O1INV</th><th>[0, 3, 31]</th></tr>
<tr><th>IOI1:O2INV</th><th>[0, 3, 33]</th></tr>
<tr><th>IOI1:T1INV</th><th>[0, 3, 35]</th></tr>
<tr><th>IOI1:T2INV</th><th>[0, 3, 37]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:OFF2_LATCH"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:OFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 3, 34]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_B-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc2v-IOI.CLK_B-IOI1:OFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 3, 18]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 3, 38]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
</section>
<section id="ioi-clk-t-virtex-2">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.CLK_T</span></code> — Virtex 2<a class="headerlink" href="#ioi-clk-t-virtex-2" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:IFF1_SRVAL" title="~IOI2:IFF1_SRVAL">~IOI2:IFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:IFF_SR_EN" title="IOI2:IFF_SR_EN">IOI2:IFF_SR_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:ICLK2INV" title="~IOI2:ICLK2INV">~IOI2:ICLK2INV</a></td></tr>
<tr><td>41</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:TFF1_LATCH" title="IOI2:TFF1_LATCH">IOI2:TFF1_LATCH</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:IFF_REV_EN" title="IOI2:IFF_REV_EN">IOI2:IFF_REV_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:OFF1_SRVAL" title="~IOI2:OFF1_SRVAL">~IOI2:OFF1_SRVAL</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:TFF1_SRVAL" title="~IOI2:TFF1_SRVAL">~IOI2:TFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:TFF_REV_EN" title="IOI2:TFF_REV_EN">IOI2:TFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:OFF_REV_EN" title="IOI2:OFF_REV_EN">IOI2:OFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:REVINV" title="~IOI2:REVINV">~IOI2:REVINV</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:TSBYPASS_MUX" title="IOI2:TSBYPASS_MUX">IOI2:TSBYPASS_MUX</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:TFF_SR_EN" title="IOI2:TFF_SR_EN">IOI2:TFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:OFF_SR_EN" title="IOI2:OFF_SR_EN">IOI2:OFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:OMUX" title="IOI2:OMUX[2]">IOI2:OMUX[2]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:I_DELAY_EN" title="IOI2:I_DELAY_EN">IOI2:I_DELAY_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:TCEINV" title="~IOI2:TCEINV">~IOI2:TCEINV</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:TMUX" title="IOI2:TMUX[0]">IOI2:TMUX[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:OMUX" title="IOI2:OMUX[0]">IOI2:OMUX[0]</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:I_TSBYPASS_EN" title="IOI2:I_TSBYPASS_EN">IOI2:I_TSBYPASS_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:ICEINV" title="~IOI2:ICEINV">~IOI2:ICEINV</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:TMUX" title="IOI2:TMUX[2]">IOI2:TMUX[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:OFF1_LATCH" title="IOI2:OFF1_LATCH">IOI2:OFF1_LATCH</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:OFF_SYNC" title="IOI2:OFF_SYNC">IOI2:OFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:ICLK1INV" title="~IOI2:ICLK1INV">~IOI2:ICLK1INV</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:IFF_TSBYPASS_EN" title="IOI2:IFF_TSBYPASS_EN">IOI2:IFF_TSBYPASS_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:IFF1_INIT" title="~IOI2:IFF1_INIT">~IOI2:IFF1_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:OTCLK2INV" title="~IOI2:OTCLK2INV">~IOI2:OTCLK2INV</a></td></tr>
<tr><td>50</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:TFF_SYNC" title="IOI2:TFF_SYNC">IOI2:TFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:OMUX" title="IOI2:OMUX[1]">IOI2:OMUX[1]</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:IFF_DELAY_EN" title="IOI2:IFF_DELAY_EN">IOI2:IFF_DELAY_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:O1INV" title="IOI2:O1INV">IOI2:O1INV</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:IFF_SYNC" title="IOI2:IFF_SYNC">IOI2:IFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:OMUX" title="IOI2:OMUX[3]">IOI2:OMUX[3]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:TMUX" title="IOI2:TMUX[3]">IOI2:TMUX[3]</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:IFF2_INIT" title="~IOI2:IFF2_INIT">~IOI2:IFF2_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:O2INV" title="IOI2:O2INV">IOI2:O2INV</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:IFF_LATCH" title="IOI2:IFF_LATCH">IOI2:IFF_LATCH</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:OFF2_LATCH" title="IOI2:OFF2_LATCH">IOI2:OFF2_LATCH</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:TMUX" title="IOI2:TMUX[1]">IOI2:TMUX[1]</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:TFF_INIT" title="~IOI2:TFF_INIT">~IOI2:TFF_INIT</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:OFF_INIT" title="~IOI2:OFF_INIT">~IOI2:OFF_INIT</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:T1INV" title="IOI2:T1INV">IOI2:T1INV</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:TFF2_LATCH" title="IOI2:TFF2_LATCH">IOI2:TFF2_LATCH</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>57</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:TFF2_SRVAL" title="~IOI2:TFF2_SRVAL">~IOI2:TFF2_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:T2INV" title="IOI2:T2INV">IOI2:T2INV</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI2:IFF2_SRVAL" title="~IOI2:IFF2_SRVAL">~IOI2:IFF2_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:OFF2_SRVAL" title="~IOI2:OFF2_SRVAL">~IOI2:OFF2_SRVAL</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:IFF1_SRVAL" title="~IOI3:IFF1_SRVAL">~IOI3:IFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:IFF_SR_EN" title="IOI3:IFF_SR_EN">IOI3:IFF_SR_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI2:OTCLK1INV" title="~IOI2:OTCLK1INV">~IOI2:OTCLK1INV</a></td></tr>
<tr><td>60</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:TFF1_SRVAL" title="~IOI3:TFF1_SRVAL">~IOI3:TFF1_SRVAL</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:IFF_REV_EN" title="IOI3:IFF_REV_EN">IOI3:IFF_REV_EN</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:ICLK2INV" title="~IOI3:ICLK2INV">~IOI3:ICLK2INV</a></td></tr>
<tr><td>61</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:TMUX" title="IOI3:TMUX[0]">IOI3:TMUX[0]</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:TFF_REV_EN" title="IOI3:TFF_REV_EN">IOI3:TFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:OFF_REV_EN" title="IOI3:OFF_REV_EN">IOI3:OFF_REV_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:OFF1_SRVAL" title="~IOI3:OFF1_SRVAL">~IOI3:OFF1_SRVAL</a></td></tr>
<tr><td>62</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:TFF1_LATCH" title="IOI3:TFF1_LATCH">IOI3:TFF1_LATCH</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:TFF_SR_EN" title="IOI3:TFF_SR_EN">IOI3:TFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:OFF_SR_EN" title="IOI3:OFF_SR_EN">IOI3:OFF_SR_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:REVINV" title="~IOI3:REVINV">~IOI3:REVINV</a></td></tr>
<tr><td>63</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:TSBYPASS_MUX" title="IOI3:TSBYPASS_MUX">IOI3:TSBYPASS_MUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:OMUX" title="IOI3:OMUX[2]">IOI3:OMUX[2]</a></td></tr>
<tr><td>64</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:I_DELAY_EN" title="IOI3:I_DELAY_EN">IOI3:I_DELAY_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:TCEINV" title="~IOI3:TCEINV">~IOI3:TCEINV</a></td></tr>
<tr><td>65</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:TMUX" title="IOI3:TMUX[2]">IOI3:TMUX[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:OMUX" title="IOI3:OMUX[0]">IOI3:OMUX[0]</a></td></tr>
<tr><td>66</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:I_TSBYPASS_EN" title="IOI3:I_TSBYPASS_EN">IOI3:I_TSBYPASS_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:ICEINV" title="~IOI3:ICEINV">~IOI3:ICEINV</a></td></tr>
<tr><td>67</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:OFF_SYNC" title="IOI3:OFF_SYNC">IOI3:OFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:OFF1_LATCH" title="IOI3:OFF1_LATCH">IOI3:OFF1_LATCH</a></td></tr>
<tr><td>68</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:TFF_SYNC" title="IOI3:TFF_SYNC">IOI3:TFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:ICLK1INV" title="~IOI3:ICLK1INV">~IOI3:ICLK1INV</a></td></tr>
<tr><td>69</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:IFF_TSBYPASS_EN" title="IOI3:IFF_TSBYPASS_EN">IOI3:IFF_TSBYPASS_EN</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:IFF1_INIT" title="~IOI3:IFF1_INIT">~IOI3:IFF1_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:OTCLK2INV" title="~IOI3:OTCLK2INV">~IOI3:OTCLK2INV</a></td></tr>
<tr><td>70</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:IFF_SYNC" title="IOI3:IFF_SYNC">IOI3:IFF_SYNC</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:OMUX" title="IOI3:OMUX[1]">IOI3:OMUX[1]</a></td></tr>
<tr><td>71</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:IFF_DELAY_EN" title="IOI3:IFF_DELAY_EN">IOI3:IFF_DELAY_EN</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:O1INV" title="IOI3:O1INV">IOI3:O1INV</a></td></tr>
<tr><td>72</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:TMUX" title="IOI3:TMUX[3]">IOI3:TMUX[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:OMUX" title="IOI3:OMUX[3]">IOI3:OMUX[3]</a></td></tr>
<tr><td>73</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:IFF_LATCH" title="IOI3:IFF_LATCH">IOI3:IFF_LATCH</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:IFF2_INIT" title="~IOI3:IFF2_INIT">~IOI3:IFF2_INIT</a></td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:O2INV" title="IOI3:O2INV">IOI3:O2INV</a></td></tr>
<tr><td>74</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:TMUX" title="IOI3:TMUX[1]">IOI3:TMUX[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:OFF2_LATCH" title="IOI3:OFF2_LATCH">IOI3:OFF2_LATCH</a></td></tr>
<tr><td>75</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:TFF2_LATCH" title="IOI3:TFF2_LATCH">IOI3:TFF2_LATCH</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:TFF_INIT" title="~IOI3:TFF_INIT">~IOI3:TFF_INIT</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:OFF_INIT" title="~IOI3:OFF_INIT">~IOI3:OFF_INIT</a></td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:T1INV" title="IOI3:T1INV">IOI3:T1INV</a></td></tr>
<tr><td>76</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:TFF2_SRVAL" title="~IOI3:TFF2_SRVAL">~IOI3:TFF2_SRVAL</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>77</td>
<td><a href="#bits-xc2v-IOI.CLK_T-IOI3:IFF2_SRVAL" title="~IOI3:IFF2_SRVAL">~IOI3:IFF2_SRVAL</a></td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:T2INV" title="IOI3:T2INV">IOI3:T2INV</a></td></tr>
<tr><td>78</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:OFF2_SRVAL" title="~IOI3:OFF2_SRVAL">~IOI3:OFF2_SRVAL</a></td></tr>
<tr><td>79</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc2v-IOI.CLK_T-IOI3:OTCLK1INV" title="~IOI3:OTCLK1INV">~IOI3:OTCLK1INV</a></td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:IFF1_SRVAL"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:IFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:IFF1_SRVAL</th><th>[0, 0, 40]</th></tr>
<tr><th>IOI3:IFF1_SRVAL</th><th>[0, 0, 59]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:TFF1_LATCH"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:TFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:TFF1_LATCH</th><th>[0, 0, 41]</th></tr>
<tr><th>IOI3:TFF1_LATCH</th><th>[0, 0, 62]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:TFF1_SRVAL"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:TFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:TFF1_SRVAL</th><th>[0, 0, 42]</th></tr>
<tr><th>IOI3:TFF1_SRVAL</th><th>[0, 0, 60]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:TSBYPASS_MUX"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:TSBYPASS_MUX</th><th>[0, 0, 43]</th></tr>
<tr><th>IOI3:TSBYPASS_MUX</th><th>[0, 0, 63]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:I_DELAY_EN"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:I_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:I_DELAY_EN</th><th>[0, 0, 44]</th></tr>
<tr><th>IOI3:I_DELAY_EN</th><th>[0, 0, 64]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:TMUX"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:TMUX</th><th>[0, 0, 53]</th><th>[0, 0, 47]</th><th>[0, 0, 55]</th><th>[0, 0, 45]</th></tr>
<tr><th>IOI3:TMUX</th><th>[0, 0, 72]</th><th>[0, 0, 65]</th><th>[0, 0, 74]</th><th>[0, 0, 61]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:I_TSBYPASS_EN"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:I_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:I_TSBYPASS_EN</th><th>[0, 0, 46]</th></tr>
<tr><th>IOI3:I_TSBYPASS_EN</th><th>[0, 0, 66]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:OFF_SYNC"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:OFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:OFF_SYNC</th><th>[0, 0, 48]</th></tr>
<tr><th>IOI3:OFF_SYNC</th><th>[0, 0, 67]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:IFF_TSBYPASS_EN"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:IFF_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:IFF_TSBYPASS_EN</th><th>[0, 0, 49]</th></tr>
<tr><th>IOI3:IFF_TSBYPASS_EN</th><th>[0, 0, 69]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:TFF_SYNC"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:TFF_SYNC</th><th>[0, 0, 50]</th></tr>
<tr><th>IOI3:TFF_SYNC</th><th>[0, 0, 68]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:IFF_DELAY_EN"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:IFF_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:IFF_DELAY_EN</th><th>[0, 0, 51]</th></tr>
<tr><th>IOI3:IFF_DELAY_EN</th><th>[0, 0, 71]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:IFF_SYNC"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:IFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:IFF_SYNC</th><th>[0, 0, 52]</th></tr>
<tr><th>IOI3:IFF_SYNC</th><th>[0, 0, 70]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:IFF_LATCH"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:IFF_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:IFF_LATCH</th><th>[0, 0, 54]</th></tr>
<tr><th>IOI3:IFF_LATCH</th><th>[0, 0, 73]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:TFF2_LATCH"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:TFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:TFF2_LATCH</th><th>[0, 0, 56]</th></tr>
<tr><th>IOI3:TFF2_LATCH</th><th>[0, 0, 75]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:TFF2_SRVAL"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:TFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:TFF2_SRVAL</th><th>[0, 0, 57]</th></tr>
<tr><th>IOI3:TFF2_SRVAL</th><th>[0, 0, 76]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:IFF2_SRVAL"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:IFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:IFF2_SRVAL</th><th>[0, 0, 58]</th></tr>
<tr><th>IOI3:IFF2_SRVAL</th><th>[0, 0, 77]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:IFF_SR_EN"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:IFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:IFF_SR_EN</th><th>[0, 1, 40]</th></tr>
<tr><th>IOI3:IFF_SR_EN</th><th>[0, 1, 59]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:IFF_REV_EN"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:IFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:IFF_REV_EN</th><th>[0, 1, 41]</th></tr>
<tr><th>IOI3:IFF_REV_EN</th><th>[0, 1, 60]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:TFF_REV_EN"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:TFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:TFF_REV_EN</th><th>[0, 1, 42]</th></tr>
<tr><th>IOI3:TFF_REV_EN</th><th>[0, 1, 61]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:TFF_SR_EN"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:TFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:TFF_SR_EN</th><th>[0, 1, 43]</th></tr>
<tr><th>IOI3:TFF_SR_EN</th><th>[0, 1, 62]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:IFF1_INIT"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:IFF1_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:IFF1_INIT</th><th>[0, 1, 49]</th></tr>
<tr><th>IOI3:IFF1_INIT</th><th>[0, 1, 69]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:IFF2_INIT"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:IFF2_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:IFF2_INIT</th><th>[0, 1, 53]</th></tr>
<tr><th>IOI3:IFF2_INIT</th><th>[0, 1, 73]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:TFF_INIT"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:TFF_INIT</th><th>[0, 1, 55]</th></tr>
<tr><th>IOI3:TFF_INIT</th><th>[0, 1, 75]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:OFF_REV_EN"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:OFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:OFF_REV_EN</th><th>[0, 2, 42]</th></tr>
<tr><th>IOI3:OFF_REV_EN</th><th>[0, 2, 61]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:OFF_SR_EN"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:OFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:OFF_SR_EN</th><th>[0, 2, 43]</th></tr>
<tr><th>IOI3:OFF_SR_EN</th><th>[0, 2, 62]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:OFF_INIT"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:OFF_INIT</th><th>[0, 2, 55]</th></tr>
<tr><th>IOI3:OFF_INIT</th><th>[0, 2, 75]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:ICEINV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI2:ICLK1INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI2:ICLK2INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI2:OTCLK1INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI2:OTCLK2INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI2:REVINV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI2:TCEINV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:ICEINV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:ICLK1INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:ICLK2INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:OTCLK1INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:OTCLK2INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:REVINV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:TCEINV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:ICEINV</th><th>[0, 3, 46]</th></tr>
<tr><th>IOI2:ICLK1INV</th><th>[0, 3, 48]</th></tr>
<tr><th>IOI2:ICLK2INV</th><th>[0, 3, 40]</th></tr>
<tr><th>IOI2:OTCLK1INV</th><th>[0, 3, 59]</th></tr>
<tr><th>IOI2:OTCLK2INV</th><th>[0, 3, 49]</th></tr>
<tr><th>IOI2:REVINV</th><th>[0, 3, 42]</th></tr>
<tr><th>IOI2:TCEINV</th><th>[0, 3, 44]</th></tr>
<tr><th>IOI3:ICEINV</th><th>[0, 3, 66]</th></tr>
<tr><th>IOI3:ICLK1INV</th><th>[0, 3, 68]</th></tr>
<tr><th>IOI3:ICLK2INV</th><th>[0, 3, 60]</th></tr>
<tr><th>IOI3:OTCLK1INV</th><th>[0, 3, 79]</th></tr>
<tr><th>IOI3:OTCLK2INV</th><th>[0, 3, 69]</th></tr>
<tr><th>IOI3:REVINV</th><th>[0, 3, 62]</th></tr>
<tr><th>IOI3:TCEINV</th><th>[0, 3, 64]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:OFF1_SRVAL"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:OFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:OFF1_SRVAL</th><th>[0, 3, 41]</th></tr>
<tr><th>IOI3:OFF1_SRVAL</th><th>[0, 3, 61]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:OMUX"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:OMUX</th><th>[0, 3, 52]</th><th>[0, 3, 43]</th><th>[0, 3, 50]</th><th>[0, 3, 45]</th></tr>
<tr><th>IOI3:OMUX</th><th>[0, 3, 72]</th><th>[0, 3, 63]</th><th>[0, 3, 70]</th><th>[0, 3, 65]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:OFF1_LATCH"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:OFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:OFF1_LATCH</th><th>[0, 3, 47]</th></tr>
<tr><th>IOI3:OFF1_LATCH</th><th>[0, 3, 67]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:O1INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI2:O2INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI2:T1INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI2:T2INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:O1INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:O2INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:T1INV"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:T2INV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:O1INV</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI2:O2INV</th><th>[0, 3, 53]</th></tr>
<tr><th>IOI2:T1INV</th><th>[0, 3, 55]</th></tr>
<tr><th>IOI2:T2INV</th><th>[0, 3, 57]</th></tr>
<tr><th>IOI3:O1INV</th><th>[0, 3, 71]</th></tr>
<tr><th>IOI3:O2INV</th><th>[0, 3, 73]</th></tr>
<tr><th>IOI3:T1INV</th><th>[0, 3, 75]</th></tr>
<tr><th>IOI3:T2INV</th><th>[0, 3, 77]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:OFF2_LATCH"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:OFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:OFF2_LATCH</th><th>[0, 3, 54]</th></tr>
<tr><th>IOI3:OFF2_LATCH</th><th>[0, 3, 74]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc2v-IOI.CLK_T-IOI2:OFF2_SRVAL"></div>
<div id="bits-xc2v-IOI.CLK_T-IOI3:OFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI2:OFF2_SRVAL</th><th>[0, 3, 58]</th></tr>
<tr><th>IOI3:OFF2_SRVAL</th><th>[0, 3, 78]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
</section>
<section id="ioi-s3">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3</span></code><a class="headerlink" href="#ioi-s3" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF_DELAY_EN" title="IOI0:IFF_DELAY_EN">IOI0:IFF_DELAY_EN</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF_TSBYPASS_EN" title="IOI0:IFF_TSBYPASS_EN">IOI0:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:I_TSBYPASS_EN" title="IOI0:I_TSBYPASS_EN">IOI0:I_TSBYPASS_EN</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF_REV_EN" title="IOI0:TFF_REV_EN">IOI0:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF_REV_EN" title="IOI0:OFF_REV_EN">IOI0:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF_REV_EN" title="IOI0:IFF_REV_EN">IOI0:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF_SR_EN" title="IOI0:TFF_SR_EN">IOI0:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF_SR_EN" title="IOI0:OFF_SR_EN">IOI0:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF_SR_EN" title="IOI0:IFF_SR_EN">IOI0:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:I_DELAY_EN" title="IOI0:I_DELAY_EN">IOI0:I_DELAY_EN</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:T2INV" title="IOI0:T2INV">IOI0:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:O2INV" title="IOI0:O2INV">IOI0:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:REVINV" title="~IOI0:REVINV">~IOI0:REVINV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:T1INV" title="IOI0:T1INV">IOI0:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:O1INV" title="IOI0:O1INV">IOI0:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:ICLK2INV" title="~IOI0:ICLK2INV">~IOI0:ICLK2INV</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:ICLK1INV" title="~IOI0:ICLK1INV">~IOI0:ICLK1INV</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:ICEINV" title="~IOI0:ICEINV">~IOI0:ICEINV</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:OTCLK2INV" title="~IOI0:OTCLK2INV">~IOI0:OTCLK2INV</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OTCLK1INV" title="~IOI0:OTCLK1INV">~IOI0:OTCLK1INV</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:TCEINV" title="~IOI0:TCEINV">~IOI0:TCEINV</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:TCEINV" title="~IOI1:TCEINV">~IOI1:TCEINV</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OTCLK1INV" title="~IOI1:OTCLK1INV">~IOI1:OTCLK1INV</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:OTCLK2INV" title="~IOI1:OTCLK2INV">~IOI1:OTCLK2INV</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:ICEINV" title="~IOI1:ICEINV">~IOI1:ICEINV</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:ICLK1INV" title="~IOI1:ICLK1INV">~IOI1:ICLK1INV</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:T1INV" title="IOI1:T1INV">IOI1:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:O1INV" title="IOI1:O1INV">IOI1:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:ICLK2INV" title="~IOI1:ICLK2INV">~IOI1:ICLK2INV</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:T2INV" title="IOI1:T2INV">IOI1:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:O2INV" title="IOI1:O2INV">IOI1:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:REVINV" title="~IOI1:REVINV">~IOI1:REVINV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF_SR_EN" title="IOI1:TFF_SR_EN">IOI1:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF_SR_EN" title="IOI1:OFF_SR_EN">IOI1:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF_SR_EN" title="IOI1:IFF_SR_EN">IOI1:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:I_DELAY_EN" title="IOI1:I_DELAY_EN">IOI1:I_DELAY_EN</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF_REV_EN" title="IOI1:TFF_REV_EN">IOI1:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF_REV_EN" title="IOI1:OFF_REV_EN">IOI1:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF_REV_EN" title="IOI1:IFF_REV_EN">IOI1:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:I_TSBYPASS_EN" title="IOI1:I_TSBYPASS_EN">IOI1:I_TSBYPASS_EN</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF_TSBYPASS_EN" title="IOI1:IFF_TSBYPASS_EN">IOI1:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF_DELAY_EN" title="IOI1:IFF_DELAY_EN">IOI1:IFF_DELAY_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF_DELAY_EN" title="IOI2:IFF_DELAY_EN">IOI2:IFF_DELAY_EN</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF1_SRVAL" title="~IOI2:TFF1_SRVAL">~IOI2:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF1_SRVAL" title="~IOI2:OFF1_SRVAL">~IOI2:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF1_SRVAL" title="~IOI2:IFF1_SRVAL">~IOI2:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF_TSBYPASS_EN" title="IOI2:IFF_TSBYPASS_EN">IOI2:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:TSBYPASS_MUX" title="IOI2:TSBYPASS_MUX">IOI2:TSBYPASS_MUX</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF2_SRVAL" title="~IOI2:TFF2_SRVAL">~IOI2:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF2_SRVAL" title="~IOI2:OFF2_SRVAL">~IOI2:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF1_INIT" title="~IOI2:IFF1_INIT">~IOI2:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:I_TSBYPASS_EN" title="IOI2:I_TSBYPASS_EN">IOI2:I_TSBYPASS_EN</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF_INIT" title="~IOI2:TFF_INIT">~IOI2:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF_INIT" title="~IOI2:OFF_INIT">~IOI2:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF_SYNC" title="IOI2:IFF_SYNC">IOI2:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF_REV_EN" title="IOI2:TFF_REV_EN">IOI2:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF_REV_EN" title="IOI2:OFF_REV_EN">IOI2:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF_REV_EN" title="IOI2:IFF_REV_EN">IOI2:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF_SR_EN" title="IOI2:TFF_SR_EN">IOI2:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF_SR_EN" title="IOI2:OFF_SR_EN">IOI2:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF_SR_EN" title="IOI2:IFF_SR_EN">IOI2:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:I_DELAY_EN" title="IOI2:I_DELAY_EN">IOI2:I_DELAY_EN</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:T2INV" title="IOI2:T2INV">IOI2:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:O2INV" title="IOI2:O2INV">IOI2:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF_LATCH" title="IOI2:IFF_LATCH">IOI2:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:REVINV" title="~IOI2:REVINV">~IOI2:REVINV</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:T1INV" title="IOI2:T1INV">IOI2:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:O1INV" title="IOI2:O1INV">IOI2:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF2_INIT" title="~IOI2:IFF2_INIT">~IOI2:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:ICLK2INV" title="~IOI2:ICLK2INV">~IOI2:ICLK2INV</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF_SYNC" title="IOI2:TFF_SYNC">IOI2:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF_SYNC" title="IOI2:OFF_SYNC">IOI2:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:ICLK1INV" title="~IOI2:ICLK1INV">~IOI2:ICLK1INV</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TMUX" title="IOI2:TMUX[1]">IOI2:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OMUX" title="IOI2:OMUX[1]">IOI2:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:ICEINV" title="~IOI2:ICEINV">~IOI2:ICEINV</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TMUX" title="IOI2:TMUX[3]">IOI2:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OMUX" title="IOI2:OMUX[3]">IOI2:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:OTCLK2INV" title="~IOI2:OTCLK2INV">~IOI2:OTCLK2INV</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TMUX" title="IOI2:TMUX[0]">IOI2:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OMUX" title="IOI2:OMUX[0]">IOI2:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF2_SRVAL" title="~IOI2:IFF2_SRVAL">~IOI2:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OTCLK1INV" title="~IOI2:OTCLK1INV">~IOI2:OTCLK1INV</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF1_LATCH" title="IOI2:TFF1_LATCH">IOI2:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF1_LATCH" title="IOI2:OFF1_LATCH">IOI2:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:TCEINV" title="~IOI2:TCEINV">~IOI2:TCEINV</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF2_LATCH" title="IOI2:TFF2_LATCH">IOI2:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF2_LATCH" title="IOI2:OFF2_LATCH">IOI2:OFF2_LATCH</a></td><td>-</td><td>-</td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TMUX" title="IOI2:TMUX[2]">IOI2:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OMUX" title="IOI2:OMUX[2]">IOI2:OMUX[2]</a></td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><th>IOI2:TFF1_SRVAL</th><th>[0, 0, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><th>IOI2:TFF2_SRVAL</th><th>[0, 0, 45]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><th>IOI2:TFF_INIT</th><th>[0, 0, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_REV_EN</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI1:TFF_REV_EN</th><th>[0, 0, 30]</th></tr>
<tr><th>IOI2:TFF_REV_EN</th><th>[0, 0, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SR_EN</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI1:TFF_SR_EN</th><th>[0, 0, 29]</th></tr>
<tr><th>IOI2:TFF_SR_EN</th><th>[0, 0, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:O1INV"></div>
<div id="bits-xc3s-IOI.S3-IOI0:O2INV"></div>
<div id="bits-xc3s-IOI.S3-IOI0:T1INV"></div>
<div id="bits-xc3s-IOI.S3-IOI0:T2INV"></div>
<div id="bits-xc3s-IOI.S3-IOI1:O1INV"></div>
<div id="bits-xc3s-IOI.S3-IOI1:O2INV"></div>
<div id="bits-xc3s-IOI.S3-IOI1:T1INV"></div>
<div id="bits-xc3s-IOI.S3-IOI1:T2INV"></div>
<div id="bits-xc3s-IOI.S3-IOI2:O1INV"></div>
<div id="bits-xc3s-IOI.S3-IOI2:O2INV"></div>
<div id="bits-xc3s-IOI.S3-IOI2:T1INV"></div>
<div id="bits-xc3s-IOI.S3-IOI2:T2INV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1INV</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:O2INV</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:T1INV</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:T2INV</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI1:O1INV</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:O2INV</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:T1INV</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:T2INV</th><th>[0, 0, 28]</th></tr>
<tr><th>IOI2:O1INV</th><th>[0, 1, 52]</th></tr>
<tr><th>IOI2:O2INV</th><th>[0, 1, 51]</th></tr>
<tr><th>IOI2:T1INV</th><th>[0, 0, 52]</th></tr>
<tr><th>IOI2:T2INV</th><th>[0, 0, 51]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><th>IOI2:TFF_SYNC</th><th>[0, 0, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TMUX"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><th>IOI2:TMUX</th><th>[0, 0, 55]</th><th>[0, 0, 59]</th><th>[0, 0, 54]</th><th>[0, 0, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><th>IOI2:TFF1_LATCH</th><th>[0, 0, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><th>IOI2:TFF2_LATCH</th><th>[0, 0, 58]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><th>IOI2:OFF1_SRVAL</th><th>[0, 1, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><th>IOI2:OFF2_SRVAL</th><th>[0, 1, 45]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><th>IOI2:OFF_INIT</th><th>[0, 1, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_REV_EN</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI1:OFF_REV_EN</th><th>[0, 1, 30]</th></tr>
<tr><th>IOI2:OFF_REV_EN</th><th>[0, 1, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SR_EN</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI1:OFF_SR_EN</th><th>[0, 1, 29]</th></tr>
<tr><th>IOI2:OFF_SR_EN</th><th>[0, 1, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><th>IOI2:OFF_SYNC</th><th>[0, 1, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OMUX"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><th>IOI2:OMUX</th><th>[0, 1, 55]</th><th>[0, 1, 59]</th><th>[0, 1, 54]</th><th>[0, 1, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><th>IOI2:OFF1_LATCH</th><th>[0, 1, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><th>IOI2:OFF2_LATCH</th><th>[0, 1, 58]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><th>IOI2:IFF1_SRVAL</th><th>[0, 2, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF1_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><th>IOI2:IFF1_INIT</th><th>[0, 2, 47]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><th>IOI2:IFF_SYNC</th><th>[0, 2, 48]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_REV_EN</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI1:IFF_REV_EN</th><th>[0, 2, 30]</th></tr>
<tr><th>IOI2:IFF_REV_EN</th><th>[0, 2, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SR_EN</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI1:IFF_SR_EN</th><th>[0, 2, 29]</th></tr>
<tr><th>IOI2:IFF_SR_EN</th><th>[0, 2, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><th>IOI2:IFF_LATCH</th><th>[0, 2, 51]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF2_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><th>IOI2:IFF2_INIT</th><th>[0, 2, 52]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><th>IOI2:IFF2_SRVAL</th><th>[0, 2, 56]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_EN</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI1:IFF_DELAY_EN</th><th>[0, 3, 38]</th></tr>
<tr><th>IOI2:IFF_DELAY_EN</th><th>[0, 3, 41]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_TSBYPASS_EN</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_EN</th><th>[0, 3, 36]</th></tr>
<tr><th>IOI2:IFF_TSBYPASS_EN</th><th>[0, 3, 43]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><th>IOI2:TSBYPASS_MUX</th><th>[0, 3, 44]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI1:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI2:I_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_TSBYPASS_EN</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI1:I_TSBYPASS_EN</th><th>[0, 3, 32]</th></tr>
<tr><th>IOI2:I_TSBYPASS_EN</th><th>[0, 3, 47]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI1:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3-IOI2:I_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY_EN</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI1:I_DELAY_EN</th><th>[0, 3, 29]</th></tr>
<tr><th>IOI2:I_DELAY_EN</th><th>[0, 3, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:ICEINV"></div>
<div id="bits-xc3s-IOI.S3-IOI0:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3-IOI0:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3-IOI0:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3-IOI0:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3-IOI0:REVINV"></div>
<div id="bits-xc3s-IOI.S3-IOI0:TCEINV"></div>
<div id="bits-xc3s-IOI.S3-IOI1:ICEINV"></div>
<div id="bits-xc3s-IOI.S3-IOI1:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3-IOI1:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3-IOI1:REVINV"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TCEINV"></div>
<div id="bits-xc3s-IOI.S3-IOI2:ICEINV"></div>
<div id="bits-xc3s-IOI.S3-IOI2:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3-IOI2:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3-IOI2:REVINV"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TCEINV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:ICEINV</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:ICLK1INV</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:ICLK2INV</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:OTCLK1INV</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:OTCLK2INV</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:REVINV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:TCEINV</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI1:ICEINV</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:ICLK1INV</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:ICLK2INV</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:OTCLK1INV</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:OTCLK2INV</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:REVINV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:TCEINV</th><th>[0, 3, 22]</th></tr>
<tr><th>IOI2:ICEINV</th><th>[0, 3, 54]</th></tr>
<tr><th>IOI2:ICLK1INV</th><th>[0, 3, 53]</th></tr>
<tr><th>IOI2:ICLK2INV</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI2:OTCLK1INV</th><th>[0, 3, 56]</th></tr>
<tr><th>IOI2:OTCLK2INV</th><th>[0, 3, 55]</th></tr>
<tr><th>IOI2:REVINV</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI2:TCEINV</th><th>[0, 3, 57]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
</section>
<section id="ioi-s3e">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3E</span></code><a class="headerlink" href="#ioi-s3e" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[0]">IOI0:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[1]">IOI0:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF_DELAY_EN" title="IOI0:IFF_DELAY_EN">IOI0:IFF_DELAY_EN</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:O2_DDRMUX" title="IOI1:O2_DDRMUX">IOI1:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[1]">IOI1:IDDRIN_MUX[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF_TSBYPASS_EN" title="IOI0:IFF_TSBYPASS_EN">IOI0:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:O1_DDRMUX" title="IOI1:O1_DDRMUX">IOI1:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:I_TSBYPASS_EN" title="IOI0:I_TSBYPASS_EN">IOI0:I_TSBYPASS_EN</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[0]">IOI0:IDDRIN_MUX[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF_REV_EN" title="IOI0:TFF_REV_EN">IOI0:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF_REV_EN" title="IOI0:OFF_REV_EN">IOI0:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF_REV_EN" title="IOI0:IFF_REV_EN">IOI0:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF_SR_EN" title="IOI0:TFF_SR_EN">IOI0:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF_SR_EN" title="IOI0:OFF_SR_EN">IOI0:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF_SR_EN" title="IOI0:IFF_SR_EN">IOI0:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:I_DELAY_EN" title="IOI0:I_DELAY_EN">IOI0:I_DELAY_EN</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:T2INV" title="IOI0:T2INV">IOI0:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:O2INV" title="IOI0:O2INV">IOI0:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:REVINV" title="~IOI0:REVINV">~IOI0:REVINV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:T1INV" title="IOI0:T1INV">IOI0:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:O1INV" title="IOI0:O1INV">IOI0:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:ICLK2INV" title="~IOI0:ICLK2INV">~IOI0:ICLK2INV</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:ICLK1INV" title="~IOI0:ICLK1INV">~IOI0:ICLK1INV</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:ICEINV" title="~IOI0:ICEINV">~IOI0:ICEINV</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OTCLK2INV" title="~IOI0:OTCLK2INV">~IOI0:OTCLK2INV</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OTCLK1INV" title="~IOI0:OTCLK1INV">~IOI0:OTCLK1INV</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:TCEINV" title="~IOI0:TCEINV">~IOI0:TCEINV</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[2]">IOI1:IDDRIN_MUX[2]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[2]">IOI0:IDDRIN_MUX[2]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:TCEINV" title="~IOI1:TCEINV">~IOI1:TCEINV</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OTCLK1INV" title="~IOI1:OTCLK1INV">~IOI1:OTCLK1INV</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OTCLK2INV" title="~IOI1:OTCLK2INV">~IOI1:OTCLK2INV</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:ICEINV" title="~IOI1:ICEINV">~IOI1:ICEINV</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:ICLK1INV" title="~IOI1:ICLK1INV">~IOI1:ICLK1INV</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:T1INV" title="IOI1:T1INV">IOI1:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:O1INV" title="IOI1:O1INV">IOI1:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:ICLK2INV" title="~IOI1:ICLK2INV">~IOI1:ICLK2INV</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:T2INV" title="IOI1:T2INV">IOI1:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:O2INV" title="IOI1:O2INV">IOI1:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:REVINV" title="~IOI1:REVINV">~IOI1:REVINV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF_SR_EN" title="IOI1:TFF_SR_EN">IOI1:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF_SR_EN" title="IOI1:OFF_SR_EN">IOI1:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF_SR_EN" title="IOI1:IFF_SR_EN">IOI1:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:I_DELAY_EN" title="IOI1:I_DELAY_EN">IOI1:I_DELAY_EN</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF_REV_EN" title="IOI1:TFF_REV_EN">IOI1:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF_REV_EN" title="IOI1:OFF_REV_EN">IOI1:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF_REV_EN" title="IOI1:IFF_REV_EN">IOI1:IFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[0]">IOI1:IDDRIN_MUX[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:I_TSBYPASS_EN" title="IOI1:I_TSBYPASS_EN">IOI1:I_TSBYPASS_EN</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:O1_DDRMUX" title="IOI0:O1_DDRMUX">IOI0:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF_TSBYPASS_EN" title="IOI1:IFF_TSBYPASS_EN">IOI1:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:O2_DDRMUX" title="IOI0:O2_DDRMUX">IOI0:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[1]">IOI0:IDDRIN_MUX[1]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF_DELAY_EN" title="IOI1:IFF_DELAY_EN">IOI1:IFF_DELAY_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[0]">IOI1:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[1]">IOI1:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[0]">IOI2:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[1]">IOI2:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF_DELAY_EN" title="IOI2:IFF_DELAY_EN">IOI2:IFF_DELAY_EN</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[1]">IOI2:IDDRIN_MUX[1]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF1_SRVAL" title="~IOI2:TFF1_SRVAL">~IOI2:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF1_SRVAL" title="~IOI2:OFF1_SRVAL">~IOI2:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF1_SRVAL" title="~IOI2:IFF1_SRVAL">~IOI2:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF_TSBYPASS_EN" title="IOI2:IFF_TSBYPASS_EN">IOI2:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:TSBYPASS_MUX" title="IOI2:TSBYPASS_MUX">IOI2:TSBYPASS_MUX</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF2_SRVAL" title="~IOI2:TFF2_SRVAL">~IOI2:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF2_SRVAL" title="~IOI2:OFF2_SRVAL">~IOI2:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF1_INIT" title="~IOI2:IFF1_INIT">~IOI2:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:I_TSBYPASS_EN" title="IOI2:I_TSBYPASS_EN">IOI2:I_TSBYPASS_EN</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF_INIT" title="~IOI2:TFF_INIT">~IOI2:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF_INIT" title="~IOI2:OFF_INIT">~IOI2:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF_SYNC" title="IOI2:IFF_SYNC">IOI2:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[0]">IOI2:IDDRIN_MUX[0]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF_REV_EN" title="IOI2:TFF_REV_EN">IOI2:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF_REV_EN" title="IOI2:OFF_REV_EN">IOI2:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF_REV_EN" title="IOI2:IFF_REV_EN">IOI2:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF_SR_EN" title="IOI2:TFF_SR_EN">IOI2:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF_SR_EN" title="IOI2:OFF_SR_EN">IOI2:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF_SR_EN" title="IOI2:IFF_SR_EN">IOI2:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:I_DELAY_EN" title="IOI2:I_DELAY_EN">IOI2:I_DELAY_EN</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:T2INV" title="IOI2:T2INV">IOI2:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:O2INV" title="IOI2:O2INV">IOI2:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF_LATCH" title="IOI2:IFF_LATCH">IOI2:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:REVINV" title="~IOI2:REVINV">~IOI2:REVINV</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:T1INV" title="IOI2:T1INV">IOI2:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:O1INV" title="IOI2:O1INV">IOI2:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF2_INIT" title="~IOI2:IFF2_INIT">~IOI2:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:ICLK2INV" title="~IOI2:ICLK2INV">~IOI2:ICLK2INV</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF_SYNC" title="IOI2:TFF_SYNC">IOI2:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF_SYNC" title="IOI2:OFF_SYNC">IOI2:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:ICLK1INV" title="~IOI2:ICLK1INV">~IOI2:ICLK1INV</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TMUX" title="IOI2:TMUX[1]">IOI2:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OMUX" title="IOI2:OMUX[1]">IOI2:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:ICEINV" title="~IOI2:ICEINV">~IOI2:ICEINV</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TMUX" title="IOI2:TMUX[3]">IOI2:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OMUX" title="IOI2:OMUX[3]">IOI2:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OTCLK2INV" title="~IOI2:OTCLK2INV">~IOI2:OTCLK2INV</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TMUX" title="IOI2:TMUX[0]">IOI2:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OMUX" title="IOI2:OMUX[0]">IOI2:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF2_SRVAL" title="~IOI2:IFF2_SRVAL">~IOI2:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OTCLK1INV" title="~IOI2:OTCLK1INV">~IOI2:OTCLK1INV</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF1_LATCH" title="IOI2:TFF1_LATCH">IOI2:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF1_LATCH" title="IOI2:OFF1_LATCH">IOI2:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:TCEINV" title="~IOI2:TCEINV">~IOI2:TCEINV</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF2_LATCH" title="IOI2:TFF2_LATCH">IOI2:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF2_LATCH" title="IOI2:OFF2_LATCH">IOI2:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[2]">IOI2:IDDRIN_MUX[2]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TMUX" title="IOI2:TMUX[2]">IOI2:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OMUX" title="IOI2:OMUX[2]">IOI2:OMUX[2]</a></td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:O2_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:O2_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O2_DDRMUX</th><th>[0, 0, 37]</th></tr>
<tr><th>IOI1:O2_DDRMUX</th><th>[0, 0, 2]</th></tr>
<tr><td>O2</td><td>0</td></tr>
<tr><td>ODDRIN2</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><th>IOI2:TFF1_SRVAL</th><th>[0, 0, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><th>IOI2:TFF2_SRVAL</th><th>[0, 0, 45]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><th>IOI2:TFF_INIT</th><th>[0, 0, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_REV_EN</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI1:TFF_REV_EN</th><th>[0, 0, 30]</th></tr>
<tr><th>IOI2:TFF_REV_EN</th><th>[0, 0, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SR_EN</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI1:TFF_SR_EN</th><th>[0, 0, 29]</th></tr>
<tr><th>IOI2:TFF_SR_EN</th><th>[0, 0, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:O1INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:O2INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:T1INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:T2INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:O1INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:O2INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:T1INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:T2INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:O1INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:O2INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:T1INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:T2INV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1INV</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:O2INV</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:T1INV</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:T2INV</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI1:O1INV</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:O2INV</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:T1INV</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:T2INV</th><th>[0, 0, 28]</th></tr>
<tr><th>IOI2:O1INV</th><th>[0, 1, 52]</th></tr>
<tr><th>IOI2:O2INV</th><th>[0, 1, 51]</th></tr>
<tr><th>IOI2:T1INV</th><th>[0, 0, 52]</th></tr>
<tr><th>IOI2:T2INV</th><th>[0, 0, 51]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><th>IOI2:TFF_SYNC</th><th>[0, 0, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TMUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><th>IOI2:TMUX</th><th>[0, 0, 55]</th><th>[0, 0, 59]</th><th>[0, 0, 54]</th><th>[0, 0, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><th>IOI2:TFF1_LATCH</th><th>[0, 0, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><th>IOI2:TFF2_LATCH</th><th>[0, 0, 58]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:PCICE_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:PCICE_MUX</th><th>[0, 2, 0]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOI1:PCICE_MUX</th><th>[0, 2, 39]</th><th>[0, 1, 39]</th></tr>
<tr><th>IOI2:PCICE_MUX</th><th>[0, 2, 40]</th><th>[0, 1, 40]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCE</td><td>0</td><td>1</td></tr>
<tr><td>PCICE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><th>IOI2:OFF1_SRVAL</th><th>[0, 1, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:O1_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:O1_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1_DDRMUX</th><th>[0, 1, 35]</th></tr>
<tr><th>IOI1:O1_DDRMUX</th><th>[0, 1, 4]</th></tr>
<tr><td>O1</td><td>0</td></tr>
<tr><td>ODDRIN1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><th>IOI2:OFF2_SRVAL</th><th>[0, 1, 45]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><th>IOI2:OFF_INIT</th><th>[0, 1, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_REV_EN</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI1:OFF_REV_EN</th><th>[0, 1, 30]</th></tr>
<tr><th>IOI2:OFF_REV_EN</th><th>[0, 1, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SR_EN</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI1:OFF_SR_EN</th><th>[0, 1, 29]</th></tr>
<tr><th>IOI2:OFF_SR_EN</th><th>[0, 1, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><th>IOI2:OFF_SYNC</th><th>[0, 1, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OMUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><th>IOI2:OMUX</th><th>[0, 1, 55]</th><th>[0, 1, 59]</th><th>[0, 1, 54]</th><th>[0, 1, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><th>IOI2:OFF1_LATCH</th><th>[0, 1, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><th>IOI2:OFF2_LATCH</th><th>[0, 1, 58]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><th>IOI2:IFF1_SRVAL</th><th>[0, 2, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF1_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><th>IOI2:IFF1_INIT</th><th>[0, 2, 47]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><th>IOI2:IFF_SYNC</th><th>[0, 2, 48]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_REV_EN</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI1:IFF_REV_EN</th><th>[0, 2, 30]</th></tr>
<tr><th>IOI2:IFF_REV_EN</th><th>[0, 2, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SR_EN</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI1:IFF_SR_EN</th><th>[0, 2, 29]</th></tr>
<tr><th>IOI2:IFF_SR_EN</th><th>[0, 2, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><th>IOI2:IFF_LATCH</th><th>[0, 2, 51]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF2_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><th>IOI2:IFF2_INIT</th><th>[0, 2, 52]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><th>IOI2:IFF2_SRVAL</th><th>[0, 2, 56]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_EN</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI1:IFF_DELAY_EN</th><th>[0, 3, 38]</th></tr>
<tr><th>IOI2:IFF_DELAY_EN</th><th>[0, 3, 41]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_TSBYPASS_EN</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_EN</th><th>[0, 3, 36]</th></tr>
<tr><th>IOI2:IFF_TSBYPASS_EN</th><th>[0, 3, 43]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><th>IOI2:TSBYPASS_MUX</th><th>[0, 3, 44]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:I_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_TSBYPASS_EN</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI1:I_TSBYPASS_EN</th><th>[0, 3, 32]</th></tr>
<tr><th>IOI2:I_TSBYPASS_EN</th><th>[0, 3, 47]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IDDRIN_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IDDRIN_MUX</th><th>[0, 3, 21]</th><th>[0, 3, 37]</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI1:IDDRIN_MUX</th><th>[0, 3, 18]</th><th>[0, 3, 2]</th><th>[0, 3, 30]</th></tr>
<tr><th>IOI2:IDDRIN_MUX</th><th>[0, 3, 58]</th><th>[0, 3, 42]</th><th>[0, 3, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IFFDMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IDDRIN1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IDDRIN2</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:I_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY_EN</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI1:I_DELAY_EN</th><th>[0, 3, 29]</th></tr>
<tr><th>IOI2:I_DELAY_EN</th><th>[0, 3, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:ICEINV"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:REVINV"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:TCEINV"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:ICEINV"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:REVINV"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TCEINV"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:ICEINV"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:REVINV"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TCEINV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:ICEINV</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:ICLK1INV</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:ICLK2INV</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:OTCLK1INV</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:OTCLK2INV</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:REVINV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:TCEINV</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI1:ICEINV</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:ICLK1INV</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:ICLK2INV</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:OTCLK1INV</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:OTCLK2INV</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:REVINV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:TCEINV</th><th>[0, 3, 22]</th></tr>
<tr><th>IOI2:ICEINV</th><th>[0, 3, 54]</th></tr>
<tr><th>IOI2:ICLK1INV</th><th>[0, 3, 53]</th></tr>
<tr><th>IOI2:ICLK2INV</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI2:OTCLK1INV</th><th>[0, 3, 56]</th></tr>
<tr><th>IOI2:OTCLK2INV</th><th>[0, 3, 55]</th></tr>
<tr><th>IOI2:REVINV</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI2:TCEINV</th><th>[0, 3, 57]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
</section>
<section id="ioi-s3a-l">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3A.L</span></code><a class="headerlink" href="#ioi-s3a-l" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[0]">IOI0:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[1]">IOI0:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IFF_DELAY_EN" title="IOI0:IFF_DELAY_EN">IOI0:IFF_DELAY_EN</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:O2_DDRMUX" title="IOI1:O2_DDRMUX">IOI1:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[1]">IOI1:IDDRIN_MUX[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IFF_TSBYPASS_EN" title="IOI0:IFF_TSBYPASS_EN">IOI0:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:O1_DDRMUX" title="IOI1:O1_DDRMUX">IOI1:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:I_TSBYPASS_EN" title="IOI0:I_TSBYPASS_EN">IOI0:I_TSBYPASS_EN</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[0]">IOI0:IDDRIN_MUX[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:TFF_REV_EN" title="IOI0:TFF_REV_EN">IOI0:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:OFF_REV_EN" title="IOI0:OFF_REV_EN">IOI0:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IFF_REV_EN" title="IOI0:IFF_REV_EN">IOI0:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:TFF_SR_EN" title="IOI0:TFF_SR_EN">IOI0:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:OFF_SR_EN" title="IOI0:OFF_SR_EN">IOI0:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IFF_SR_EN" title="IOI0:IFF_SR_EN">IOI0:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:I_DELAY_EN" title="IOI0:I_DELAY_EN">IOI0:I_DELAY_EN</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:T2INV" title="IOI0:T2INV">IOI0:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:O2INV" title="IOI0:O2INV">IOI0:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:REVINV" title="~IOI0:REVINV">~IOI0:REVINV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:T1INV" title="IOI0:T1INV">IOI0:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:O1INV" title="IOI0:O1INV">IOI0:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:ICLK2INV" title="~IOI0:ICLK2INV">~IOI0:ICLK2INV</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:ICLK1INV" title="~IOI0:ICLK1INV">~IOI0:ICLK1INV</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:ICEINV" title="~IOI0:ICEINV">~IOI0:ICEINV</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:OTCLK2INV" title="~IOI0:OTCLK2INV">~IOI0:OTCLK2INV</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:OTCLK1INV" title="~IOI0:OTCLK1INV">~IOI0:OTCLK1INV</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:TCEINV" title="~IOI0:TCEINV">~IOI0:TCEINV</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[2]">IOI1:IDDRIN_MUX[2]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[2]">IOI0:IDDRIN_MUX[2]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:TCEINV" title="~IOI1:TCEINV">~IOI1:TCEINV</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:OTCLK1INV" title="~IOI1:OTCLK1INV">~IOI1:OTCLK1INV</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:OTCLK2INV" title="~IOI1:OTCLK2INV">~IOI1:OTCLK2INV</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:ICEINV" title="~IOI1:ICEINV">~IOI1:ICEINV</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:ICLK1INV" title="~IOI1:ICLK1INV">~IOI1:ICLK1INV</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:T1INV" title="IOI1:T1INV">IOI1:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:O1INV" title="IOI1:O1INV">IOI1:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:ICLK2INV" title="~IOI1:ICLK2INV">~IOI1:ICLK2INV</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:T2INV" title="IOI1:T2INV">IOI1:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:O2INV" title="IOI1:O2INV">IOI1:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:REVINV" title="~IOI1:REVINV">~IOI1:REVINV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:TFF_SR_EN" title="IOI1:TFF_SR_EN">IOI1:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:OFF_SR_EN" title="IOI1:OFF_SR_EN">IOI1:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IFF_SR_EN" title="IOI1:IFF_SR_EN">IOI1:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:I_DELAY_EN" title="IOI1:I_DELAY_EN">IOI1:I_DELAY_EN</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:TFF_REV_EN" title="IOI1:TFF_REV_EN">IOI1:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:OFF_REV_EN" title="IOI1:OFF_REV_EN">IOI1:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IFF_REV_EN" title="IOI1:IFF_REV_EN">IOI1:IFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[0]">IOI1:IDDRIN_MUX[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:I_TSBYPASS_EN" title="IOI1:I_TSBYPASS_EN">IOI1:I_TSBYPASS_EN</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:O1_DDRMUX" title="IOI0:O1_DDRMUX">IOI0:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IFF_TSBYPASS_EN" title="IOI1:IFF_TSBYPASS_EN">IOI1:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOI.S3A.L-IOI0:O2_DDRMUX" title="IOI0:O2_DDRMUX">IOI0:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[1]">IOI0:IDDRIN_MUX[1]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IFF_DELAY_EN" title="IOI1:IFF_DELAY_EN">IOI1:IFF_DELAY_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[0]">IOI1:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[1]">IOI1:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:DELAY_COMMON" title="~IOI0:DELAY_COMMON">~IOI0:DELAY_COMMON</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:DELAY_COMMON" title="~IOI1:DELAY_COMMON">~IOI1:DELAY_COMMON</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IFF_DELAY" title="~IOI1:IFF_DELAY[0]">~IOI1:IFF_DELAY[0]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:DELAY_VARIABLE" title="IOI0:DELAY_VARIABLE">IOI0:DELAY_VARIABLE</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:I_DELAY" title="~IOI0:I_DELAY[1]">~IOI0:I_DELAY[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:I_DELAY" title="~IOI0:I_DELAY[2]">~IOI0:I_DELAY[2]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IFF_DELAY" title="~IOI0:IFF_DELAY[0]">~IOI0:IFF_DELAY[0]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:I_DELAY" title="~IOI0:I_DELAY[0]">~IOI0:I_DELAY[0]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI0:IFF_DELAY" title="~IOI0:IFF_DELAY[1]">~IOI0:IFF_DELAY[1]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:I_DELAY" title="~IOI1:I_DELAY[0]">~IOI1:I_DELAY[0]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:I_DELAY" title="~IOI1:I_DELAY[1]">~IOI1:I_DELAY[1]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:I_DELAY" title="~IOI1:I_DELAY[2]">~IOI1:I_DELAY[2]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:DELAY_VARIABLE" title="IOI1:DELAY_VARIABLE">IOI1:DELAY_VARIABLE</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.L-IOI1:IFF_DELAY" title="~IOI1:IFF_DELAY[1]">~IOI1:IFF_DELAY[1]</a></td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:O2_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:O2_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O2_DDRMUX</th><th>[0, 0, 37]</th></tr>
<tr><th>IOI1:O2_DDRMUX</th><th>[0, 0, 2]</th></tr>
<tr><td>O2</td><td>0</td></tr>
<tr><td>ODDRIN2</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:TFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:TFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:TFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_REV_EN</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI1:TFF_REV_EN</th><th>[0, 0, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:TFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SR_EN</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI1:TFF_SR_EN</th><th>[0, 0, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:O1INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI0:O2INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI0:T1INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI0:T2INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:O1INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:O2INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:T1INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:T2INV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1INV</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:O2INV</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:T1INV</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:T2INV</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI1:O1INV</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:O2INV</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:T1INV</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:T2INV</th><th>[0, 0, 28]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:TFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:TFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:PCICE_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:PCICE_MUX</th><th>[0, 2, 0]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOI1:PCICE_MUX</th><th>[0, 2, 39]</th><th>[0, 1, 39]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCE</td><td>0</td><td>1</td></tr>
<tr><td>PCICE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:OFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:O1_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:O1_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1_DDRMUX</th><th>[0, 1, 35]</th></tr>
<tr><th>IOI1:O1_DDRMUX</th><th>[0, 1, 4]</th></tr>
<tr><td>O1</td><td>0</td></tr>
<tr><td>ODDRIN1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:OFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:OFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_REV_EN</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI1:OFF_REV_EN</th><th>[0, 1, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:OFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SR_EN</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI1:OFF_SR_EN</th><th>[0, 1, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:OFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:OFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:OFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:IFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:IFF1_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:IFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:IFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_REV_EN</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI1:IFF_REV_EN</th><th>[0, 2, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:IFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SR_EN</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI1:IFF_SR_EN</th><th>[0, 2, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:IFF_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:IFF2_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:IFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:IFF_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_EN</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI1:IFF_DELAY_EN</th><th>[0, 3, 38]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:IFF_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_TSBYPASS_EN</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_EN</th><th>[0, 3, 36]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:I_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_TSBYPASS_EN</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI1:I_TSBYPASS_EN</th><th>[0, 3, 32]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:IDDRIN_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IDDRIN_MUX</th><th>[0, 3, 21]</th><th>[0, 3, 37]</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI1:IDDRIN_MUX</th><th>[0, 3, 18]</th><th>[0, 3, 2]</th><th>[0, 3, 30]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IFFDMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IDDRIN1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IDDRIN2</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:I_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY_EN</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI1:I_DELAY_EN</th><th>[0, 3, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:ICEINV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI0:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI0:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI0:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI0:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI0:REVINV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI0:TCEINV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:ICEINV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:REVINV"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:TCEINV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:ICEINV</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:ICLK1INV</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:ICLK2INV</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:OTCLK1INV</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:OTCLK2INV</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:REVINV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:TCEINV</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI1:ICEINV</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:ICLK1INV</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:ICLK2INV</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:OTCLK1INV</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:OTCLK2INV</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:REVINV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:TCEINV</th><th>[0, 3, 22]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:DELAY_COMMON"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:DELAY_COMMON</th><th>[0, 3, 41]</th></tr>
<tr><th>IOI1:DELAY_COMMON</th><th>[0, 3, 42]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:IFF_DELAY"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY</th><th>[0, 3, 53]</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI1:IFF_DELAY</th><th>[0, 3, 58]</th><th>[0, 3, 47]</th></tr>
<tr><td>Inverted</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:DELAY_VARIABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:DELAY_VARIABLE</th><th>[0, 3, 48]</th></tr>
<tr><th>IOI1:DELAY_VARIABLE</th><th>[0, 3, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.L-IOI0:I_DELAY"></div>
<div id="bits-xc3s-IOI.S3A.L-IOI1:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY</th><th>[0, 3, 50]</th><th>[0, 3, 49]</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI1:I_DELAY</th><th>[0, 3, 56]</th><th>[0, 3, 55]</th><th>[0, 3, 54]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
</section>
<section id="ioi-s3a-r">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3A.R</span></code><a class="headerlink" href="#ioi-s3a-r" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[0]">IOI0:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[1]">IOI0:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IFF_DELAY_EN" title="IOI0:IFF_DELAY_EN">IOI0:IFF_DELAY_EN</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:O2_DDRMUX" title="IOI1:O2_DDRMUX">IOI1:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[1]">IOI1:IDDRIN_MUX[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IFF_TSBYPASS_EN" title="IOI0:IFF_TSBYPASS_EN">IOI0:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:O1_DDRMUX" title="IOI1:O1_DDRMUX">IOI1:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:I_TSBYPASS_EN" title="IOI0:I_TSBYPASS_EN">IOI0:I_TSBYPASS_EN</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[0]">IOI0:IDDRIN_MUX[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:TFF_REV_EN" title="IOI0:TFF_REV_EN">IOI0:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:OFF_REV_EN" title="IOI0:OFF_REV_EN">IOI0:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IFF_REV_EN" title="IOI0:IFF_REV_EN">IOI0:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:TFF_SR_EN" title="IOI0:TFF_SR_EN">IOI0:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:OFF_SR_EN" title="IOI0:OFF_SR_EN">IOI0:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IFF_SR_EN" title="IOI0:IFF_SR_EN">IOI0:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:I_DELAY_EN" title="IOI0:I_DELAY_EN">IOI0:I_DELAY_EN</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:T2INV" title="IOI0:T2INV">IOI0:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:O2INV" title="IOI0:O2INV">IOI0:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:REVINV" title="~IOI0:REVINV">~IOI0:REVINV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:T1INV" title="IOI0:T1INV">IOI0:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:O1INV" title="IOI0:O1INV">IOI0:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:ICLK2INV" title="~IOI0:ICLK2INV">~IOI0:ICLK2INV</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:ICLK1INV" title="~IOI0:ICLK1INV">~IOI0:ICLK1INV</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:ICEINV" title="~IOI0:ICEINV">~IOI0:ICEINV</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:OTCLK2INV" title="~IOI0:OTCLK2INV">~IOI0:OTCLK2INV</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:OTCLK1INV" title="~IOI0:OTCLK1INV">~IOI0:OTCLK1INV</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:TCEINV" title="~IOI0:TCEINV">~IOI0:TCEINV</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[2]">IOI1:IDDRIN_MUX[2]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[2]">IOI0:IDDRIN_MUX[2]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:TCEINV" title="~IOI1:TCEINV">~IOI1:TCEINV</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:OTCLK1INV" title="~IOI1:OTCLK1INV">~IOI1:OTCLK1INV</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:OTCLK2INV" title="~IOI1:OTCLK2INV">~IOI1:OTCLK2INV</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:ICEINV" title="~IOI1:ICEINV">~IOI1:ICEINV</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:ICLK1INV" title="~IOI1:ICLK1INV">~IOI1:ICLK1INV</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:T1INV" title="IOI1:T1INV">IOI1:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:O1INV" title="IOI1:O1INV">IOI1:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:ICLK2INV" title="~IOI1:ICLK2INV">~IOI1:ICLK2INV</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:T2INV" title="IOI1:T2INV">IOI1:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:O2INV" title="IOI1:O2INV">IOI1:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:REVINV" title="~IOI1:REVINV">~IOI1:REVINV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:TFF_SR_EN" title="IOI1:TFF_SR_EN">IOI1:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:OFF_SR_EN" title="IOI1:OFF_SR_EN">IOI1:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IFF_SR_EN" title="IOI1:IFF_SR_EN">IOI1:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:I_DELAY_EN" title="IOI1:I_DELAY_EN">IOI1:I_DELAY_EN</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:TFF_REV_EN" title="IOI1:TFF_REV_EN">IOI1:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:OFF_REV_EN" title="IOI1:OFF_REV_EN">IOI1:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IFF_REV_EN" title="IOI1:IFF_REV_EN">IOI1:IFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[0]">IOI1:IDDRIN_MUX[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:I_TSBYPASS_EN" title="IOI1:I_TSBYPASS_EN">IOI1:I_TSBYPASS_EN</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:O1_DDRMUX" title="IOI0:O1_DDRMUX">IOI0:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IFF_TSBYPASS_EN" title="IOI1:IFF_TSBYPASS_EN">IOI1:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOI.S3A.R-IOI0:O2_DDRMUX" title="IOI0:O2_DDRMUX">IOI0:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[1]">IOI0:IDDRIN_MUX[1]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IFF_DELAY_EN" title="IOI1:IFF_DELAY_EN">IOI1:IFF_DELAY_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[0]">IOI1:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[1]">IOI1:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:DELAY_COMMON" title="~IOI0:DELAY_COMMON">~IOI0:DELAY_COMMON</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:DELAY_COMMON" title="~IOI1:DELAY_COMMON">~IOI1:DELAY_COMMON</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IFF_DELAY" title="~IOI1:IFF_DELAY[0]">~IOI1:IFF_DELAY[0]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:DELAY_VARIABLE" title="IOI0:DELAY_VARIABLE">IOI0:DELAY_VARIABLE</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:I_DELAY" title="~IOI0:I_DELAY[1]">~IOI0:I_DELAY[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:I_DELAY" title="~IOI0:I_DELAY[2]">~IOI0:I_DELAY[2]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IFF_DELAY" title="~IOI0:IFF_DELAY[0]">~IOI0:IFF_DELAY[0]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:I_DELAY" title="~IOI0:I_DELAY[0]">~IOI0:I_DELAY[0]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI0:IFF_DELAY" title="~IOI0:IFF_DELAY[1]">~IOI0:IFF_DELAY[1]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:I_DELAY" title="~IOI1:I_DELAY[0]">~IOI1:I_DELAY[0]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:I_DELAY" title="~IOI1:I_DELAY[1]">~IOI1:I_DELAY[1]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:I_DELAY" title="~IOI1:I_DELAY[2]">~IOI1:I_DELAY[2]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:DELAY_VARIABLE" title="IOI1:DELAY_VARIABLE">IOI1:DELAY_VARIABLE</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.R-IOI1:IFF_DELAY" title="~IOI1:IFF_DELAY[1]">~IOI1:IFF_DELAY[1]</a></td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:O2_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:O2_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O2_DDRMUX</th><th>[0, 0, 37]</th></tr>
<tr><th>IOI1:O2_DDRMUX</th><th>[0, 0, 2]</th></tr>
<tr><td>O2</td><td>0</td></tr>
<tr><td>ODDRIN2</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:TFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:TFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:TFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_REV_EN</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI1:TFF_REV_EN</th><th>[0, 0, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:TFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SR_EN</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI1:TFF_SR_EN</th><th>[0, 0, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:O1INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI0:O2INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI0:T1INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI0:T2INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:O1INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:O2INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:T1INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:T2INV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1INV</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:O2INV</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:T1INV</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:T2INV</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI1:O1INV</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:O2INV</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:T1INV</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:T2INV</th><th>[0, 0, 28]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:TFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:TFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:PCICE_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:PCICE_MUX</th><th>[0, 2, 0]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOI1:PCICE_MUX</th><th>[0, 2, 39]</th><th>[0, 1, 39]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCE</td><td>0</td><td>1</td></tr>
<tr><td>PCICE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:OFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:O1_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:O1_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1_DDRMUX</th><th>[0, 1, 35]</th></tr>
<tr><th>IOI1:O1_DDRMUX</th><th>[0, 1, 4]</th></tr>
<tr><td>O1</td><td>0</td></tr>
<tr><td>ODDRIN1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:OFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:OFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_REV_EN</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI1:OFF_REV_EN</th><th>[0, 1, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:OFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SR_EN</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI1:OFF_SR_EN</th><th>[0, 1, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:OFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:OFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:OFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:IFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:IFF1_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:IFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:IFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_REV_EN</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI1:IFF_REV_EN</th><th>[0, 2, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:IFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SR_EN</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI1:IFF_SR_EN</th><th>[0, 2, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:IFF_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:IFF2_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:IFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:IFF_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_EN</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI1:IFF_DELAY_EN</th><th>[0, 3, 38]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:IFF_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_TSBYPASS_EN</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_EN</th><th>[0, 3, 36]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:I_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_TSBYPASS_EN</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI1:I_TSBYPASS_EN</th><th>[0, 3, 32]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:IDDRIN_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IDDRIN_MUX</th><th>[0, 3, 21]</th><th>[0, 3, 37]</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI1:IDDRIN_MUX</th><th>[0, 3, 18]</th><th>[0, 3, 2]</th><th>[0, 3, 30]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IFFDMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IDDRIN1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IDDRIN2</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:I_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY_EN</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI1:I_DELAY_EN</th><th>[0, 3, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:ICEINV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI0:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI0:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI0:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI0:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI0:REVINV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI0:TCEINV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:ICEINV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:REVINV"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:TCEINV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:ICEINV</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:ICLK1INV</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:ICLK2INV</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:OTCLK1INV</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:OTCLK2INV</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:REVINV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:TCEINV</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI1:ICEINV</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:ICLK1INV</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:ICLK2INV</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:OTCLK1INV</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:OTCLK2INV</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:REVINV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:TCEINV</th><th>[0, 3, 22]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:DELAY_COMMON"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:DELAY_COMMON</th><th>[0, 3, 41]</th></tr>
<tr><th>IOI1:DELAY_COMMON</th><th>[0, 3, 42]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:IFF_DELAY"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY</th><th>[0, 3, 53]</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI1:IFF_DELAY</th><th>[0, 3, 58]</th><th>[0, 3, 47]</th></tr>
<tr><td>Inverted</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:DELAY_VARIABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:DELAY_VARIABLE</th><th>[0, 3, 48]</th></tr>
<tr><th>IOI1:DELAY_VARIABLE</th><th>[0, 3, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.R-IOI0:I_DELAY"></div>
<div id="bits-xc3s-IOI.S3A.R-IOI1:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY</th><th>[0, 3, 50]</th><th>[0, 3, 49]</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI1:I_DELAY</th><th>[0, 3, 56]</th><th>[0, 3, 55]</th><th>[0, 3, 54]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
</section>
<section id="ioi-s3a-b">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3A.B</span></code><a class="headerlink" href="#ioi-s3a-b" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[0]">IOI0:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[1]">IOI0:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF_DELAY_EN" title="IOI0:IFF_DELAY_EN">IOI0:IFF_DELAY_EN</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:O2_DDRMUX" title="IOI1:O2_DDRMUX">IOI1:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[1]">IOI1:IDDRIN_MUX[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF_TSBYPASS_EN" title="IOI0:IFF_TSBYPASS_EN">IOI0:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:O1_DDRMUX" title="IOI1:O1_DDRMUX">IOI1:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:I_TSBYPASS_EN" title="IOI0:I_TSBYPASS_EN">IOI0:I_TSBYPASS_EN</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[0]">IOI0:IDDRIN_MUX[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF_REV_EN" title="IOI0:TFF_REV_EN">IOI0:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF_REV_EN" title="IOI0:OFF_REV_EN">IOI0:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF_REV_EN" title="IOI0:IFF_REV_EN">IOI0:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF_SR_EN" title="IOI0:TFF_SR_EN">IOI0:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF_SR_EN" title="IOI0:OFF_SR_EN">IOI0:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF_SR_EN" title="IOI0:IFF_SR_EN">IOI0:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:I_DELAY_EN" title="IOI0:I_DELAY_EN">IOI0:I_DELAY_EN</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:T2INV" title="IOI0:T2INV">IOI0:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:O2INV" title="IOI0:O2INV">IOI0:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:REVINV" title="~IOI0:REVINV">~IOI0:REVINV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:T1INV" title="IOI0:T1INV">IOI0:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:O1INV" title="IOI0:O1INV">IOI0:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:ICLK2INV" title="~IOI0:ICLK2INV">~IOI0:ICLK2INV</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:ICLK1INV" title="~IOI0:ICLK1INV">~IOI0:ICLK1INV</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:ICEINV" title="~IOI0:ICEINV">~IOI0:ICEINV</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OTCLK2INV" title="~IOI0:OTCLK2INV">~IOI0:OTCLK2INV</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OTCLK1INV" title="~IOI0:OTCLK1INV">~IOI0:OTCLK1INV</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TCEINV" title="~IOI0:TCEINV">~IOI0:TCEINV</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[2]">IOI1:IDDRIN_MUX[2]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[2]">IOI0:IDDRIN_MUX[2]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TCEINV" title="~IOI1:TCEINV">~IOI1:TCEINV</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OTCLK1INV" title="~IOI1:OTCLK1INV">~IOI1:OTCLK1INV</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OTCLK2INV" title="~IOI1:OTCLK2INV">~IOI1:OTCLK2INV</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:ICEINV" title="~IOI1:ICEINV">~IOI1:ICEINV</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:ICLK1INV" title="~IOI1:ICLK1INV">~IOI1:ICLK1INV</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:T1INV" title="IOI1:T1INV">IOI1:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:O1INV" title="IOI1:O1INV">IOI1:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:ICLK2INV" title="~IOI1:ICLK2INV">~IOI1:ICLK2INV</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:T2INV" title="IOI1:T2INV">IOI1:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:O2INV" title="IOI1:O2INV">IOI1:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:REVINV" title="~IOI1:REVINV">~IOI1:REVINV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF_SR_EN" title="IOI1:TFF_SR_EN">IOI1:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF_SR_EN" title="IOI1:OFF_SR_EN">IOI1:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF_SR_EN" title="IOI1:IFF_SR_EN">IOI1:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:I_DELAY_EN" title="IOI1:I_DELAY_EN">IOI1:I_DELAY_EN</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF_REV_EN" title="IOI1:TFF_REV_EN">IOI1:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF_REV_EN" title="IOI1:OFF_REV_EN">IOI1:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF_REV_EN" title="IOI1:IFF_REV_EN">IOI1:IFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[0]">IOI1:IDDRIN_MUX[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:I_TSBYPASS_EN" title="IOI1:I_TSBYPASS_EN">IOI1:I_TSBYPASS_EN</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:O1_DDRMUX" title="IOI0:O1_DDRMUX">IOI0:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF_TSBYPASS_EN" title="IOI1:IFF_TSBYPASS_EN">IOI1:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:O2_DDRMUX" title="IOI0:O2_DDRMUX">IOI0:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[1]">IOI0:IDDRIN_MUX[1]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF_DELAY_EN" title="IOI1:IFF_DELAY_EN">IOI1:IFF_DELAY_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[0]">IOI1:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[1]">IOI1:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[0]">IOI2:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[1]">IOI2:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF_DELAY_EN" title="IOI2:IFF_DELAY_EN">IOI2:IFF_DELAY_EN</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[1]">IOI2:IDDRIN_MUX[1]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF1_SRVAL" title="~IOI2:TFF1_SRVAL">~IOI2:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF1_SRVAL" title="~IOI2:OFF1_SRVAL">~IOI2:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF1_SRVAL" title="~IOI2:IFF1_SRVAL">~IOI2:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF_TSBYPASS_EN" title="IOI2:IFF_TSBYPASS_EN">IOI2:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TSBYPASS_MUX" title="IOI2:TSBYPASS_MUX">IOI2:TSBYPASS_MUX</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF2_SRVAL" title="~IOI2:TFF2_SRVAL">~IOI2:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF2_SRVAL" title="~IOI2:OFF2_SRVAL">~IOI2:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF1_INIT" title="~IOI2:IFF1_INIT">~IOI2:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:I_TSBYPASS_EN" title="IOI2:I_TSBYPASS_EN">IOI2:I_TSBYPASS_EN</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF_INIT" title="~IOI2:TFF_INIT">~IOI2:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF_INIT" title="~IOI2:OFF_INIT">~IOI2:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF_SYNC" title="IOI2:IFF_SYNC">IOI2:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[0]">IOI2:IDDRIN_MUX[0]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF_REV_EN" title="IOI2:TFF_REV_EN">IOI2:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF_REV_EN" title="IOI2:OFF_REV_EN">IOI2:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF_REV_EN" title="IOI2:IFF_REV_EN">IOI2:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF_SR_EN" title="IOI2:TFF_SR_EN">IOI2:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF_SR_EN" title="IOI2:OFF_SR_EN">IOI2:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF_SR_EN" title="IOI2:IFF_SR_EN">IOI2:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:I_DELAY_EN" title="IOI2:I_DELAY_EN">IOI2:I_DELAY_EN</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:T2INV" title="IOI2:T2INV">IOI2:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:O2INV" title="IOI2:O2INV">IOI2:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF_LATCH" title="IOI2:IFF_LATCH">IOI2:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:REVINV" title="~IOI2:REVINV">~IOI2:REVINV</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:T1INV" title="IOI2:T1INV">IOI2:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:O1INV" title="IOI2:O1INV">IOI2:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF2_INIT" title="~IOI2:IFF2_INIT">~IOI2:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:ICLK2INV" title="~IOI2:ICLK2INV">~IOI2:ICLK2INV</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF_SYNC" title="IOI2:TFF_SYNC">IOI2:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF_SYNC" title="IOI2:OFF_SYNC">IOI2:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:ICLK1INV" title="~IOI2:ICLK1INV">~IOI2:ICLK1INV</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TMUX" title="IOI2:TMUX[1]">IOI2:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OMUX" title="IOI2:OMUX[1]">IOI2:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:ICEINV" title="~IOI2:ICEINV">~IOI2:ICEINV</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TMUX" title="IOI2:TMUX[3]">IOI2:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OMUX" title="IOI2:OMUX[3]">IOI2:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OTCLK2INV" title="~IOI2:OTCLK2INV">~IOI2:OTCLK2INV</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TMUX" title="IOI2:TMUX[0]">IOI2:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OMUX" title="IOI2:OMUX[0]">IOI2:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF2_SRVAL" title="~IOI2:IFF2_SRVAL">~IOI2:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OTCLK1INV" title="~IOI2:OTCLK1INV">~IOI2:OTCLK1INV</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF1_LATCH" title="IOI2:TFF1_LATCH">IOI2:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF1_LATCH" title="IOI2:OFF1_LATCH">IOI2:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TCEINV" title="~IOI2:TCEINV">~IOI2:TCEINV</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF2_LATCH" title="IOI2:TFF2_LATCH">IOI2:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF2_LATCH" title="IOI2:OFF2_LATCH">IOI2:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[2]">IOI2:IDDRIN_MUX[2]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TMUX" title="IOI2:TMUX[2]">IOI2:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OMUX" title="IOI2:OMUX[2]">IOI2:OMUX[2]</a></td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:O2_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:O2_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O2_DDRMUX</th><th>[0, 0, 37]</th></tr>
<tr><th>IOI1:O2_DDRMUX</th><th>[0, 0, 2]</th></tr>
<tr><td>O2</td><td>0</td></tr>
<tr><td>ODDRIN2</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><th>IOI2:TFF1_SRVAL</th><th>[0, 0, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><th>IOI2:TFF2_SRVAL</th><th>[0, 0, 45]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><th>IOI2:TFF_INIT</th><th>[0, 0, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_REV_EN</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI1:TFF_REV_EN</th><th>[0, 0, 30]</th></tr>
<tr><th>IOI2:TFF_REV_EN</th><th>[0, 0, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SR_EN</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI1:TFF_SR_EN</th><th>[0, 0, 29]</th></tr>
<tr><th>IOI2:TFF_SR_EN</th><th>[0, 0, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:O1INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:O2INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:T1INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:T2INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:O1INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:O2INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:T1INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:T2INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:O1INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:O2INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:T1INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:T2INV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1INV</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:O2INV</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:T1INV</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:T2INV</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI1:O1INV</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:O2INV</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:T1INV</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:T2INV</th><th>[0, 0, 28]</th></tr>
<tr><th>IOI2:O1INV</th><th>[0, 1, 52]</th></tr>
<tr><th>IOI2:O2INV</th><th>[0, 1, 51]</th></tr>
<tr><th>IOI2:T1INV</th><th>[0, 0, 52]</th></tr>
<tr><th>IOI2:T2INV</th><th>[0, 0, 51]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><th>IOI2:TFF_SYNC</th><th>[0, 0, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TMUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><th>IOI2:TMUX</th><th>[0, 0, 55]</th><th>[0, 0, 59]</th><th>[0, 0, 54]</th><th>[0, 0, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><th>IOI2:TFF1_LATCH</th><th>[0, 0, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><th>IOI2:TFF2_LATCH</th><th>[0, 0, 58]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:PCICE_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:PCICE_MUX</th><th>[0, 2, 0]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOI1:PCICE_MUX</th><th>[0, 2, 39]</th><th>[0, 1, 39]</th></tr>
<tr><th>IOI2:PCICE_MUX</th><th>[0, 2, 40]</th><th>[0, 1, 40]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCE</td><td>0</td><td>1</td></tr>
<tr><td>PCICE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><th>IOI2:OFF1_SRVAL</th><th>[0, 1, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:O1_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:O1_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1_DDRMUX</th><th>[0, 1, 35]</th></tr>
<tr><th>IOI1:O1_DDRMUX</th><th>[0, 1, 4]</th></tr>
<tr><td>O1</td><td>0</td></tr>
<tr><td>ODDRIN1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><th>IOI2:OFF2_SRVAL</th><th>[0, 1, 45]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><th>IOI2:OFF_INIT</th><th>[0, 1, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_REV_EN</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI1:OFF_REV_EN</th><th>[0, 1, 30]</th></tr>
<tr><th>IOI2:OFF_REV_EN</th><th>[0, 1, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SR_EN</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI1:OFF_SR_EN</th><th>[0, 1, 29]</th></tr>
<tr><th>IOI2:OFF_SR_EN</th><th>[0, 1, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><th>IOI2:OFF_SYNC</th><th>[0, 1, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OMUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><th>IOI2:OMUX</th><th>[0, 1, 55]</th><th>[0, 1, 59]</th><th>[0, 1, 54]</th><th>[0, 1, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><th>IOI2:OFF1_LATCH</th><th>[0, 1, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><th>IOI2:OFF2_LATCH</th><th>[0, 1, 58]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><th>IOI2:IFF1_SRVAL</th><th>[0, 2, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF1_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><th>IOI2:IFF1_INIT</th><th>[0, 2, 47]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><th>IOI2:IFF_SYNC</th><th>[0, 2, 48]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_REV_EN</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI1:IFF_REV_EN</th><th>[0, 2, 30]</th></tr>
<tr><th>IOI2:IFF_REV_EN</th><th>[0, 2, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SR_EN</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI1:IFF_SR_EN</th><th>[0, 2, 29]</th></tr>
<tr><th>IOI2:IFF_SR_EN</th><th>[0, 2, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><th>IOI2:IFF_LATCH</th><th>[0, 2, 51]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF2_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><th>IOI2:IFF2_INIT</th><th>[0, 2, 52]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><th>IOI2:IFF2_SRVAL</th><th>[0, 2, 56]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_EN</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI1:IFF_DELAY_EN</th><th>[0, 3, 38]</th></tr>
<tr><th>IOI2:IFF_DELAY_EN</th><th>[0, 3, 41]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_TSBYPASS_EN</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_EN</th><th>[0, 3, 36]</th></tr>
<tr><th>IOI2:IFF_TSBYPASS_EN</th><th>[0, 3, 43]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><th>IOI2:TSBYPASS_MUX</th><th>[0, 3, 44]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:I_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_TSBYPASS_EN</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI1:I_TSBYPASS_EN</th><th>[0, 3, 32]</th></tr>
<tr><th>IOI2:I_TSBYPASS_EN</th><th>[0, 3, 47]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IDDRIN_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IDDRIN_MUX</th><th>[0, 3, 21]</th><th>[0, 3, 37]</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI1:IDDRIN_MUX</th><th>[0, 3, 18]</th><th>[0, 3, 2]</th><th>[0, 3, 30]</th></tr>
<tr><th>IOI2:IDDRIN_MUX</th><th>[0, 3, 58]</th><th>[0, 3, 42]</th><th>[0, 3, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IFFDMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IDDRIN1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IDDRIN2</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:I_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY_EN</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI1:I_DELAY_EN</th><th>[0, 3, 29]</th></tr>
<tr><th>IOI2:I_DELAY_EN</th><th>[0, 3, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:ICEINV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:REVINV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TCEINV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:ICEINV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:REVINV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TCEINV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:ICEINV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:REVINV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TCEINV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:ICEINV</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:ICLK1INV</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:ICLK2INV</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:OTCLK1INV</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:OTCLK2INV</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:REVINV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:TCEINV</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI1:ICEINV</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:ICLK1INV</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:ICLK2INV</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:OTCLK1INV</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:OTCLK2INV</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:REVINV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:TCEINV</th><th>[0, 3, 22]</th></tr>
<tr><th>IOI2:ICEINV</th><th>[0, 3, 54]</th></tr>
<tr><th>IOI2:ICLK1INV</th><th>[0, 3, 53]</th></tr>
<tr><th>IOI2:ICLK2INV</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI2:OTCLK1INV</th><th>[0, 3, 56]</th></tr>
<tr><th>IOI2:OTCLK2INV</th><th>[0, 3, 55]</th></tr>
<tr><th>IOI2:REVINV</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI2:TCEINV</th><th>[0, 3, 57]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
</section>
<section id="ioi-s3a-t">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3A.T</span></code><a class="headerlink" href="#ioi-s3a-t" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[0]">IOI0:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[1]">IOI0:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF_DELAY_EN" title="IOI0:IFF_DELAY_EN">IOI0:IFF_DELAY_EN</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:O2_DDRMUX" title="IOI1:O2_DDRMUX">IOI1:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[1]">IOI1:IDDRIN_MUX[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF_TSBYPASS_EN" title="IOI0:IFF_TSBYPASS_EN">IOI0:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:O1_DDRMUX" title="IOI1:O1_DDRMUX">IOI1:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:I_TSBYPASS_EN" title="IOI0:I_TSBYPASS_EN">IOI0:I_TSBYPASS_EN</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[0]">IOI0:IDDRIN_MUX[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF_REV_EN" title="IOI0:TFF_REV_EN">IOI0:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF_REV_EN" title="IOI0:OFF_REV_EN">IOI0:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF_REV_EN" title="IOI0:IFF_REV_EN">IOI0:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF_SR_EN" title="IOI0:TFF_SR_EN">IOI0:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF_SR_EN" title="IOI0:OFF_SR_EN">IOI0:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF_SR_EN" title="IOI0:IFF_SR_EN">IOI0:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:I_DELAY_EN" title="IOI0:I_DELAY_EN">IOI0:I_DELAY_EN</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:T2INV" title="IOI0:T2INV">IOI0:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:O2INV" title="IOI0:O2INV">IOI0:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:REVINV" title="~IOI0:REVINV">~IOI0:REVINV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:T1INV" title="IOI0:T1INV">IOI0:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:O1INV" title="IOI0:O1INV">IOI0:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:ICLK2INV" title="~IOI0:ICLK2INV">~IOI0:ICLK2INV</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:ICLK1INV" title="~IOI0:ICLK1INV">~IOI0:ICLK1INV</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:ICEINV" title="~IOI0:ICEINV">~IOI0:ICEINV</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OTCLK2INV" title="~IOI0:OTCLK2INV">~IOI0:OTCLK2INV</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OTCLK1INV" title="~IOI0:OTCLK1INV">~IOI0:OTCLK1INV</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TCEINV" title="~IOI0:TCEINV">~IOI0:TCEINV</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[2]">IOI1:IDDRIN_MUX[2]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[2]">IOI0:IDDRIN_MUX[2]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TCEINV" title="~IOI1:TCEINV">~IOI1:TCEINV</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OTCLK1INV" title="~IOI1:OTCLK1INV">~IOI1:OTCLK1INV</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OTCLK2INV" title="~IOI1:OTCLK2INV">~IOI1:OTCLK2INV</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:ICEINV" title="~IOI1:ICEINV">~IOI1:ICEINV</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:ICLK1INV" title="~IOI1:ICLK1INV">~IOI1:ICLK1INV</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:T1INV" title="IOI1:T1INV">IOI1:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:O1INV" title="IOI1:O1INV">IOI1:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:ICLK2INV" title="~IOI1:ICLK2INV">~IOI1:ICLK2INV</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:T2INV" title="IOI1:T2INV">IOI1:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:O2INV" title="IOI1:O2INV">IOI1:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:REVINV" title="~IOI1:REVINV">~IOI1:REVINV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF_SR_EN" title="IOI1:TFF_SR_EN">IOI1:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF_SR_EN" title="IOI1:OFF_SR_EN">IOI1:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF_SR_EN" title="IOI1:IFF_SR_EN">IOI1:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:I_DELAY_EN" title="IOI1:I_DELAY_EN">IOI1:I_DELAY_EN</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF_REV_EN" title="IOI1:TFF_REV_EN">IOI1:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF_REV_EN" title="IOI1:OFF_REV_EN">IOI1:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF_REV_EN" title="IOI1:IFF_REV_EN">IOI1:IFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[0]">IOI1:IDDRIN_MUX[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:I_TSBYPASS_EN" title="IOI1:I_TSBYPASS_EN">IOI1:I_TSBYPASS_EN</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:O1_DDRMUX" title="IOI0:O1_DDRMUX">IOI0:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF_TSBYPASS_EN" title="IOI1:IFF_TSBYPASS_EN">IOI1:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:O2_DDRMUX" title="IOI0:O2_DDRMUX">IOI0:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[1]">IOI0:IDDRIN_MUX[1]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF_DELAY_EN" title="IOI1:IFF_DELAY_EN">IOI1:IFF_DELAY_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[0]">IOI1:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[1]">IOI1:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[0]">IOI2:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[1]">IOI2:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF_DELAY_EN" title="IOI2:IFF_DELAY_EN">IOI2:IFF_DELAY_EN</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[1]">IOI2:IDDRIN_MUX[1]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF1_SRVAL" title="~IOI2:TFF1_SRVAL">~IOI2:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF1_SRVAL" title="~IOI2:OFF1_SRVAL">~IOI2:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF1_SRVAL" title="~IOI2:IFF1_SRVAL">~IOI2:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF_TSBYPASS_EN" title="IOI2:IFF_TSBYPASS_EN">IOI2:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TSBYPASS_MUX" title="IOI2:TSBYPASS_MUX">IOI2:TSBYPASS_MUX</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF2_SRVAL" title="~IOI2:TFF2_SRVAL">~IOI2:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF2_SRVAL" title="~IOI2:OFF2_SRVAL">~IOI2:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF1_INIT" title="~IOI2:IFF1_INIT">~IOI2:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:I_TSBYPASS_EN" title="IOI2:I_TSBYPASS_EN">IOI2:I_TSBYPASS_EN</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF_INIT" title="~IOI2:TFF_INIT">~IOI2:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF_INIT" title="~IOI2:OFF_INIT">~IOI2:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF_SYNC" title="IOI2:IFF_SYNC">IOI2:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[0]">IOI2:IDDRIN_MUX[0]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF_REV_EN" title="IOI2:TFF_REV_EN">IOI2:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF_REV_EN" title="IOI2:OFF_REV_EN">IOI2:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF_REV_EN" title="IOI2:IFF_REV_EN">IOI2:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF_SR_EN" title="IOI2:TFF_SR_EN">IOI2:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF_SR_EN" title="IOI2:OFF_SR_EN">IOI2:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF_SR_EN" title="IOI2:IFF_SR_EN">IOI2:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:I_DELAY_EN" title="IOI2:I_DELAY_EN">IOI2:I_DELAY_EN</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:T2INV" title="IOI2:T2INV">IOI2:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:O2INV" title="IOI2:O2INV">IOI2:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF_LATCH" title="IOI2:IFF_LATCH">IOI2:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:REVINV" title="~IOI2:REVINV">~IOI2:REVINV</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:T1INV" title="IOI2:T1INV">IOI2:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:O1INV" title="IOI2:O1INV">IOI2:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF2_INIT" title="~IOI2:IFF2_INIT">~IOI2:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:ICLK2INV" title="~IOI2:ICLK2INV">~IOI2:ICLK2INV</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF_SYNC" title="IOI2:TFF_SYNC">IOI2:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF_SYNC" title="IOI2:OFF_SYNC">IOI2:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:ICLK1INV" title="~IOI2:ICLK1INV">~IOI2:ICLK1INV</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TMUX" title="IOI2:TMUX[1]">IOI2:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OMUX" title="IOI2:OMUX[1]">IOI2:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:ICEINV" title="~IOI2:ICEINV">~IOI2:ICEINV</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TMUX" title="IOI2:TMUX[3]">IOI2:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OMUX" title="IOI2:OMUX[3]">IOI2:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OTCLK2INV" title="~IOI2:OTCLK2INV">~IOI2:OTCLK2INV</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TMUX" title="IOI2:TMUX[0]">IOI2:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OMUX" title="IOI2:OMUX[0]">IOI2:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF2_SRVAL" title="~IOI2:IFF2_SRVAL">~IOI2:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OTCLK1INV" title="~IOI2:OTCLK1INV">~IOI2:OTCLK1INV</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF1_LATCH" title="IOI2:TFF1_LATCH">IOI2:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF1_LATCH" title="IOI2:OFF1_LATCH">IOI2:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TCEINV" title="~IOI2:TCEINV">~IOI2:TCEINV</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF2_LATCH" title="IOI2:TFF2_LATCH">IOI2:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF2_LATCH" title="IOI2:OFF2_LATCH">IOI2:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[2]">IOI2:IDDRIN_MUX[2]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TMUX" title="IOI2:TMUX[2]">IOI2:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OMUX" title="IOI2:OMUX[2]">IOI2:OMUX[2]</a></td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:O2_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:O2_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O2_DDRMUX</th><th>[0, 0, 37]</th></tr>
<tr><th>IOI1:O2_DDRMUX</th><th>[0, 0, 2]</th></tr>
<tr><td>O2</td><td>0</td></tr>
<tr><td>ODDRIN2</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><th>IOI2:TFF1_SRVAL</th><th>[0, 0, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><th>IOI2:TFF2_SRVAL</th><th>[0, 0, 45]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><th>IOI2:TFF_INIT</th><th>[0, 0, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_REV_EN</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI1:TFF_REV_EN</th><th>[0, 0, 30]</th></tr>
<tr><th>IOI2:TFF_REV_EN</th><th>[0, 0, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SR_EN</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI1:TFF_SR_EN</th><th>[0, 0, 29]</th></tr>
<tr><th>IOI2:TFF_SR_EN</th><th>[0, 0, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:O1INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:O2INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:T1INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:T2INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:O1INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:O2INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:T1INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:T2INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:O1INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:O2INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:T1INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:T2INV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1INV</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:O2INV</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:T1INV</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:T2INV</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI1:O1INV</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:O2INV</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:T1INV</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:T2INV</th><th>[0, 0, 28]</th></tr>
<tr><th>IOI2:O1INV</th><th>[0, 1, 52]</th></tr>
<tr><th>IOI2:O2INV</th><th>[0, 1, 51]</th></tr>
<tr><th>IOI2:T1INV</th><th>[0, 0, 52]</th></tr>
<tr><th>IOI2:T2INV</th><th>[0, 0, 51]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><th>IOI2:TFF_SYNC</th><th>[0, 0, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TMUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><th>IOI2:TMUX</th><th>[0, 0, 55]</th><th>[0, 0, 59]</th><th>[0, 0, 54]</th><th>[0, 0, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><th>IOI2:TFF1_LATCH</th><th>[0, 0, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><th>IOI2:TFF2_LATCH</th><th>[0, 0, 58]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:PCICE_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:PCICE_MUX</th><th>[0, 2, 0]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOI1:PCICE_MUX</th><th>[0, 2, 39]</th><th>[0, 1, 39]</th></tr>
<tr><th>IOI2:PCICE_MUX</th><th>[0, 2, 40]</th><th>[0, 1, 40]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCE</td><td>0</td><td>1</td></tr>
<tr><td>PCICE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><th>IOI2:OFF1_SRVAL</th><th>[0, 1, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:O1_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:O1_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1_DDRMUX</th><th>[0, 1, 35]</th></tr>
<tr><th>IOI1:O1_DDRMUX</th><th>[0, 1, 4]</th></tr>
<tr><td>O1</td><td>0</td></tr>
<tr><td>ODDRIN1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><th>IOI2:OFF2_SRVAL</th><th>[0, 1, 45]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><th>IOI2:OFF_INIT</th><th>[0, 1, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_REV_EN</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI1:OFF_REV_EN</th><th>[0, 1, 30]</th></tr>
<tr><th>IOI2:OFF_REV_EN</th><th>[0, 1, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SR_EN</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI1:OFF_SR_EN</th><th>[0, 1, 29]</th></tr>
<tr><th>IOI2:OFF_SR_EN</th><th>[0, 1, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><th>IOI2:OFF_SYNC</th><th>[0, 1, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OMUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><th>IOI2:OMUX</th><th>[0, 1, 55]</th><th>[0, 1, 59]</th><th>[0, 1, 54]</th><th>[0, 1, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><th>IOI2:OFF1_LATCH</th><th>[0, 1, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><th>IOI2:OFF2_LATCH</th><th>[0, 1, 58]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><th>IOI2:IFF1_SRVAL</th><th>[0, 2, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF1_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><th>IOI2:IFF1_INIT</th><th>[0, 2, 47]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><th>IOI2:IFF_SYNC</th><th>[0, 2, 48]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_REV_EN</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI1:IFF_REV_EN</th><th>[0, 2, 30]</th></tr>
<tr><th>IOI2:IFF_REV_EN</th><th>[0, 2, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SR_EN</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI1:IFF_SR_EN</th><th>[0, 2, 29]</th></tr>
<tr><th>IOI2:IFF_SR_EN</th><th>[0, 2, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><th>IOI2:IFF_LATCH</th><th>[0, 2, 51]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF2_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><th>IOI2:IFF2_INIT</th><th>[0, 2, 52]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><th>IOI2:IFF2_SRVAL</th><th>[0, 2, 56]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_EN</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI1:IFF_DELAY_EN</th><th>[0, 3, 38]</th></tr>
<tr><th>IOI2:IFF_DELAY_EN</th><th>[0, 3, 41]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_TSBYPASS_EN</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_EN</th><th>[0, 3, 36]</th></tr>
<tr><th>IOI2:IFF_TSBYPASS_EN</th><th>[0, 3, 43]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><th>IOI2:TSBYPASS_MUX</th><th>[0, 3, 44]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:I_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_TSBYPASS_EN</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI1:I_TSBYPASS_EN</th><th>[0, 3, 32]</th></tr>
<tr><th>IOI2:I_TSBYPASS_EN</th><th>[0, 3, 47]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IDDRIN_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IDDRIN_MUX</th><th>[0, 3, 21]</th><th>[0, 3, 37]</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI1:IDDRIN_MUX</th><th>[0, 3, 18]</th><th>[0, 3, 2]</th><th>[0, 3, 30]</th></tr>
<tr><th>IOI2:IDDRIN_MUX</th><th>[0, 3, 58]</th><th>[0, 3, 42]</th><th>[0, 3, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IFFDMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IDDRIN1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IDDRIN2</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:I_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY_EN</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI1:I_DELAY_EN</th><th>[0, 3, 29]</th></tr>
<tr><th>IOI2:I_DELAY_EN</th><th>[0, 3, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:ICEINV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:REVINV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TCEINV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:ICEINV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:REVINV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TCEINV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:ICEINV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:REVINV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TCEINV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:ICEINV</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:ICLK1INV</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:ICLK2INV</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:OTCLK1INV</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:OTCLK2INV</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:REVINV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:TCEINV</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI1:ICEINV</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:ICLK1INV</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:ICLK2INV</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:OTCLK1INV</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:OTCLK2INV</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:REVINV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:TCEINV</th><th>[0, 3, 22]</th></tr>
<tr><th>IOI2:ICEINV</th><th>[0, 3, 54]</th></tr>
<tr><th>IOI2:ICLK1INV</th><th>[0, 3, 53]</th></tr>
<tr><th>IOI2:ICLK2INV</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI2:OTCLK1INV</th><th>[0, 3, 56]</th></tr>
<tr><th>IOI2:OTCLK2INV</th><th>[0, 3, 55]</th></tr>
<tr><th>IOI2:REVINV</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI2:TCEINV</th><th>[0, 3, 57]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
</section>
<section id="ioi-s3adsp-l">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3ADSP.L</span></code><a class="headerlink" href="#ioi-s3adsp-l" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[0]">IOI0:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[1]">IOI0:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_DELAY_EN" title="IOI0:IFF_DELAY_EN">IOI0:IFF_DELAY_EN</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:O2_DDRMUX" title="IOI1:O2_DDRMUX">IOI1:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[1]">IOI1:IDDRIN_MUX[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_TSBYPASS_EN" title="IOI0:IFF_TSBYPASS_EN">IOI0:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:O1_DDRMUX" title="IOI1:O1_DDRMUX">IOI1:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:I_TSBYPASS_EN" title="IOI0:I_TSBYPASS_EN">IOI0:I_TSBYPASS_EN</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[0]">IOI0:IDDRIN_MUX[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:TFF_REV_EN" title="IOI0:TFF_REV_EN">IOI0:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:OFF_REV_EN" title="IOI0:OFF_REV_EN">IOI0:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_REV_EN" title="IOI0:IFF_REV_EN">IOI0:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:TFF_SR_EN" title="IOI0:TFF_SR_EN">IOI0:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:OFF_SR_EN" title="IOI0:OFF_SR_EN">IOI0:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_SR_EN" title="IOI0:IFF_SR_EN">IOI0:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:I_DELAY_EN" title="IOI0:I_DELAY_EN">IOI0:I_DELAY_EN</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:T2INV" title="IOI0:T2INV">IOI0:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:O2INV" title="IOI0:O2INV">IOI0:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:REVINV" title="~IOI0:REVINV">~IOI0:REVINV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:T1INV" title="IOI0:T1INV">IOI0:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:O1INV" title="IOI0:O1INV">IOI0:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:ICLK2INV" title="~IOI0:ICLK2INV">~IOI0:ICLK2INV</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:ICLK1INV" title="~IOI0:ICLK1INV">~IOI0:ICLK1INV</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:ICEINV" title="~IOI0:ICEINV">~IOI0:ICEINV</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:OTCLK2INV" title="~IOI0:OTCLK2INV">~IOI0:OTCLK2INV</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:OTCLK1INV" title="~IOI0:OTCLK1INV">~IOI0:OTCLK1INV</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:TCEINV" title="~IOI0:TCEINV">~IOI0:TCEINV</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[2]">IOI1:IDDRIN_MUX[2]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[2]">IOI0:IDDRIN_MUX[2]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:TCEINV" title="~IOI1:TCEINV">~IOI1:TCEINV</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:OTCLK1INV" title="~IOI1:OTCLK1INV">~IOI1:OTCLK1INV</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:OTCLK2INV" title="~IOI1:OTCLK2INV">~IOI1:OTCLK2INV</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:ICEINV" title="~IOI1:ICEINV">~IOI1:ICEINV</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:ICLK1INV" title="~IOI1:ICLK1INV">~IOI1:ICLK1INV</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:T1INV" title="IOI1:T1INV">IOI1:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:O1INV" title="IOI1:O1INV">IOI1:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:ICLK2INV" title="~IOI1:ICLK2INV">~IOI1:ICLK2INV</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:T2INV" title="IOI1:T2INV">IOI1:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:O2INV" title="IOI1:O2INV">IOI1:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:REVINV" title="~IOI1:REVINV">~IOI1:REVINV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:TFF_SR_EN" title="IOI1:TFF_SR_EN">IOI1:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:OFF_SR_EN" title="IOI1:OFF_SR_EN">IOI1:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_SR_EN" title="IOI1:IFF_SR_EN">IOI1:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:I_DELAY_EN" title="IOI1:I_DELAY_EN">IOI1:I_DELAY_EN</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:TFF_REV_EN" title="IOI1:TFF_REV_EN">IOI1:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:OFF_REV_EN" title="IOI1:OFF_REV_EN">IOI1:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_REV_EN" title="IOI1:IFF_REV_EN">IOI1:IFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[0]">IOI1:IDDRIN_MUX[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:I_TSBYPASS_EN" title="IOI1:I_TSBYPASS_EN">IOI1:I_TSBYPASS_EN</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:O1_DDRMUX" title="IOI0:O1_DDRMUX">IOI0:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_TSBYPASS_EN" title="IOI1:IFF_TSBYPASS_EN">IOI1:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:O2_DDRMUX" title="IOI0:O2_DDRMUX">IOI0:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[1]">IOI0:IDDRIN_MUX[1]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_DELAY_EN" title="IOI1:IFF_DELAY_EN">IOI1:IFF_DELAY_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[0]">IOI1:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[1]">IOI1:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:DELAY_COMMON" title="~IOI0:DELAY_COMMON">~IOI0:DELAY_COMMON</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:DELAY_COMMON" title="~IOI1:DELAY_COMMON">~IOI1:DELAY_COMMON</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_DELAY" title="~IOI1:IFF_DELAY[0]">~IOI1:IFF_DELAY[0]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:DELAY_VARIABLE" title="IOI0:DELAY_VARIABLE">IOI0:DELAY_VARIABLE</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:I_DELAY" title="~IOI0:I_DELAY[1]">~IOI0:I_DELAY[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:I_DELAY" title="~IOI0:I_DELAY[2]">~IOI0:I_DELAY[2]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_DELAY" title="~IOI0:IFF_DELAY[0]">~IOI0:IFF_DELAY[0]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:I_DELAY" title="~IOI0:I_DELAY[0]">~IOI0:I_DELAY[0]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_DELAY" title="~IOI0:IFF_DELAY[1]">~IOI0:IFF_DELAY[1]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:I_DELAY" title="~IOI1:I_DELAY[0]">~IOI1:I_DELAY[0]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:I_DELAY" title="~IOI1:I_DELAY[1]">~IOI1:I_DELAY[1]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:I_DELAY" title="~IOI1:I_DELAY[2]">~IOI1:I_DELAY[2]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:DELAY_VARIABLE" title="IOI1:DELAY_VARIABLE">IOI1:DELAY_VARIABLE</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_DELAY" title="~IOI1:IFF_DELAY[1]">~IOI1:IFF_DELAY[1]</a></td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:O2_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:O2_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O2_DDRMUX</th><th>[0, 0, 37]</th></tr>
<tr><th>IOI1:O2_DDRMUX</th><th>[0, 0, 2]</th></tr>
<tr><td>O2</td><td>0</td></tr>
<tr><td>ODDRIN2</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:TFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:TFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:TFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_REV_EN</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI1:TFF_REV_EN</th><th>[0, 0, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:TFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SR_EN</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI1:TFF_SR_EN</th><th>[0, 0, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:O1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:O2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:T1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:T2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:O1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:O2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:T1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:T2INV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1INV</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:O2INV</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:T1INV</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:T2INV</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI1:O1INV</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:O2INV</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:T1INV</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:T2INV</th><th>[0, 0, 28]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:TFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:TFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:PCICE_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:PCICE_MUX</th><th>[0, 2, 0]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOI1:PCICE_MUX</th><th>[0, 2, 39]</th><th>[0, 1, 39]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCE</td><td>0</td><td>1</td></tr>
<tr><td>PCICE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:OFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:O1_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:O1_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1_DDRMUX</th><th>[0, 1, 35]</th></tr>
<tr><th>IOI1:O1_DDRMUX</th><th>[0, 1, 4]</th></tr>
<tr><td>O1</td><td>0</td></tr>
<tr><td>ODDRIN1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:OFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:OFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_REV_EN</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI1:OFF_REV_EN</th><th>[0, 1, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:OFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SR_EN</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI1:OFF_SR_EN</th><th>[0, 1, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:OFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:OFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:OFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:IFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:IFF1_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_REV_EN</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI1:IFF_REV_EN</th><th>[0, 2, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SR_EN</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI1:IFF_SR_EN</th><th>[0, 2, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:IFF2_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:IFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_EN</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI1:IFF_DELAY_EN</th><th>[0, 3, 38]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_TSBYPASS_EN</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_EN</th><th>[0, 3, 36]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:I_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_TSBYPASS_EN</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI1:I_TSBYPASS_EN</th><th>[0, 3, 32]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:IDDRIN_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IDDRIN_MUX</th><th>[0, 3, 21]</th><th>[0, 3, 37]</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI1:IDDRIN_MUX</th><th>[0, 3, 18]</th><th>[0, 3, 2]</th><th>[0, 3, 30]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IFFDMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IDDRIN1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IDDRIN2</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:I_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY_EN</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI1:I_DELAY_EN</th><th>[0, 3, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:ICEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:REVINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:TCEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:ICEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:REVINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:TCEINV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:ICEINV</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:ICLK1INV</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:ICLK2INV</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:OTCLK1INV</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:OTCLK2INV</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:REVINV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:TCEINV</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI1:ICEINV</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:ICLK1INV</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:ICLK2INV</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:OTCLK1INV</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:OTCLK2INV</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:REVINV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:TCEINV</th><th>[0, 3, 22]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:DELAY_COMMON"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:DELAY_COMMON</th><th>[0, 3, 41]</th></tr>
<tr><th>IOI1:DELAY_COMMON</th><th>[0, 3, 42]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:IFF_DELAY"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY</th><th>[0, 3, 53]</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI1:IFF_DELAY</th><th>[0, 3, 58]</th><th>[0, 3, 47]</th></tr>
<tr><td>Inverted</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:DELAY_VARIABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:DELAY_VARIABLE</th><th>[0, 3, 48]</th></tr>
<tr><th>IOI1:DELAY_VARIABLE</th><th>[0, 3, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI0:I_DELAY"></div>
<div id="bits-xc3s-IOI.S3ADSP.L-IOI1:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY</th><th>[0, 3, 50]</th><th>[0, 3, 49]</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI1:I_DELAY</th><th>[0, 3, 56]</th><th>[0, 3, 55]</th><th>[0, 3, 54]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
</section>
<section id="ioi-s3adsp-r">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3ADSP.R</span></code><a class="headerlink" href="#ioi-s3adsp-r" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[0]">IOI0:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[1]">IOI0:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_DELAY_EN" title="IOI0:IFF_DELAY_EN">IOI0:IFF_DELAY_EN</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:O2_DDRMUX" title="IOI1:O2_DDRMUX">IOI1:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[1]">IOI1:IDDRIN_MUX[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_TSBYPASS_EN" title="IOI0:IFF_TSBYPASS_EN">IOI0:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:O1_DDRMUX" title="IOI1:O1_DDRMUX">IOI1:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:I_TSBYPASS_EN" title="IOI0:I_TSBYPASS_EN">IOI0:I_TSBYPASS_EN</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[0]">IOI0:IDDRIN_MUX[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:TFF_REV_EN" title="IOI0:TFF_REV_EN">IOI0:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:OFF_REV_EN" title="IOI0:OFF_REV_EN">IOI0:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_REV_EN" title="IOI0:IFF_REV_EN">IOI0:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:TFF_SR_EN" title="IOI0:TFF_SR_EN">IOI0:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:OFF_SR_EN" title="IOI0:OFF_SR_EN">IOI0:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_SR_EN" title="IOI0:IFF_SR_EN">IOI0:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:I_DELAY_EN" title="IOI0:I_DELAY_EN">IOI0:I_DELAY_EN</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:T2INV" title="IOI0:T2INV">IOI0:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:O2INV" title="IOI0:O2INV">IOI0:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:REVINV" title="~IOI0:REVINV">~IOI0:REVINV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:T1INV" title="IOI0:T1INV">IOI0:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:O1INV" title="IOI0:O1INV">IOI0:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:ICLK2INV" title="~IOI0:ICLK2INV">~IOI0:ICLK2INV</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:ICLK1INV" title="~IOI0:ICLK1INV">~IOI0:ICLK1INV</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:ICEINV" title="~IOI0:ICEINV">~IOI0:ICEINV</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:OTCLK2INV" title="~IOI0:OTCLK2INV">~IOI0:OTCLK2INV</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:OTCLK1INV" title="~IOI0:OTCLK1INV">~IOI0:OTCLK1INV</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:TCEINV" title="~IOI0:TCEINV">~IOI0:TCEINV</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[2]">IOI1:IDDRIN_MUX[2]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[2]">IOI0:IDDRIN_MUX[2]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:TCEINV" title="~IOI1:TCEINV">~IOI1:TCEINV</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:OTCLK1INV" title="~IOI1:OTCLK1INV">~IOI1:OTCLK1INV</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:OTCLK2INV" title="~IOI1:OTCLK2INV">~IOI1:OTCLK2INV</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:ICEINV" title="~IOI1:ICEINV">~IOI1:ICEINV</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:ICLK1INV" title="~IOI1:ICLK1INV">~IOI1:ICLK1INV</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:T1INV" title="IOI1:T1INV">IOI1:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:O1INV" title="IOI1:O1INV">IOI1:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:ICLK2INV" title="~IOI1:ICLK2INV">~IOI1:ICLK2INV</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:T2INV" title="IOI1:T2INV">IOI1:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:O2INV" title="IOI1:O2INV">IOI1:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:REVINV" title="~IOI1:REVINV">~IOI1:REVINV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:TFF_SR_EN" title="IOI1:TFF_SR_EN">IOI1:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:OFF_SR_EN" title="IOI1:OFF_SR_EN">IOI1:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_SR_EN" title="IOI1:IFF_SR_EN">IOI1:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:I_DELAY_EN" title="IOI1:I_DELAY_EN">IOI1:I_DELAY_EN</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:TFF_REV_EN" title="IOI1:TFF_REV_EN">IOI1:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:OFF_REV_EN" title="IOI1:OFF_REV_EN">IOI1:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_REV_EN" title="IOI1:IFF_REV_EN">IOI1:IFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[0]">IOI1:IDDRIN_MUX[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:I_TSBYPASS_EN" title="IOI1:I_TSBYPASS_EN">IOI1:I_TSBYPASS_EN</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:O1_DDRMUX" title="IOI0:O1_DDRMUX">IOI0:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_TSBYPASS_EN" title="IOI1:IFF_TSBYPASS_EN">IOI1:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:O2_DDRMUX" title="IOI0:O2_DDRMUX">IOI0:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[1]">IOI0:IDDRIN_MUX[1]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_DELAY_EN" title="IOI1:IFF_DELAY_EN">IOI1:IFF_DELAY_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[0]">IOI1:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[1]">IOI1:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:DELAY_COMMON" title="~IOI0:DELAY_COMMON">~IOI0:DELAY_COMMON</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:DELAY_COMMON" title="~IOI1:DELAY_COMMON">~IOI1:DELAY_COMMON</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_DELAY" title="~IOI1:IFF_DELAY[0]">~IOI1:IFF_DELAY[0]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:DELAY_VARIABLE" title="IOI0:DELAY_VARIABLE">IOI0:DELAY_VARIABLE</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:I_DELAY" title="~IOI0:I_DELAY[1]">~IOI0:I_DELAY[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:I_DELAY" title="~IOI0:I_DELAY[2]">~IOI0:I_DELAY[2]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_DELAY" title="~IOI0:IFF_DELAY[0]">~IOI0:IFF_DELAY[0]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:I_DELAY" title="~IOI0:I_DELAY[0]">~IOI0:I_DELAY[0]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_DELAY" title="~IOI0:IFF_DELAY[1]">~IOI0:IFF_DELAY[1]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:I_DELAY" title="~IOI1:I_DELAY[0]">~IOI1:I_DELAY[0]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:I_DELAY" title="~IOI1:I_DELAY[1]">~IOI1:I_DELAY[1]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:I_DELAY" title="~IOI1:I_DELAY[2]">~IOI1:I_DELAY[2]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:DELAY_VARIABLE" title="IOI1:DELAY_VARIABLE">IOI1:DELAY_VARIABLE</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_DELAY" title="~IOI1:IFF_DELAY[1]">~IOI1:IFF_DELAY[1]</a></td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:O2_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:O2_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O2_DDRMUX</th><th>[0, 0, 37]</th></tr>
<tr><th>IOI1:O2_DDRMUX</th><th>[0, 0, 2]</th></tr>
<tr><td>O2</td><td>0</td></tr>
<tr><td>ODDRIN2</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:TFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:TFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:TFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_REV_EN</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI1:TFF_REV_EN</th><th>[0, 0, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:TFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SR_EN</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI1:TFF_SR_EN</th><th>[0, 0, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:O1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:O2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:T1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:T2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:O1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:O2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:T1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:T2INV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1INV</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:O2INV</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:T1INV</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:T2INV</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI1:O1INV</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:O2INV</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:T1INV</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:T2INV</th><th>[0, 0, 28]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:TFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:TFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:PCICE_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:PCICE_MUX</th><th>[0, 2, 0]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOI1:PCICE_MUX</th><th>[0, 2, 39]</th><th>[0, 1, 39]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCE</td><td>0</td><td>1</td></tr>
<tr><td>PCICE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:OFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:O1_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:O1_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1_DDRMUX</th><th>[0, 1, 35]</th></tr>
<tr><th>IOI1:O1_DDRMUX</th><th>[0, 1, 4]</th></tr>
<tr><td>O1</td><td>0</td></tr>
<tr><td>ODDRIN1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:OFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:OFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_REV_EN</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI1:OFF_REV_EN</th><th>[0, 1, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:OFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SR_EN</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI1:OFF_SR_EN</th><th>[0, 1, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:OFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:OFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:OFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:IFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:IFF1_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_REV_EN</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI1:IFF_REV_EN</th><th>[0, 2, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SR_EN</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI1:IFF_SR_EN</th><th>[0, 2, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:IFF2_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:IFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_EN</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI1:IFF_DELAY_EN</th><th>[0, 3, 38]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_TSBYPASS_EN</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_EN</th><th>[0, 3, 36]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:I_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_TSBYPASS_EN</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI1:I_TSBYPASS_EN</th><th>[0, 3, 32]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:IDDRIN_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IDDRIN_MUX</th><th>[0, 3, 21]</th><th>[0, 3, 37]</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI1:IDDRIN_MUX</th><th>[0, 3, 18]</th><th>[0, 3, 2]</th><th>[0, 3, 30]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IFFDMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IDDRIN1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IDDRIN2</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:I_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY_EN</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI1:I_DELAY_EN</th><th>[0, 3, 29]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:ICEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:REVINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:TCEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:ICEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:REVINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:TCEINV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:ICEINV</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:ICLK1INV</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:ICLK2INV</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:OTCLK1INV</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:OTCLK2INV</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:REVINV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:TCEINV</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI1:ICEINV</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:ICLK1INV</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:ICLK2INV</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:OTCLK1INV</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:OTCLK2INV</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:REVINV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:TCEINV</th><th>[0, 3, 22]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:DELAY_COMMON"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:DELAY_COMMON</th><th>[0, 3, 41]</th></tr>
<tr><th>IOI1:DELAY_COMMON</th><th>[0, 3, 42]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:IFF_DELAY"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY</th><th>[0, 3, 53]</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI1:IFF_DELAY</th><th>[0, 3, 58]</th><th>[0, 3, 47]</th></tr>
<tr><td>Inverted</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:DELAY_VARIABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:DELAY_VARIABLE</th><th>[0, 3, 48]</th></tr>
<tr><th>IOI1:DELAY_VARIABLE</th><th>[0, 3, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI0:I_DELAY"></div>
<div id="bits-xc3s-IOI.S3ADSP.R-IOI1:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY</th><th>[0, 3, 50]</th><th>[0, 3, 49]</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI1:I_DELAY</th><th>[0, 3, 56]</th><th>[0, 3, 55]</th><th>[0, 3, 54]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
</section>
<section id="ioi-s3adsp-b">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3ADSP.B</span></code><a class="headerlink" href="#ioi-s3adsp-b" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[0]">IOI0:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[1]">IOI0:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:IFF_DELAY_EN" title="IOI0:IFF_DELAY_EN">IOI0:IFF_DELAY_EN</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:O2_DDRMUX" title="IOI1:O2_DDRMUX">IOI1:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[1]">IOI1:IDDRIN_MUX[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:IFF_TSBYPASS_EN" title="IOI0:IFF_TSBYPASS_EN">IOI0:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:O1_DDRMUX" title="IOI1:O1_DDRMUX">IOI1:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:I_TSBYPASS_EN" title="IOI0:I_TSBYPASS_EN">IOI0:I_TSBYPASS_EN</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[0]">IOI0:IDDRIN_MUX[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:TFF_REV_EN" title="IOI0:TFF_REV_EN">IOI0:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:OFF_REV_EN" title="IOI0:OFF_REV_EN">IOI0:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:IFF_REV_EN" title="IOI0:IFF_REV_EN">IOI0:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:TFF_SR_EN" title="IOI0:TFF_SR_EN">IOI0:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:OFF_SR_EN" title="IOI0:OFF_SR_EN">IOI0:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:IFF_SR_EN" title="IOI0:IFF_SR_EN">IOI0:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:I_DELAY_EN" title="IOI0:I_DELAY_EN">IOI0:I_DELAY_EN</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:T2INV" title="IOI0:T2INV">IOI0:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:O2INV" title="IOI0:O2INV">IOI0:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:REVINV" title="~IOI0:REVINV">~IOI0:REVINV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:T1INV" title="IOI0:T1INV">IOI0:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:O1INV" title="IOI0:O1INV">IOI0:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:ICLK2INV" title="~IOI0:ICLK2INV">~IOI0:ICLK2INV</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:ICLK1INV" title="~IOI0:ICLK1INV">~IOI0:ICLK1INV</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:ICEINV" title="~IOI0:ICEINV">~IOI0:ICEINV</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:OTCLK2INV" title="~IOI0:OTCLK2INV">~IOI0:OTCLK2INV</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:OTCLK1INV" title="~IOI0:OTCLK1INV">~IOI0:OTCLK1INV</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:TCEINV" title="~IOI0:TCEINV">~IOI0:TCEINV</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[2]">IOI1:IDDRIN_MUX[2]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[2]">IOI0:IDDRIN_MUX[2]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:TCEINV" title="~IOI1:TCEINV">~IOI1:TCEINV</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:OTCLK1INV" title="~IOI1:OTCLK1INV">~IOI1:OTCLK1INV</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:OTCLK2INV" title="~IOI1:OTCLK2INV">~IOI1:OTCLK2INV</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:ICEINV" title="~IOI1:ICEINV">~IOI1:ICEINV</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:ICLK1INV" title="~IOI1:ICLK1INV">~IOI1:ICLK1INV</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:T1INV" title="IOI1:T1INV">IOI1:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:O1INV" title="IOI1:O1INV">IOI1:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:ICLK2INV" title="~IOI1:ICLK2INV">~IOI1:ICLK2INV</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:T2INV" title="IOI1:T2INV">IOI1:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:O2INV" title="IOI1:O2INV">IOI1:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:REVINV" title="~IOI1:REVINV">~IOI1:REVINV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:TFF_SR_EN" title="IOI1:TFF_SR_EN">IOI1:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:OFF_SR_EN" title="IOI1:OFF_SR_EN">IOI1:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:IFF_SR_EN" title="IOI1:IFF_SR_EN">IOI1:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:I_DELAY_EN" title="IOI1:I_DELAY_EN">IOI1:I_DELAY_EN</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:TFF_REV_EN" title="IOI1:TFF_REV_EN">IOI1:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:OFF_REV_EN" title="IOI1:OFF_REV_EN">IOI1:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:IFF_REV_EN" title="IOI1:IFF_REV_EN">IOI1:IFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[0]">IOI1:IDDRIN_MUX[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:I_TSBYPASS_EN" title="IOI1:I_TSBYPASS_EN">IOI1:I_TSBYPASS_EN</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:O1_DDRMUX" title="IOI0:O1_DDRMUX">IOI0:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:IFF_TSBYPASS_EN" title="IOI1:IFF_TSBYPASS_EN">IOI1:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:O2_DDRMUX" title="IOI0:O2_DDRMUX">IOI0:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[1]">IOI0:IDDRIN_MUX[1]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:IFF_DELAY_EN" title="IOI1:IFF_DELAY_EN">IOI1:IFF_DELAY_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[0]">IOI1:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[1]">IOI1:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[0]">IOI2:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[1]">IOI2:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:IFF_DELAY_EN" title="IOI2:IFF_DELAY_EN">IOI2:IFF_DELAY_EN</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[1]">IOI2:IDDRIN_MUX[1]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:TFF1_SRVAL" title="~IOI2:TFF1_SRVAL">~IOI2:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:OFF1_SRVAL" title="~IOI2:OFF1_SRVAL">~IOI2:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:IFF1_SRVAL" title="~IOI2:IFF1_SRVAL">~IOI2:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:IFF_TSBYPASS_EN" title="IOI2:IFF_TSBYPASS_EN">IOI2:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:TSBYPASS_MUX" title="IOI2:TSBYPASS_MUX">IOI2:TSBYPASS_MUX</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:TFF2_SRVAL" title="~IOI2:TFF2_SRVAL">~IOI2:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:OFF2_SRVAL" title="~IOI2:OFF2_SRVAL">~IOI2:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:IFF1_INIT" title="~IOI2:IFF1_INIT">~IOI2:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:I_TSBYPASS_EN" title="IOI2:I_TSBYPASS_EN">IOI2:I_TSBYPASS_EN</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:TFF_INIT" title="~IOI2:TFF_INIT">~IOI2:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:OFF_INIT" title="~IOI2:OFF_INIT">~IOI2:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:IFF_SYNC" title="IOI2:IFF_SYNC">IOI2:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[0]">IOI2:IDDRIN_MUX[0]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:TFF_REV_EN" title="IOI2:TFF_REV_EN">IOI2:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:OFF_REV_EN" title="IOI2:OFF_REV_EN">IOI2:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:IFF_REV_EN" title="IOI2:IFF_REV_EN">IOI2:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:TFF_SR_EN" title="IOI2:TFF_SR_EN">IOI2:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:OFF_SR_EN" title="IOI2:OFF_SR_EN">IOI2:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:IFF_SR_EN" title="IOI2:IFF_SR_EN">IOI2:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:I_DELAY_EN" title="IOI2:I_DELAY_EN">IOI2:I_DELAY_EN</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:T2INV" title="IOI2:T2INV">IOI2:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:O2INV" title="IOI2:O2INV">IOI2:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:IFF_LATCH" title="IOI2:IFF_LATCH">IOI2:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:REVINV" title="~IOI2:REVINV">~IOI2:REVINV</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:T1INV" title="IOI2:T1INV">IOI2:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:O1INV" title="IOI2:O1INV">IOI2:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:IFF2_INIT" title="~IOI2:IFF2_INIT">~IOI2:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:ICLK2INV" title="~IOI2:ICLK2INV">~IOI2:ICLK2INV</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:TFF_SYNC" title="IOI2:TFF_SYNC">IOI2:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:OFF_SYNC" title="IOI2:OFF_SYNC">IOI2:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:ICLK1INV" title="~IOI2:ICLK1INV">~IOI2:ICLK1INV</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:TMUX" title="IOI2:TMUX[1]">IOI2:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:OMUX" title="IOI2:OMUX[1]">IOI2:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:ICEINV" title="~IOI2:ICEINV">~IOI2:ICEINV</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:TMUX" title="IOI2:TMUX[3]">IOI2:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:OMUX" title="IOI2:OMUX[3]">IOI2:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:OTCLK2INV" title="~IOI2:OTCLK2INV">~IOI2:OTCLK2INV</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:TMUX" title="IOI2:TMUX[0]">IOI2:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:OMUX" title="IOI2:OMUX[0]">IOI2:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:IFF2_SRVAL" title="~IOI2:IFF2_SRVAL">~IOI2:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:OTCLK1INV" title="~IOI2:OTCLK1INV">~IOI2:OTCLK1INV</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:TFF1_LATCH" title="IOI2:TFF1_LATCH">IOI2:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:OFF1_LATCH" title="IOI2:OFF1_LATCH">IOI2:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:TCEINV" title="~IOI2:TCEINV">~IOI2:TCEINV</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:TFF2_LATCH" title="IOI2:TFF2_LATCH">IOI2:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:OFF2_LATCH" title="IOI2:OFF2_LATCH">IOI2:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[2]">IOI2:IDDRIN_MUX[2]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:TMUX" title="IOI2:TMUX[2]">IOI2:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.B-IOI2:OMUX" title="IOI2:OMUX[2]">IOI2:OMUX[2]</a></td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:O2_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:O2_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O2_DDRMUX</th><th>[0, 0, 37]</th></tr>
<tr><th>IOI1:O2_DDRMUX</th><th>[0, 0, 2]</th></tr>
<tr><td>O2</td><td>0</td></tr>
<tr><td>ODDRIN2</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:TFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><th>IOI2:TFF1_SRVAL</th><th>[0, 0, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:TFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><th>IOI2:TFF2_SRVAL</th><th>[0, 0, 45]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><th>IOI2:TFF_INIT</th><th>[0, 0, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:TFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_REV_EN</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI1:TFF_REV_EN</th><th>[0, 0, 30]</th></tr>
<tr><th>IOI2:TFF_REV_EN</th><th>[0, 0, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:TFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SR_EN</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI1:TFF_SR_EN</th><th>[0, 0, 29]</th></tr>
<tr><th>IOI2:TFF_SR_EN</th><th>[0, 0, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:O1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:O2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:T1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:T2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:O1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:O2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:T1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:T2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:O1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:O2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:T1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:T2INV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1INV</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:O2INV</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:T1INV</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:T2INV</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI1:O1INV</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:O2INV</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:T1INV</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:T2INV</th><th>[0, 0, 28]</th></tr>
<tr><th>IOI2:O1INV</th><th>[0, 1, 52]</th></tr>
<tr><th>IOI2:O2INV</th><th>[0, 1, 51]</th></tr>
<tr><th>IOI2:T1INV</th><th>[0, 0, 52]</th></tr>
<tr><th>IOI2:T2INV</th><th>[0, 0, 51]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><th>IOI2:TFF_SYNC</th><th>[0, 0, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:TMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><th>IOI2:TMUX</th><th>[0, 0, 55]</th><th>[0, 0, 59]</th><th>[0, 0, 54]</th><th>[0, 0, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:TFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><th>IOI2:TFF1_LATCH</th><th>[0, 0, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:TFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><th>IOI2:TFF2_LATCH</th><th>[0, 0, 58]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:PCICE_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:PCICE_MUX</th><th>[0, 2, 0]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOI1:PCICE_MUX</th><th>[0, 2, 39]</th><th>[0, 1, 39]</th></tr>
<tr><th>IOI2:PCICE_MUX</th><th>[0, 2, 40]</th><th>[0, 1, 40]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCE</td><td>0</td><td>1</td></tr>
<tr><td>PCICE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:OFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><th>IOI2:OFF1_SRVAL</th><th>[0, 1, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:O1_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:O1_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1_DDRMUX</th><th>[0, 1, 35]</th></tr>
<tr><th>IOI1:O1_DDRMUX</th><th>[0, 1, 4]</th></tr>
<tr><td>O1</td><td>0</td></tr>
<tr><td>ODDRIN1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:OFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><th>IOI2:OFF2_SRVAL</th><th>[0, 1, 45]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><th>IOI2:OFF_INIT</th><th>[0, 1, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:OFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_REV_EN</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI1:OFF_REV_EN</th><th>[0, 1, 30]</th></tr>
<tr><th>IOI2:OFF_REV_EN</th><th>[0, 1, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:OFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SR_EN</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI1:OFF_SR_EN</th><th>[0, 1, 29]</th></tr>
<tr><th>IOI2:OFF_SR_EN</th><th>[0, 1, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:OFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><th>IOI2:OFF_SYNC</th><th>[0, 1, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:OMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><th>IOI2:OMUX</th><th>[0, 1, 55]</th><th>[0, 1, 59]</th><th>[0, 1, 54]</th><th>[0, 1, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:OFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><th>IOI2:OFF1_LATCH</th><th>[0, 1, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:OFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><th>IOI2:OFF2_LATCH</th><th>[0, 1, 58]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:IFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><th>IOI2:IFF1_SRVAL</th><th>[0, 2, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:IFF1_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><th>IOI2:IFF1_INIT</th><th>[0, 2, 47]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:IFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><th>IOI2:IFF_SYNC</th><th>[0, 2, 48]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:IFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_REV_EN</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI1:IFF_REV_EN</th><th>[0, 2, 30]</th></tr>
<tr><th>IOI2:IFF_REV_EN</th><th>[0, 2, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:IFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SR_EN</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI1:IFF_SR_EN</th><th>[0, 2, 29]</th></tr>
<tr><th>IOI2:IFF_SR_EN</th><th>[0, 2, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:IFF_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><th>IOI2:IFF_LATCH</th><th>[0, 2, 51]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:IFF2_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><th>IOI2:IFF2_INIT</th><th>[0, 2, 52]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:IFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><th>IOI2:IFF2_SRVAL</th><th>[0, 2, 56]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:IFF_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_EN</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI1:IFF_DELAY_EN</th><th>[0, 3, 38]</th></tr>
<tr><th>IOI2:IFF_DELAY_EN</th><th>[0, 3, 41]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:IFF_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_TSBYPASS_EN</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_EN</th><th>[0, 3, 36]</th></tr>
<tr><th>IOI2:IFF_TSBYPASS_EN</th><th>[0, 3, 43]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><th>IOI2:TSBYPASS_MUX</th><th>[0, 3, 44]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:I_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_TSBYPASS_EN</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI1:I_TSBYPASS_EN</th><th>[0, 3, 32]</th></tr>
<tr><th>IOI2:I_TSBYPASS_EN</th><th>[0, 3, 47]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:IDDRIN_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IDDRIN_MUX</th><th>[0, 3, 21]</th><th>[0, 3, 37]</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI1:IDDRIN_MUX</th><th>[0, 3, 18]</th><th>[0, 3, 2]</th><th>[0, 3, 30]</th></tr>
<tr><th>IOI2:IDDRIN_MUX</th><th>[0, 3, 58]</th><th>[0, 3, 42]</th><th>[0, 3, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IFFDMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IDDRIN1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IDDRIN2</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:I_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY_EN</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI1:I_DELAY_EN</th><th>[0, 3, 29]</th></tr>
<tr><th>IOI2:I_DELAY_EN</th><th>[0, 3, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:ICEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:REVINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI0:TCEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:ICEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:REVINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI1:TCEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:ICEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:REVINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.B-IOI2:TCEINV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:ICEINV</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:ICLK1INV</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:ICLK2INV</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:OTCLK1INV</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:OTCLK2INV</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:REVINV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:TCEINV</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI1:ICEINV</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:ICLK1INV</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:ICLK2INV</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:OTCLK1INV</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:OTCLK2INV</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:REVINV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:TCEINV</th><th>[0, 3, 22]</th></tr>
<tr><th>IOI2:ICEINV</th><th>[0, 3, 54]</th></tr>
<tr><th>IOI2:ICLK1INV</th><th>[0, 3, 53]</th></tr>
<tr><th>IOI2:ICLK2INV</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI2:OTCLK1INV</th><th>[0, 3, 56]</th></tr>
<tr><th>IOI2:OTCLK2INV</th><th>[0, 3, 55]</th></tr>
<tr><th>IOI2:REVINV</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI2:TCEINV</th><th>[0, 3, 57]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
</section>
<section id="ioi-s3adsp-t">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3ADSP.T</span></code><a class="headerlink" href="#ioi-s3adsp-t" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[0]">IOI0:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[1]">IOI0:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:IFF_DELAY_EN" title="IOI0:IFF_DELAY_EN">IOI0:IFF_DELAY_EN</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:O2_DDRMUX" title="IOI1:O2_DDRMUX">IOI1:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[1]">IOI1:IDDRIN_MUX[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:IFF_TSBYPASS_EN" title="IOI0:IFF_TSBYPASS_EN">IOI0:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:O1_DDRMUX" title="IOI1:O1_DDRMUX">IOI1:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:I_TSBYPASS_EN" title="IOI0:I_TSBYPASS_EN">IOI0:I_TSBYPASS_EN</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[0]">IOI0:IDDRIN_MUX[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:TFF_REV_EN" title="IOI0:TFF_REV_EN">IOI0:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:OFF_REV_EN" title="IOI0:OFF_REV_EN">IOI0:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:IFF_REV_EN" title="IOI0:IFF_REV_EN">IOI0:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:TFF_SR_EN" title="IOI0:TFF_SR_EN">IOI0:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:OFF_SR_EN" title="IOI0:OFF_SR_EN">IOI0:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:IFF_SR_EN" title="IOI0:IFF_SR_EN">IOI0:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:I_DELAY_EN" title="IOI0:I_DELAY_EN">IOI0:I_DELAY_EN</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:T2INV" title="IOI0:T2INV">IOI0:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:O2INV" title="IOI0:O2INV">IOI0:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:REVINV" title="~IOI0:REVINV">~IOI0:REVINV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:T1INV" title="IOI0:T1INV">IOI0:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:O1INV" title="IOI0:O1INV">IOI0:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:ICLK2INV" title="~IOI0:ICLK2INV">~IOI0:ICLK2INV</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:ICLK1INV" title="~IOI0:ICLK1INV">~IOI0:ICLK1INV</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:ICEINV" title="~IOI0:ICEINV">~IOI0:ICEINV</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:OTCLK2INV" title="~IOI0:OTCLK2INV">~IOI0:OTCLK2INV</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:OTCLK1INV" title="~IOI0:OTCLK1INV">~IOI0:OTCLK1INV</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:TCEINV" title="~IOI0:TCEINV">~IOI0:TCEINV</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[2]">IOI1:IDDRIN_MUX[2]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[2]">IOI0:IDDRIN_MUX[2]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:TCEINV" title="~IOI1:TCEINV">~IOI1:TCEINV</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:OTCLK1INV" title="~IOI1:OTCLK1INV">~IOI1:OTCLK1INV</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:OTCLK2INV" title="~IOI1:OTCLK2INV">~IOI1:OTCLK2INV</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:ICEINV" title="~IOI1:ICEINV">~IOI1:ICEINV</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:ICLK1INV" title="~IOI1:ICLK1INV">~IOI1:ICLK1INV</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:T1INV" title="IOI1:T1INV">IOI1:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:O1INV" title="IOI1:O1INV">IOI1:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:ICLK2INV" title="~IOI1:ICLK2INV">~IOI1:ICLK2INV</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:T2INV" title="IOI1:T2INV">IOI1:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:O2INV" title="IOI1:O2INV">IOI1:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:REVINV" title="~IOI1:REVINV">~IOI1:REVINV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:TFF_SR_EN" title="IOI1:TFF_SR_EN">IOI1:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:OFF_SR_EN" title="IOI1:OFF_SR_EN">IOI1:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:IFF_SR_EN" title="IOI1:IFF_SR_EN">IOI1:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:I_DELAY_EN" title="IOI1:I_DELAY_EN">IOI1:I_DELAY_EN</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:TFF_REV_EN" title="IOI1:TFF_REV_EN">IOI1:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:OFF_REV_EN" title="IOI1:OFF_REV_EN">IOI1:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:IFF_REV_EN" title="IOI1:IFF_REV_EN">IOI1:IFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[0]">IOI1:IDDRIN_MUX[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:I_TSBYPASS_EN" title="IOI1:I_TSBYPASS_EN">IOI1:I_TSBYPASS_EN</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:O1_DDRMUX" title="IOI0:O1_DDRMUX">IOI0:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:IFF_TSBYPASS_EN" title="IOI1:IFF_TSBYPASS_EN">IOI1:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:O2_DDRMUX" title="IOI0:O2_DDRMUX">IOI0:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[1]">IOI0:IDDRIN_MUX[1]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:IFF_DELAY_EN" title="IOI1:IFF_DELAY_EN">IOI1:IFF_DELAY_EN</a></td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[0]">IOI1:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[1]">IOI1:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[0]">IOI2:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[1]">IOI2:PCICE_MUX[1]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:IFF_DELAY_EN" title="IOI2:IFF_DELAY_EN">IOI2:IFF_DELAY_EN</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[1]">IOI2:IDDRIN_MUX[1]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:TFF1_SRVAL" title="~IOI2:TFF1_SRVAL">~IOI2:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:OFF1_SRVAL" title="~IOI2:OFF1_SRVAL">~IOI2:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:IFF1_SRVAL" title="~IOI2:IFF1_SRVAL">~IOI2:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:IFF_TSBYPASS_EN" title="IOI2:IFF_TSBYPASS_EN">IOI2:IFF_TSBYPASS_EN</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:TSBYPASS_MUX" title="IOI2:TSBYPASS_MUX">IOI2:TSBYPASS_MUX</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:TFF2_SRVAL" title="~IOI2:TFF2_SRVAL">~IOI2:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:OFF2_SRVAL" title="~IOI2:OFF2_SRVAL">~IOI2:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:IFF1_INIT" title="~IOI2:IFF1_INIT">~IOI2:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:I_TSBYPASS_EN" title="IOI2:I_TSBYPASS_EN">IOI2:I_TSBYPASS_EN</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:TFF_INIT" title="~IOI2:TFF_INIT">~IOI2:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:OFF_INIT" title="~IOI2:OFF_INIT">~IOI2:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:IFF_SYNC" title="IOI2:IFF_SYNC">IOI2:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[0]">IOI2:IDDRIN_MUX[0]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:TFF_REV_EN" title="IOI2:TFF_REV_EN">IOI2:TFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:OFF_REV_EN" title="IOI2:OFF_REV_EN">IOI2:OFF_REV_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:IFF_REV_EN" title="IOI2:IFF_REV_EN">IOI2:IFF_REV_EN</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:TFF_SR_EN" title="IOI2:TFF_SR_EN">IOI2:TFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:OFF_SR_EN" title="IOI2:OFF_SR_EN">IOI2:OFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:IFF_SR_EN" title="IOI2:IFF_SR_EN">IOI2:IFF_SR_EN</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:I_DELAY_EN" title="IOI2:I_DELAY_EN">IOI2:I_DELAY_EN</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:T2INV" title="IOI2:T2INV">IOI2:T2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:O2INV" title="IOI2:O2INV">IOI2:O2INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:IFF_LATCH" title="IOI2:IFF_LATCH">IOI2:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:REVINV" title="~IOI2:REVINV">~IOI2:REVINV</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:T1INV" title="IOI2:T1INV">IOI2:T1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:O1INV" title="IOI2:O1INV">IOI2:O1INV</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:IFF2_INIT" title="~IOI2:IFF2_INIT">~IOI2:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:ICLK2INV" title="~IOI2:ICLK2INV">~IOI2:ICLK2INV</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:TFF_SYNC" title="IOI2:TFF_SYNC">IOI2:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:OFF_SYNC" title="IOI2:OFF_SYNC">IOI2:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:ICLK1INV" title="~IOI2:ICLK1INV">~IOI2:ICLK1INV</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:TMUX" title="IOI2:TMUX[1]">IOI2:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:OMUX" title="IOI2:OMUX[1]">IOI2:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:ICEINV" title="~IOI2:ICEINV">~IOI2:ICEINV</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:TMUX" title="IOI2:TMUX[3]">IOI2:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:OMUX" title="IOI2:OMUX[3]">IOI2:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:OTCLK2INV" title="~IOI2:OTCLK2INV">~IOI2:OTCLK2INV</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:TMUX" title="IOI2:TMUX[0]">IOI2:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:OMUX" title="IOI2:OMUX[0]">IOI2:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:IFF2_SRVAL" title="~IOI2:IFF2_SRVAL">~IOI2:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:OTCLK1INV" title="~IOI2:OTCLK1INV">~IOI2:OTCLK1INV</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:TFF1_LATCH" title="IOI2:TFF1_LATCH">IOI2:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:OFF1_LATCH" title="IOI2:OFF1_LATCH">IOI2:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:TCEINV" title="~IOI2:TCEINV">~IOI2:TCEINV</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:TFF2_LATCH" title="IOI2:TFF2_LATCH">IOI2:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:OFF2_LATCH" title="IOI2:OFF2_LATCH">IOI2:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[2]">IOI2:IDDRIN_MUX[2]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:TMUX" title="IOI2:TMUX[2]">IOI2:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3ADSP.T-IOI2:OMUX" title="IOI2:OMUX[2]">IOI2:OMUX[2]</a></td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:O2_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:O2_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O2_DDRMUX</th><th>[0, 0, 37]</th></tr>
<tr><th>IOI1:O2_DDRMUX</th><th>[0, 0, 2]</th></tr>
<tr><td>O2</td><td>0</td></tr>
<tr><td>ODDRIN2</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:TFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><th>IOI2:TFF1_SRVAL</th><th>[0, 0, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:TFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><th>IOI2:TFF2_SRVAL</th><th>[0, 0, 45]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><th>IOI2:TFF_INIT</th><th>[0, 0, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:TFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:TFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_REV_EN</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI1:TFF_REV_EN</th><th>[0, 0, 30]</th></tr>
<tr><th>IOI2:TFF_REV_EN</th><th>[0, 0, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:TFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:TFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SR_EN</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI1:TFF_SR_EN</th><th>[0, 0, 29]</th></tr>
<tr><th>IOI2:TFF_SR_EN</th><th>[0, 0, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:O1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:O2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:T1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:T2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:O1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:O2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:T1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:T2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:O1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:O2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:T1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:T2INV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1INV</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:O2INV</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:T1INV</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:T2INV</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI1:O1INV</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:O2INV</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:T1INV</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:T2INV</th><th>[0, 0, 28]</th></tr>
<tr><th>IOI2:O1INV</th><th>[0, 1, 52]</th></tr>
<tr><th>IOI2:O2INV</th><th>[0, 1, 51]</th></tr>
<tr><th>IOI2:T1INV</th><th>[0, 0, 52]</th></tr>
<tr><th>IOI2:T2INV</th><th>[0, 0, 51]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><th>IOI2:TFF_SYNC</th><th>[0, 0, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:TMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><th>IOI2:TMUX</th><th>[0, 0, 55]</th><th>[0, 0, 59]</th><th>[0, 0, 54]</th><th>[0, 0, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:TFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><th>IOI2:TFF1_LATCH</th><th>[0, 0, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:TFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><th>IOI2:TFF2_LATCH</th><th>[0, 0, 58]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:PCICE_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:PCICE_MUX</th><th>[0, 2, 0]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOI1:PCICE_MUX</th><th>[0, 2, 39]</th><th>[0, 1, 39]</th></tr>
<tr><th>IOI2:PCICE_MUX</th><th>[0, 2, 40]</th><th>[0, 1, 40]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCE</td><td>0</td><td>1</td></tr>
<tr><td>PCICE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:OFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><th>IOI2:OFF1_SRVAL</th><th>[0, 1, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:O1_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:O1_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1_DDRMUX</th><th>[0, 1, 35]</th></tr>
<tr><th>IOI1:O1_DDRMUX</th><th>[0, 1, 4]</th></tr>
<tr><td>O1</td><td>0</td></tr>
<tr><td>ODDRIN1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:OFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><th>IOI2:OFF2_SRVAL</th><th>[0, 1, 45]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:OFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><th>IOI2:OFF_INIT</th><th>[0, 1, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:OFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:OFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_REV_EN</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI1:OFF_REV_EN</th><th>[0, 1, 30]</th></tr>
<tr><th>IOI2:OFF_REV_EN</th><th>[0, 1, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:OFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:OFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SR_EN</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI1:OFF_SR_EN</th><th>[0, 1, 29]</th></tr>
<tr><th>IOI2:OFF_SR_EN</th><th>[0, 1, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:OFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><th>IOI2:OFF_SYNC</th><th>[0, 1, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:OMUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><th>IOI2:OMUX</th><th>[0, 1, 55]</th><th>[0, 1, 59]</th><th>[0, 1, 54]</th><th>[0, 1, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:OFF1_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><th>IOI2:OFF1_LATCH</th><th>[0, 1, 57]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:OFF2_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><th>IOI2:OFF2_LATCH</th><th>[0, 1, 58]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:IFF1_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><th>IOI2:IFF1_SRVAL</th><th>[0, 2, 43]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:IFF1_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><th>IOI2:IFF1_INIT</th><th>[0, 2, 47]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:IFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><th>IOI2:IFF_SYNC</th><th>[0, 2, 48]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:IFF_REV_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:IFF_REV_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_REV_EN</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI1:IFF_REV_EN</th><th>[0, 2, 30]</th></tr>
<tr><th>IOI2:IFF_REV_EN</th><th>[0, 2, 49]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:IFF_SR_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:IFF_SR_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_SR_EN</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI1:IFF_SR_EN</th><th>[0, 2, 29]</th></tr>
<tr><th>IOI2:IFF_SR_EN</th><th>[0, 2, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:IFF_LATCH"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><th>IOI2:IFF_LATCH</th><th>[0, 2, 51]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:IFF2_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><th>IOI2:IFF2_INIT</th><th>[0, 2, 52]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:IFF2_SRVAL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><th>IOI2:IFF2_SRVAL</th><th>[0, 2, 56]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:IFF_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:IFF_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_EN</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI1:IFF_DELAY_EN</th><th>[0, 3, 38]</th></tr>
<tr><th>IOI2:IFF_DELAY_EN</th><th>[0, 3, 41]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:IFF_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:IFF_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_TSBYPASS_EN</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_EN</th><th>[0, 3, 36]</th></tr>
<tr><th>IOI2:IFF_TSBYPASS_EN</th><th>[0, 3, 43]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><th>IOI2:TSBYPASS_MUX</th><th>[0, 3, 44]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:I_TSBYPASS_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:I_TSBYPASS_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_TSBYPASS_EN</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI1:I_TSBYPASS_EN</th><th>[0, 3, 32]</th></tr>
<tr><th>IOI2:I_TSBYPASS_EN</th><th>[0, 3, 47]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:IDDRIN_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IDDRIN_MUX</th><th>[0, 3, 21]</th><th>[0, 3, 37]</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI1:IDDRIN_MUX</th><th>[0, 3, 18]</th><th>[0, 3, 2]</th><th>[0, 3, 30]</th></tr>
<tr><th>IOI2:IDDRIN_MUX</th><th>[0, 3, 58]</th><th>[0, 3, 42]</th><th>[0, 3, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IFFDMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IDDRIN1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IDDRIN2</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:I_DELAY_EN"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:I_DELAY_EN"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY_EN</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI1:I_DELAY_EN</th><th>[0, 3, 29]</th></tr>
<tr><th>IOI2:I_DELAY_EN</th><th>[0, 3, 50]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:ICEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:REVINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI0:TCEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:ICEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:REVINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI1:TCEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:ICEINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:ICLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:ICLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:OTCLK1INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:OTCLK2INV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:REVINV"></div>
<div id="bits-xc3s-IOI.S3ADSP.T-IOI2:TCEINV"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:ICEINV</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:ICLK1INV</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:ICLK2INV</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:OTCLK1INV</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:OTCLK2INV</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:REVINV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:TCEINV</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI1:ICEINV</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:ICLK1INV</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:ICLK2INV</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:OTCLK1INV</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:OTCLK2INV</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:REVINV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:TCEINV</th><th>[0, 3, 22]</th></tr>
<tr><th>IOI2:ICEINV</th><th>[0, 3, 54]</th></tr>
<tr><th>IOI2:ICLK1INV</th><th>[0, 3, 53]</th></tr>
<tr><th>IOI2:ICLK2INV</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI2:OTCLK1INV</th><th>[0, 3, 56]</th></tr>
<tr><th>IOI2:OTCLK2INV</th><th>[0, 3, 55]</th></tr>
<tr><th>IOI2:REVINV</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI2:TCEINV</th><th>[0, 3, 57]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
</section>
</section>
<section id="i-o-buffers">
<h2>I/O buffers<a class="headerlink" href="#i-o-buffers" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id3">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="clock.html" class="btn btn-neutral float-left" title="Clock interconnect" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="corner.html" class="btn btn-neutral float-right" title="Corners — Virtex 2, Spartan 3" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>