

================================================================
== Vitis HLS Report for 'dft_Pipeline_loop_k_loop_n'
================================================================
* Date:           Sun Sep 26 20:29:51 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  12582919|  12582919|  0.126 sec|  0.126 sec|  12582919|  12582919|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+----------+----------+----------+-----------+-----------+---------+----------+
        |                 |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    |    min   |    max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+----------+----------+----------+-----------+-----------+---------+----------+
        |- loop_k_loop_n  |  12582917|  12582917|        18|         12|         12|  1048576|       yes|
        +-----------------+----------+----------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 12, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 1
  Pipeline-0 : II = 12, D = 19, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buff_re_1 = alloca i32 1"   --->   Operation 21 'alloca' 'buff_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buff_im_1 = alloca i32 1"   --->   Operation 22 'alloca' 'buff_im_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 23 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%k_1 = alloca i32 1"   --->   Operation 24 'alloca' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 25 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %imag_op_V_last_V, i4 %imag_op_V_strb_V, i4 %imag_op_V_keep_V, i32 %imag_op_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %real_op_V_last_V, i4 %real_op_V_strb_V, i4 %real_op_V_keep_V, i32 %real_op_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 50, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i21 0, i21 %indvar_flatten"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %k_1"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %n"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i21 %indvar_flatten" [dft.cpp:28]   --->   Operation 32 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.44ns)   --->   "%icmp_ln28 = icmp_eq  i21 %indvar_flatten_load, i21 1048576" [dft.cpp:28]   --->   Operation 33 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 2.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.22ns)   --->   "%add_ln28 = add i21 %indvar_flatten_load, i21 1" [dft.cpp:28]   --->   Operation 34 'add' 'add_ln28' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %.preheader, void %.exitStub" [dft.cpp:28]   --->   Operation 35 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%n_load = load i11 %n" [dft.cpp:32]   --->   Operation 36 'load' 'n_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%k_1_load = load i11 %k_1" [dft.cpp:28]   --->   Operation 37 'load' 'k_1_load' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln32 = icmp_eq  i11 %n_load, i11 1024" [dft.cpp:32]   --->   Operation 38 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln28)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.69ns)   --->   "%select_ln41 = select i1 %icmp_ln32, i11 0, i11 %n_load" [dft.cpp:41]   --->   Operation 39 'select' 'select_ln41' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.63ns)   --->   "%add_ln28_1 = add i11 %k_1_load, i11 1" [dft.cpp:28]   --->   Operation 40 'add' 'add_ln28_1' <Predicate = (!icmp_ln28)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.69ns)   --->   "%select_ln41_1 = select i1 %icmp_ln32, i11 %add_ln28_1, i11 %k_1_load" [dft.cpp:41]   --->   Operation 41 'select' 'select_ln41_1' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i11 %select_ln41_1" [dft.cpp:41]   --->   Operation 42 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i11 %select_ln41" [dft.cpp:32]   --->   Operation 43 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.88ns)   --->   "%icmp_ln37 = icmp_eq  i11 %select_ln41, i11 0" [dft.cpp:37]   --->   Operation 44 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln28)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (4.52ns)   --->   "%mul_ln41 = mul i10 %trunc_ln32, i10 %trunc_ln41" [dft.cpp:41]   --->   Operation 45 'mul' 'mul_ln41' <Predicate = (!icmp_ln28)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i11 %select_ln41" [dft.cpp:43]   --->   Operation 46 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %select_ln41, i32 6, i32 9" [dft.cpp:43]   --->   Operation 47 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i4 %lshr_ln1" [dft.cpp:43]   --->   Operation 48 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%re_sample_0_addr = getelementptr i32 %re_sample_0, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 49 'getelementptr' 're_sample_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%re_sample_0_load = load i4 %re_sample_0_addr" [dft.cpp:43]   --->   Operation 50 'load' 're_sample_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%re_sample_1_addr = getelementptr i32 %re_sample_1, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 51 'getelementptr' 're_sample_1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.32ns)   --->   "%re_sample_1_load = load i4 %re_sample_1_addr" [dft.cpp:43]   --->   Operation 52 'load' 're_sample_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%re_sample_2_addr = getelementptr i32 %re_sample_2, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 53 'getelementptr' 're_sample_2_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (2.32ns)   --->   "%re_sample_2_load = load i4 %re_sample_2_addr" [dft.cpp:43]   --->   Operation 54 'load' 're_sample_2_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%re_sample_3_addr = getelementptr i32 %re_sample_3, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 55 'getelementptr' 're_sample_3_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (2.32ns)   --->   "%re_sample_3_load = load i4 %re_sample_3_addr" [dft.cpp:43]   --->   Operation 56 'load' 're_sample_3_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%re_sample_4_addr = getelementptr i32 %re_sample_4, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 57 'getelementptr' 're_sample_4_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%re_sample_4_load = load i4 %re_sample_4_addr" [dft.cpp:43]   --->   Operation 58 'load' 're_sample_4_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%re_sample_5_addr = getelementptr i32 %re_sample_5, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 59 'getelementptr' 're_sample_5_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%re_sample_5_load = load i4 %re_sample_5_addr" [dft.cpp:43]   --->   Operation 60 'load' 're_sample_5_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%re_sample_6_addr = getelementptr i32 %re_sample_6, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 61 'getelementptr' 're_sample_6_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.32ns)   --->   "%re_sample_6_load = load i4 %re_sample_6_addr" [dft.cpp:43]   --->   Operation 62 'load' 're_sample_6_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%re_sample_7_addr = getelementptr i32 %re_sample_7, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 63 'getelementptr' 're_sample_7_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (2.32ns)   --->   "%re_sample_7_load = load i4 %re_sample_7_addr" [dft.cpp:43]   --->   Operation 64 'load' 're_sample_7_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%re_sample_8_addr = getelementptr i32 %re_sample_8, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 65 'getelementptr' 're_sample_8_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (2.32ns)   --->   "%re_sample_8_load = load i4 %re_sample_8_addr" [dft.cpp:43]   --->   Operation 66 'load' 're_sample_8_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%re_sample_9_addr = getelementptr i32 %re_sample_9, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 67 'getelementptr' 're_sample_9_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.32ns)   --->   "%re_sample_9_load = load i4 %re_sample_9_addr" [dft.cpp:43]   --->   Operation 68 'load' 're_sample_9_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%re_sample_10_addr = getelementptr i32 %re_sample_10, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 69 'getelementptr' 're_sample_10_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.32ns)   --->   "%re_sample_10_load = load i4 %re_sample_10_addr" [dft.cpp:43]   --->   Operation 70 'load' 're_sample_10_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%re_sample_11_addr = getelementptr i32 %re_sample_11, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 71 'getelementptr' 're_sample_11_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.32ns)   --->   "%re_sample_11_load = load i4 %re_sample_11_addr" [dft.cpp:43]   --->   Operation 72 'load' 're_sample_11_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%re_sample_12_addr = getelementptr i32 %re_sample_12, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 73 'getelementptr' 're_sample_12_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (2.32ns)   --->   "%re_sample_12_load = load i4 %re_sample_12_addr" [dft.cpp:43]   --->   Operation 74 'load' 're_sample_12_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%re_sample_13_addr = getelementptr i32 %re_sample_13, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 75 'getelementptr' 're_sample_13_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 76 [2/2] (2.32ns)   --->   "%re_sample_13_load = load i4 %re_sample_13_addr" [dft.cpp:43]   --->   Operation 76 'load' 're_sample_13_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%re_sample_14_addr = getelementptr i32 %re_sample_14, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 77 'getelementptr' 're_sample_14_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 78 [2/2] (2.32ns)   --->   "%re_sample_14_load = load i4 %re_sample_14_addr" [dft.cpp:43]   --->   Operation 78 'load' 're_sample_14_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%re_sample_15_addr = getelementptr i32 %re_sample_15, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 79 'getelementptr' 're_sample_15_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 80 [2/2] (2.32ns)   --->   "%re_sample_15_load = load i4 %re_sample_15_addr" [dft.cpp:43]   --->   Operation 80 'load' 're_sample_15_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%re_sample_16_addr = getelementptr i32 %re_sample_16, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 81 'getelementptr' 're_sample_16_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (2.32ns)   --->   "%re_sample_16_load = load i4 %re_sample_16_addr" [dft.cpp:43]   --->   Operation 82 'load' 're_sample_16_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%re_sample_17_addr = getelementptr i32 %re_sample_17, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 83 'getelementptr' 're_sample_17_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 84 [2/2] (2.32ns)   --->   "%re_sample_17_load = load i4 %re_sample_17_addr" [dft.cpp:43]   --->   Operation 84 'load' 're_sample_17_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%re_sample_18_addr = getelementptr i32 %re_sample_18, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 85 'getelementptr' 're_sample_18_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (2.32ns)   --->   "%re_sample_18_load = load i4 %re_sample_18_addr" [dft.cpp:43]   --->   Operation 86 'load' 're_sample_18_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%re_sample_19_addr = getelementptr i32 %re_sample_19, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 87 'getelementptr' 're_sample_19_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 88 [2/2] (2.32ns)   --->   "%re_sample_19_load = load i4 %re_sample_19_addr" [dft.cpp:43]   --->   Operation 88 'load' 're_sample_19_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%re_sample_20_addr = getelementptr i32 %re_sample_20, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 89 'getelementptr' 're_sample_20_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 90 [2/2] (2.32ns)   --->   "%re_sample_20_load = load i4 %re_sample_20_addr" [dft.cpp:43]   --->   Operation 90 'load' 're_sample_20_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%re_sample_21_addr = getelementptr i32 %re_sample_21, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 91 'getelementptr' 're_sample_21_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (2.32ns)   --->   "%re_sample_21_load = load i4 %re_sample_21_addr" [dft.cpp:43]   --->   Operation 92 'load' 're_sample_21_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%re_sample_22_addr = getelementptr i32 %re_sample_22, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 93 'getelementptr' 're_sample_22_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (2.32ns)   --->   "%re_sample_22_load = load i4 %re_sample_22_addr" [dft.cpp:43]   --->   Operation 94 'load' 're_sample_22_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%re_sample_23_addr = getelementptr i32 %re_sample_23, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 95 'getelementptr' 're_sample_23_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 96 [2/2] (2.32ns)   --->   "%re_sample_23_load = load i4 %re_sample_23_addr" [dft.cpp:43]   --->   Operation 96 'load' 're_sample_23_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%re_sample_24_addr = getelementptr i32 %re_sample_24, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 97 'getelementptr' 're_sample_24_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 98 [2/2] (2.32ns)   --->   "%re_sample_24_load = load i4 %re_sample_24_addr" [dft.cpp:43]   --->   Operation 98 'load' 're_sample_24_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%re_sample_25_addr = getelementptr i32 %re_sample_25, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 99 'getelementptr' 're_sample_25_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 100 [2/2] (2.32ns)   --->   "%re_sample_25_load = load i4 %re_sample_25_addr" [dft.cpp:43]   --->   Operation 100 'load' 're_sample_25_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%re_sample_26_addr = getelementptr i32 %re_sample_26, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 101 'getelementptr' 're_sample_26_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 102 [2/2] (2.32ns)   --->   "%re_sample_26_load = load i4 %re_sample_26_addr" [dft.cpp:43]   --->   Operation 102 'load' 're_sample_26_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%re_sample_27_addr = getelementptr i32 %re_sample_27, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 103 'getelementptr' 're_sample_27_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 104 [2/2] (2.32ns)   --->   "%re_sample_27_load = load i4 %re_sample_27_addr" [dft.cpp:43]   --->   Operation 104 'load' 're_sample_27_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%re_sample_28_addr = getelementptr i32 %re_sample_28, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 105 'getelementptr' 're_sample_28_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 106 [2/2] (2.32ns)   --->   "%re_sample_28_load = load i4 %re_sample_28_addr" [dft.cpp:43]   --->   Operation 106 'load' 're_sample_28_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%re_sample_29_addr = getelementptr i32 %re_sample_29, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 107 'getelementptr' 're_sample_29_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 108 [2/2] (2.32ns)   --->   "%re_sample_29_load = load i4 %re_sample_29_addr" [dft.cpp:43]   --->   Operation 108 'load' 're_sample_29_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%re_sample_30_addr = getelementptr i32 %re_sample_30, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 109 'getelementptr' 're_sample_30_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 110 [2/2] (2.32ns)   --->   "%re_sample_30_load = load i4 %re_sample_30_addr" [dft.cpp:43]   --->   Operation 110 'load' 're_sample_30_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%re_sample_31_addr = getelementptr i32 %re_sample_31, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 111 'getelementptr' 're_sample_31_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (2.32ns)   --->   "%re_sample_31_load = load i4 %re_sample_31_addr" [dft.cpp:43]   --->   Operation 112 'load' 're_sample_31_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%re_sample_32_addr = getelementptr i32 %re_sample_32, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 113 'getelementptr' 're_sample_32_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 114 [2/2] (2.32ns)   --->   "%re_sample_32_load = load i4 %re_sample_32_addr" [dft.cpp:43]   --->   Operation 114 'load' 're_sample_32_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%re_sample_33_addr = getelementptr i32 %re_sample_33, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 115 'getelementptr' 're_sample_33_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 116 [2/2] (2.32ns)   --->   "%re_sample_33_load = load i4 %re_sample_33_addr" [dft.cpp:43]   --->   Operation 116 'load' 're_sample_33_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%re_sample_34_addr = getelementptr i32 %re_sample_34, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 117 'getelementptr' 're_sample_34_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 118 [2/2] (2.32ns)   --->   "%re_sample_34_load = load i4 %re_sample_34_addr" [dft.cpp:43]   --->   Operation 118 'load' 're_sample_34_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%re_sample_35_addr = getelementptr i32 %re_sample_35, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 119 'getelementptr' 're_sample_35_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 120 [2/2] (2.32ns)   --->   "%re_sample_35_load = load i4 %re_sample_35_addr" [dft.cpp:43]   --->   Operation 120 'load' 're_sample_35_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%re_sample_36_addr = getelementptr i32 %re_sample_36, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 121 'getelementptr' 're_sample_36_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 122 [2/2] (2.32ns)   --->   "%re_sample_36_load = load i4 %re_sample_36_addr" [dft.cpp:43]   --->   Operation 122 'load' 're_sample_36_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%re_sample_37_addr = getelementptr i32 %re_sample_37, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 123 'getelementptr' 're_sample_37_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 124 [2/2] (2.32ns)   --->   "%re_sample_37_load = load i4 %re_sample_37_addr" [dft.cpp:43]   --->   Operation 124 'load' 're_sample_37_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%re_sample_38_addr = getelementptr i32 %re_sample_38, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 125 'getelementptr' 're_sample_38_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 126 [2/2] (2.32ns)   --->   "%re_sample_38_load = load i4 %re_sample_38_addr" [dft.cpp:43]   --->   Operation 126 'load' 're_sample_38_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%re_sample_39_addr = getelementptr i32 %re_sample_39, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 127 'getelementptr' 're_sample_39_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 128 [2/2] (2.32ns)   --->   "%re_sample_39_load = load i4 %re_sample_39_addr" [dft.cpp:43]   --->   Operation 128 'load' 're_sample_39_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%re_sample_40_addr = getelementptr i32 %re_sample_40, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 129 'getelementptr' 're_sample_40_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 130 [2/2] (2.32ns)   --->   "%re_sample_40_load = load i4 %re_sample_40_addr" [dft.cpp:43]   --->   Operation 130 'load' 're_sample_40_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%re_sample_41_addr = getelementptr i32 %re_sample_41, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 131 'getelementptr' 're_sample_41_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 132 [2/2] (2.32ns)   --->   "%re_sample_41_load = load i4 %re_sample_41_addr" [dft.cpp:43]   --->   Operation 132 'load' 're_sample_41_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%re_sample_42_addr = getelementptr i32 %re_sample_42, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 133 'getelementptr' 're_sample_42_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 134 [2/2] (2.32ns)   --->   "%re_sample_42_load = load i4 %re_sample_42_addr" [dft.cpp:43]   --->   Operation 134 'load' 're_sample_42_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%re_sample_43_addr = getelementptr i32 %re_sample_43, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 135 'getelementptr' 're_sample_43_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 136 [2/2] (2.32ns)   --->   "%re_sample_43_load = load i4 %re_sample_43_addr" [dft.cpp:43]   --->   Operation 136 'load' 're_sample_43_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%re_sample_44_addr = getelementptr i32 %re_sample_44, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 137 'getelementptr' 're_sample_44_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 138 [2/2] (2.32ns)   --->   "%re_sample_44_load = load i4 %re_sample_44_addr" [dft.cpp:43]   --->   Operation 138 'load' 're_sample_44_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%re_sample_45_addr = getelementptr i32 %re_sample_45, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 139 'getelementptr' 're_sample_45_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 140 [2/2] (2.32ns)   --->   "%re_sample_45_load = load i4 %re_sample_45_addr" [dft.cpp:43]   --->   Operation 140 'load' 're_sample_45_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%re_sample_46_addr = getelementptr i32 %re_sample_46, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 141 'getelementptr' 're_sample_46_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 142 [2/2] (2.32ns)   --->   "%re_sample_46_load = load i4 %re_sample_46_addr" [dft.cpp:43]   --->   Operation 142 'load' 're_sample_46_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%re_sample_47_addr = getelementptr i32 %re_sample_47, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 143 'getelementptr' 're_sample_47_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 144 [2/2] (2.32ns)   --->   "%re_sample_47_load = load i4 %re_sample_47_addr" [dft.cpp:43]   --->   Operation 144 'load' 're_sample_47_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%re_sample_48_addr = getelementptr i32 %re_sample_48, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 145 'getelementptr' 're_sample_48_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 146 [2/2] (2.32ns)   --->   "%re_sample_48_load = load i4 %re_sample_48_addr" [dft.cpp:43]   --->   Operation 146 'load' 're_sample_48_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%re_sample_49_addr = getelementptr i32 %re_sample_49, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 147 'getelementptr' 're_sample_49_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 148 [2/2] (2.32ns)   --->   "%re_sample_49_load = load i4 %re_sample_49_addr" [dft.cpp:43]   --->   Operation 148 'load' 're_sample_49_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%re_sample_50_addr = getelementptr i32 %re_sample_50, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 149 'getelementptr' 're_sample_50_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 150 [2/2] (2.32ns)   --->   "%re_sample_50_load = load i4 %re_sample_50_addr" [dft.cpp:43]   --->   Operation 150 'load' 're_sample_50_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%re_sample_51_addr = getelementptr i32 %re_sample_51, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 151 'getelementptr' 're_sample_51_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 152 [2/2] (2.32ns)   --->   "%re_sample_51_load = load i4 %re_sample_51_addr" [dft.cpp:43]   --->   Operation 152 'load' 're_sample_51_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%re_sample_52_addr = getelementptr i32 %re_sample_52, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 153 'getelementptr' 're_sample_52_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 154 [2/2] (2.32ns)   --->   "%re_sample_52_load = load i4 %re_sample_52_addr" [dft.cpp:43]   --->   Operation 154 'load' 're_sample_52_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%re_sample_53_addr = getelementptr i32 %re_sample_53, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 155 'getelementptr' 're_sample_53_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 156 [2/2] (2.32ns)   --->   "%re_sample_53_load = load i4 %re_sample_53_addr" [dft.cpp:43]   --->   Operation 156 'load' 're_sample_53_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%re_sample_54_addr = getelementptr i32 %re_sample_54, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 157 'getelementptr' 're_sample_54_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 158 [2/2] (2.32ns)   --->   "%re_sample_54_load = load i4 %re_sample_54_addr" [dft.cpp:43]   --->   Operation 158 'load' 're_sample_54_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%re_sample_55_addr = getelementptr i32 %re_sample_55, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 159 'getelementptr' 're_sample_55_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 160 [2/2] (2.32ns)   --->   "%re_sample_55_load = load i4 %re_sample_55_addr" [dft.cpp:43]   --->   Operation 160 'load' 're_sample_55_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%re_sample_56_addr = getelementptr i32 %re_sample_56, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 161 'getelementptr' 're_sample_56_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 162 [2/2] (2.32ns)   --->   "%re_sample_56_load = load i4 %re_sample_56_addr" [dft.cpp:43]   --->   Operation 162 'load' 're_sample_56_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%re_sample_57_addr = getelementptr i32 %re_sample_57, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 163 'getelementptr' 're_sample_57_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 164 [2/2] (2.32ns)   --->   "%re_sample_57_load = load i4 %re_sample_57_addr" [dft.cpp:43]   --->   Operation 164 'load' 're_sample_57_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%re_sample_58_addr = getelementptr i32 %re_sample_58, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 165 'getelementptr' 're_sample_58_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 166 [2/2] (2.32ns)   --->   "%re_sample_58_load = load i4 %re_sample_58_addr" [dft.cpp:43]   --->   Operation 166 'load' 're_sample_58_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%re_sample_59_addr = getelementptr i32 %re_sample_59, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 167 'getelementptr' 're_sample_59_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 168 [2/2] (2.32ns)   --->   "%re_sample_59_load = load i4 %re_sample_59_addr" [dft.cpp:43]   --->   Operation 168 'load' 're_sample_59_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%re_sample_60_addr = getelementptr i32 %re_sample_60, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 169 'getelementptr' 're_sample_60_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 170 [2/2] (2.32ns)   --->   "%re_sample_60_load = load i4 %re_sample_60_addr" [dft.cpp:43]   --->   Operation 170 'load' 're_sample_60_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%re_sample_61_addr = getelementptr i32 %re_sample_61, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 171 'getelementptr' 're_sample_61_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 172 [2/2] (2.32ns)   --->   "%re_sample_61_load = load i4 %re_sample_61_addr" [dft.cpp:43]   --->   Operation 172 'load' 're_sample_61_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%re_sample_62_addr = getelementptr i32 %re_sample_62, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 173 'getelementptr' 're_sample_62_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 174 [2/2] (2.32ns)   --->   "%re_sample_62_load = load i4 %re_sample_62_addr" [dft.cpp:43]   --->   Operation 174 'load' 're_sample_62_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%re_sample_63_addr = getelementptr i32 %re_sample_63, i64 0, i64 %zext_ln43_1" [dft.cpp:43]   --->   Operation 175 'getelementptr' 're_sample_63_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 176 [2/2] (2.32ns)   --->   "%re_sample_63_load = load i4 %re_sample_63_addr" [dft.cpp:43]   --->   Operation 176 'load' 're_sample_63_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%im_sample_0_addr = getelementptr i32 %im_sample_0, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 177 'getelementptr' 'im_sample_0_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 178 [2/2] (2.32ns)   --->   "%im_sample_0_load = load i4 %im_sample_0_addr" [dft.cpp:44]   --->   Operation 178 'load' 'im_sample_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%im_sample_1_addr = getelementptr i32 %im_sample_1, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 179 'getelementptr' 'im_sample_1_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 180 [2/2] (2.32ns)   --->   "%im_sample_1_load = load i4 %im_sample_1_addr" [dft.cpp:44]   --->   Operation 180 'load' 'im_sample_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%im_sample_2_addr = getelementptr i32 %im_sample_2, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 181 'getelementptr' 'im_sample_2_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 182 [2/2] (2.32ns)   --->   "%im_sample_2_load = load i4 %im_sample_2_addr" [dft.cpp:44]   --->   Operation 182 'load' 'im_sample_2_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%im_sample_3_addr = getelementptr i32 %im_sample_3, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 183 'getelementptr' 'im_sample_3_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 184 [2/2] (2.32ns)   --->   "%im_sample_3_load = load i4 %im_sample_3_addr" [dft.cpp:44]   --->   Operation 184 'load' 'im_sample_3_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%im_sample_4_addr = getelementptr i32 %im_sample_4, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 185 'getelementptr' 'im_sample_4_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 186 [2/2] (2.32ns)   --->   "%im_sample_4_load = load i4 %im_sample_4_addr" [dft.cpp:44]   --->   Operation 186 'load' 'im_sample_4_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%im_sample_5_addr = getelementptr i32 %im_sample_5, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 187 'getelementptr' 'im_sample_5_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 188 [2/2] (2.32ns)   --->   "%im_sample_5_load = load i4 %im_sample_5_addr" [dft.cpp:44]   --->   Operation 188 'load' 'im_sample_5_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%im_sample_6_addr = getelementptr i32 %im_sample_6, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 189 'getelementptr' 'im_sample_6_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 190 [2/2] (2.32ns)   --->   "%im_sample_6_load = load i4 %im_sample_6_addr" [dft.cpp:44]   --->   Operation 190 'load' 'im_sample_6_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%im_sample_7_addr = getelementptr i32 %im_sample_7, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 191 'getelementptr' 'im_sample_7_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 192 [2/2] (2.32ns)   --->   "%im_sample_7_load = load i4 %im_sample_7_addr" [dft.cpp:44]   --->   Operation 192 'load' 'im_sample_7_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%im_sample_8_addr = getelementptr i32 %im_sample_8, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 193 'getelementptr' 'im_sample_8_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 194 [2/2] (2.32ns)   --->   "%im_sample_8_load = load i4 %im_sample_8_addr" [dft.cpp:44]   --->   Operation 194 'load' 'im_sample_8_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%im_sample_9_addr = getelementptr i32 %im_sample_9, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 195 'getelementptr' 'im_sample_9_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 196 [2/2] (2.32ns)   --->   "%im_sample_9_load = load i4 %im_sample_9_addr" [dft.cpp:44]   --->   Operation 196 'load' 'im_sample_9_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%im_sample_10_addr = getelementptr i32 %im_sample_10, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 197 'getelementptr' 'im_sample_10_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 198 [2/2] (2.32ns)   --->   "%im_sample_10_load = load i4 %im_sample_10_addr" [dft.cpp:44]   --->   Operation 198 'load' 'im_sample_10_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%im_sample_11_addr = getelementptr i32 %im_sample_11, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 199 'getelementptr' 'im_sample_11_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 200 [2/2] (2.32ns)   --->   "%im_sample_11_load = load i4 %im_sample_11_addr" [dft.cpp:44]   --->   Operation 200 'load' 'im_sample_11_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%im_sample_12_addr = getelementptr i32 %im_sample_12, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 201 'getelementptr' 'im_sample_12_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 202 [2/2] (2.32ns)   --->   "%im_sample_12_load = load i4 %im_sample_12_addr" [dft.cpp:44]   --->   Operation 202 'load' 'im_sample_12_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%im_sample_13_addr = getelementptr i32 %im_sample_13, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 203 'getelementptr' 'im_sample_13_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 204 [2/2] (2.32ns)   --->   "%im_sample_13_load = load i4 %im_sample_13_addr" [dft.cpp:44]   --->   Operation 204 'load' 'im_sample_13_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%im_sample_14_addr = getelementptr i32 %im_sample_14, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 205 'getelementptr' 'im_sample_14_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 206 [2/2] (2.32ns)   --->   "%im_sample_14_load = load i4 %im_sample_14_addr" [dft.cpp:44]   --->   Operation 206 'load' 'im_sample_14_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%im_sample_15_addr = getelementptr i32 %im_sample_15, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 207 'getelementptr' 'im_sample_15_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 208 [2/2] (2.32ns)   --->   "%im_sample_15_load = load i4 %im_sample_15_addr" [dft.cpp:44]   --->   Operation 208 'load' 'im_sample_15_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%im_sample_16_addr = getelementptr i32 %im_sample_16, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 209 'getelementptr' 'im_sample_16_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 210 [2/2] (2.32ns)   --->   "%im_sample_16_load = load i4 %im_sample_16_addr" [dft.cpp:44]   --->   Operation 210 'load' 'im_sample_16_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%im_sample_17_addr = getelementptr i32 %im_sample_17, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 211 'getelementptr' 'im_sample_17_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 212 [2/2] (2.32ns)   --->   "%im_sample_17_load = load i4 %im_sample_17_addr" [dft.cpp:44]   --->   Operation 212 'load' 'im_sample_17_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%im_sample_18_addr = getelementptr i32 %im_sample_18, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 213 'getelementptr' 'im_sample_18_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 214 [2/2] (2.32ns)   --->   "%im_sample_18_load = load i4 %im_sample_18_addr" [dft.cpp:44]   --->   Operation 214 'load' 'im_sample_18_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%im_sample_19_addr = getelementptr i32 %im_sample_19, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 215 'getelementptr' 'im_sample_19_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 216 [2/2] (2.32ns)   --->   "%im_sample_19_load = load i4 %im_sample_19_addr" [dft.cpp:44]   --->   Operation 216 'load' 'im_sample_19_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%im_sample_20_addr = getelementptr i32 %im_sample_20, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 217 'getelementptr' 'im_sample_20_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 218 [2/2] (2.32ns)   --->   "%im_sample_20_load = load i4 %im_sample_20_addr" [dft.cpp:44]   --->   Operation 218 'load' 'im_sample_20_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 219 [1/1] (0.00ns)   --->   "%im_sample_21_addr = getelementptr i32 %im_sample_21, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 219 'getelementptr' 'im_sample_21_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 220 [2/2] (2.32ns)   --->   "%im_sample_21_load = load i4 %im_sample_21_addr" [dft.cpp:44]   --->   Operation 220 'load' 'im_sample_21_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%im_sample_22_addr = getelementptr i32 %im_sample_22, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 221 'getelementptr' 'im_sample_22_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 222 [2/2] (2.32ns)   --->   "%im_sample_22_load = load i4 %im_sample_22_addr" [dft.cpp:44]   --->   Operation 222 'load' 'im_sample_22_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%im_sample_23_addr = getelementptr i32 %im_sample_23, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 223 'getelementptr' 'im_sample_23_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 224 [2/2] (2.32ns)   --->   "%im_sample_23_load = load i4 %im_sample_23_addr" [dft.cpp:44]   --->   Operation 224 'load' 'im_sample_23_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%im_sample_24_addr = getelementptr i32 %im_sample_24, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 225 'getelementptr' 'im_sample_24_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 226 [2/2] (2.32ns)   --->   "%im_sample_24_load = load i4 %im_sample_24_addr" [dft.cpp:44]   --->   Operation 226 'load' 'im_sample_24_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%im_sample_25_addr = getelementptr i32 %im_sample_25, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 227 'getelementptr' 'im_sample_25_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 228 [2/2] (2.32ns)   --->   "%im_sample_25_load = load i4 %im_sample_25_addr" [dft.cpp:44]   --->   Operation 228 'load' 'im_sample_25_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%im_sample_26_addr = getelementptr i32 %im_sample_26, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 229 'getelementptr' 'im_sample_26_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 230 [2/2] (2.32ns)   --->   "%im_sample_26_load = load i4 %im_sample_26_addr" [dft.cpp:44]   --->   Operation 230 'load' 'im_sample_26_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%im_sample_27_addr = getelementptr i32 %im_sample_27, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 231 'getelementptr' 'im_sample_27_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 232 [2/2] (2.32ns)   --->   "%im_sample_27_load = load i4 %im_sample_27_addr" [dft.cpp:44]   --->   Operation 232 'load' 'im_sample_27_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%im_sample_28_addr = getelementptr i32 %im_sample_28, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 233 'getelementptr' 'im_sample_28_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 234 [2/2] (2.32ns)   --->   "%im_sample_28_load = load i4 %im_sample_28_addr" [dft.cpp:44]   --->   Operation 234 'load' 'im_sample_28_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%im_sample_29_addr = getelementptr i32 %im_sample_29, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 235 'getelementptr' 'im_sample_29_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 236 [2/2] (2.32ns)   --->   "%im_sample_29_load = load i4 %im_sample_29_addr" [dft.cpp:44]   --->   Operation 236 'load' 'im_sample_29_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%im_sample_30_addr = getelementptr i32 %im_sample_30, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 237 'getelementptr' 'im_sample_30_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 238 [2/2] (2.32ns)   --->   "%im_sample_30_load = load i4 %im_sample_30_addr" [dft.cpp:44]   --->   Operation 238 'load' 'im_sample_30_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%im_sample_31_addr = getelementptr i32 %im_sample_31, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 239 'getelementptr' 'im_sample_31_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 240 [2/2] (2.32ns)   --->   "%im_sample_31_load = load i4 %im_sample_31_addr" [dft.cpp:44]   --->   Operation 240 'load' 'im_sample_31_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%im_sample_32_addr = getelementptr i32 %im_sample_32, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 241 'getelementptr' 'im_sample_32_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 242 [2/2] (2.32ns)   --->   "%im_sample_32_load = load i4 %im_sample_32_addr" [dft.cpp:44]   --->   Operation 242 'load' 'im_sample_32_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%im_sample_33_addr = getelementptr i32 %im_sample_33, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 243 'getelementptr' 'im_sample_33_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 244 [2/2] (2.32ns)   --->   "%im_sample_33_load = load i4 %im_sample_33_addr" [dft.cpp:44]   --->   Operation 244 'load' 'im_sample_33_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%im_sample_34_addr = getelementptr i32 %im_sample_34, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 245 'getelementptr' 'im_sample_34_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 246 [2/2] (2.32ns)   --->   "%im_sample_34_load = load i4 %im_sample_34_addr" [dft.cpp:44]   --->   Operation 246 'load' 'im_sample_34_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 247 [1/1] (0.00ns)   --->   "%im_sample_35_addr = getelementptr i32 %im_sample_35, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 247 'getelementptr' 'im_sample_35_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 248 [2/2] (2.32ns)   --->   "%im_sample_35_load = load i4 %im_sample_35_addr" [dft.cpp:44]   --->   Operation 248 'load' 'im_sample_35_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%im_sample_36_addr = getelementptr i32 %im_sample_36, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 249 'getelementptr' 'im_sample_36_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 250 [2/2] (2.32ns)   --->   "%im_sample_36_load = load i4 %im_sample_36_addr" [dft.cpp:44]   --->   Operation 250 'load' 'im_sample_36_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%im_sample_37_addr = getelementptr i32 %im_sample_37, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 251 'getelementptr' 'im_sample_37_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 252 [2/2] (2.32ns)   --->   "%im_sample_37_load = load i4 %im_sample_37_addr" [dft.cpp:44]   --->   Operation 252 'load' 'im_sample_37_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 253 [1/1] (0.00ns)   --->   "%im_sample_38_addr = getelementptr i32 %im_sample_38, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 253 'getelementptr' 'im_sample_38_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 254 [2/2] (2.32ns)   --->   "%im_sample_38_load = load i4 %im_sample_38_addr" [dft.cpp:44]   --->   Operation 254 'load' 'im_sample_38_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 255 [1/1] (0.00ns)   --->   "%im_sample_39_addr = getelementptr i32 %im_sample_39, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 255 'getelementptr' 'im_sample_39_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 256 [2/2] (2.32ns)   --->   "%im_sample_39_load = load i4 %im_sample_39_addr" [dft.cpp:44]   --->   Operation 256 'load' 'im_sample_39_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%im_sample_40_addr = getelementptr i32 %im_sample_40, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 257 'getelementptr' 'im_sample_40_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 258 [2/2] (2.32ns)   --->   "%im_sample_40_load = load i4 %im_sample_40_addr" [dft.cpp:44]   --->   Operation 258 'load' 'im_sample_40_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%im_sample_41_addr = getelementptr i32 %im_sample_41, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 259 'getelementptr' 'im_sample_41_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 260 [2/2] (2.32ns)   --->   "%im_sample_41_load = load i4 %im_sample_41_addr" [dft.cpp:44]   --->   Operation 260 'load' 'im_sample_41_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%im_sample_42_addr = getelementptr i32 %im_sample_42, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 261 'getelementptr' 'im_sample_42_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 262 [2/2] (2.32ns)   --->   "%im_sample_42_load = load i4 %im_sample_42_addr" [dft.cpp:44]   --->   Operation 262 'load' 'im_sample_42_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%im_sample_43_addr = getelementptr i32 %im_sample_43, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 263 'getelementptr' 'im_sample_43_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 264 [2/2] (2.32ns)   --->   "%im_sample_43_load = load i4 %im_sample_43_addr" [dft.cpp:44]   --->   Operation 264 'load' 'im_sample_43_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 265 [1/1] (0.00ns)   --->   "%im_sample_44_addr = getelementptr i32 %im_sample_44, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 265 'getelementptr' 'im_sample_44_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 266 [2/2] (2.32ns)   --->   "%im_sample_44_load = load i4 %im_sample_44_addr" [dft.cpp:44]   --->   Operation 266 'load' 'im_sample_44_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%im_sample_45_addr = getelementptr i32 %im_sample_45, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 267 'getelementptr' 'im_sample_45_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 268 [2/2] (2.32ns)   --->   "%im_sample_45_load = load i4 %im_sample_45_addr" [dft.cpp:44]   --->   Operation 268 'load' 'im_sample_45_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%im_sample_46_addr = getelementptr i32 %im_sample_46, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 269 'getelementptr' 'im_sample_46_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 270 [2/2] (2.32ns)   --->   "%im_sample_46_load = load i4 %im_sample_46_addr" [dft.cpp:44]   --->   Operation 270 'load' 'im_sample_46_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%im_sample_47_addr = getelementptr i32 %im_sample_47, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 271 'getelementptr' 'im_sample_47_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 272 [2/2] (2.32ns)   --->   "%im_sample_47_load = load i4 %im_sample_47_addr" [dft.cpp:44]   --->   Operation 272 'load' 'im_sample_47_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%im_sample_48_addr = getelementptr i32 %im_sample_48, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 273 'getelementptr' 'im_sample_48_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 274 [2/2] (2.32ns)   --->   "%im_sample_48_load = load i4 %im_sample_48_addr" [dft.cpp:44]   --->   Operation 274 'load' 'im_sample_48_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%im_sample_49_addr = getelementptr i32 %im_sample_49, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 275 'getelementptr' 'im_sample_49_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 276 [2/2] (2.32ns)   --->   "%im_sample_49_load = load i4 %im_sample_49_addr" [dft.cpp:44]   --->   Operation 276 'load' 'im_sample_49_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%im_sample_50_addr = getelementptr i32 %im_sample_50, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 277 'getelementptr' 'im_sample_50_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 278 [2/2] (2.32ns)   --->   "%im_sample_50_load = load i4 %im_sample_50_addr" [dft.cpp:44]   --->   Operation 278 'load' 'im_sample_50_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%im_sample_51_addr = getelementptr i32 %im_sample_51, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 279 'getelementptr' 'im_sample_51_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 280 [2/2] (2.32ns)   --->   "%im_sample_51_load = load i4 %im_sample_51_addr" [dft.cpp:44]   --->   Operation 280 'load' 'im_sample_51_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%im_sample_52_addr = getelementptr i32 %im_sample_52, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 281 'getelementptr' 'im_sample_52_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 282 [2/2] (2.32ns)   --->   "%im_sample_52_load = load i4 %im_sample_52_addr" [dft.cpp:44]   --->   Operation 282 'load' 'im_sample_52_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%im_sample_53_addr = getelementptr i32 %im_sample_53, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 283 'getelementptr' 'im_sample_53_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 284 [2/2] (2.32ns)   --->   "%im_sample_53_load = load i4 %im_sample_53_addr" [dft.cpp:44]   --->   Operation 284 'load' 'im_sample_53_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%im_sample_54_addr = getelementptr i32 %im_sample_54, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 285 'getelementptr' 'im_sample_54_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 286 [2/2] (2.32ns)   --->   "%im_sample_54_load = load i4 %im_sample_54_addr" [dft.cpp:44]   --->   Operation 286 'load' 'im_sample_54_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%im_sample_55_addr = getelementptr i32 %im_sample_55, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 287 'getelementptr' 'im_sample_55_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 288 [2/2] (2.32ns)   --->   "%im_sample_55_load = load i4 %im_sample_55_addr" [dft.cpp:44]   --->   Operation 288 'load' 'im_sample_55_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%im_sample_56_addr = getelementptr i32 %im_sample_56, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 289 'getelementptr' 'im_sample_56_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 290 [2/2] (2.32ns)   --->   "%im_sample_56_load = load i4 %im_sample_56_addr" [dft.cpp:44]   --->   Operation 290 'load' 'im_sample_56_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%im_sample_57_addr = getelementptr i32 %im_sample_57, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 291 'getelementptr' 'im_sample_57_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 292 [2/2] (2.32ns)   --->   "%im_sample_57_load = load i4 %im_sample_57_addr" [dft.cpp:44]   --->   Operation 292 'load' 'im_sample_57_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%im_sample_58_addr = getelementptr i32 %im_sample_58, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 293 'getelementptr' 'im_sample_58_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 294 [2/2] (2.32ns)   --->   "%im_sample_58_load = load i4 %im_sample_58_addr" [dft.cpp:44]   --->   Operation 294 'load' 'im_sample_58_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 295 [1/1] (0.00ns)   --->   "%im_sample_59_addr = getelementptr i32 %im_sample_59, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 295 'getelementptr' 'im_sample_59_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 296 [2/2] (2.32ns)   --->   "%im_sample_59_load = load i4 %im_sample_59_addr" [dft.cpp:44]   --->   Operation 296 'load' 'im_sample_59_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%im_sample_60_addr = getelementptr i32 %im_sample_60, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 297 'getelementptr' 'im_sample_60_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 298 [2/2] (2.32ns)   --->   "%im_sample_60_load = load i4 %im_sample_60_addr" [dft.cpp:44]   --->   Operation 298 'load' 'im_sample_60_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%im_sample_61_addr = getelementptr i32 %im_sample_61, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 299 'getelementptr' 'im_sample_61_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 300 [2/2] (2.32ns)   --->   "%im_sample_61_load = load i4 %im_sample_61_addr" [dft.cpp:44]   --->   Operation 300 'load' 'im_sample_61_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%im_sample_62_addr = getelementptr i32 %im_sample_62, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 301 'getelementptr' 'im_sample_62_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 302 [2/2] (2.32ns)   --->   "%im_sample_62_load = load i4 %im_sample_62_addr" [dft.cpp:44]   --->   Operation 302 'load' 'im_sample_62_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%im_sample_63_addr = getelementptr i32 %im_sample_63, i64 0, i64 %zext_ln43_1" [dft.cpp:44]   --->   Operation 303 'getelementptr' 'im_sample_63_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 304 [2/2] (2.32ns)   --->   "%im_sample_63_load = load i4 %im_sample_63_addr" [dft.cpp:44]   --->   Operation 304 'load' 'im_sample_63_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 305 [1/1] (1.88ns)   --->   "%icmp_ln50 = icmp_eq  i11 %select_ln41, i11 1023" [dft.cpp:50]   --->   Operation 305 'icmp' 'icmp_ln50' <Predicate = (!icmp_ln28)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln50 = br i1 %icmp_ln50, void %.split._crit_edge, void" [dft.cpp:50]   --->   Operation 306 'br' 'br_ln50' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (1.63ns)   --->   "%add_ln32 = add i11 %select_ln41, i11 1" [dft.cpp:32]   --->   Operation 307 'add' 'add_ln32' <Predicate = (!icmp_ln28)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (1.58ns)   --->   "%store_ln28 = store i21 %add_ln28, i21 %indvar_flatten" [dft.cpp:28]   --->   Operation 308 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_2 : Operation 309 [1/1] (1.58ns)   --->   "%store_ln41 = store i11 %select_ln41_1, i11 %k_1" [dft.cpp:41]   --->   Operation 309 'store' 'store_ln41' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_2 : Operation 310 [1/1] (1.58ns)   --->   "%store_ln32 = store i11 %add_ln32, i11 %n" [dft.cpp:32]   --->   Operation 310 'store' 'store_ln32' <Predicate = (!icmp_ln28)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.45>
ST_3 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i10 %mul_ln41" [dft.cpp:41]   --->   Operation 311 'zext' 'zext_ln41' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 312 [1/1] (0.00ns)   --->   "%cos_coefficients_table_addr = getelementptr i32 %cos_coefficients_table, i64 0, i64 %zext_ln41" [dft.cpp:41]   --->   Operation 312 'getelementptr' 'cos_coefficients_table_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 313 [2/2] (3.25ns)   --->   "%c = load i10 %cos_coefficients_table_addr" [dft.cpp:41]   --->   Operation 313 'load' 'c' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%sin_coefficients_table_addr = getelementptr i32 %sin_coefficients_table, i64 0, i64 %zext_ln41" [dft.cpp:42]   --->   Operation 314 'getelementptr' 'sin_coefficients_table_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 315 [2/2] (3.25ns)   --->   "%s = load i10 %sin_coefficients_table_addr" [dft.cpp:42]   --->   Operation 315 'load' 's' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i6 %trunc_ln43" [dft.cpp:43]   --->   Operation 316 'zext' 'zext_ln43' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 317 [1/2] (2.32ns)   --->   "%re_sample_0_load = load i4 %re_sample_0_addr" [dft.cpp:43]   --->   Operation 317 'load' 're_sample_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 318 [1/2] (2.32ns)   --->   "%re_sample_1_load = load i4 %re_sample_1_addr" [dft.cpp:43]   --->   Operation 318 'load' 're_sample_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 319 [1/2] (2.32ns)   --->   "%re_sample_2_load = load i4 %re_sample_2_addr" [dft.cpp:43]   --->   Operation 319 'load' 're_sample_2_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 320 [1/2] (2.32ns)   --->   "%re_sample_3_load = load i4 %re_sample_3_addr" [dft.cpp:43]   --->   Operation 320 'load' 're_sample_3_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 321 [1/2] (2.32ns)   --->   "%re_sample_4_load = load i4 %re_sample_4_addr" [dft.cpp:43]   --->   Operation 321 'load' 're_sample_4_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 322 [1/2] (2.32ns)   --->   "%re_sample_5_load = load i4 %re_sample_5_addr" [dft.cpp:43]   --->   Operation 322 'load' 're_sample_5_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 323 [1/2] (2.32ns)   --->   "%re_sample_6_load = load i4 %re_sample_6_addr" [dft.cpp:43]   --->   Operation 323 'load' 're_sample_6_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 324 [1/2] (2.32ns)   --->   "%re_sample_7_load = load i4 %re_sample_7_addr" [dft.cpp:43]   --->   Operation 324 'load' 're_sample_7_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 325 [1/2] (2.32ns)   --->   "%re_sample_8_load = load i4 %re_sample_8_addr" [dft.cpp:43]   --->   Operation 325 'load' 're_sample_8_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 326 [1/2] (2.32ns)   --->   "%re_sample_9_load = load i4 %re_sample_9_addr" [dft.cpp:43]   --->   Operation 326 'load' 're_sample_9_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 327 [1/2] (2.32ns)   --->   "%re_sample_10_load = load i4 %re_sample_10_addr" [dft.cpp:43]   --->   Operation 327 'load' 're_sample_10_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 328 [1/2] (2.32ns)   --->   "%re_sample_11_load = load i4 %re_sample_11_addr" [dft.cpp:43]   --->   Operation 328 'load' 're_sample_11_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 329 [1/2] (2.32ns)   --->   "%re_sample_12_load = load i4 %re_sample_12_addr" [dft.cpp:43]   --->   Operation 329 'load' 're_sample_12_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 330 [1/2] (2.32ns)   --->   "%re_sample_13_load = load i4 %re_sample_13_addr" [dft.cpp:43]   --->   Operation 330 'load' 're_sample_13_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 331 [1/2] (2.32ns)   --->   "%re_sample_14_load = load i4 %re_sample_14_addr" [dft.cpp:43]   --->   Operation 331 'load' 're_sample_14_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 332 [1/2] (2.32ns)   --->   "%re_sample_15_load = load i4 %re_sample_15_addr" [dft.cpp:43]   --->   Operation 332 'load' 're_sample_15_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 333 [1/2] (2.32ns)   --->   "%re_sample_16_load = load i4 %re_sample_16_addr" [dft.cpp:43]   --->   Operation 333 'load' 're_sample_16_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 334 [1/2] (2.32ns)   --->   "%re_sample_17_load = load i4 %re_sample_17_addr" [dft.cpp:43]   --->   Operation 334 'load' 're_sample_17_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 335 [1/2] (2.32ns)   --->   "%re_sample_18_load = load i4 %re_sample_18_addr" [dft.cpp:43]   --->   Operation 335 'load' 're_sample_18_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 336 [1/2] (2.32ns)   --->   "%re_sample_19_load = load i4 %re_sample_19_addr" [dft.cpp:43]   --->   Operation 336 'load' 're_sample_19_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 337 [1/2] (2.32ns)   --->   "%re_sample_20_load = load i4 %re_sample_20_addr" [dft.cpp:43]   --->   Operation 337 'load' 're_sample_20_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 338 [1/2] (2.32ns)   --->   "%re_sample_21_load = load i4 %re_sample_21_addr" [dft.cpp:43]   --->   Operation 338 'load' 're_sample_21_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 339 [1/2] (2.32ns)   --->   "%re_sample_22_load = load i4 %re_sample_22_addr" [dft.cpp:43]   --->   Operation 339 'load' 're_sample_22_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 340 [1/2] (2.32ns)   --->   "%re_sample_23_load = load i4 %re_sample_23_addr" [dft.cpp:43]   --->   Operation 340 'load' 're_sample_23_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 341 [1/2] (2.32ns)   --->   "%re_sample_24_load = load i4 %re_sample_24_addr" [dft.cpp:43]   --->   Operation 341 'load' 're_sample_24_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 342 [1/2] (2.32ns)   --->   "%re_sample_25_load = load i4 %re_sample_25_addr" [dft.cpp:43]   --->   Operation 342 'load' 're_sample_25_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 343 [1/2] (2.32ns)   --->   "%re_sample_26_load = load i4 %re_sample_26_addr" [dft.cpp:43]   --->   Operation 343 'load' 're_sample_26_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 344 [1/2] (2.32ns)   --->   "%re_sample_27_load = load i4 %re_sample_27_addr" [dft.cpp:43]   --->   Operation 344 'load' 're_sample_27_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 345 [1/2] (2.32ns)   --->   "%re_sample_28_load = load i4 %re_sample_28_addr" [dft.cpp:43]   --->   Operation 345 'load' 're_sample_28_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 346 [1/2] (2.32ns)   --->   "%re_sample_29_load = load i4 %re_sample_29_addr" [dft.cpp:43]   --->   Operation 346 'load' 're_sample_29_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 347 [1/2] (2.32ns)   --->   "%re_sample_30_load = load i4 %re_sample_30_addr" [dft.cpp:43]   --->   Operation 347 'load' 're_sample_30_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 348 [1/2] (2.32ns)   --->   "%re_sample_31_load = load i4 %re_sample_31_addr" [dft.cpp:43]   --->   Operation 348 'load' 're_sample_31_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 349 [1/2] (2.32ns)   --->   "%re_sample_32_load = load i4 %re_sample_32_addr" [dft.cpp:43]   --->   Operation 349 'load' 're_sample_32_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 350 [1/2] (2.32ns)   --->   "%re_sample_33_load = load i4 %re_sample_33_addr" [dft.cpp:43]   --->   Operation 350 'load' 're_sample_33_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 351 [1/2] (2.32ns)   --->   "%re_sample_34_load = load i4 %re_sample_34_addr" [dft.cpp:43]   --->   Operation 351 'load' 're_sample_34_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 352 [1/2] (2.32ns)   --->   "%re_sample_35_load = load i4 %re_sample_35_addr" [dft.cpp:43]   --->   Operation 352 'load' 're_sample_35_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 353 [1/2] (2.32ns)   --->   "%re_sample_36_load = load i4 %re_sample_36_addr" [dft.cpp:43]   --->   Operation 353 'load' 're_sample_36_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 354 [1/2] (2.32ns)   --->   "%re_sample_37_load = load i4 %re_sample_37_addr" [dft.cpp:43]   --->   Operation 354 'load' 're_sample_37_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 355 [1/2] (2.32ns)   --->   "%re_sample_38_load = load i4 %re_sample_38_addr" [dft.cpp:43]   --->   Operation 355 'load' 're_sample_38_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 356 [1/2] (2.32ns)   --->   "%re_sample_39_load = load i4 %re_sample_39_addr" [dft.cpp:43]   --->   Operation 356 'load' 're_sample_39_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 357 [1/2] (2.32ns)   --->   "%re_sample_40_load = load i4 %re_sample_40_addr" [dft.cpp:43]   --->   Operation 357 'load' 're_sample_40_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 358 [1/2] (2.32ns)   --->   "%re_sample_41_load = load i4 %re_sample_41_addr" [dft.cpp:43]   --->   Operation 358 'load' 're_sample_41_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 359 [1/2] (2.32ns)   --->   "%re_sample_42_load = load i4 %re_sample_42_addr" [dft.cpp:43]   --->   Operation 359 'load' 're_sample_42_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 360 [1/2] (2.32ns)   --->   "%re_sample_43_load = load i4 %re_sample_43_addr" [dft.cpp:43]   --->   Operation 360 'load' 're_sample_43_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 361 [1/2] (2.32ns)   --->   "%re_sample_44_load = load i4 %re_sample_44_addr" [dft.cpp:43]   --->   Operation 361 'load' 're_sample_44_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 362 [1/2] (2.32ns)   --->   "%re_sample_45_load = load i4 %re_sample_45_addr" [dft.cpp:43]   --->   Operation 362 'load' 're_sample_45_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 363 [1/2] (2.32ns)   --->   "%re_sample_46_load = load i4 %re_sample_46_addr" [dft.cpp:43]   --->   Operation 363 'load' 're_sample_46_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 364 [1/2] (2.32ns)   --->   "%re_sample_47_load = load i4 %re_sample_47_addr" [dft.cpp:43]   --->   Operation 364 'load' 're_sample_47_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 365 [1/2] (2.32ns)   --->   "%re_sample_48_load = load i4 %re_sample_48_addr" [dft.cpp:43]   --->   Operation 365 'load' 're_sample_48_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 366 [1/2] (2.32ns)   --->   "%re_sample_49_load = load i4 %re_sample_49_addr" [dft.cpp:43]   --->   Operation 366 'load' 're_sample_49_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 367 [1/2] (2.32ns)   --->   "%re_sample_50_load = load i4 %re_sample_50_addr" [dft.cpp:43]   --->   Operation 367 'load' 're_sample_50_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 368 [1/2] (2.32ns)   --->   "%re_sample_51_load = load i4 %re_sample_51_addr" [dft.cpp:43]   --->   Operation 368 'load' 're_sample_51_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 369 [1/2] (2.32ns)   --->   "%re_sample_52_load = load i4 %re_sample_52_addr" [dft.cpp:43]   --->   Operation 369 'load' 're_sample_52_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 370 [1/2] (2.32ns)   --->   "%re_sample_53_load = load i4 %re_sample_53_addr" [dft.cpp:43]   --->   Operation 370 'load' 're_sample_53_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 371 [1/2] (2.32ns)   --->   "%re_sample_54_load = load i4 %re_sample_54_addr" [dft.cpp:43]   --->   Operation 371 'load' 're_sample_54_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 372 [1/2] (2.32ns)   --->   "%re_sample_55_load = load i4 %re_sample_55_addr" [dft.cpp:43]   --->   Operation 372 'load' 're_sample_55_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 373 [1/2] (2.32ns)   --->   "%re_sample_56_load = load i4 %re_sample_56_addr" [dft.cpp:43]   --->   Operation 373 'load' 're_sample_56_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 374 [1/2] (2.32ns)   --->   "%re_sample_57_load = load i4 %re_sample_57_addr" [dft.cpp:43]   --->   Operation 374 'load' 're_sample_57_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 375 [1/2] (2.32ns)   --->   "%re_sample_58_load = load i4 %re_sample_58_addr" [dft.cpp:43]   --->   Operation 375 'load' 're_sample_58_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 376 [1/2] (2.32ns)   --->   "%re_sample_59_load = load i4 %re_sample_59_addr" [dft.cpp:43]   --->   Operation 376 'load' 're_sample_59_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 377 [1/2] (2.32ns)   --->   "%re_sample_60_load = load i4 %re_sample_60_addr" [dft.cpp:43]   --->   Operation 377 'load' 're_sample_60_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 378 [1/2] (2.32ns)   --->   "%re_sample_61_load = load i4 %re_sample_61_addr" [dft.cpp:43]   --->   Operation 378 'load' 're_sample_61_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 379 [1/2] (2.32ns)   --->   "%re_sample_62_load = load i4 %re_sample_62_addr" [dft.cpp:43]   --->   Operation 379 'load' 're_sample_62_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 380 [1/2] (2.32ns)   --->   "%re_sample_63_load = load i4 %re_sample_63_addr" [dft.cpp:43]   --->   Operation 380 'load' 're_sample_63_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 381 [1/1] (3.13ns)   --->   "%re_sample_n = mux i32 @_ssdm_op_Mux.ap_auto.64float.i64, i32 %re_sample_0_load, i32 %re_sample_1_load, i32 %re_sample_2_load, i32 %re_sample_3_load, i32 %re_sample_4_load, i32 %re_sample_5_load, i32 %re_sample_6_load, i32 %re_sample_7_load, i32 %re_sample_8_load, i32 %re_sample_9_load, i32 %re_sample_10_load, i32 %re_sample_11_load, i32 %re_sample_12_load, i32 %re_sample_13_load, i32 %re_sample_14_load, i32 %re_sample_15_load, i32 %re_sample_16_load, i32 %re_sample_17_load, i32 %re_sample_18_load, i32 %re_sample_19_load, i32 %re_sample_20_load, i32 %re_sample_21_load, i32 %re_sample_22_load, i32 %re_sample_23_load, i32 %re_sample_24_load, i32 %re_sample_25_load, i32 %re_sample_26_load, i32 %re_sample_27_load, i32 %re_sample_28_load, i32 %re_sample_29_load, i32 %re_sample_30_load, i32 %re_sample_31_load, i32 %re_sample_32_load, i32 %re_sample_33_load, i32 %re_sample_34_load, i32 %re_sample_35_load, i32 %re_sample_36_load, i32 %re_sample_37_load, i32 %re_sample_38_load, i32 %re_sample_39_load, i32 %re_sample_40_load, i32 %re_sample_41_load, i32 %re_sample_42_load, i32 %re_sample_43_load, i32 %re_sample_44_load, i32 %re_sample_45_load, i32 %re_sample_46_load, i32 %re_sample_47_load, i32 %re_sample_48_load, i32 %re_sample_49_load, i32 %re_sample_50_load, i32 %re_sample_51_load, i32 %re_sample_52_load, i32 %re_sample_53_load, i32 %re_sample_54_load, i32 %re_sample_55_load, i32 %re_sample_56_load, i32 %re_sample_57_load, i32 %re_sample_58_load, i32 %re_sample_59_load, i32 %re_sample_60_load, i32 %re_sample_61_load, i32 %re_sample_62_load, i32 %re_sample_63_load, i64 %zext_ln43" [dft.cpp:43]   --->   Operation 381 'mux' 're_sample_n' <Predicate = (!icmp_ln28)> <Delay = 3.13> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/2] (2.32ns)   --->   "%im_sample_0_load = load i4 %im_sample_0_addr" [dft.cpp:44]   --->   Operation 382 'load' 'im_sample_0_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 383 [1/2] (2.32ns)   --->   "%im_sample_1_load = load i4 %im_sample_1_addr" [dft.cpp:44]   --->   Operation 383 'load' 'im_sample_1_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 384 [1/2] (2.32ns)   --->   "%im_sample_2_load = load i4 %im_sample_2_addr" [dft.cpp:44]   --->   Operation 384 'load' 'im_sample_2_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 385 [1/2] (2.32ns)   --->   "%im_sample_3_load = load i4 %im_sample_3_addr" [dft.cpp:44]   --->   Operation 385 'load' 'im_sample_3_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 386 [1/2] (2.32ns)   --->   "%im_sample_4_load = load i4 %im_sample_4_addr" [dft.cpp:44]   --->   Operation 386 'load' 'im_sample_4_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 387 [1/2] (2.32ns)   --->   "%im_sample_5_load = load i4 %im_sample_5_addr" [dft.cpp:44]   --->   Operation 387 'load' 'im_sample_5_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 388 [1/2] (2.32ns)   --->   "%im_sample_6_load = load i4 %im_sample_6_addr" [dft.cpp:44]   --->   Operation 388 'load' 'im_sample_6_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 389 [1/2] (2.32ns)   --->   "%im_sample_7_load = load i4 %im_sample_7_addr" [dft.cpp:44]   --->   Operation 389 'load' 'im_sample_7_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 390 [1/2] (2.32ns)   --->   "%im_sample_8_load = load i4 %im_sample_8_addr" [dft.cpp:44]   --->   Operation 390 'load' 'im_sample_8_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 391 [1/2] (2.32ns)   --->   "%im_sample_9_load = load i4 %im_sample_9_addr" [dft.cpp:44]   --->   Operation 391 'load' 'im_sample_9_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 392 [1/2] (2.32ns)   --->   "%im_sample_10_load = load i4 %im_sample_10_addr" [dft.cpp:44]   --->   Operation 392 'load' 'im_sample_10_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 393 [1/2] (2.32ns)   --->   "%im_sample_11_load = load i4 %im_sample_11_addr" [dft.cpp:44]   --->   Operation 393 'load' 'im_sample_11_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 394 [1/2] (2.32ns)   --->   "%im_sample_12_load = load i4 %im_sample_12_addr" [dft.cpp:44]   --->   Operation 394 'load' 'im_sample_12_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 395 [1/2] (2.32ns)   --->   "%im_sample_13_load = load i4 %im_sample_13_addr" [dft.cpp:44]   --->   Operation 395 'load' 'im_sample_13_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 396 [1/2] (2.32ns)   --->   "%im_sample_14_load = load i4 %im_sample_14_addr" [dft.cpp:44]   --->   Operation 396 'load' 'im_sample_14_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 397 [1/2] (2.32ns)   --->   "%im_sample_15_load = load i4 %im_sample_15_addr" [dft.cpp:44]   --->   Operation 397 'load' 'im_sample_15_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 398 [1/2] (2.32ns)   --->   "%im_sample_16_load = load i4 %im_sample_16_addr" [dft.cpp:44]   --->   Operation 398 'load' 'im_sample_16_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 399 [1/2] (2.32ns)   --->   "%im_sample_17_load = load i4 %im_sample_17_addr" [dft.cpp:44]   --->   Operation 399 'load' 'im_sample_17_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 400 [1/2] (2.32ns)   --->   "%im_sample_18_load = load i4 %im_sample_18_addr" [dft.cpp:44]   --->   Operation 400 'load' 'im_sample_18_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 401 [1/2] (2.32ns)   --->   "%im_sample_19_load = load i4 %im_sample_19_addr" [dft.cpp:44]   --->   Operation 401 'load' 'im_sample_19_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 402 [1/2] (2.32ns)   --->   "%im_sample_20_load = load i4 %im_sample_20_addr" [dft.cpp:44]   --->   Operation 402 'load' 'im_sample_20_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 403 [1/2] (2.32ns)   --->   "%im_sample_21_load = load i4 %im_sample_21_addr" [dft.cpp:44]   --->   Operation 403 'load' 'im_sample_21_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 404 [1/2] (2.32ns)   --->   "%im_sample_22_load = load i4 %im_sample_22_addr" [dft.cpp:44]   --->   Operation 404 'load' 'im_sample_22_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 405 [1/2] (2.32ns)   --->   "%im_sample_23_load = load i4 %im_sample_23_addr" [dft.cpp:44]   --->   Operation 405 'load' 'im_sample_23_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 406 [1/2] (2.32ns)   --->   "%im_sample_24_load = load i4 %im_sample_24_addr" [dft.cpp:44]   --->   Operation 406 'load' 'im_sample_24_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 407 [1/2] (2.32ns)   --->   "%im_sample_25_load = load i4 %im_sample_25_addr" [dft.cpp:44]   --->   Operation 407 'load' 'im_sample_25_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 408 [1/2] (2.32ns)   --->   "%im_sample_26_load = load i4 %im_sample_26_addr" [dft.cpp:44]   --->   Operation 408 'load' 'im_sample_26_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 409 [1/2] (2.32ns)   --->   "%im_sample_27_load = load i4 %im_sample_27_addr" [dft.cpp:44]   --->   Operation 409 'load' 'im_sample_27_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 410 [1/2] (2.32ns)   --->   "%im_sample_28_load = load i4 %im_sample_28_addr" [dft.cpp:44]   --->   Operation 410 'load' 'im_sample_28_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 411 [1/2] (2.32ns)   --->   "%im_sample_29_load = load i4 %im_sample_29_addr" [dft.cpp:44]   --->   Operation 411 'load' 'im_sample_29_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 412 [1/2] (2.32ns)   --->   "%im_sample_30_load = load i4 %im_sample_30_addr" [dft.cpp:44]   --->   Operation 412 'load' 'im_sample_30_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 413 [1/2] (2.32ns)   --->   "%im_sample_31_load = load i4 %im_sample_31_addr" [dft.cpp:44]   --->   Operation 413 'load' 'im_sample_31_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 414 [1/2] (2.32ns)   --->   "%im_sample_32_load = load i4 %im_sample_32_addr" [dft.cpp:44]   --->   Operation 414 'load' 'im_sample_32_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 415 [1/2] (2.32ns)   --->   "%im_sample_33_load = load i4 %im_sample_33_addr" [dft.cpp:44]   --->   Operation 415 'load' 'im_sample_33_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 416 [1/2] (2.32ns)   --->   "%im_sample_34_load = load i4 %im_sample_34_addr" [dft.cpp:44]   --->   Operation 416 'load' 'im_sample_34_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 417 [1/2] (2.32ns)   --->   "%im_sample_35_load = load i4 %im_sample_35_addr" [dft.cpp:44]   --->   Operation 417 'load' 'im_sample_35_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 418 [1/2] (2.32ns)   --->   "%im_sample_36_load = load i4 %im_sample_36_addr" [dft.cpp:44]   --->   Operation 418 'load' 'im_sample_36_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 419 [1/2] (2.32ns)   --->   "%im_sample_37_load = load i4 %im_sample_37_addr" [dft.cpp:44]   --->   Operation 419 'load' 'im_sample_37_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 420 [1/2] (2.32ns)   --->   "%im_sample_38_load = load i4 %im_sample_38_addr" [dft.cpp:44]   --->   Operation 420 'load' 'im_sample_38_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 421 [1/2] (2.32ns)   --->   "%im_sample_39_load = load i4 %im_sample_39_addr" [dft.cpp:44]   --->   Operation 421 'load' 'im_sample_39_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 422 [1/2] (2.32ns)   --->   "%im_sample_40_load = load i4 %im_sample_40_addr" [dft.cpp:44]   --->   Operation 422 'load' 'im_sample_40_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 423 [1/2] (2.32ns)   --->   "%im_sample_41_load = load i4 %im_sample_41_addr" [dft.cpp:44]   --->   Operation 423 'load' 'im_sample_41_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 424 [1/2] (2.32ns)   --->   "%im_sample_42_load = load i4 %im_sample_42_addr" [dft.cpp:44]   --->   Operation 424 'load' 'im_sample_42_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 425 [1/2] (2.32ns)   --->   "%im_sample_43_load = load i4 %im_sample_43_addr" [dft.cpp:44]   --->   Operation 425 'load' 'im_sample_43_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 426 [1/2] (2.32ns)   --->   "%im_sample_44_load = load i4 %im_sample_44_addr" [dft.cpp:44]   --->   Operation 426 'load' 'im_sample_44_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 427 [1/2] (2.32ns)   --->   "%im_sample_45_load = load i4 %im_sample_45_addr" [dft.cpp:44]   --->   Operation 427 'load' 'im_sample_45_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 428 [1/2] (2.32ns)   --->   "%im_sample_46_load = load i4 %im_sample_46_addr" [dft.cpp:44]   --->   Operation 428 'load' 'im_sample_46_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 429 [1/2] (2.32ns)   --->   "%im_sample_47_load = load i4 %im_sample_47_addr" [dft.cpp:44]   --->   Operation 429 'load' 'im_sample_47_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 430 [1/2] (2.32ns)   --->   "%im_sample_48_load = load i4 %im_sample_48_addr" [dft.cpp:44]   --->   Operation 430 'load' 'im_sample_48_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 431 [1/2] (2.32ns)   --->   "%im_sample_49_load = load i4 %im_sample_49_addr" [dft.cpp:44]   --->   Operation 431 'load' 'im_sample_49_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 432 [1/2] (2.32ns)   --->   "%im_sample_50_load = load i4 %im_sample_50_addr" [dft.cpp:44]   --->   Operation 432 'load' 'im_sample_50_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 433 [1/2] (2.32ns)   --->   "%im_sample_51_load = load i4 %im_sample_51_addr" [dft.cpp:44]   --->   Operation 433 'load' 'im_sample_51_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 434 [1/2] (2.32ns)   --->   "%im_sample_52_load = load i4 %im_sample_52_addr" [dft.cpp:44]   --->   Operation 434 'load' 'im_sample_52_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 435 [1/2] (2.32ns)   --->   "%im_sample_53_load = load i4 %im_sample_53_addr" [dft.cpp:44]   --->   Operation 435 'load' 'im_sample_53_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 436 [1/2] (2.32ns)   --->   "%im_sample_54_load = load i4 %im_sample_54_addr" [dft.cpp:44]   --->   Operation 436 'load' 'im_sample_54_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 437 [1/2] (2.32ns)   --->   "%im_sample_55_load = load i4 %im_sample_55_addr" [dft.cpp:44]   --->   Operation 437 'load' 'im_sample_55_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 438 [1/2] (2.32ns)   --->   "%im_sample_56_load = load i4 %im_sample_56_addr" [dft.cpp:44]   --->   Operation 438 'load' 'im_sample_56_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 439 [1/2] (2.32ns)   --->   "%im_sample_57_load = load i4 %im_sample_57_addr" [dft.cpp:44]   --->   Operation 439 'load' 'im_sample_57_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 440 [1/2] (2.32ns)   --->   "%im_sample_58_load = load i4 %im_sample_58_addr" [dft.cpp:44]   --->   Operation 440 'load' 'im_sample_58_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 441 [1/2] (2.32ns)   --->   "%im_sample_59_load = load i4 %im_sample_59_addr" [dft.cpp:44]   --->   Operation 441 'load' 'im_sample_59_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 442 [1/2] (2.32ns)   --->   "%im_sample_60_load = load i4 %im_sample_60_addr" [dft.cpp:44]   --->   Operation 442 'load' 'im_sample_60_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 443 [1/2] (2.32ns)   --->   "%im_sample_61_load = load i4 %im_sample_61_addr" [dft.cpp:44]   --->   Operation 443 'load' 'im_sample_61_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 444 [1/2] (2.32ns)   --->   "%im_sample_62_load = load i4 %im_sample_62_addr" [dft.cpp:44]   --->   Operation 444 'load' 'im_sample_62_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 445 [1/2] (2.32ns)   --->   "%im_sample_63_load = load i4 %im_sample_63_addr" [dft.cpp:44]   --->   Operation 445 'load' 'im_sample_63_load' <Predicate = (!icmp_ln28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 446 [1/1] (3.13ns)   --->   "%im_sample_n = mux i32 @_ssdm_op_Mux.ap_auto.64float.i64, i32 %im_sample_0_load, i32 %im_sample_1_load, i32 %im_sample_2_load, i32 %im_sample_3_load, i32 %im_sample_4_load, i32 %im_sample_5_load, i32 %im_sample_6_load, i32 %im_sample_7_load, i32 %im_sample_8_load, i32 %im_sample_9_load, i32 %im_sample_10_load, i32 %im_sample_11_load, i32 %im_sample_12_load, i32 %im_sample_13_load, i32 %im_sample_14_load, i32 %im_sample_15_load, i32 %im_sample_16_load, i32 %im_sample_17_load, i32 %im_sample_18_load, i32 %im_sample_19_load, i32 %im_sample_20_load, i32 %im_sample_21_load, i32 %im_sample_22_load, i32 %im_sample_23_load, i32 %im_sample_24_load, i32 %im_sample_25_load, i32 %im_sample_26_load, i32 %im_sample_27_load, i32 %im_sample_28_load, i32 %im_sample_29_load, i32 %im_sample_30_load, i32 %im_sample_31_load, i32 %im_sample_32_load, i32 %im_sample_33_load, i32 %im_sample_34_load, i32 %im_sample_35_load, i32 %im_sample_36_load, i32 %im_sample_37_load, i32 %im_sample_38_load, i32 %im_sample_39_load, i32 %im_sample_40_load, i32 %im_sample_41_load, i32 %im_sample_42_load, i32 %im_sample_43_load, i32 %im_sample_44_load, i32 %im_sample_45_load, i32 %im_sample_46_load, i32 %im_sample_47_load, i32 %im_sample_48_load, i32 %im_sample_49_load, i32 %im_sample_50_load, i32 %im_sample_51_load, i32 %im_sample_52_load, i32 %im_sample_53_load, i32 %im_sample_54_load, i32 %im_sample_55_load, i32 %im_sample_56_load, i32 %im_sample_57_load, i32 %im_sample_58_load, i32 %im_sample_59_load, i32 %im_sample_60_load, i32 %im_sample_61_load, i32 %im_sample_62_load, i32 %im_sample_63_load, i64 %zext_ln43" [dft.cpp:44]   --->   Operation 446 'mux' 'im_sample_n' <Predicate = (!icmp_ln28)> <Delay = 3.13> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 3.13> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 447 [1/2] (3.25ns)   --->   "%c = load i10 %cos_coefficients_table_addr" [dft.cpp:41]   --->   Operation 447 'load' 'c' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_4 : Operation 448 [1/2] (3.25ns)   --->   "%s = load i10 %sin_coefficients_table_addr" [dft.cpp:42]   --->   Operation 448 'load' 's' <Predicate = (!icmp_ln28)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 449 [4/4] (5.70ns)   --->   "%mul = fmul i32 %re_sample_n, i32 %c" [dft.cpp:46]   --->   Operation 449 'fmul' 'mul' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 450 [3/4] (5.70ns)   --->   "%mul = fmul i32 %re_sample_n, i32 %c" [dft.cpp:46]   --->   Operation 450 'fmul' 'mul' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 451 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %re_sample_n, i32 %s" [dft.cpp:48]   --->   Operation 451 'fmul' 'mul2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 452 [2/4] (5.70ns)   --->   "%mul = fmul i32 %re_sample_n, i32 %c" [dft.cpp:46]   --->   Operation 452 'fmul' 'mul' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 453 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %im_sample_n, i32 %s" [dft.cpp:47]   --->   Operation 453 'fmul' 'mul1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 454 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %re_sample_n, i32 %s" [dft.cpp:48]   --->   Operation 454 'fmul' 'mul2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 504 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 504 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.69>
ST_8 : Operation 455 [1/1] (0.00ns)   --->   "%buff_re_1_load = load i32 %buff_re_1" [dft.cpp:37]   --->   Operation 455 'load' 'buff_re_1_load' <Predicate = (!icmp_ln28 & !icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 456 [1/1] (0.69ns)   --->   "%buff_re_2 = select i1 %icmp_ln37, i32 0, i32 %buff_re_1_load" [dft.cpp:37]   --->   Operation 456 'select' 'buff_re_2' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 457 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %im_sample_n" [dft.cpp:45]   --->   Operation 457 'bitcast' 'bitcast_ln45' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 458 [1/1] (0.99ns)   --->   "%xor_ln45 = xor i32 %bitcast_ln45, i32 2147483648" [dft.cpp:45]   --->   Operation 458 'xor' 'xor_ln45' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 459 [1/1] (0.00ns)   --->   "%im_sample_n_neg = bitcast i32 %xor_ln45" [dft.cpp:45]   --->   Operation 459 'bitcast' 'im_sample_n_neg' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_8 : Operation 460 [1/4] (5.70ns)   --->   "%mul = fmul i32 %re_sample_n, i32 %c" [dft.cpp:46]   --->   Operation 460 'fmul' 'mul' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 461 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %im_sample_n, i32 %s" [dft.cpp:47]   --->   Operation 461 'fmul' 'mul1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 462 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %re_sample_n, i32 %s" [dft.cpp:48]   --->   Operation 462 'fmul' 'mul2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 463 [4/4] (5.70ns)   --->   "%mul3 = fmul i32 %im_sample_n_neg, i32 %c" [dft.cpp:49]   --->   Operation 463 'fmul' 'mul3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "%buff_im_1_load = load i32 %buff_im_1" [dft.cpp:37]   --->   Operation 464 'load' 'buff_im_1_load' <Predicate = (!icmp_ln28 & !icmp_ln37)> <Delay = 0.00>
ST_9 : Operation 465 [1/1] (0.69ns)   --->   "%buff_im_2 = select i1 %icmp_ln37, i32 0, i32 %buff_im_1_load" [dft.cpp:37]   --->   Operation 465 'select' 'buff_im_2' <Predicate = (!icmp_ln28)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 466 [5/5] (7.25ns)   --->   "%buff_re_3 = fadd i32 %buff_re_2, i32 %mul" [dft.cpp:46]   --->   Operation 466 'fadd' 'buff_re_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 467 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %im_sample_n, i32 %s" [dft.cpp:47]   --->   Operation 467 'fmul' 'mul1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 468 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %re_sample_n, i32 %s" [dft.cpp:48]   --->   Operation 468 'fmul' 'mul2' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 469 [3/4] (5.70ns)   --->   "%mul3 = fmul i32 %im_sample_n_neg, i32 %c" [dft.cpp:49]   --->   Operation 469 'fmul' 'mul3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 470 [4/5] (7.25ns)   --->   "%buff_re_3 = fadd i32 %buff_re_2, i32 %mul" [dft.cpp:46]   --->   Operation 470 'fadd' 'buff_re_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 471 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %im_sample_n, i32 %s" [dft.cpp:47]   --->   Operation 471 'fmul' 'mul1' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 472 [5/5] (7.25ns)   --->   "%buff_im_3 = fadd i32 %buff_im_2, i32 %mul2" [dft.cpp:48]   --->   Operation 472 'fadd' 'buff_im_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 473 [2/4] (5.70ns)   --->   "%mul3 = fmul i32 %im_sample_n_neg, i32 %c" [dft.cpp:49]   --->   Operation 473 'fmul' 'mul3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 474 [3/5] (7.25ns)   --->   "%buff_re_3 = fadd i32 %buff_re_2, i32 %mul" [dft.cpp:46]   --->   Operation 474 'fadd' 'buff_re_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 475 [4/5] (7.25ns)   --->   "%buff_im_3 = fadd i32 %buff_im_2, i32 %mul2" [dft.cpp:48]   --->   Operation 475 'fadd' 'buff_im_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 476 [1/4] (5.70ns)   --->   "%mul3 = fmul i32 %im_sample_n_neg, i32 %c" [dft.cpp:49]   --->   Operation 476 'fmul' 'mul3' <Predicate = (!icmp_ln28)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 477 [2/5] (7.25ns)   --->   "%buff_re_3 = fadd i32 %buff_re_2, i32 %mul" [dft.cpp:46]   --->   Operation 477 'fadd' 'buff_re_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 478 [3/5] (7.25ns)   --->   "%buff_im_3 = fadd i32 %buff_im_2, i32 %mul2" [dft.cpp:48]   --->   Operation 478 'fadd' 'buff_im_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 479 [1/5] (7.25ns)   --->   "%buff_re_3 = fadd i32 %buff_re_2, i32 %mul" [dft.cpp:46]   --->   Operation 479 'fadd' 'buff_re_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 480 [2/5] (7.25ns)   --->   "%buff_im_3 = fadd i32 %buff_im_2, i32 %mul2" [dft.cpp:48]   --->   Operation 480 'fadd' 'buff_im_3' <Predicate = (!icmp_ln28)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 481 [5/5] (7.25ns)   --->   "%buff_re = fadd i32 %buff_re_3, i32 %mul1" [dft.cpp:47]   --->   Operation 481 'fadd' 'buff_re' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 482 [1/5] (7.25ns)   --->   "%buff_im_3 = fadd i32 %buff_im_2, i32 %mul2" [dft.cpp:48]   --->   Operation 482 'fadd' 'buff_im_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 483 [4/5] (7.25ns)   --->   "%buff_re = fadd i32 %buff_re_3, i32 %mul1" [dft.cpp:47]   --->   Operation 483 'fadd' 'buff_re' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 484 [5/5] (7.25ns)   --->   "%buff_im = fadd i32 %buff_im_3, i32 %mul3" [dft.cpp:49]   --->   Operation 484 'fadd' 'buff_im' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 485 [3/5] (7.25ns)   --->   "%buff_re = fadd i32 %buff_re_3, i32 %mul1" [dft.cpp:47]   --->   Operation 485 'fadd' 'buff_re' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 486 [4/5] (7.25ns)   --->   "%buff_im = fadd i32 %buff_im_3, i32 %mul3" [dft.cpp:49]   --->   Operation 486 'fadd' 'buff_im' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 487 [2/5] (7.25ns)   --->   "%buff_re = fadd i32 %buff_re_3, i32 %mul1" [dft.cpp:47]   --->   Operation 487 'fadd' 'buff_re' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 488 [3/5] (7.25ns)   --->   "%buff_im = fadd i32 %buff_im_3, i32 %mul3" [dft.cpp:49]   --->   Operation 488 'fadd' 'buff_im' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 489 [1/5] (7.25ns)   --->   "%buff_re = fadd i32 %buff_re_3, i32 %mul1" [dft.cpp:47]   --->   Operation 489 'fadd' 'buff_re' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 490 [2/5] (7.25ns)   --->   "%buff_im = fadd i32 %buff_im_3, i32 %mul3" [dft.cpp:49]   --->   Operation 490 'fadd' 'buff_im' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 491 [1/1] (0.00ns)   --->   "%store_ln47 = store i32 %buff_re, i32 %buff_re_1" [dft.cpp:47]   --->   Operation 491 'store' 'store_ln47' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 492 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_k_loop_n_str"   --->   Operation 492 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 493 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576"   --->   Operation 493 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 494 [1/1] (0.00ns)   --->   "%specpipeline_ln303 = specpipeline void @_ssdm_op_SpecPipeline, i32 12, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 494 'specpipeline' 'specpipeline_ln303' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 495 [1/1] (0.00ns)   --->   "%specloopname_ln303 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 495 'specloopname' 'specloopname_ln303' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 496 [1/5] (7.25ns)   --->   "%buff_im = fadd i32 %buff_im_3, i32 %mul3" [dft.cpp:49]   --->   Operation 496 'fadd' 'buff_im' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 497 [1/1] (0.00ns)   --->   "%bitcast_ln303 = bitcast i32 %buff_re"   --->   Operation 497 'bitcast' 'bitcast_ln303' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 498 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %real_op_V_data_V, i4 %real_op_V_keep_V, i4 %real_op_V_strb_V, i1 %real_op_V_last_V, i32 %bitcast_ln303, i4 0, i4 0, i1 0"   --->   Operation 498 'write' 'write_ln304' <Predicate = (icmp_ln50)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 499 [1/1] (0.00ns)   --->   "%bitcast_ln303_1 = bitcast i32 %buff_im"   --->   Operation 499 'bitcast' 'bitcast_ln303_1' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 500 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %imag_op_V_data_V, i4 %imag_op_V_keep_V, i4 %imag_op_V_strb_V, i1 %imag_op_V_last_V, i32 %bitcast_ln303_1, i4 0, i4 0, i1 0"   --->   Operation 500 'write' 'write_ln304' <Predicate = (icmp_ln50)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_19 : Operation 501 [1/1] (0.00ns)   --->   "%br_ln57 = br void %.split._crit_edge" [dft.cpp:57]   --->   Operation 501 'br' 'br_ln57' <Predicate = (icmp_ln50)> <Delay = 0.00>
ST_19 : Operation 502 [1/1] (0.00ns)   --->   "%store_ln49 = store i32 %buff_im, i32 %buff_im_1" [dft.cpp:49]   --->   Operation 502 'store' 'store_ln49' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 503 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten') [143]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten' [146]  (1.59 ns)

 <State 2>: 7.09ns
The critical path consists of the following:
	'load' operation ('n_load', dft.cpp:32) on local variable 'n' [158]  (0 ns)
	'icmp' operation ('icmp_ln32', dft.cpp:32) [162]  (1.88 ns)
	'select' operation ('select_ln41_1', dft.cpp:41) [165]  (0.692 ns)
	'mul' operation ('mul_ln41', dft.cpp:41) [173]  (4.52 ns)

 <State 3>: 5.46ns
The critical path consists of the following:
	'load' operation ('re_sample_0_load', dft.cpp:43) on array 're_sample_0' [184]  (2.32 ns)
	'mux' operation ('re_sample_n', dft.cpp:43) [311]  (3.14 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'load' operation ('c', dft.cpp:41) on array 'cos_coefficients_table' [176]  (3.25 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dft.cpp:46) [444]  (5.7 ns)

 <State 6>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dft.cpp:46) [444]  (5.7 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', dft.cpp:46) [444]  (5.7 ns)

 <State 8>: 6.7ns
The critical path consists of the following:
	'xor' operation ('xor_ln45', dft.cpp:45) [442]  (0.993 ns)
	'fmul' operation ('mul3', dft.cpp:49) [450]  (5.7 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('buff_re', dft.cpp:46) [445]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('buff_re', dft.cpp:46) [445]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('buff_re', dft.cpp:46) [445]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('buff_re', dft.cpp:46) [445]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('buff_re', dft.cpp:46) [445]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Xre.data', dft.cpp:47) [447]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Xre.data', dft.cpp:47) [447]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Xre.data', dft.cpp:47) [447]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Xre.data', dft.cpp:47) [447]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Xre.data', dft.cpp:47) [447]  (7.26 ns)
	'store' operation ('store_ln47', dft.cpp:47) of variable 'Xre.data', dft.cpp:47 on local variable 'buff_re' [466]  (0 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('Xim.data', dft.cpp:49) [451]  (7.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
