0.6
2018.2
Jun 14 2018
20:41:02
D:/2024-1/System_Semiconductor_Design/midproject/fpu/fdiv_newton/fdiv_newton.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/fdiv_newton/fdiv_newton.srcs/sources_1/imports/fpu/tb.v,1718191758,verilog,,,,tb,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/DIV_newton/FDIV.v,1718192151,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/DIV_newton/newton.v,,FDIV,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/DIV_newton/newton.v,1717689033,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/DIV_newton/rom.v,,newton,,,,,,,,
D:/2024-1/System_Semiconductor_Design/midproject/fpu/source/DIV_newton/rom.v,1717672882,verilog,,D:/2024-1/System_Semiconductor_Design/midproject/fpu/fdiv_newton/fdiv_newton.srcs/sources_1/imports/fpu/tb.v,,ROM,,,,,,,,
