# Spiking-FPGA-Toolchain Environment Configuration
# Copy this file to .env and configure values for your environment

# =============================================================================
# FPGA TOOLCHAIN PATHS
# =============================================================================

# Xilinx Vivado installation path
VIVADO_PATH=/opt/Xilinx/Vivado/2024.2

# Intel Quartus installation path  
QUARTUS_PATH=/opt/intelFPGA/23.1std/quartus

# Default FPGA target for compilation
DEFAULT_FPGA_TARGET=artix7_35t

# Default target frequency in MHz
DEFAULT_TARGET_FREQ=100.0

# =============================================================================
# COMPILATION SETTINGS
# =============================================================================

# Default optimization level (0=none, 1=basic, 2=aggressive, 3=experimental)
DEFAULT_OPTIMIZATION_LEVEL=2

# HDL output directory
HDL_OUTPUT_DIR=./output

# Enable parallel compilation
ENABLE_PARALLEL_COMPILATION=true

# =============================================================================
# LOGGING AND DEBUGGING
# =============================================================================

# Log level (DEBUG, INFO, WARNING, ERROR, CRITICAL)
LOG_LEVEL=INFO

# Log file path
LOG_FILE=./logs/spiking_fpga.log

# =============================================================================
# CACHE AND TEMPORARY FILES
# =============================================================================

# Temporary file directory
TEMP_DIR=./tmp

# Cache directory for compilation artifacts
CACHE_DIR=./cache

# Enable compilation caching
ENABLE_CACHING=true