-- -------------------------------------------------------------
-- 
-- File Name: /mnt/data/trevor/research/NIH_SBIR_R44_DC015443/simulink_models/models/wiener_noise_reduction/hdlsrc/wiener/wiener_Right_Channel_Processing.vhd
-- 
-- Generated by MATLAB 9.6 and HDL Coder 3.14
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: wiener_Right_Channel_Processing
-- Source Path: wiener/dataplane/Adaptive_Wiener_Filter Sample Based Filtering/Right Channel Processing
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY wiener_Right_Channel_Processing IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        Right_Data_Sink                   :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
        Enable                            :   IN    std_logic;
        Left_Data_Out                     :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En28
        );
END wiener_Right_Channel_Processing;


ARCHITECTURE rtl OF wiener_Right_Channel_Processing IS

  ATTRIBUTE multstyle : string;

  -- Component Declarations
  COMPONENT wiener_Grab_the_Look_behind_Window_and_Calculate_the_Mean_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          right_data_sink                 :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          rightEnable                     :   IN    std_logic;
          win_mean                        :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          startup                         :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT wiener_Wien_Filter
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          win_mean                        :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32_En28
          Enable                          :   IN    std_logic;
          right_data_source               :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32_En28
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : wiener_Grab_the_Look_behind_Window_and_Calculate_the_Mean_block
    USE ENTITY work.wiener_Grab_the_Look_behind_Window_and_Calculate_the_Mean_block(rtl);

  FOR ALL : wiener_Wien_Filter
    USE ENTITY work.wiener_Wien_Filter(rtl);

  -- Signals
  SIGNAL rightEnable                      : std_logic;
  SIGNAL delayMatch_reg                   : std_logic_vector(0 TO 1);  -- ufix1 [2]
  SIGNAL rightEnable_1                    : std_logic;
  SIGNAL win_mean                         : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL startup                          : std_logic;
  SIGNAL startup_1                        : std_logic;
  SIGNAL Wien_Filter_out1                 : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Wien_Filter_out1_signed          : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Wien_Filter_out1_bypass          : signed(31 DOWNTO 0);  -- sfix32_En28
  SIGNAL Wien_Filter_out1_last_value      : signed(31 DOWNTO 0);  -- sfix32_En28

BEGIN
  -- An enabled subsystem
  -- This subsystem only runs when the data valid signal is enabled (asserted)
  -- 

  u_Grab_the_Look_behind_Window_and_Calculate_the_Mean : wiener_Grab_the_Look_behind_Window_and_Calculate_the_Mean_block
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              right_data_sink => Right_Data_Sink,  -- sfix32_En28
              rightEnable => rightEnable,
              win_mean => win_mean,  -- sfix32_En28
              startup => startup
              );

  u_Wien_Filter : wiener_Wien_Filter
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              win_mean => win_mean,  -- sfix32_En28
              Enable => startup_1,
              right_data_source => Wien_Filter_out1  -- sfix32_En28
              );

  rightEnable <= Enable;

  delayMatch_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      delayMatch_reg <= (OTHERS => '0');
    ELSIF rising_edge(clk) THEN
      IF enb = '1' THEN
        delayMatch_reg(0) <= rightEnable;
        delayMatch_reg(1) <= delayMatch_reg(0);
      END IF;
    END IF;
  END PROCESS delayMatch_process;

  rightEnable_1 <= delayMatch_reg(1);

  startup_1 <= startup AND rightEnable;

  Wien_Filter_out1_signed <= signed(Wien_Filter_out1);

  Left_Data_Out_bypass_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Wien_Filter_out1_last_value <= to_signed(0, 32);
    ELSIF rising_edge(clk) THEN
      IF enb = '1' THEN
        Wien_Filter_out1_last_value <= Wien_Filter_out1_bypass;
      END IF;
    END IF;
  END PROCESS Left_Data_Out_bypass_process;


  
  Wien_Filter_out1_bypass <= Wien_Filter_out1_last_value WHEN rightEnable_1 = '0' ELSE
      Wien_Filter_out1_signed;

  Left_Data_Out <= std_logic_vector(Wien_Filter_out1_bypass);

END rtl;

