#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct  9 12:55:21 2018
# Process ID: 4470
# Current directory: /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.runs/synth_1
# Command line: vivado -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file: /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.runs/synth_1/Top.vds
# Journal file: /home/tigertang/Projects/multicycle-cpu/multicycle-cpu.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7k325tffg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4478 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1352.570 ; gain = 84.000 ; free physical = 163 ; free virtual = 4723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:87]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:111]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:159]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:183]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:207]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:255]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:279]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:303]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:327]
INFO: [Synth 8-6155] done synthesizing module 'Control' (1#1) [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:3]
INFO: [Synth 8-638] synthesizing module 'Mem' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/ip/Mem/synth/Mem.vhd:69]
	Parameter C_FAMILY bound to: kintex7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 1 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: Mem.mif - type: string 
	Parameter C_INIT_FILE bound to: Mem.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 1024 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 1024 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 10 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 1 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.95215 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at '/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/ip/Mem/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/ip/Mem/synth/Mem.vhd:232]
INFO: [Synth 8-256] done synthesizing module 'Mem' (10#1) [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/ip/Mem/synth/Mem.vhd:69]
WARNING: [Synth 8-689] width (32) of port connection 'addra' does not match port width (10) of module 'Mem' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Top.v:46]
INFO: [Synth 8-6157] synthesizing module 'SignExtend' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/SignExtend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SignExtend' (11#1) [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/SignExtend.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALUControl' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/ALUControl.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/ALUControl.v:17]
INFO: [Synth 8-6155] done synthesizing module 'ALUControl' (12#1) [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/ALUControl.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (13#1) [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'Registers' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Registers.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Registers' (14#1) [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Registers.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Top' (15#1) [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Top.v:3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ENB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port REGCEB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ADDRB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[35]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[34]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[33]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[32]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[31]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[30]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[29]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[28]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[27]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[26]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[25]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[24]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[23]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[22]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[21]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[20]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[19]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[18]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[17]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[16]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[15]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[14]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[13]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[12]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[11]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[10]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[9]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[5]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[4]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port DINB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port SLEEP
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ram_rstram_b
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper_init has unconnected port ram_rstreg_b
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEA[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEA[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port REGCEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[3]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[2]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port WEB[1]
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design blk_mem_gen_generic_cstr has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port CLKB
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[31]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[30]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[29]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[28]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[27]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[26]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[25]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[24]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[23]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[22]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[21]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[20]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[19]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[18]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[17]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[16]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[15]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[14]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[13]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[12]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[11]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[10]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[9]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[8]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[7]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[6]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[5]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[4]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[3]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[2]
WARNING: [Synth 8-3331] design blk_mem_output_block has unconnected port DOUTB_I[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:04 ; elapsed = 00:01:21 . Memory (MB): peak = 1565.719 ; gain = 297.148 ; free physical = 335 ; free virtual = 4709
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:22 . Memory (MB): peak = 1565.719 ; gain = 297.148 ; free physical = 344 ; free virtual = 4718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:22 . Memory (MB): peak = 1565.719 ; gain = 297.148 ; free physical = 344 ; free virtual = 4718
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k325tffg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1764.898 ; gain = 0.000 ; free physical = 135 ; free virtual = 4434
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:16 ; elapsed = 00:01:49 . Memory (MB): peak = 1764.898 ; gain = 496.328 ; free physical = 216 ; free virtual = 4515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:16 ; elapsed = 00:01:49 . Memory (MB): peak = 1764.898 ; gain = 496.328 ; free physical = 216 ; free virtual = 4515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for m0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:49 . Memory (MB): peak = 1764.898 ; gain = 496.328 ; free physical = 218 ; free virtual = 4518
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ALUOperation" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'PCWrite_reg' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'IorD_reg' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'MemRead_reg' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:113]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:137]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:161]
WARNING: [Synth 8-327] inferring latch for variable 'IRWrite_reg' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:185]
WARNING: [Synth 8-327] inferring latch for variable 'PCSource_reg' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:209]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:233]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcB_reg' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:257]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrcA_reg' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:281]
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:305]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:329]
WARNING: [Synth 8-327] inferring latch for variable 'NextState_reg' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/Control.v:32]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOperation_reg' [/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.srcs/sources_1/imports/multicycle-cpu/ALUControl.v:14]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:50 . Memory (MB): peak = 1764.898 ; gain = 496.328 ; free physical = 209 ; free virtual = 4509
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 38    
	                4 Bit    Registers := 1     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module ALUControl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module Registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c0/ALUOp_reg[0] )
INFO: [Synth 8-3886] merging instance 'c0/ALUSrcA_reg' (LD) to 'c0/RegDst_reg'
INFO: [Synth 8-3886] merging instance 'c0/ALUSrcB_reg[0]' (LD) to 'c0/MemtoReg_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c0/PCSource_reg[0] )
WARNING: [Synth 8-3332] Sequential element (c0/MemRead_reg) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (c0/PCSource_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (c0/ALUOp_reg[0]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][31]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][30]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][29]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][28]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][27]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][26]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][25]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][24]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][23]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][22]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][21]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][20]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][19]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][18]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][17]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][16]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][15]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][14]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][13]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][12]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][11]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][10]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][9]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][8]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][7]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][6]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][5]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][4]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][3]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][2]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][1]) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (r0/registers_reg[0][0]) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:02:00 . Memory (MB): peak = 1764.898 ; gain = 496.328 ; free physical = 214 ; free virtual = 4474
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:33 ; elapsed = 00:02:09 . Memory (MB): peak = 1764.898 ; gain = 496.328 ; free physical = 136 ; free virtual = 4355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:02:10 . Memory (MB): peak = 1764.898 ; gain = 496.328 ; free physical = 135 ; free virtual = 4354
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:02:10 . Memory (MB): peak = 1786.422 ; gain = 517.852 ; free physical = 142 ; free virtual = 4350
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:02:11 . Memory (MB): peak = 1786.422 ; gain = 517.852 ; free physical = 143 ; free virtual = 4351
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:02:11 . Memory (MB): peak = 1786.422 ; gain = 517.852 ; free physical = 143 ; free virtual = 4351
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:02:11 . Memory (MB): peak = 1786.422 ; gain = 517.852 ; free physical = 143 ; free virtual = 4351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:02:11 . Memory (MB): peak = 1786.422 ; gain = 517.852 ; free physical = 143 ; free virtual = 4351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:02:11 . Memory (MB): peak = 1786.422 ; gain = 517.852 ; free physical = 143 ; free virtual = 4351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:02:11 . Memory (MB): peak = 1786.422 ; gain = 517.852 ; free physical = 143 ; free virtual = 4351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    20|
|3     |LUT1     |     4|
|4     |LUT2     |     1|
|5     |LUT3     |    88|
|6     |LUT4     |    24|
|7     |LUT5     |   206|
|8     |LUT6     |   900|
|9     |MUXF7    |   416|
|10    |RAMB36E1 |     1|
|11    |FDCE     |  1196|
|12    |LD       |    14|
|13    |LDC      |     1|
|14    |LDCP     |     1|
|15    |LDP      |     1|
|16    |IBUF     |     7|
|17    |OBUF     |    96|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------------+------------------------------+------+
|      |Instance                                       |Module                        |Cells |
+------+-----------------------------------------------+------------------------------+------+
|1     |top                                            |                              |  2977|
|2     |  m0                                           |Mem                           |     1|
|3     |    U0                                         |blk_mem_gen_v8_4_1            |     1|
|4     |      inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth      |     1|
|5     |        \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top               |     1|
|6     |          \valid.cstr                          |blk_mem_gen_generic_cstr      |     1|
|7     |            \ramloop[0].ram.r                  |blk_mem_gen_prim_width        |     1|
|8     |              \prim_init.ram                   |blk_mem_gen_prim_wrapper_init |     1|
|9     |  a0                                           |ALUControl                    |    18|
|10    |  a1                                           |ALU                           |    20|
|11    |  c0                                           |Control                       |   390|
|12    |  r0                                           |Registers                     |  2240|
+------+-----------------------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:02:11 . Memory (MB): peak = 1786.422 ; gain = 517.852 ; free physical = 143 ; free virtual = 4351
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 246 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:01:46 . Memory (MB): peak = 1786.422 ; gain = 318.672 ; free physical = 197 ; free virtual = 4405
Synthesis Optimization Complete : Time (s): cpu = 00:01:35 ; elapsed = 00:02:12 . Memory (MB): peak = 1786.430 ; gain = 517.852 ; free physical = 197 ; free virtual = 4405
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 461 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  LD => LDCE: 9 instances
  LD => LDCE (inverted pins: G): 5 instances
  LDC => LDCE: 1 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 1 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 150 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:38 ; elapsed = 00:02:13 . Memory (MB): peak = 1786.430 ; gain = 537.316 ; free physical = 197 ; free virtual = 4405
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tigertang/Projects/multicycle-cpu/multicycle-cpu.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1810.434 ; gain = 0.000 ; free physical = 195 ; free virtual = 4404
INFO: [Common 17-206] Exiting Vivado at Tue Oct  9 12:57:47 2018...
