
AVRASM ver. 2.1.30  E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm Fri Oct 30 21:07:50 2020

E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm(1088): warning: Register r4 already defined by the .DEF directive
E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm(1089): warning: Register r5 already defined by the .DEF directive
E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm(1090): warning: Register r6 already defined by the .DEF directive
E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm(1091): warning: Register r7 already defined by the .DEF directive
E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm(1092): warning: Register r8 already defined by the .DEF directive
E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm(1093): warning: Register r9 already defined by the .DEF directive
E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm(1094): warning: Register r10 already defined by the .DEF directive
E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm(1095): warning: Register r11 already defined by the .DEF directive
E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm(1096): warning: Register r13 already defined by the .DEF directive
E:\university\3991\Az-digital\az5\5-mahdie_ahmadi\codevision\DC_and_steper_motors\Debug\List\motors.asm(1097): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _side=R4
                 	.DEF _side_msb=R5
                 	.DEF _time=R6
                 	.DEF _time_msb=R7
                 	.DEF _dataStep=R8
                 	.DEF _dataStep_msb=R9
                 	.DEF _duty=R10
                 	.DEF _duty_msb=R11
                 	.DEF __lcd_x=R13
                 	.DEF __lcd_y=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0036 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0086 	JMP  _timer2_comp_isr
000008 940c 0065 	JMP  _timer2_ovf_isr
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0063 	JMP  _timer0_ovf_isr
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0064 	JMP  _timer0_comp_isr
000028 940c 0000 	JMP  0x00
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00002a 0000
00002b 0000      	.DB  0x0,0x0,0x0,0x0
00002c 0080
00002d 0000      	.DB  0x80,0x0,0x0,0x0
                 
                 _0x2000003:
00002e c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00002f 0008      	.DW  0x08
000030 0004      	.DW  0x04
000031 0054      	.DW  __REG_VARS*2
                 
000032 0002      	.DW  0x02
000033 0160      	.DW  __base_y_G100
000034 005c      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000035 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000036 94f8      	CLI
000037 27ee      	CLR  R30
000038 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000039 e0f1      	LDI  R31,1
00003a bffb      	OUT  GICR,R31
00003b bfeb      	OUT  GICR,R30
00003c bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00003d e08d      	LDI  R24,(14-2)+1
00003e e0a2      	LDI  R26,2
00003f 27bb      	CLR  R27
                 __CLEAR_REG:
000040 93ed      	ST   X+,R30
000041 958a      	DEC  R24
000042 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000043 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000044 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000045 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000046 93ed      	ST   X+,R30
000047 9701      	SBIW R24,1
000048 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000049 e5ee      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
00004a e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
00004b 9185      	LPM  R24,Z+
00004c 9195      	LPM  R25,Z+
00004d 9700      	SBIW R24,0
00004e f061      	BREQ __GLOBAL_INI_END
00004f 91a5      	LPM  R26,Z+
000050 91b5      	LPM  R27,Z+
000051 9005      	LPM  R0,Z+
000052 9015      	LPM  R1,Z+
000053 01bf      	MOVW R22,R30
000054 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000055 9005      	LPM  R0,Z+
000056 920d      	ST   X+,R0
000057 9701      	SBIW R24,1
000058 f7e1      	BRNE __GLOBAL_INI_LOOP
000059 01fb      	MOVW R30,R22
00005a cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
00005b e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00005c bfed      	OUT  SPL,R30
00005d e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00005e bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00005f e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000060 e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000061 940c 0087 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 10/30/2020
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <alcd.h>
                 ;#include <set_dutycycle.h>
                 ;#include <runsteper.h>
                 ;#include <steper.h>
                 ;
                 ;// Declare your global variables here
                 ;int side = 0;
                 ;int time = 0;
                 ;int dataStep = 0b10000000;
                 ;int duty = 0;
                 ;
                 ;//// External Interrupt 0 service routine
                 ;//interrupt [EXT_INT0] void ext_int0_isr(void)
                 ;//{
                 ;//// Place your code here
                 ;//
                 ;//}
                 ;
                 ;//// External Interrupt 1 service routine
                 ;//interrupt [EXT_INT1] void ext_int1_isr(void)
                 ;//{
                 ;//// Place your code here
                 ;//
                 ;//}
                 ;
                 ;// Timer 0 overflow interrupt service routine
                 ;interrupt [TIM0_OVF] void timer0_ovf_isr(void)
                 ; 0000 0037 {
                 
                 	.CSEG
                 _timer0_ovf_isr:
                 ; .FSTART _timer0_ovf_isr
                 ; 0000 0038 // Place your code here
                 ; 0000 0039 
                 ; 0000 003A }
000063 9518      	RETI
                 ; .FEND
                 ;
                 ;// Timer 0 output compare interrupt service routine
                 ;interrupt [TIM0_COMP] void timer0_comp_isr(void)
                 ; 0000 003E {
                 _timer0_comp_isr:
                 ; .FSTART _timer0_comp_isr
                 ; 0000 003F // Place your code here
                 ; 0000 0040 
                 ; 0000 0041 }
000064 9518      	RETI
                 ; .FEND
                 ;
                 ;// Timer2 overflow interrupt service routine
                 ;interrupt [TIM2_OVF] void timer2_ovf_isr(void)
                 ; 0000 0045 {
                 _timer2_ovf_isr:
                 ; .FSTART _timer2_ovf_isr
000065 920a      	ST   -Y,R0
000066 921a      	ST   -Y,R1
000067 92fa      	ST   -Y,R15
000068 936a      	ST   -Y,R22
000069 937a      	ST   -Y,R23
00006a 938a      	ST   -Y,R24
00006b 939a      	ST   -Y,R25
00006c 93aa      	ST   -Y,R26
00006d 93ba      	ST   -Y,R27
00006e 93ea      	ST   -Y,R30
00006f 93fa      	ST   -Y,R31
000070 b7ef      	IN   R30,SREG
000071 93ea      	ST   -Y,R30
                 ; 0000 0046 // Reinitialize Timer2 value
                 ; 0000 0047 //TCNT2=0xB2;
                 ; 0000 0048 // Place your code here
                 ; 0000 0049 steper(0x16);
000072 e1a6      	LDI  R26,LOW(22)
000073 e0b0      	LDI  R27,0
000074 940e 00e1 	CALL _steper
                 ; 0000 004A runsteper();
000076 940e 00e7 	CALL _runsteper
                 ; 0000 004B 
                 ; 0000 004C }
000078 91e9      	LD   R30,Y+
000079 bfef      	OUT  SREG,R30
00007a 91f9      	LD   R31,Y+
00007b 91e9      	LD   R30,Y+
00007c 91b9      	LD   R27,Y+
00007d 91a9      	LD   R26,Y+
00007e 9199      	LD   R25,Y+
00007f 9189      	LD   R24,Y+
000080 9179      	LD   R23,Y+
000081 9169      	LD   R22,Y+
000082 90f9      	LD   R15,Y+
000083 9019      	LD   R1,Y+
000084 9009      	LD   R0,Y+
000085 9518      	RETI
                 ; .FEND
                 ;
                 ;// Timer2 output compare interrupt service routine
                 ;interrupt [TIM2_COMP] void timer2_comp_isr(void)
                 ; 0000 0050 {
                 _timer2_comp_isr:
                 ; .FSTART _timer2_comp_isr
                 ; 0000 0051 // Place your code here
                 ; 0000 0052 
                 ; 0000 0053 
                 ; 0000 0054 }
000086 9518      	RETI
                 ; .FEND
                 ;
                 ;void main(void)
                 ; 0000 0057 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0058 
                 ; 0000 0059 
                 ; 0000 005A // Input/Output Ports initialization
                 ; 0000 005B // Port A initialization
                 ; 0000 005C DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000087 e0e0      	LDI  R30,LOW(0)
000088 bbea      	OUT  0x1A,R30
                 ; 0000 005D PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000089 bbeb      	OUT  0x1B,R30
                 ; 0000 005E 
                 ; 0000 005F // Port B initialization
                 ; 0000 0060 DDRB=(1<<DDB7) | (1<<DDB6) | (1<<DDB5) | (1<<DDB4) | (1<<DDB3) | (1<<DDB2) | (1<<DDB1) | (1<<DDB0);
00008a efef      	LDI  R30,LOW(255)
00008b bbe7      	OUT  0x17,R30
                 ; 0000 0061 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00008c e0e0      	LDI  R30,LOW(0)
00008d bbe8      	OUT  0x18,R30
                 ; 0000 0062 
                 ; 0000 0063 // Port C initialization
                 ; 0000 0064 DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
00008e efef      	LDI  R30,LOW(255)
00008f bbe4      	OUT  0x14,R30
                 ; 0000 0065 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000090 e0e0      	LDI  R30,LOW(0)
000091 bbe5      	OUT  0x15,R30
                 ; 0000 0066 
                 ; 0000 0067 // Port D initialization
                 ; 0000 0068 DDRD=(1<<DDD7) | (1<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (1<<DDD1) | (1<<DDD0);
000092 ece3      	LDI  R30,LOW(195)
000093 bbe1      	OUT  0x11,R30
                 ; 0000 0069 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
000094 e0e0      	LDI  R30,LOW(0)
000095 bbe2      	OUT  0x12,R30
                 ; 0000 006A 
                 ; 0000 006B // Timer/Counter 0 initialization
                 ; 0000 006C // Clock source: System Clock
                 ; 0000 006D // Clock value: 7.813 kHz
                 ; 0000 006E // Mode: Phase correct PWM top=0xFF
                 ; 0000 006F // OC0 output: Non-Inverted PWM
                 ; 0000 0070 // Timer Period: 65.28 ms
                 ; 0000 0071 // Output Pulse(s):
                 ; 0000 0072 // OC0 Period: 65.28 ms Width: 6.656 ms
                 ; 0000 0073 TCCR0=(1<<WGM00) | (1<<COM01) | (0<<COM00) | (0<<WGM01) | (1<<CS02) | (0<<CS01) | (1<<CS00);
000096 e6e5      	LDI  R30,LOW(101)
000097 bfe3      	OUT  0x33,R30
                 ; 0000 0074 TCNT0=0x00;
000098 e0e0      	LDI  R30,LOW(0)
000099 bfe2      	OUT  0x32,R30
                 ; 0000 0075 OCR0=0x00;
00009a bfec      	OUT  0x3C,R30
                 ; 0000 0076 
                 ; 0000 0077 //// Timer/Counter 1 initialization
                 ; 0000 0078 //// Clock source: System Clock
                 ; 0000 0079 //// Clock value: Timer1 Stopped
                 ; 0000 007A //// Mode: Normal top=0xFFFF
                 ; 0000 007B //// OC1A output: Disconnected
                 ; 0000 007C //// OC1B output: Disconnected
                 ; 0000 007D //// Noise Canceler: Off
                 ; 0000 007E //// Input Capture on Falling Edge
                 ; 0000 007F //// Timer1 Overflow Interrupt: Off
                 ; 0000 0080 //// Input Capture Interrupt: Off
                 ; 0000 0081 //// Compare A Match Interrupt: Off
                 ; 0000 0082 //// Compare B Match Interrupt: Off
                 ; 0000 0083 //TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
                 ; 0000 0084 //TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
                 ; 0000 0085 //TCNT1H=0x00;
                 ; 0000 0086 //TCNT1L=0x00;
                 ; 0000 0087 //ICR1H=0x00;
                 ; 0000 0088 //ICR1L=0x00;
                 ; 0000 0089 //OCR1AH=0x00;
                 ; 0000 008A //OCR1AL=0x00;
                 ; 0000 008B //OCR1BH=0x00;
                 ; 0000 008C //OCR1BL=0x00;
                 ; 0000 008D 
                 ; 0000 008E 
                 ; 0000 008F 
                 ; 0000 0090 
                 ; 0000 0091 // Timer/Counter 2 initialization
                 ; 0000 0092 // Clock source: System Clock
                 ; 0000 0093 // Clock value: 7.813 kHz
                 ; 0000 0094 // Mode: Normal top=0xFF
                 ; 0000 0095 // OC2 output: Set on compare match
                 ; 0000 0096 // Timer Period: 9.984 ms
                 ; 0000 0097 // Output Pulse(s):
                 ; 0000 0098 // OC2 Period: 9.984 ms
                 ; 0000 0099 ASSR=0<<AS2;
00009b bde2      	OUT  0x22,R30
                 ; 0000 009A TCCR2=(0<<PWM2) | (1<<COM21) | (1<<COM20) | (0<<CTC2) | (1<<CS22) | (1<<CS21) | (1<<CS20);
00009c e3e7      	LDI  R30,LOW(55)
00009d bde5      	OUT  0x25,R30
                 ; 0000 009B TCNT2=0x64;
00009e e6e4      	LDI  R30,LOW(100)
00009f bde4      	OUT  0x24,R30
                 ; 0000 009C OCR2=0x00;
0000a0 e0e0      	LDI  R30,LOW(0)
0000a1 bde3      	OUT  0x23,R30
                 ; 0000 009D 
                 ; 0000 009E // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 009F TIMSK=(1<<OCIE2) | (1<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (1<<OCIE0) | (1<<TOIE0);
0000a2 ece3      	LDI  R30,LOW(195)
0000a3 bfe9      	OUT  0x39,R30
                 ; 0000 00A0 
                 ; 0000 00A1 
                 ; 0000 00A2 
                 ; 0000 00A3 //// External Interrupt(s) initialization
                 ; 0000 00A4 //// INT0: On
                 ; 0000 00A5 //// INT0 Mode: Falling Edge
                 ; 0000 00A6 //// INT1: On
                 ; 0000 00A7 //// INT1 Mode: Falling Edge
                 ; 0000 00A8 //// INT2: Off
                 ; 0000 00A9 //GICR|=(1<<INT1) | (1<<INT0) | (0<<INT2);
                 ; 0000 00AA //MCUCR=(1<<ISC11) | (0<<ISC10) | (1<<ISC01) | (0<<ISC00);
                 ; 0000 00AB //MCUCSR=(0<<ISC2);
                 ; 0000 00AC //GIFR=(1<<INTF1) | (1<<INTF0) | (0<<INTF2);
                 ; 0000 00AD //
                 ; 0000 00AE 
                 ; 0000 00AF 
                 ; 0000 00B0 
                 ; 0000 00B1 // Alphanumeric LCD initialization
                 ; 0000 00B2 // Connections are specified in the
                 ; 0000 00B3 // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00B4 // RS - PORTC Bit 0
                 ; 0000 00B5 // RD - PORTC Bit 1
                 ; 0000 00B6 // EN - PORTC Bit 2
                 ; 0000 00B7 // D4 - PORTC Bit 4
                 ; 0000 00B8 // D5 - PORTC Bit 5
                 ; 0000 00B9 // D6 - PORTC Bit 6
                 ; 0000 00BA // D7 - PORTC Bit 7
                 ; 0000 00BB // Characters/line: 8
                 ; 0000 00BC lcd_init(8);
0000a4 e0a8      	LDI  R26,LOW(8)
0000a5 940e 014e 	CALL _lcd_init
                 ; 0000 00BD 
                 ; 0000 00BE // Global enable interrupts
                 ; 0000 00BF #asm("sei")
0000a7 9478      	sei
                 ; 0000 00C0 
                 ; 0000 00C1 
                 ; 0000 00C2 while (1)
                 _0x3:
                 ; 0000 00C3       {
                 ; 0000 00C4       // Place your code here
                 ; 0000 00C5        set_dutycycle();
0000a8 d002      	RCALL _set_dutycycle
                 ; 0000 00C6       }
0000a9 cffe      	RJMP _0x3
                 ; 0000 00C7 }
                 _0x6:
0000aa cfff      	RJMP _0x6
                 ; .FEND
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;
                 ;void set_dutycycle (void){
                 ; 0001 0004 void set_dutycycle (void){
                 
                 	.CSEG
                 _set_dutycycle:
                 ; .FSTART _set_dutycycle
                 ; 0001 0005 
                 ; 0001 0006     int pina;
                 ; 0001 0007     float duty;
                 ; 0001 0008     int y;
                 ; 0001 0009 
                 ; 0001 000A     pina = PINA;
0000ab 9724      	SBIW R28,4
0000ac 940e 0330 	CALL __SAVELOCR4
                 ;	pina -> R16,R17
                 ;	duty -> Y+4
                 ;	y -> R18,R19
0000ae b309      	IN   R16,25
0000af 2711      	CLR  R17
                 ; 0001 000B     duty = (90*pina/255)+5;
0000b0 01f8      	MOVW R30,R16
0000b1 e5aa      	LDI  R26,LOW(90)
0000b2 e0b0      	LDI  R27,HIGH(90)
0000b3 940e 02f8 	CALL __MULW12
0000b5 01df      	MOVW R26,R30
0000b6 efef      	LDI  R30,LOW(255)
0000b7 e0f0      	LDI  R31,HIGH(255)
0000b8 940e 0310 	CALL __DIVW21
0000ba 9635      	ADIW R30,5
0000bb 940e 02eb 	CALL __CWD1
0000bd 940e 01f6 	CALL __CDF1
                +
0000bf 83ec     +STD Y + 4 , R30
0000c0 83fd     +STD Y + 4 + 1 , R31
0000c1 836e     +STD Y + 4 + 2 , R22
0000c2 837f     +STD Y + 4 + 3 , R23
                 	__PUTD1S 4
                 ; 0001 000C     y = (203/8)*duty-(203/8)+26;
                +
0000c3 e0a0     +LDI R26 , LOW ( 0x41C80000 )
0000c4 e0b0     +LDI R27 , HIGH ( 0x41C80000 )
0000c5 ec88     +LDI R24 , BYTE3 ( 0x41C80000 )
0000c6 e491     +LDI R25 , BYTE4 ( 0x41C80000 )
                 	__GETD2N 0x41C80000
0000c7 940e 0280 	CALL __MULF12
0000c9 01df      	MOVW R26,R30
0000ca 01cb      	MOVW R24,R22
                +
0000cb e0e0     +LDI R30 , LOW ( 0x41C80000 )
0000cc e0f0     +LDI R31 , HIGH ( 0x41C80000 )
0000cd ec68     +LDI R22 , BYTE3 ( 0x41C80000 )
0000ce e471     +LDI R23 , BYTE4 ( 0x41C80000 )
                 	__GETD1N 0x41C80000
0000cf 940e 0323 	CALL __SWAPD12
0000d1 940e 0229 	CALL __SUBF12
                +
0000d3 e0a0     +LDI R26 , LOW ( 0x41D00000 )
0000d4 e0b0     +LDI R27 , HIGH ( 0x41D00000 )
0000d5 ed80     +LDI R24 , BYTE3 ( 0x41D00000 )
0000d6 e491     +LDI R25 , BYTE4 ( 0x41D00000 )
                 	__GETD2N 0x41D00000
0000d7 940e 0230 	CALL __ADDF12
0000d9 940e 01bf 	CALL __CFD1
0000db 019f      	MOVW R18,R30
                 ; 0001 000D     OCR0 = y;
0000dc bf2c      	OUT  0x3C,R18
                 ; 0001 000E 
                 ; 0001 000F }
0000dd 940e 0335 	CALL __LOADLOCR4
0000df 9628      	ADIW R28,8
0000e0 9508      	RET
                 ; .FEND
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;#include <delay.h>
                 ;
                 ; void steper (int speed){
                 ; 0002 0005 void steper (int speed){
                 
                 	.CSEG
                 _steper:
                 ; .FSTART _steper
                 ; 0002 0006 
                 ; 0002 0007    //OCR2 = speed;
                 ; 0002 0008    TCNT2 = speed;
0000e1 93ba      	ST   -Y,R27
0000e2 93aa      	ST   -Y,R26
                 ;	speed -> Y+0
0000e3 81e8      	LD   R30,Y
0000e4 bde4      	OUT  0x24,R30
                 ; 0002 0009 
                 ; 0002 000A  }
0000e5 9622      	ADIW R28,2
0000e6 9508      	RET
                 ; .FEND
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;extern int side;
                 ;extern int time;
                 ;extern int dataStep;
                 ;extern int duty;
                 ;
                 ;void runsteper (void){
                 ; 0003 0009 void runsteper (void){
                 
                 	.CSEG
                 _runsteper:
                 ; .FSTART _runsteper
                 ; 0003 000A 
                 ; 0003 000B 
                 ; 0003 000C    PORTB = dataStep ;
0000e7 ba88      	OUT  0x18,R8
                 ; 0003 000D 
                 ; 0003 000E 
                 ; 0003 000F    time++;
0000e8 01f3      	MOVW R30,R6
0000e9 9631      	ADIW R30,1
0000ea 013f      	MOVW R6,R30
                 ; 0003 0010    if(time == 300){
0000eb e2ec      	LDI  R30,LOW(300)
0000ec e0f1      	LDI  R31,HIGH(300)
0000ed 15e6      	CP   R30,R6
0000ee 05f7      	CPC  R31,R7
0000ef f479      	BRNE _0x60003
                 ; 0003 0011      delay_ms(2000);
0000f0 eda0      	LDI  R26,LOW(2000)
0000f1 e0b7      	LDI  R27,HIGH(2000)
0000f2 940e 0186 	CALL _delay_ms
                 ; 0003 0012      time = 0;
0000f4 2466      	CLR  R6
0000f5 2477      	CLR  R7
                 ; 0003 0013      if(side == 0) side = 1;
0000f6 2c04      	MOV  R0,R4
0000f7 2805      	OR   R0,R5
0000f8 f421      	BRNE _0x60004
0000f9 e0e1      	LDI  R30,LOW(1)
0000fa e0f0      	LDI  R31,HIGH(1)
0000fb 012f      	MOVW R4,R30
                 ; 0003 0014      else side = 0;
0000fc c002      	RJMP _0x60005
                 _0x60004:
0000fd 2444      	CLR  R4
0000fe 2455      	CLR  R5
                 ; 0003 0015    }
                 _0x60005:
                 ; 0003 0016 
                 ; 0003 0017    if(side == 0 ){     // right
                 _0x60003:
0000ff 2c04      	MOV  R0,R4
000100 2805      	OR   R0,R5
000101 f449      	BRNE _0x60006
                 ; 0003 0018        dataStep = 0b10000000 >> duty;
000102 2dea      	MOV  R30,R10
000103 e8a0      	LDI  R26,LOW(128)
000104 940e 02da 	CALL __LSRB12
000106 2e8e      	MOV  R8,R30
000107 2499      	CLR  R9
                 ; 0003 0019        PORTD.0 = 0;
000108 9890      	CBI  0x12,0
                 ; 0003 001A        PORTD.1 = 1;
000109 9a91      	SBI  0x12,1
                 ; 0003 001B    }else if (side == 1){   // left
00010a c00e      	RJMP _0x6000B
                 _0x60006:
00010b e0e1      	LDI  R30,LOW(1)
00010c e0f0      	LDI  R31,HIGH(1)
00010d 15e4      	CP   R30,R4
00010e 05f5      	CPC  R31,R5
00010f f449      	BRNE _0x6000C
                 ; 0003 001C      dataStep = 1 << 4+duty;
000110 2dea      	MOV  R30,R10
000111 5fec      	SUBI R30,-LOW(4)
000112 e0a1      	LDI  R26,LOW(1)
000113 e0b0      	LDI  R27,HIGH(1)
000114 940e 02e2 	CALL __LSLW12
000116 014f      	MOVW R8,R30
                 ; 0003 001D      PORTD.0 = 1;
000117 9a90      	SBI  0x12,0
                 ; 0003 001E      PORTD.1 = 0;
000118 9891      	CBI  0x12,1
                 ; 0003 001F    }
                 ; 0003 0020 
                 ; 0003 0021     duty = duty + 1;
                 _0x6000C:
                 _0x6000B:
000119 01f5      	MOVW R30,R10
00011a 9631      	ADIW R30,1
00011b 015f      	MOVW R10,R30
                 ; 0003 0022     if(duty == 4){
00011c e0e4      	LDI  R30,LOW(4)
00011d e0f0      	LDI  R31,HIGH(4)
00011e 15ea      	CP   R30,R10
00011f 05fb      	CPC  R31,R11
000120 f411      	BRNE _0x60011
                 ; 0003 0023           duty = 0;
000121 24aa      	CLR  R10
000122 24bb      	CLR  R11
                 ; 0003 0024     }
                 ; 0003 0025 }
                 _0x60011:
000123 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
000124 93aa      	ST   -Y,R26
000125 b3e5      	IN   R30,0x15
000126 70ef      	ANDI R30,LOW(0xF)
000127 2fae      	MOV  R26,R30
000128 81e8      	LD   R30,Y
000129 7fe0      	ANDI R30,LOW(0xF0)
00012a 2bea      	OR   R30,R26
00012b bbe5      	OUT  0x15,R30
                +
00012c e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
00012d 958a     +DEC R24
00012e f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
00012f 9aaa      	SBI  0x15,2
                +
000130 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000131 958a     +DEC R24
000132 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000133 98aa      	CBI  0x15,2
                +
000134 e08d     +LDI R24 , LOW ( 13 )
                +__DELAY_USB_LOOP :
000135 958a     +DEC R24
000136 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 13
000137 c040      	RJMP _0x2020001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
000138 93aa      	ST   -Y,R26
000139 81a8      	LD   R26,Y
00013a dfe9      	RCALL __lcd_write_nibble_G100
00013b 81e8          ld    r30,y
00013c 95e2          swap  r30
00013d 83e8          st    y,r30
00013e 81a8      	LD   R26,Y
00013f dfe4      	RCALL __lcd_write_nibble_G100
                +
000140 e885     +LDI R24 , LOW ( 133 )
                +__DELAY_USB_LOOP :
000141 958a     +DEC R24
000142 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 133
000143 c034      	RJMP _0x2020001
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000144 e0a2      	LDI  R26,LOW(2)
000145 d034      	RCALL SUBOPT_0x0
000146 e0ac      	LDI  R26,LOW(12)
000147 dff0      	RCALL __lcd_write_data
000148 e0a1      	LDI  R26,LOW(1)
000149 d030      	RCALL SUBOPT_0x0
00014a e0e0      	LDI  R30,LOW(0)
00014b 2ece      	MOV  R12,R30
00014c 2ede      	MOV  R13,R30
00014d 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
00014e 93aa      	ST   -Y,R26
00014f b3e4      	IN   R30,0x14
000150 6fe0      	ORI  R30,LOW(0xF0)
000151 bbe4      	OUT  0x14,R30
000152 9aa2      	SBI  0x14,2
000153 9aa0      	SBI  0x14,0
000154 9aa1      	SBI  0x14,1
000155 98aa      	CBI  0x15,2
000156 98a8      	CBI  0x15,0
000157 98a9      	CBI  0x15,1
000158 81e8      	LD   R30,Y
000159 93e0 0164 	STS  __lcd_maxx,R30
00015b 58e0      	SUBI R30,-LOW(128)
                +
00015c 93e0 0162+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
00015e 81e8      	LD   R30,Y
00015f 54e0      	SUBI R30,-LOW(192)
                +
000160 93e0 0163+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
000162 e1a4      	LDI  R26,LOW(20)
000163 e0b0      	LDI  R27,0
000164 940e 0186 	CALL _delay_ms
000166 d018      	RCALL SUBOPT_0x1
000167 d017      	RCALL SUBOPT_0x1
000168 d016      	RCALL SUBOPT_0x1
000169 e2a0      	LDI  R26,LOW(32)
00016a dfb9      	RCALL __lcd_write_nibble_G100
                +
00016b ec88     +LDI R24 , LOW ( 200 )
00016c e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
00016d 9701     +SBIW R24 , 1
00016e f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
00016f e2a8      	LDI  R26,LOW(40)
000170 dfc7      	RCALL __lcd_write_data
000171 e0a4      	LDI  R26,LOW(4)
000172 dfc5      	RCALL __lcd_write_data
000173 e8a5      	LDI  R26,LOW(133)
000174 dfc3      	RCALL __lcd_write_data
000175 e0a6      	LDI  R26,LOW(6)
000176 dfc1      	RCALL __lcd_write_data
000177 dfcc      	RCALL _lcd_clear
                 _0x2020001:
000178 9621      	ADIW R28,1
000179 9508      	RET
                 ; .FEND
                 
                 	.DSEG
                 __base_y_G100:
000160           	.BYTE 0x4
                 __lcd_maxx:
000164           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
00017a dfbd      	RCALL __lcd_write_data
00017b e0a3      	LDI  R26,LOW(3)
00017c e0b0      	LDI  R27,0
00017d 940c 0186 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:7 WORDS
                 SUBOPT_0x1:
00017f e3a0      	LDI  R26,LOW(48)
000180 dfa3      	RCALL __lcd_write_nibble_G100
                +
000181 ec88     +LDI R24 , LOW ( 200 )
000182 e090     +LDI R25 , HIGH ( 200 )
                +__DELAY_USW_LOOP :
000183 9701     +SBIW R24 , 1
000184 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 200
000185 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
000186 9610      	adiw r26,0
000187 f039      	breq __delay_ms1
                 __delay_ms0:
                +
000188 ed80     +LDI R24 , LOW ( 0x7D0 )
000189 e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
00018a 9701     +SBIW R24 , 1
00018b f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
00018c 95a8      	wdr
00018d 9711      	sbiw r26,1
00018e f7c9      	brne __delay_ms0
                 __delay_ms1:
00018f 9508      	ret
                 
                 __ROUND_REPACK:
000190 2355      	TST  R21
000191 f442      	BRPL __REPACK
000192 3850      	CPI  R21,0x80
000193 f411      	BRNE __ROUND_REPACK0
000194 ffe0      	SBRS R30,0
000195 c004      	RJMP __REPACK
                 __ROUND_REPACK0:
000196 9631      	ADIW R30,1
000197 1f69      	ADC  R22,R25
000198 1f79      	ADC  R23,R25
000199 f06b      	BRVS __REPACK1
                 
                 __REPACK:
00019a e850      	LDI  R21,0x80
00019b 2757      	EOR  R21,R23
00019c f411      	BRNE __REPACK0
00019d 935f      	PUSH R21
00019e c0cf      	RJMP __ZERORES
                 __REPACK0:
00019f 3f5f      	CPI  R21,0xFF
0001a0 f031      	BREQ __REPACK1
0001a1 0f66      	LSL  R22
0001a2 0c00      	LSL  R0
0001a3 9557      	ROR  R21
0001a4 9567      	ROR  R22
0001a5 2f75      	MOV  R23,R21
0001a6 9508      	RET
                 __REPACK1:
0001a7 935f      	PUSH R21
0001a8 2000      	TST  R0
0001a9 f00a      	BRMI __REPACK2
0001aa c0cf      	RJMP __MAXRES
                 __REPACK2:
0001ab c0c8      	RJMP __MINRES
                 
                 __UNPACK:
0001ac e850      	LDI  R21,0x80
0001ad 2e19      	MOV  R1,R25
0001ae 2215      	AND  R1,R21
0001af 0f88      	LSL  R24
0001b0 1f99      	ROL  R25
0001b1 2795      	EOR  R25,R21
0001b2 0f55      	LSL  R21
0001b3 9587      	ROR  R24
                 
                 __UNPACK1:
0001b4 e850      	LDI  R21,0x80
0001b5 2e07      	MOV  R0,R23
0001b6 2205      	AND  R0,R21
0001b7 0f66      	LSL  R22
0001b8 1f77      	ROL  R23
0001b9 2775      	EOR  R23,R21
0001ba 0f55      	LSL  R21
0001bb 9567      	ROR  R22
0001bc 9508      	RET
                 
                 __CFD1U:
0001bd 9468      	SET
0001be c001      	RJMP __CFD1U0
                 __CFD1:
0001bf 94e8      	CLT
                 __CFD1U0:
0001c0 935f      	PUSH R21
0001c1 dff2      	RCALL __UNPACK1
0001c2 3870      	CPI  R23,0x80
0001c3 f018      	BRLO __CFD10
0001c4 3f7f      	CPI  R23,0xFF
0001c5 f408      	BRCC __CFD10
0001c6 c0a7      	RJMP __ZERORES
                 __CFD10:
0001c7 e156      	LDI  R21,22
0001c8 1b57      	SUB  R21,R23
0001c9 f4aa      	BRPL __CFD11
0001ca 9551      	NEG  R21
0001cb 3058      	CPI  R21,8
0001cc f40e      	BRTC __CFD19
0001cd 3059      	CPI  R21,9
                 __CFD19:
0001ce f030      	BRLO __CFD17
0001cf efef      	SER  R30
0001d0 efff      	SER  R31
0001d1 ef6f      	SER  R22
0001d2 e77f      	LDI  R23,0x7F
0001d3 f977      	BLD  R23,7
0001d4 c01a      	RJMP __CFD15
                 __CFD17:
0001d5 2777      	CLR  R23
0001d6 2355      	TST  R21
0001d7 f0b9      	BREQ __CFD15
                 __CFD18:
0001d8 0fee      	LSL  R30
0001d9 1fff      	ROL  R31
0001da 1f66      	ROL  R22
0001db 1f77      	ROL  R23
0001dc 955a      	DEC  R21
0001dd f7d1      	BRNE __CFD18
0001de c010      	RJMP __CFD15
                 __CFD11:
0001df 2777      	CLR  R23
                 __CFD12:
0001e0 3058      	CPI  R21,8
0001e1 f028      	BRLO __CFD13
0001e2 2fef      	MOV  R30,R31
0001e3 2ff6      	MOV  R31,R22
0001e4 2f67      	MOV  R22,R23
0001e5 5058      	SUBI R21,8
0001e6 cff9      	RJMP __CFD12
                 __CFD13:
0001e7 2355      	TST  R21
0001e8 f031      	BREQ __CFD15
                 __CFD14:
0001e9 9576      	LSR  R23
0001ea 9567      	ROR  R22
0001eb 95f7      	ROR  R31
0001ec 95e7      	ROR  R30
0001ed 955a      	DEC  R21
0001ee f7d1      	BRNE __CFD14
                 __CFD15:
0001ef 2000      	TST  R0
0001f0 f40a      	BRPL __CFD16
0001f1 d0e0      	RCALL __ANEGD1
                 __CFD16:
0001f2 915f      	POP  R21
0001f3 9508      	RET
                 
                 __CDF1U:
0001f4 9468      	SET
0001f5 c001      	RJMP __CDF1U0
                 __CDF1:
0001f6 94e8      	CLT
                 __CDF1U0:
0001f7 9730      	SBIW R30,0
0001f8 4060      	SBCI R22,0
0001f9 4070      	SBCI R23,0
0001fa f0b1      	BREQ __CDF10
0001fb 2400      	CLR  R0
0001fc f026      	BRTS __CDF11
0001fd 2377      	TST  R23
0001fe f412      	BRPL __CDF11
0001ff 9400      	COM  R0
000200 d0d1      	RCALL __ANEGD1
                 __CDF11:
000201 2e17      	MOV  R1,R23
000202 e17e      	LDI  R23,30
000203 2011      	TST  R1
                 __CDF12:
000204 f032      	BRMI __CDF13
000205 957a      	DEC  R23
000206 0fee      	LSL  R30
000207 1fff      	ROL  R31
000208 1f66      	ROL  R22
000209 1c11      	ROL  R1
00020a cff9      	RJMP __CDF12
                 __CDF13:
00020b 2fef      	MOV  R30,R31
00020c 2ff6      	MOV  R31,R22
00020d 2d61      	MOV  R22,R1
00020e 935f      	PUSH R21
00020f df8a      	RCALL __REPACK
000210 915f      	POP  R21
                 __CDF10:
000211 9508      	RET
                 
                 __SWAPACC:
000212 934f      	PUSH R20
000213 01af      	MOVW R20,R30
000214 01fd      	MOVW R30,R26
000215 01da      	MOVW R26,R20
000216 01ab      	MOVW R20,R22
000217 01bc      	MOVW R22,R24
000218 01ca      	MOVW R24,R20
000219 2d40      	MOV  R20,R0
00021a 2c01      	MOV  R0,R1
00021b 2e14      	MOV  R1,R20
00021c 914f      	POP  R20
00021d 9508      	RET
                 
                 __UADD12:
00021e 0fea      	ADD  R30,R26
00021f 1ffb      	ADC  R31,R27
000220 1f68      	ADC  R22,R24
000221 9508      	RET
                 
                 __NEGMAN1:
000222 95e0      	COM  R30
000223 95f0      	COM  R31
000224 9560      	COM  R22
000225 5fef      	SUBI R30,-1
000226 4fff      	SBCI R31,-1
000227 4f6f      	SBCI R22,-1
000228 9508      	RET
                 
                 __SUBF12:
000229 935f      	PUSH R21
00022a df81      	RCALL __UNPACK
00022b 3890      	CPI  R25,0x80
00022c f171      	BREQ __ADDF129
00022d e850      	LDI  R21,0x80
00022e 2615      	EOR  R1,R21
                 
00022f c004      	RJMP __ADDF120
                 
                 __ADDF12:
000230 935f      	PUSH R21
000231 df7a      	RCALL __UNPACK
000232 3890      	CPI  R25,0x80
000233 f139      	BREQ __ADDF129
                 
                 __ADDF120:
000234 3870      	CPI  R23,0x80
000235 f121      	BREQ __ADDF128
                 __ADDF121:
000236 2f57      	MOV  R21,R23
000237 1b59      	SUB  R21,R25
000238 f12b      	BRVS __ADDF1211
000239 f412      	BRPL __ADDF122
00023a dfd7      	RCALL __SWAPACC
00023b cffa      	RJMP __ADDF121
                 __ADDF122:
00023c 3158      	CPI  R21,24
00023d f018      	BRLO __ADDF123
00023e 27aa      	CLR  R26
00023f 27bb      	CLR  R27
000240 2788      	CLR  R24
                 __ADDF123:
000241 3058      	CPI  R21,8
000242 f028      	BRLO __ADDF124
000243 2fab      	MOV  R26,R27
000244 2fb8      	MOV  R27,R24
000245 2788      	CLR  R24
000246 5058      	SUBI R21,8
000247 cff9      	RJMP __ADDF123
                 __ADDF124:
000248 2355      	TST  R21
000249 f029      	BREQ __ADDF126
                 __ADDF125:
00024a 9586      	LSR  R24
00024b 95b7      	ROR  R27
00024c 95a7      	ROR  R26
00024d 955a      	DEC  R21
00024e f7d9      	BRNE __ADDF125
                 __ADDF126:
00024f 2d50      	MOV  R21,R0
000250 2551      	EOR  R21,R1
000251 f072      	BRMI __ADDF127
000252 dfcb      	RCALL __UADD12
000253 f438      	BRCC __ADDF129
000254 9567      	ROR  R22
000255 95f7      	ROR  R31
000256 95e7      	ROR  R30
000257 9573      	INC  R23
000258 f413      	BRVC __ADDF129
000259 c020      	RJMP __MAXRES
                 __ADDF128:
00025a dfb7      	RCALL __SWAPACC
                 __ADDF129:
00025b df3e      	RCALL __REPACK
00025c 915f      	POP  R21
00025d 9508      	RET
                 __ADDF1211:
00025e f7d8      	BRCC __ADDF128
00025f cffb      	RJMP __ADDF129
                 __ADDF127:
000260 1bea      	SUB  R30,R26
000261 0bfb      	SBC  R31,R27
000262 0b68      	SBC  R22,R24
000263 f051      	BREQ __ZERORES
000264 f410      	BRCC __ADDF1210
000265 9400      	COM  R0
000266 dfbb      	RCALL __NEGMAN1
                 __ADDF1210:
000267 2366      	TST  R22
000268 f392      	BRMI __ADDF129
000269 0fee      	LSL  R30
00026a 1fff      	ROL  R31
00026b 1f66      	ROL  R22
00026c 957a      	DEC  R23
00026d f7cb      	BRVC __ADDF1210
                 
                 __ZERORES:
00026e 27ee      	CLR  R30
00026f 27ff      	CLR  R31
000270 2766      	CLR  R22
000271 2777      	CLR  R23
000272 915f      	POP  R21
000273 9508      	RET
                 
                 __MINRES:
000274 efef      	SER  R30
000275 efff      	SER  R31
000276 e76f      	LDI  R22,0x7F
000277 ef7f      	SER  R23
000278 915f      	POP  R21
000279 9508      	RET
                 
                 __MAXRES:
00027a efef      	SER  R30
00027b efff      	SER  R31
00027c e76f      	LDI  R22,0x7F
00027d e77f      	LDI  R23,0x7F
00027e 915f      	POP  R21
00027f 9508      	RET
                 
                 __MULF12:
000280 935f      	PUSH R21
000281 df2a      	RCALL __UNPACK
000282 3870      	CPI  R23,0x80
000283 f351      	BREQ __ZERORES
000284 3890      	CPI  R25,0x80
000285 f341      	BREQ __ZERORES
000286 2401      	EOR  R0,R1
000287 9408      	SEC
000288 1f79      	ADC  R23,R25
000289 f423      	BRVC __MULF124
00028a f31c      	BRLT __ZERORES
                 __MULF125:
00028b 2000      	TST  R0
00028c f33a      	BRMI __MINRES
00028d cfec      	RJMP __MAXRES
                 __MULF124:
00028e 920f      	PUSH R0
00028f 931f      	PUSH R17
000290 932f      	PUSH R18
000291 933f      	PUSH R19
000292 934f      	PUSH R20
000293 2711      	CLR  R17
000294 2722      	CLR  R18
000295 2799      	CLR  R25
000296 9f68      	MUL  R22,R24
000297 01a0      	MOVW R20,R0
000298 9f8f      	MUL  R24,R31
000299 2d30      	MOV  R19,R0
00029a 0d41      	ADD  R20,R1
00029b 1f59      	ADC  R21,R25
00029c 9f6b      	MUL  R22,R27
00029d 0d30      	ADD  R19,R0
00029e 1d41      	ADC  R20,R1
00029f 1f59      	ADC  R21,R25
0002a0 9f8e      	MUL  R24,R30
0002a1 d027      	RCALL __MULF126
0002a2 9fbf      	MUL  R27,R31
0002a3 d025      	RCALL __MULF126
0002a4 9f6a      	MUL  R22,R26
0002a5 d023      	RCALL __MULF126
0002a6 9fbe      	MUL  R27,R30
0002a7 d01d      	RCALL __MULF127
0002a8 9faf      	MUL  R26,R31
0002a9 d01b      	RCALL __MULF127
0002aa 9fae      	MUL  R26,R30
0002ab 0d11      	ADD  R17,R1
0002ac 1f29      	ADC  R18,R25
0002ad 1f39      	ADC  R19,R25
0002ae 1f49      	ADC  R20,R25
0002af 1f59      	ADC  R21,R25
0002b0 2fe3      	MOV  R30,R19
0002b1 2ff4      	MOV  R31,R20
0002b2 2f65      	MOV  R22,R21
0002b3 2f52      	MOV  R21,R18
0002b4 914f      	POP  R20
0002b5 913f      	POP  R19
0002b6 912f      	POP  R18
0002b7 911f      	POP  R17
0002b8 900f      	POP  R0
0002b9 2366      	TST  R22
0002ba f02a      	BRMI __MULF122
0002bb 0f55      	LSL  R21
0002bc 1fee      	ROL  R30
0002bd 1fff      	ROL  R31
0002be 1f66      	ROL  R22
0002bf c002      	RJMP __MULF123
                 __MULF122:
0002c0 9573      	INC  R23
0002c1 f24b      	BRVS __MULF125
                 __MULF123:
0002c2 decd      	RCALL __ROUND_REPACK
0002c3 915f      	POP  R21
0002c4 9508      	RET
                 
                 __MULF127:
0002c5 0d10      	ADD  R17,R0
0002c6 1d21      	ADC  R18,R1
0002c7 1f39      	ADC  R19,R25
0002c8 c002      	RJMP __MULF128
                 __MULF126:
0002c9 0d20      	ADD  R18,R0
0002ca 1d31      	ADC  R19,R1
                 __MULF128:
0002cb 1f49      	ADC  R20,R25
0002cc 1f59      	ADC  R21,R25
0002cd 9508      	RET
                 
                 __ANEGW1:
0002ce 95f1      	NEG  R31
0002cf 95e1      	NEG  R30
0002d0 40f0      	SBCI R31,0
0002d1 9508      	RET
                 
                 __ANEGD1:
0002d2 95f0      	COM  R31
0002d3 9560      	COM  R22
0002d4 9570      	COM  R23
0002d5 95e1      	NEG  R30
0002d6 4fff      	SBCI R31,-1
0002d7 4f6f      	SBCI R22,-1
0002d8 4f7f      	SBCI R23,-1
0002d9 9508      	RET
                 
                 __LSRB12:
0002da 23ee      	TST  R30
0002db 2e0e      	MOV  R0,R30
0002dc 2fea      	MOV  R30,R26
0002dd f019      	BREQ __LSRB12R
                 __LSRB12L:
0002de 95e6      	LSR  R30
0002df 940a      	DEC  R0
0002e0 f7e9      	BRNE __LSRB12L
                 __LSRB12R:
0002e1 9508      	RET
                 
                 __LSLW12:
0002e2 23ee      	TST  R30
0002e3 2e0e      	MOV  R0,R30
0002e4 01fd      	MOVW R30,R26
0002e5 f021      	BREQ __LSLW12R
                 __LSLW12L:
0002e6 0fee      	LSL  R30
0002e7 1fff      	ROL  R31
0002e8 940a      	DEC  R0
0002e9 f7e1      	BRNE __LSLW12L
                 __LSLW12R:
0002ea 9508      	RET
                 
                 __CWD1:
0002eb 2f6f      	MOV  R22,R31
0002ec 0f66      	ADD  R22,R22
0002ed 0b66      	SBC  R22,R22
0002ee 2f76      	MOV  R23,R22
0002ef 9508      	RET
                 
                 __MULW12U:
0002f0 9ffa      	MUL  R31,R26
0002f1 2df0      	MOV  R31,R0
0002f2 9feb      	MUL  R30,R27
0002f3 0df0      	ADD  R31,R0
0002f4 9fea      	MUL  R30,R26
0002f5 2de0      	MOV  R30,R0
0002f6 0df1      	ADD  R31,R1
0002f7 9508      	RET
                 
                 __MULW12:
0002f8 d01c      	RCALL __CHKSIGNW
0002f9 dff6      	RCALL __MULW12U
0002fa f40e      	BRTC __MULW121
0002fb dfd2      	RCALL __ANEGW1
                 __MULW121:
0002fc 9508      	RET
                 
                 __DIVW21U:
0002fd 2400      	CLR  R0
0002fe 2411      	CLR  R1
0002ff e190      	LDI  R25,16
                 __DIVW21U1:
000300 0faa      	LSL  R26
000301 1fbb      	ROL  R27
000302 1c00      	ROL  R0
000303 1c11      	ROL  R1
000304 1a0e      	SUB  R0,R30
000305 0a1f      	SBC  R1,R31
000306 f418      	BRCC __DIVW21U2
000307 0e0e      	ADD  R0,R30
000308 1e1f      	ADC  R1,R31
000309 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
00030a 60a1      	SBR  R26,1
                 __DIVW21U3:
00030b 959a      	DEC  R25
00030c f799      	BRNE __DIVW21U1
00030d 01fd      	MOVW R30,R26
00030e 01d0      	MOVW R26,R0
00030f 9508      	RET
                 
                 __DIVW21:
000310 d004      	RCALL __CHKSIGNW
000311 dfeb      	RCALL __DIVW21U
000312 f40e      	BRTC __DIVW211
000313 dfba      	RCALL __ANEGW1
                 __DIVW211:
000314 9508      	RET
                 
                 __CHKSIGNW:
000315 94e8      	CLT
000316 fff7      	SBRS R31,7
000317 c002      	RJMP __CHKSW1
000318 dfb5      	RCALL __ANEGW1
000319 9468      	SET
                 __CHKSW1:
00031a ffb7      	SBRS R27,7
00031b c006      	RJMP __CHKSW2
00031c 95a0      	COM  R26
00031d 95b0      	COM  R27
00031e 9611      	ADIW R26,1
00031f f800      	BLD  R0,0
000320 9403      	INC  R0
000321 fa00      	BST  R0,0
                 __CHKSW2:
000322 9508      	RET
                 
                 __SWAPD12:
000323 2e18      	MOV  R1,R24
000324 2f86      	MOV  R24,R22
000325 2d61      	MOV  R22,R1
000326 2e19      	MOV  R1,R25
000327 2f97      	MOV  R25,R23
000328 2d71      	MOV  R23,R1
                 
                 __SWAPW12:
000329 2e1b      	MOV  R1,R27
00032a 2fbf      	MOV  R27,R31
00032b 2df1      	MOV  R31,R1
                 
                 __SWAPB12:
00032c 2e1a      	MOV  R1,R26
00032d 2fae      	MOV  R26,R30
00032e 2de1      	MOV  R30,R1
00032f 9508      	RET
                 
                 __SAVELOCR4:
000330 933a      	ST   -Y,R19
                 __SAVELOCR3:
000331 932a      	ST   -Y,R18
                 __SAVELOCR2:
000332 931a      	ST   -Y,R17
000333 930a      	ST   -Y,R16
000334 9508      	RET
                 
                 __LOADLOCR4:
000335 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
000336 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000337 8119      	LDD  R17,Y+1
000338 8108      	LD   R16,Y
000339 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  45 r1 :  32 r2 :   0 r3 :   0 r4 :   5 r5 :   4 r6 :   4 r7 :   2 
r8 :   3 r9 :   1 r10:   6 r11:   2 r12:   1 r13:   1 r14:   0 r15:   2 
r16:   4 r17:   8 r18:  11 r19:  10 r20:  16 r21:  58 r22:  49 r23:  40 
r24:  41 r25:  33 r26:  58 r27:  28 r28:   5 r29:   1 r30: 144 r31:  52 
x  :   3 y  :  49 z  :   7 
Registers used: 32 out of 35 (91.4%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :  18 add   :  10 
adiw  :   9 and   :   2 andi  :   2 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   5 brcs  :   0 break :   0 breq  :  15 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 
brlt  :   1 brmi  :   6 brne  :  24 brpl  :   5 brsh  :   0 brtc  :   3 
brts  :   1 brvc  :   3 brvs  :   3 bset  :   0 bst   :   1 call  :  18 
cbi   :   6 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  26 cls   :   0 clt   :   3 clv   :   0 clz   :   0 com   :  10 
cp    :   3 cpc   :   3 cpi   :  14 cpse  :   0 dec   :  13 des   :   0 
eor   :   6 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   4 inc   :   3 jmp   :  23 ld    :  20 ldd   :   3 ldi   :  92 
lds   :   0 lpm   :   7 lsl   :  12 lsr   :   3 mov   :  49 movw  :  24 
mul   :  12 muls  :   0 mulsu :   0 neg   :   4 nop   :   0 or    :   3 
ori   :   1 out   :  28 pop   :  13 push  :  13 rcall :  42 ret   :  33 
reti  :   4 rjmp  :  29 rol   :  17 ror   :  12 sbc   :   4 sbci  :   8 
sbi   :   6 sbic  :   0 sbis  :   0 sbiw  :   9 sbr   :   1 sbrc  :   0 
sbrs  :   3 sec   :   1 seh   :   0 sei   :   1 sen   :   0 ser   :   8 
ses   :   0 set   :   3 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  25 std   :   4 sts   :   3 sub   :   4 subi  :   6 swap  :   1 
tst   :  13 wdr   :   1 
Instructions used: 71 out of 116 (61.2%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000674   1628     24   1652   16384  10.1%
[.dseg] 0x000060 0x000165      0      5      5    1024   0.5%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 10 warnings
