<stg><name>manual_control</name>


<trans_list>

<trans id="170" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="101" op_0_bw="101" op_1_bw="80" op_2_bw="10" op_3_bw="10" op_4_bw="1">
<![CDATA[
__hls_fptosi_float_i16.exit:12 %empty = read i101 @_ssdm_op_Read.axis.volatile.i80P0A.i10P0A.i10P0A.i1P0A, i80 %A_V_data_V, i10 %A_V_keep_V, i10 %A_V_strb_V, i1 %A_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="80" op_0_bw="101">
<![CDATA[
__hls_fptosi_float_i16.exit:13 %tmp_data_V_3 = extractvalue i101 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="80">
<![CDATA[
__hls_fptosi_float_i16.exit:14 %Ia = trunc i80 %tmp_data_V_3

]]></Node>
<StgValue><ssdm name="Ia"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:15 %Ib = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_3, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="Ib"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:16 %RPM = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_3, i32 48, i32 63

]]></Node>
<StgValue><ssdm name="RPM"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:17 %Angle = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %tmp_data_V_3, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="Angle"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="16">
<![CDATA[
__hls_fptosi_float_i16.exit:18 %sext_ln40 = sext i16 %Angle

]]></Node>
<StgValue><ssdm name="sext_ln40"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:19 %conv = sitofp i32 %sext_ln40

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:20 %control_addr = getelementptr i32 %control, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="control_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="3">
<![CDATA[
__hls_fptosi_float_i16.exit:21 %control_load = load i3 %control_addr

]]></Node>
<StgValue><ssdm name="control_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="16">
<![CDATA[
__hls_fptosi_float_i16.exit:52 %sext_ln48 = sext i16 %Ia

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:53 %conv7 = sitofp i32 %sext_ln48

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="26" st_id="2" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:19 %conv = sitofp i32 %sext_ln40

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="3">
<![CDATA[
__hls_fptosi_float_i16.exit:21 %control_load = load i3 %control_addr

]]></Node>
<StgValue><ssdm name="control_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:53 %conv7 = sitofp i32 %sext_ln48

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="16">
<![CDATA[
__hls_fptosi_float_i16.exit:57 %sext_ln49 = sext i16 %Ib

]]></Node>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:58 %conv8 = sitofp i32 %sext_ln49

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:72 %control_addr_2 = getelementptr i32 %control, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="control_addr_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="3">
<![CDATA[
__hls_fptosi_float_i16.exit:73 %control_load_2 = load i3 %control_addr_2

]]></Node>
<StgValue><ssdm name="control_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:19 %conv = sitofp i32 %sext_ln40

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:53 %conv7 = sitofp i32 %sext_ln48

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:58 %conv8 = sitofp i32 %sext_ln49

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="3">
<![CDATA[
__hls_fptosi_float_i16.exit:73 %control_load_2 = load i3 %control_addr_2

]]></Node>
<StgValue><ssdm name="control_load_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:75 %control_addr_3 = getelementptr i32 %control, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="control_addr_3"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="3">
<![CDATA[
__hls_fptosi_float_i16.exit:76 %control_load_3 = load i3 %control_addr_3

]]></Node>
<StgValue><ssdm name="control_load_3"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:19 %conv = sitofp i32 %sext_ln40

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:53 %conv7 = sitofp i32 %sext_ln48

]]></Node>
<StgValue><ssdm name="conv7"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:54 %bitcast_ln48 = bitcast i32 %conv7

]]></Node>
<StgValue><ssdm name="bitcast_ln48"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:55 %logger_addr = getelementptr i32 %logger, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="logger_addr"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
__hls_fptosi_float_i16.exit:56 %store_ln48 = store i32 %bitcast_ln48, i5 %logger_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:58 %conv8 = sitofp i32 %sext_ln49

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="3">
<![CDATA[
__hls_fptosi_float_i16.exit:76 %control_load_3 = load i3 %control_addr_3

]]></Node>
<StgValue><ssdm name="control_load_3"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:78 %control_addr_4 = getelementptr i32 %control, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="control_addr_4"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="3">
<![CDATA[
__hls_fptosi_float_i16.exit:79 %p_Val2_15 = load i3 %control_addr_4

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:22 %bitcast_ln40 = bitcast i32 %control_load

]]></Node>
<StgValue><ssdm name="bitcast_ln40"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:23 %dc = fsub i32 %conv, i32 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:58 %conv8 = sitofp i32 %sext_ln49

]]></Node>
<StgValue><ssdm name="conv8"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:59 %bitcast_ln49 = bitcast i32 %conv8

]]></Node>
<StgValue><ssdm name="bitcast_ln49"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:60 %logger_addr_17 = getelementptr i32 %logger, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="logger_addr_17"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
__hls_fptosi_float_i16.exit:61 %store_ln49 = store i32 %bitcast_ln49, i5 %logger_addr_17

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="3">
<![CDATA[
__hls_fptosi_float_i16.exit:79 %p_Val2_15 = load i3 %control_addr_4

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:80 %p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_15, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:81 %tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_15, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="23" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:82 %tmp_40 = trunc i32 %p_Val2_15

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
__hls_fptosi_float_i16.exit:83 %mantissa_4 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_40, i1 0

]]></Node>
<StgValue><ssdm name="mantissa_4"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="63" op_0_bw="25">
<![CDATA[
__hls_fptosi_float_i16.exit:84 %zext_ln15_4 = zext i25 %mantissa_4

]]></Node>
<StgValue><ssdm name="zext_ln15_4"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i16.exit:85 %zext_ln344_4 = zext i8 %tmp_39

]]></Node>
<StgValue><ssdm name="zext_ln344_4"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i16.exit:86 %add_ln344_4 = add i9 %zext_ln344_4, i9 385

]]></Node>
<StgValue><ssdm name="add_ln344_4"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:87 %isNeg_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344_4, i32 8

]]></Node>
<StgValue><ssdm name="isNeg_4"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i16.exit:88 %sub_ln1364_1 = sub i8 127, i8 %tmp_39

]]></Node>
<StgValue><ssdm name="sub_ln1364_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i16.exit:89 %sext_ln1364_4 = sext i8 %sub_ln1364_1

]]></Node>
<StgValue><ssdm name="sext_ln1364_4"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
__hls_fptosi_float_i16.exit:90 %ush_4 = select i1 %isNeg_4, i9 %sext_ln1364_4, i9 %add_ln344_4

]]></Node>
<StgValue><ssdm name="ush_4"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="9">
<![CDATA[
__hls_fptosi_float_i16.exit:91 %sext_ln1340_4 = sext i9 %ush_4

]]></Node>
<StgValue><ssdm name="sext_ln1340_4"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="63" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:92 %zext_ln1340_4 = zext i32 %sext_ln1340_4

]]></Node>
<StgValue><ssdm name="zext_ln1340_4"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
__hls_fptosi_float_i16.exit:93 %r_V_9 = lshr i63 %zext_ln15_4, i63 %zext_ln1340_4

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
__hls_fptosi_float_i16.exit:94 %r_V_10 = shl i63 %zext_ln15_4, i63 %zext_ln1340_4

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="63" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:95 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V_9, i32 24

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="1">
<![CDATA[
__hls_fptosi_float_i16.exit:96 %zext_ln671_4 = zext i1 %tmp_36

]]></Node>
<StgValue><ssdm name="zext_ln671_4"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="10" op_0_bw="10" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:97 %tmp_18 = partselect i10 @_ssdm_op_PartSelect.i10.i63.i32.i32, i63 %r_V_10, i32 24, i32 33

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
__hls_fptosi_float_i16.exit:98 %val_4 = select i1 %isNeg_4, i10 %zext_ln671_4, i10 %tmp_18

]]></Node>
<StgValue><ssdm name="val_4"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
__hls_fptosi_float_i16.exit:99 %result_V_21 = sub i10 0, i10 %val_4

]]></Node>
<StgValue><ssdm name="result_V_21"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
__hls_fptosi_float_i16.exit:100 %result_V_22 = select i1 %p_Result_6, i10 %result_V_21, i10 %val_4

]]></Node>
<StgValue><ssdm name="result_V_22"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="76" st_id="6" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:23 %dc = fsub i32 %conv, i32 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="16">
<![CDATA[
__hls_fptosi_float_i16.exit:62 %sext_ln50 = sext i16 %RPM

]]></Node>
<StgValue><ssdm name="sext_ln50"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:63 %conv9 = sitofp i32 %sext_ln50

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:74 %Vd = bitcast i32 %control_load_2

]]></Node>
<StgValue><ssdm name="Vd"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:77 %Vq = bitcast i32 %control_load_3

]]></Node>
<StgValue><ssdm name="Vq"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="32" op_5_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:101 %call_ret = call i64 @park_inverse<float>, i32 %Vd, i32 %Vq, i10 %result_V_22, i32 %sine_i, i32 %cosine_i

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:23 %dc = fsub i32 %conv, i32 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:63 %conv9 = sitofp i32 %sext_ln50

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32" op_3_bw="10" op_4_bw="32" op_5_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:101 %call_ret = call i64 @park_inverse<float>, i32 %Vd, i32 %Vq, i10 %result_V_22, i32 %sine_i, i32 %cosine_i

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:102 %Valpha = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="Valpha"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:103 %Vbeta = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="Vbeta"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:104 %bitcast_ln63 = bitcast i32 %Valpha

]]></Node>
<StgValue><ssdm name="bitcast_ln63"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:105 %logger_addr_20 = getelementptr i32 %logger, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="logger_addr_20"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
__hls_fptosi_float_i16.exit:106 %store_ln63 = store i32 %bitcast_ln63, i5 %logger_addr_20

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:23 %dc = fsub i32 %conv, i32 %bitcast_ln40

]]></Node>
<StgValue><ssdm name="dc"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:63 %conv9 = sitofp i32 %sext_ln50

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:107 %bitcast_ln64 = bitcast i32 %Vbeta

]]></Node>
<StgValue><ssdm name="bitcast_ln64"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:108 %logger_addr_21 = getelementptr i32 %logger, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="logger_addr_21"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
__hls_fptosi_float_i16.exit:109 %store_ln64 = store i32 %bitcast_ln64, i5 %logger_addr_21

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:110 %call_ret8 = call i96 @clarke_inverse<float>, i32 %Valpha, i32 %Vbeta

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:24 %data_V = bitcast i32 %dc

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:25 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:26 %tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="23" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:27 %tmp_38 = trunc i32 %data_V

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
__hls_fptosi_float_i16.exit:28 %mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %tmp_38, i1 0

]]></Node>
<StgValue><ssdm name="mantissa"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="63" op_0_bw="25">
<![CDATA[
__hls_fptosi_float_i16.exit:29 %zext_ln15 = zext i25 %mantissa

]]></Node>
<StgValue><ssdm name="zext_ln15"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i16.exit:30 %zext_ln344 = zext i8 %tmp_37

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
__hls_fptosi_float_i16.exit:31 %add_ln344 = add i9 %zext_ln344, i9 385

]]></Node>
<StgValue><ssdm name="add_ln344"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:32 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln344, i32 8

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
__hls_fptosi_float_i16.exit:33 %sub_ln1364 = sub i8 127, i8 %tmp_37

]]></Node>
<StgValue><ssdm name="sub_ln1364"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="8">
<![CDATA[
__hls_fptosi_float_i16.exit:34 %sext_ln1364 = sext i8 %sub_ln1364

]]></Node>
<StgValue><ssdm name="sext_ln1364"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
__hls_fptosi_float_i16.exit:35 %ush = select i1 %isNeg, i9 %sext_ln1364, i9 %add_ln344

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="9">
<![CDATA[
__hls_fptosi_float_i16.exit:36 %sext_ln1340 = sext i9 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1340"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="63" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:37 %zext_ln1340 = zext i32 %sext_ln1340

]]></Node>
<StgValue><ssdm name="zext_ln1340"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
__hls_fptosi_float_i16.exit:38 %r_V = lshr i63 %zext_ln15, i63 %zext_ln1340

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
__hls_fptosi_float_i16.exit:39 %r_V_8 = shl i63 %zext_ln15, i63 %zext_ln1340

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="63" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:40 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i63.i32, i63 %r_V, i32 24

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="1">
<![CDATA[
__hls_fptosi_float_i16.exit:41 %zext_ln671 = zext i1 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln671"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:42 %tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %r_V_8, i32 24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
__hls_fptosi_float_i16.exit:43 %val = select i1 %isNeg, i16 %zext_ln671, i16 %tmp_16

]]></Node>
<StgValue><ssdm name="val"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
__hls_fptosi_float_i16.exit:44 %result_V_18 = sub i16 0, i16 %val

]]></Node>
<StgValue><ssdm name="result_V_18"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
__hls_fptosi_float_i16.exit:45 %result_V = select i1 %p_Result_s, i16 %result_V_18, i16 %val

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:46 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %result_V, i32 15

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
__hls_fptosi_float_i16.exit:47 %add_ln42 = add i16 %result_V, i16 1000

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
__hls_fptosi_float_i16.exit:48 %Theta_4 = select i1 %tmp_30, i16 %add_ln42, i16 %result_V

]]></Node>
<StgValue><ssdm name="Theta_4"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:63 %conv9 = sitofp i32 %sext_ln50

]]></Node>
<StgValue><ssdm name="conv9"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:64 %bitcast_ln50 = bitcast i32 %conv9

]]></Node>
<StgValue><ssdm name="bitcast_ln50"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:65 %logger_addr_18 = getelementptr i32 %logger, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="logger_addr_18"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
__hls_fptosi_float_i16.exit:66 %store_ln50 = store i32 %bitcast_ln50, i5 %logger_addr_18

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="96" op_0_bw="96" op_1_bw="32" op_2_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:110 %call_ret8 = call i96 @clarke_inverse<float>, i32 %Valpha, i32 %Vbeta

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="96">
<![CDATA[
__hls_fptosi_float_i16.exit:111 %Va = extractvalue i96 %call_ret8

]]></Node>
<StgValue><ssdm name="Va"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="96">
<![CDATA[
__hls_fptosi_float_i16.exit:112 %Vb = extractvalue i96 %call_ret8

]]></Node>
<StgValue><ssdm name="Vb"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="96">
<![CDATA[
__hls_fptosi_float_i16.exit:113 %Vc = extractvalue i96 %call_ret8

]]></Node>
<StgValue><ssdm name="Vc"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="129" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
__hls_fptosi_float_i16.exit:49 %icmp_ln43 = icmp_sgt  i16 %Theta_4, i16 999

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
__hls_fptosi_float_i16.exit:50 %add_ln43 = add i16 %Theta_4, i16 64536

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
__hls_fptosi_float_i16.exit:51 %Theta = select i1 %icmp_ln43, i16 %add_ln43, i16 %Theta_4

]]></Node>
<StgValue><ssdm name="Theta"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="16">
<![CDATA[
__hls_fptosi_float_i16.exit:67 %sext_ln51 = sext i16 %Theta

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:68 %conv1 = sitofp i32 %sext_ln51

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:114 %bitcast_ln70 = bitcast i32 %Va

]]></Node>
<StgValue><ssdm name="bitcast_ln70"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:115 %logger_addr_22 = getelementptr i32 %logger, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="logger_addr_22"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
__hls_fptosi_float_i16.exit:116 %store_ln70 = store i32 %bitcast_ln70, i5 %logger_addr_22

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:123 %call_ret7 = call i48 @SVPWM<float>, i32 %Va, i32 %Vb, i32 %Vc

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="138" st_id="11" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:68 %conv1 = sitofp i32 %sext_ln51

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:117 %bitcast_ln71 = bitcast i32 %Vb

]]></Node>
<StgValue><ssdm name="bitcast_ln71"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:118 %logger_addr_23 = getelementptr i32 %logger, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="logger_addr_23"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
__hls_fptosi_float_i16.exit:119 %store_ln71 = store i32 %bitcast_ln71, i5 %logger_addr_23

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:123 %call_ret7 = call i48 @SVPWM<float>, i32 %Va, i32 %Vb, i32 %Vc

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="48">
<![CDATA[
__hls_fptosi_float_i16.exit:124 %pwm_a = extractvalue i48 %call_ret7

]]></Node>
<StgValue><ssdm name="pwm_a"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="48">
<![CDATA[
__hls_fptosi_float_i16.exit:125 %pwm_b = extractvalue i48 %call_ret7

]]></Node>
<StgValue><ssdm name="pwm_b"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="48">
<![CDATA[
__hls_fptosi_float_i16.exit:126 %pwm_c = extractvalue i48 %call_ret7

]]></Node>
<StgValue><ssdm name="pwm_c"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
__hls_fptosi_float_i16.exit:127 %pwmStreamObj_data_V = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %pwm_c, i16 %pwm_b, i16 %pwm_a

]]></Node>
<StgValue><ssdm name="pwmStreamObj_data_V"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="48">
<![CDATA[
__hls_fptosi_float_i16.exit:128 %zext_ln82 = zext i48 %pwmStreamObj_data_V

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1">
<![CDATA[
__hls_fptosi_float_i16.exit:129 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i64P0A.i8P0A.i8P0A.i1P0A, i64 %B_V_data_V, i8 %B_V_keep_V, i8 %B_V_strb_V, i1 %B_V_last_V, i64 %zext_ln82, i8 0, i8 0, i1 0

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="149" st_id="12" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:68 %conv1 = sitofp i32 %sext_ln51

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:120 %bitcast_ln72 = bitcast i32 %Vc

]]></Node>
<StgValue><ssdm name="bitcast_ln72"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:121 %logger_addr_24 = getelementptr i32 %logger, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="logger_addr_24"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
__hls_fptosi_float_i16.exit:122 %store_ln72 = store i32 %bitcast_ln72, i5 %logger_addr_24

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %logger, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %control, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i16.exit:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %logger, void @empty_3, i32 0, i32 0, void @empty_6, i32 1, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i16.exit:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %control, void @empty_3, i32 0, i32 0, void @empty_6, i32 1, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i16.exit:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %B_V_last_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i16.exit:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_V_strb_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i16.exit:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %B_V_keep_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i16.exit:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B_V_data_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i16.exit:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %A_V_last_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i16.exit:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %A_V_strb_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i16.exit:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %A_V_keep_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
__hls_fptosi_float_i16.exit:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %A_V_data_V, void @empty_7, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:68 %conv1 = sitofp i32 %sext_ln51

]]></Node>
<StgValue><ssdm name="conv1"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
__hls_fptosi_float_i16.exit:69 %bitcast_ln51 = bitcast i32 %conv1

]]></Node>
<StgValue><ssdm name="bitcast_ln51"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
__hls_fptosi_float_i16.exit:70 %logger_addr_19 = getelementptr i32 %logger, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="logger_addr_19"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
__hls_fptosi_float_i16.exit:71 %store_ln51 = store i32 %bitcast_ln51, i5 %logger_addr_19

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0">
<![CDATA[
__hls_fptosi_float_i16.exit:130 %ret_ln85 = ret

]]></Node>
<StgValue><ssdm name="ret_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
