
*** Running vivado
    with args -log top_test_sender.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_test_sender.tcl -notrace


****** Vivado v2024.2.2 (64-bit)
  **** SW Build 6060944 on Thu Mar 06 19:10:09 MST 2025
  **** IP Build 6050500 on Thu Mar  6 23:33:39 MST 2025
  **** SharedData Build 6060542 on Thu Mar 06 10:31:07 MST 2025
  **** Start of session at: Tue Aug 12 23:05:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source top_test_sender.tcl -notrace
Command: link_design -top top_test_sender -part xc7z020clg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-454] Reading design checkpoint '/home/dev/dev/fpga/projects/manchester/test_sender/test_sender.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'pll'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1630.824 ; gain = 0.000 ; free physical = 5697 ; free virtual = 74386
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/dev/dev/fpga/projects/manchester/test_sender/test_sender.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll/inst'
Finished Parsing XDC File [/home/dev/dev/fpga/projects/manchester/test_sender/test_sender.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'pll/inst'
Parsing XDC File [/home/dev/dev/fpga/projects/manchester/test_sender/test_sender.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/dev/dev/fpga/projects/manchester/test_sender/test_sender.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/dev/dev/fpga/projects/manchester/test_sender/test_sender.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/dev/dev/fpga/projects/manchester/test_sender/test_sender.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'pll/inst'
Parsing XDC File [/home/dev/dev/fpga/projects/manchester/const/test_sender.xdc]
Finished Parsing XDC File [/home/dev/dev/fpga/projects/manchester/const/test_sender.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2318.148 ; gain = 0.000 ; free physical = 5162 ; free virtual = 73852
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2318.148 ; gain = 829.926 ; free physical = 5162 ; free virtual = 73852
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2379.859 ; gain = 61.711 ; free physical = 5120 ; free virtual = 73810

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2379.859 ; gain = 0.000 ; free physical = 5120 ; free virtual = 73810

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.844 ; gain = 0.000 ; free physical = 4796 ; free virtual = 73486

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.844 ; gain = 0.000 ; free physical = 4796 ; free virtual = 73486
Phase 1 Initialization | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.844 ; gain = 0.000 ; free physical = 4796 ; free virtual = 73486

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.844 ; gain = 0.000 ; free physical = 4796 ; free virtual = 73486

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.844 ; gain = 0.000 ; free physical = 4795 ; free virtual = 73485
Phase 2 Timer Update And Timing Data Collection | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.844 ; gain = 0.000 ; free physical = 4795 ; free virtual = 73485

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.844 ; gain = 0.000 ; free physical = 4794 ; free virtual = 73484
Retarget | Checksum: 18a85e7f0
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.844 ; gain = 0.000 ; free physical = 4794 ; free virtual = 73484
Constant propagation | Checksum: 18a85e7f0
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2680.844 ; gain = 0.000 ; free physical = 4794 ; free virtual = 73484
Phase 5 Sweep | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2680.844 ; gain = 0.000 ; free physical = 4794 ; free virtual = 73484
Sweep | Checksum: 18a85e7f0
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.859 ; gain = 32.016 ; free physical = 4794 ; free virtual = 73484
BUFG optimization | Checksum: 18a85e7f0
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.859 ; gain = 32.016 ; free physical = 4794 ; free virtual = 73484
Shift Register Optimization | Checksum: 18a85e7f0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.859 ; gain = 32.016 ; free physical = 4794 ; free virtual = 73484
Post Processing Netlist | Checksum: 18a85e7f0
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.859 ; gain = 32.016 ; free physical = 4794 ; free virtual = 73484

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.859 ; gain = 0.000 ; free physical = 4794 ; free virtual = 73484
Phase 9.2 Verifying Netlist Connectivity | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.859 ; gain = 32.016 ; free physical = 4794 ; free virtual = 73484
Phase 9 Finalization | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.859 ; gain = 32.016 ; free physical = 4794 ; free virtual = 73484
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.859 ; gain = 32.016 ; free physical = 4794 ; free virtual = 73483

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2712.859 ; gain = 0.000 ; free physical = 4794 ; free virtual = 73483

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.859 ; gain = 0.000 ; free physical = 4794 ; free virtual = 73483

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.859 ; gain = 0.000 ; free physical = 4794 ; free virtual = 73483
Ending Netlist Obfuscation Task | Checksum: 18a85e7f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2712.859 ; gain = 0.000 ; free physical = 4794 ; free virtual = 73483
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file top_test_sender_drc_opted.rpt -pb top_test_sender_drc_opted.pb -rpx top_test_sender_drc_opted.rpx
Command: report_drc -file top_test_sender_drc_opted.rpt -pb top_test_sender_drc_opted.pb -rpx top_test_sender_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dev/dev/fpga/projects/manchester/test_sender/test_sender.runs/impl_1/top_test_sender_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.492 ; gain = 0.000 ; free physical = 4764 ; free virtual = 73453
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.492 ; gain = 0.000 ; free physical = 4764 ; free virtual = 73453
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.492 ; gain = 0.000 ; free physical = 4764 ; free virtual = 73453
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2756.492 ; gain = 0.000 ; free physical = 4764 ; free virtual = 73453
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.492 ; gain = 0.000 ; free physical = 4764 ; free virtual = 73453
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2756.492 ; gain = 0.000 ; free physical = 4762 ; free virtual = 73452
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2756.492 ; gain = 0.000 ; free physical = 4761 ; free virtual = 73452
INFO: [Common 17-1381] The checkpoint '/home/dev/dev/fpga/projects/manchester/test_sender/test_sender.runs/impl_1/top_test_sender_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.711 ; gain = 0.000 ; free physical = 4728 ; free virtual = 73417
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1630b2eeb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.711 ; gain = 0.000 ; free physical = 4728 ; free virtual = 73417
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.711 ; gain = 0.000 ; free physical = 4728 ; free virtual = 73417

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a3f9778f

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2805.711 ; gain = 0.000 ; free physical = 4726 ; free virtual = 73416

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a8ebde47

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4726 ; free virtual = 73415

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a8ebde47

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4726 ; free virtual = 73415
Phase 1 Placer Initialization | Checksum: 1a8ebde47

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4726 ; free virtual = 73415

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 231f2afb7

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4719 ; free virtual = 73409

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 289999976

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4725 ; free virtual = 73415

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 289999976

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4725 ; free virtual = 73415

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 260e2884a

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4735 ; free virtual = 73425

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 260e2884a

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4736 ; free virtual = 73426

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4728 ; free virtual = 73417

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 260e2884a

Time (s): cpu = 00:00:00.93 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4728 ; free virtual = 73417
Phase 2.5 Global Place Phase2 | Checksum: 1f903a375

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4726 ; free virtual = 73416
Phase 2 Global Placement | Checksum: 1f903a375

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4726 ; free virtual = 73416

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 29b8a9701

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4726 ; free virtual = 73416

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bceff10c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4726 ; free virtual = 73416

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e8969d6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4726 ; free virtual = 73416

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1e8969d6f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4726 ; free virtual = 73416

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 18c41c827

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4732 ; free virtual = 73421

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 18c41c827

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4732 ; free virtual = 73421

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18c41c827

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4732 ; free virtual = 73421
Phase 3 Detail Placement | Checksum: 18c41c827

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4732 ; free virtual = 73421

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 229ccdc9b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.511 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 187132dc3

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4727 ; free virtual = 73417
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 198343112

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4727 ; free virtual = 73417
Phase 4.1.1.1 BUFG Insertion | Checksum: 229ccdc9b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4727 ; free virtual = 73417

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.511. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e72a99e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4727 ; free virtual = 73417

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4727 ; free virtual = 73417
Phase 4.1 Post Commit Optimization | Checksum: 1e72a99e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4727 ; free virtual = 73417

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e72a99e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4727 ; free virtual = 73417

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e72a99e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4727 ; free virtual = 73417
Phase 4.3 Placer Reporting | Checksum: 1e72a99e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4727 ; free virtual = 73417

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4727 ; free virtual = 73417

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4727 ; free virtual = 73417
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ac8b1a63

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4727 ; free virtual = 73417
Ending Placer Task | Checksum: 13619f88b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2837.727 ; gain = 32.016 ; free physical = 4727 ; free virtual = 73417
65 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file top_test_sender_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4719 ; free virtual = 73409
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_test_sender_utilization_placed.rpt -pb top_test_sender_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file top_test_sender_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4713 ; free virtual = 73402
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4713 ; free virtual = 73403
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4713 ; free virtual = 73403
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4713 ; free virtual = 73403
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4713 ; free virtual = 73403
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4713 ; free virtual = 73403
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4713 ; free virtual = 73404
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4713 ; free virtual = 73404
INFO: [Common 17-1381] The checkpoint '/home/dev/dev/fpga/projects/manchester/test_sender/test_sender.runs/impl_1/top_test_sender_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4711 ; free virtual = 73402
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 8.511 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4710 ; free virtual = 73401
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4710 ; free virtual = 73401
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4710 ; free virtual = 73401
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4710 ; free virtual = 73400
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4710 ; free virtual = 73400
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4709 ; free virtual = 73400
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2837.727 ; gain = 0.000 ; free physical = 4709 ; free virtual = 73400
INFO: [Common 17-1381] The checkpoint '/home/dev/dev/fpga/projects/manchester/test_sender/test_sender.runs/impl_1/top_test_sender_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: b43af4ed ConstDB: 0 ShapeSum: 6be590ae RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: bfc3fab9 | NumContArr: a64b4f01 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2eb613ef4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2880.672 ; gain = 42.945 ; free physical = 4592 ; free virtual = 73282

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2eb613ef4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2880.672 ; gain = 42.945 ; free physical = 4592 ; free virtual = 73282

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2eb613ef4

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2880.672 ; gain = 42.945 ; free physical = 4592 ; free virtual = 73282
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2abd2e74c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4557 ; free virtual = 73247
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.402  | TNS=0.000  | WHS=-0.072 | THS=-0.287 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 20e866dd2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4552 ; free virtual = 73242

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 20e866dd2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4552 ; free virtual = 73242

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 308d5e033

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4551 ; free virtual = 73241
Phase 4 Initial Routing | Checksum: 308d5e033

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4551 ; free virtual = 73241

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.493  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1555de876

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4551 ; free virtual = 73242
Phase 5 Rip-up And Reroute | Checksum: 1555de876

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4551 ; free virtual = 73242

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1555de876

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4551 ; free virtual = 73242

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1555de876

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4551 ; free virtual = 73242
Phase 6 Delay and Skew Optimization | Checksum: 1555de876

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4551 ; free virtual = 73242

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.625  | TNS=0.000  | WHS=0.206  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 1b98e82f8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4551 ; free virtual = 73242
Phase 7 Post Hold Fix | Checksum: 1b98e82f8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4551 ; free virtual = 73242

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00507404 %
  Global Horizontal Routing Utilization  = 0.000422583 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 1b98e82f8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4552 ; free virtual = 73242

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1b98e82f8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4551 ; free virtual = 73242

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 28172f7b7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4551 ; free virtual = 73242

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 28172f7b7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4551 ; free virtual = 73241

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.625  | TNS=0.000  | WHS=0.206  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 28172f7b7

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4551 ; free virtual = 73241
Total Elapsed time in route_design: 9.99 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1024bc9f8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4550 ; free virtual = 73241
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1024bc9f8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4550 ; free virtual = 73241

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2915.688 ; gain = 77.961 ; free physical = 4552 ; free virtual = 73242
INFO: [Vivado 12-24828] Executing command : report_drc -file top_test_sender_drc_routed.rpt -pb top_test_sender_drc_routed.pb -rpx top_test_sender_drc_routed.rpx
Command: report_drc -file top_test_sender_drc_routed.rpt -pb top_test_sender_drc_routed.pb -rpx top_test_sender_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/dev/dev/fpga/projects/manchester/test_sender/test_sender.runs/impl_1/top_test_sender_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file top_test_sender_methodology_drc_routed.rpt -pb top_test_sender_methodology_drc_routed.pb -rpx top_test_sender_methodology_drc_routed.rpx
Command: report_methodology -file top_test_sender_methodology_drc_routed.rpt -pb top_test_sender_methodology_drc_routed.pb -rpx top_test_sender_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/dev/dev/fpga/projects/manchester/test_sender/test_sender.runs/impl_1/top_test_sender_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file top_test_sender_timing_summary_routed.rpt -pb top_test_sender_timing_summary_routed.pb -rpx top_test_sender_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file top_test_sender_route_status.rpt -pb top_test_sender_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file top_test_sender_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file top_test_sender_bus_skew_routed.rpt -pb top_test_sender_bus_skew_routed.pb -rpx top_test_sender_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file top_test_sender_power_routed.rpt -pb top_test_sender_power_summary_routed.pb -rpx top_test_sender_power_routed.rpx
Command: report_power -file top_test_sender_power_routed.rpt -pb top_test_sender_power_summary_routed.pb -rpx top_test_sender_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file top_test_sender_clock_utilization_routed.rpt
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.934 ; gain = 0.000 ; free physical = 4494 ; free virtual = 73185
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.934 ; gain = 0.000 ; free physical = 4494 ; free virtual = 73185
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.934 ; gain = 0.000 ; free physical = 4494 ; free virtual = 73185
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3042.934 ; gain = 0.000 ; free physical = 4494 ; free virtual = 73185
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3042.934 ; gain = 0.000 ; free physical = 4494 ; free virtual = 73185
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3042.934 ; gain = 0.000 ; free physical = 4493 ; free virtual = 73185
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3042.934 ; gain = 0.000 ; free physical = 4493 ; free virtual = 73185
INFO: [Common 17-1381] The checkpoint '/home/dev/dev/fpga/projects/manchester/test_sender/test_sender.runs/impl_1/top_test_sender_routed.dcp' has been generated.
Command: write_bitstream -force top_test_sender.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_test_sender.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 3295.051 ; gain = 252.117 ; free physical = 4230 ; free virtual = 72925
INFO: [Common 17-206] Exiting Vivado at Tue Aug 12 23:06:37 2025...
