# compile vhdl design source files
vhdl xil_defaultlib  "../../../B.srcs/sim_1/new/Test.vhd"

# Do not sort compile order
nosort
