{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607866279771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607866279771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 20:31:19 2020 " "Processing started: Sun Dec 13 20:31:19 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607866279771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607866279771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UAS -c UAS " "Command: quartus_map --read_settings_files=on --write_settings_files=off UAS -c UAS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607866279771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607866281471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607866281471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "A:/Tugas/Semester 5/DSD/UAS/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607866297489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607866297489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "A:/Tugas/Semester 5/DSD/UAS/Control_Unit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607866297499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607866297499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "Data_Memory.v" "" { Text "A:/Tugas/Semester 5/DSD/UAS/Data_Memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607866297517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607866297517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_Unit " "Found entity 1: Datapath_Unit" {  } { { "Datapath_Unit.v" "" { Text "A:/Tugas/Semester 5/DSD/UAS/Datapath_Unit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607866297529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607866297529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gprs.v 1 1 " "Found 1 design units, including 1 entities, in source file gprs.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPRs " "Found entity 1: GPRs" {  } { { "GPRs.v" "" { Text "A:/Tugas/Semester 5/DSD/UAS/GPRs.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607866297541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607866297541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "Instruction_Memory.v" "" { Text "A:/Tugas/Semester 5/DSD/UAS/Instruction_Memory.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607866297543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607866297543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607866297544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Risc_16_bit " "Found entity 1: Risc_16_bit" {  } { { "Risc_16_bit.v" "" { Text "A:/Tugas/Semester 5/DSD/UAS/Risc_16_bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607866297554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607866297554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_16_bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file risc_16_bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Risc_16_bit_tb " "Found entity 1: Risc_16_bit_tb" {  } { { "Risc_16_bit_tb.v" "" { Text "A:/Tugas/Semester 5/DSD/UAS/Risc_16_bit_tb.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607866297563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607866297563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "A:/Tugas/Semester 5/DSD/UAS/alu_control.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607866297573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607866297573 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bne_control Datapath_Unit.v(90) " "Verilog HDL Implicit Net warning at Datapath_Unit.v(90): created implicit net for \"bne_control\"" {  } { { "Datapath_Unit.v" "" { Text "A:/Tugas/Semester 5/DSD/UAS/Datapath_Unit.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607866297573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Risc_16_bit " "Elaborating entity \"Risc_16_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607866297622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath_Unit Datapath_Unit:DU " "Elaborating entity \"Datapath_Unit\" for hierarchy \"Datapath_Unit:DU\"" {  } { { "Risc_16_bit.v" "DU" { Text "A:/Tugas/Semester 5/DSD/UAS/Risc_16_bit.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607866297637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Datapath_Unit:DU\|Instruction_Memory:im " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Datapath_Unit:DU\|Instruction_Memory:im\"" {  } { { "Datapath_Unit.v" "im" { Text "A:/Tugas/Semester 5/DSD/UAS/Datapath_Unit.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607866297650 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 Instruction_Memory.v(11) " "Net \"memory.data_a\" at Instruction_Memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "A:/Tugas/Semester 5/DSD/UAS/Instruction_Memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607866297665 "|Risc_16_bit|Datapath_Unit:DU|Instruction_Memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 Instruction_Memory.v(11) " "Net \"memory.waddr_a\" at Instruction_Memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "A:/Tugas/Semester 5/DSD/UAS/Instruction_Memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607866297665 "|Risc_16_bit|Datapath_Unit:DU|Instruction_Memory:im"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 Instruction_Memory.v(11) " "Net \"memory.we_a\" at Instruction_Memory.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "Instruction_Memory.v" "" { Text "A:/Tugas/Semester 5/DSD/UAS/Instruction_Memory.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1607866297665 "|Risc_16_bit|Datapath_Unit:DU|Instruction_Memory:im"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPRs Datapath_Unit:DU\|GPRs:reg_file " "Elaborating entity \"GPRs\" for hierarchy \"Datapath_Unit:DU\|GPRs:reg_file\"" {  } { { "Datapath_Unit.v" "reg_file" { Text "A:/Tugas/Semester 5/DSD/UAS/Datapath_Unit.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607866297687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control Datapath_Unit:DU\|alu_control:ALU_Control_unit " "Elaborating entity \"alu_control\" for hierarchy \"Datapath_Unit:DU\|alu_control:ALU_Control_unit\"" {  } { { "Datapath_Unit.v" "ALU_Control_unit" { Text "A:/Tugas/Semester 5/DSD/UAS/Datapath_Unit.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607866297706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath_Unit:DU\|ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"Datapath_Unit:DU\|ALU:alu_unit\"" {  } { { "Datapath_Unit.v" "alu_unit" { Text "A:/Tugas/Semester 5/DSD/UAS/Datapath_Unit.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607866297720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Datapath_Unit:DU\|Data_Memory:dm " "Elaborating entity \"Data_Memory\" for hierarchy \"Datapath_Unit:DU\|Data_Memory:dm\"" {  } { { "Datapath_Unit.v" "dm" { Text "A:/Tugas/Semester 5/DSD/UAS/Datapath_Unit.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607866297734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:control " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:control\"" {  } { { "Risc_16_bit.v" "control" { Text "A:/Tugas/Semester 5/DSD/UAS/Risc_16_bit.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607866297753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607866298594 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607866298594 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Risc_16_bit.v" "" { Text "A:/Tugas/Semester 5/DSD/UAS/Risc_16_bit.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1607866298783 "|Risc_16_bit|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1607866298783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607866298783 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607866298783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607866298783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607866298827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 20:31:38 2020 " "Processing ended: Sun Dec 13 20:31:38 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607866298827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607866298827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607866298827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607866298827 ""}
