Classic Timing Analyzer report for gnextrapolator
Tue Aug 14 00:28:18 2012
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk_i'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 12.402 ns                        ; extrapolar_i                                                                        ; resultado[15]   ; --         ; clk_i    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.310 ns                         ; fxx3_o[14]~reg0                                                                     ; fxx3_o[14]      ; clk_i      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.094 ns                        ; rst_i                                                                               ; fxx1_o[15]~reg0 ; --         ; clk_i    ; 0            ;
; Clock Setup: 'clk_i'         ; N/A   ; None          ; 46.88 MHz ( period = 21.332 ns ) ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[15]   ; clk_i      ; clk_i    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                     ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C4       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_i           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_i'                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                ; To               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 46.88 MHz ( period = 21.332 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[15]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.577 ns               ;
; N/A                                     ; 46.88 MHz ( period = 21.332 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[15]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.577 ns               ;
; N/A                                     ; 46.88 MHz ( period = 21.332 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[15]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.577 ns               ;
; N/A                                     ; 46.88 MHz ( period = 21.332 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[15]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.577 ns               ;
; N/A                                     ; 46.88 MHz ( period = 21.332 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[15]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.577 ns               ;
; N/A                                     ; 48.22 MHz ( period = 20.738 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[14]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.284 ns               ;
; N/A                                     ; 48.22 MHz ( period = 20.738 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[14]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.284 ns               ;
; N/A                                     ; 48.22 MHz ( period = 20.738 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[14]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.284 ns               ;
; N/A                                     ; 48.22 MHz ( period = 20.738 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[14]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.284 ns               ;
; N/A                                     ; 48.22 MHz ( period = 20.738 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[14]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.284 ns               ;
; N/A                                     ; 49.20 MHz ( period = 20.324 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[13]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.087 ns               ;
; N/A                                     ; 49.20 MHz ( period = 20.324 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[13]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.087 ns               ;
; N/A                                     ; 49.20 MHz ( period = 20.324 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[13]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.087 ns               ;
; N/A                                     ; 49.20 MHz ( period = 20.324 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[13]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.087 ns               ;
; N/A                                     ; 49.20 MHz ( period = 20.324 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[13]    ; clk_i      ; clk_i    ; None                        ; None                      ; 10.087 ns               ;
; N/A                                     ; 50.45 MHz ( period = 19.822 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[12]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.842 ns                ;
; N/A                                     ; 50.45 MHz ( period = 19.822 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[12]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.842 ns                ;
; N/A                                     ; 50.45 MHz ( period = 19.822 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[12]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.842 ns                ;
; N/A                                     ; 50.45 MHz ( period = 19.822 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[12]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.842 ns                ;
; N/A                                     ; 50.45 MHz ( period = 19.822 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[12]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.842 ns                ;
; N/A                                     ; 50.83 MHz ( period = 19.674 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[11]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.768 ns                ;
; N/A                                     ; 50.83 MHz ( period = 19.674 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[11]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.768 ns                ;
; N/A                                     ; 50.83 MHz ( period = 19.674 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[11]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.768 ns                ;
; N/A                                     ; 50.83 MHz ( period = 19.674 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[11]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.768 ns                ;
; N/A                                     ; 50.83 MHz ( period = 19.674 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[11]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.768 ns                ;
; N/A                                     ; 50.92 MHz ( period = 19.638 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[8]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 50.92 MHz ( period = 19.638 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[8]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 50.92 MHz ( period = 19.638 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[8]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 50.92 MHz ( period = 19.638 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[8]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 50.92 MHz ( period = 19.638 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[8]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 51.30 MHz ( period = 19.492 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[9]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.677 ns                ;
; N/A                                     ; 51.30 MHz ( period = 19.492 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[9]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.677 ns                ;
; N/A                                     ; 51.30 MHz ( period = 19.492 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[9]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.677 ns                ;
; N/A                                     ; 51.30 MHz ( period = 19.492 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[9]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.677 ns                ;
; N/A                                     ; 51.30 MHz ( period = 19.492 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[9]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.677 ns                ;
; N/A                                     ; 51.78 MHz ( period = 19.314 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[10]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.588 ns                ;
; N/A                                     ; 51.78 MHz ( period = 19.314 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[10]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.588 ns                ;
; N/A                                     ; 51.78 MHz ( period = 19.314 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[10]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.588 ns                ;
; N/A                                     ; 51.78 MHz ( period = 19.314 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[10]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.588 ns                ;
; N/A                                     ; 51.78 MHz ( period = 19.314 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[10]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.588 ns                ;
; N/A                                     ; 52.62 MHz ( period = 19.004 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[15]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 52.62 MHz ( period = 19.004 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[15]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 52.62 MHz ( period = 19.004 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[15]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 52.62 MHz ( period = 19.004 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[15]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 52.62 MHz ( period = 19.004 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[15]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.432 ns                ;
; N/A                                     ; 52.69 MHz ( period = 18.978 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[5]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.407 ns                ;
; N/A                                     ; 52.69 MHz ( period = 18.978 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[5]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.407 ns                ;
; N/A                                     ; 52.69 MHz ( period = 18.978 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[5]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.407 ns                ;
; N/A                                     ; 52.69 MHz ( period = 18.978 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[5]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.407 ns                ;
; N/A                                     ; 52.69 MHz ( period = 18.978 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[5]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.407 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.930 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[4]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.383 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.930 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[4]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.383 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.930 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[4]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.383 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.930 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[4]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.383 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.930 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[4]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.383 ns                ;
; N/A                                     ; 52.99 MHz ( period = 18.872 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[6]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 52.99 MHz ( period = 18.872 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[6]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 52.99 MHz ( period = 18.872 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[6]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 52.99 MHz ( period = 18.872 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[6]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 52.99 MHz ( period = 18.872 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[6]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.361 ns                ;
; N/A                                     ; 53.04 MHz ( period = 18.854 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[7]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.358 ns                ;
; N/A                                     ; 53.04 MHz ( period = 18.854 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[7]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.358 ns                ;
; N/A                                     ; 53.04 MHz ( period = 18.854 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[7]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.358 ns                ;
; N/A                                     ; 53.04 MHz ( period = 18.854 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[7]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.358 ns                ;
; N/A                                     ; 53.04 MHz ( period = 18.854 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[7]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.358 ns                ;
; N/A                                     ; 53.12 MHz ( period = 18.826 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[3]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.331 ns                ;
; N/A                                     ; 53.12 MHz ( period = 18.826 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[3]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.331 ns                ;
; N/A                                     ; 53.12 MHz ( period = 18.826 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[3]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.331 ns                ;
; N/A                                     ; 53.12 MHz ( period = 18.826 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[3]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.331 ns                ;
; N/A                                     ; 53.12 MHz ( period = 18.826 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[3]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.331 ns                ;
; N/A                                     ; 53.13 MHz ( period = 18.822 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[2]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.329 ns                ;
; N/A                                     ; 53.13 MHz ( period = 18.822 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[2]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.329 ns                ;
; N/A                                     ; 53.13 MHz ( period = 18.822 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[2]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.329 ns                ;
; N/A                                     ; 53.13 MHz ( period = 18.822 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[2]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.329 ns                ;
; N/A                                     ; 53.13 MHz ( period = 18.822 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[2]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.329 ns                ;
; N/A                                     ; 53.28 MHz ( period = 18.770 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[14]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.315 ns                ;
; N/A                                     ; 53.28 MHz ( period = 18.770 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[14]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.315 ns                ;
; N/A                                     ; 53.28 MHz ( period = 18.770 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[14]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.315 ns                ;
; N/A                                     ; 53.28 MHz ( period = 18.770 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[14]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.315 ns                ;
; N/A                                     ; 53.28 MHz ( period = 18.770 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[14]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.315 ns                ;
; N/A                                     ; 53.51 MHz ( period = 18.688 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[13]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.274 ns                ;
; N/A                                     ; 53.51 MHz ( period = 18.688 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[13]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.274 ns                ;
; N/A                                     ; 53.51 MHz ( period = 18.688 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[13]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.274 ns                ;
; N/A                                     ; 53.51 MHz ( period = 18.688 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[13]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.274 ns                ;
; N/A                                     ; 53.51 MHz ( period = 18.688 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[13]~reg0 ; clk_i      ; clk_i    ; None                        ; None                      ; 9.274 ns                ;
; N/A                                     ; 53.90 MHz ( period = 18.554 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[12]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 53.90 MHz ( period = 18.554 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[12]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 53.90 MHz ( period = 18.554 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[12]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 53.90 MHz ( period = 18.554 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[12]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 53.90 MHz ( period = 18.554 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[12]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.207 ns                ;
; N/A                                     ; 54.31 MHz ( period = 18.414 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[11]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.137 ns                ;
; N/A                                     ; 54.31 MHz ( period = 18.414 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[11]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.137 ns                ;
; N/A                                     ; 54.31 MHz ( period = 18.414 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[11]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.137 ns                ;
; N/A                                     ; 54.31 MHz ( period = 18.414 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[11]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.137 ns                ;
; N/A                                     ; 54.31 MHz ( period = 18.414 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[11]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.137 ns                ;
; N/A                                     ; 54.56 MHz ( period = 18.328 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[10]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.094 ns                ;
; N/A                                     ; 54.56 MHz ( period = 18.328 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[10]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.094 ns                ;
; N/A                                     ; 54.56 MHz ( period = 18.328 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[10]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.094 ns                ;
; N/A                                     ; 54.56 MHz ( period = 18.328 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[10]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.094 ns                ;
; N/A                                     ; 54.56 MHz ( period = 18.328 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[10]    ; clk_i      ; clk_i    ; None                        ; None                      ; 9.094 ns                ;
; N/A                                     ; 54.71 MHz ( period = 18.278 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[1]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 54.71 MHz ( period = 18.278 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[1]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 54.71 MHz ( period = 18.278 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[1]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 54.71 MHz ( period = 18.278 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[1]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 54.71 MHz ( period = 18.278 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[1]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.061 ns                ;
; N/A                                     ; 54.81 MHz ( period = 18.246 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[9]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 54.81 MHz ( period = 18.246 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[9]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 54.81 MHz ( period = 18.246 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[9]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 54.81 MHz ( period = 18.246 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[9]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 54.81 MHz ( period = 18.246 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[9]     ; clk_i      ; clk_i    ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 55.10 MHz ( period = 18.148 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[8]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.004 ns                ;
; N/A                                     ; 55.10 MHz ( period = 18.148 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[8]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.004 ns                ;
; N/A                                     ; 55.10 MHz ( period = 18.148 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[8]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.004 ns                ;
; N/A                                     ; 55.10 MHz ( period = 18.148 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[8]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.004 ns                ;
; N/A                                     ; 55.10 MHz ( period = 18.148 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[8]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 9.004 ns                ;
; N/A                                     ; 55.71 MHz ( period = 17.950 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[0]     ; clk_i      ; clk_i    ; None                        ; None                      ; 8.897 ns                ;
; N/A                                     ; 55.71 MHz ( period = 17.950 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[0]     ; clk_i      ; clk_i    ; None                        ; None                      ; 8.897 ns                ;
; N/A                                     ; 55.71 MHz ( period = 17.950 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[0]     ; clk_i      ; clk_i    ; None                        ; None                      ; 8.897 ns                ;
; N/A                                     ; 55.71 MHz ( period = 17.950 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[0]     ; clk_i      ; clk_i    ; None                        ; None                      ; 8.897 ns                ;
; N/A                                     ; 55.71 MHz ( period = 17.950 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[0]     ; clk_i      ; clk_i    ; None                        ; None                      ; 8.897 ns                ;
; N/A                                     ; 55.98 MHz ( period = 17.862 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resultado[7]     ; clk_i      ; clk_i    ; None                        ; None                      ; 8.861 ns                ;
; N/A                                     ; 55.98 MHz ( period = 17.862 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resultado[7]     ; clk_i      ; clk_i    ; None                        ; None                      ; 8.861 ns                ;
; N/A                                     ; 55.98 MHz ( period = 17.862 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resultado[7]     ; clk_i      ; clk_i    ; None                        ; None                      ; 8.861 ns                ;
; N/A                                     ; 55.98 MHz ( period = 17.862 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resultado[7]     ; clk_i      ; clk_i    ; None                        ; None                      ; 8.861 ns                ;
; N/A                                     ; 55.98 MHz ( period = 17.862 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resultado[7]     ; clk_i      ; clk_i    ; None                        ; None                      ; 8.861 ns                ;
; N/A                                     ; 58.12 MHz ( period = 17.206 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[6]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.533 ns                ;
; N/A                                     ; 58.12 MHz ( period = 17.206 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[6]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.533 ns                ;
; N/A                                     ; 58.12 MHz ( period = 17.206 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[6]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.533 ns                ;
; N/A                                     ; 58.12 MHz ( period = 17.206 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[6]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.533 ns                ;
; N/A                                     ; 58.12 MHz ( period = 17.206 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[6]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.533 ns                ;
; N/A                                     ; 59.72 MHz ( period = 16.746 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[5]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 59.72 MHz ( period = 16.746 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[5]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 59.72 MHz ( period = 16.746 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[5]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 59.72 MHz ( period = 16.746 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[5]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 59.72 MHz ( period = 16.746 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[5]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.664 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; fxx4_o[15]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.257 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.664 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; fxx4_o[15]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.257 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.664 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; fxx4_o[15]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.257 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.664 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; fxx4_o[15]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.257 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.664 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; fxx4_o[15]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.257 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.664 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[4]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.664 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[4]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.664 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[4]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.664 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[4]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 60.01 MHz ( period = 16.664 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[4]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.262 ns                ;
; N/A                                     ; 60.31 MHz ( period = 16.582 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[3]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.221 ns                ;
; N/A                                     ; 60.31 MHz ( period = 16.582 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[3]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.221 ns                ;
; N/A                                     ; 60.31 MHz ( period = 16.582 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[3]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.221 ns                ;
; N/A                                     ; 60.31 MHz ( period = 16.582 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[3]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.221 ns                ;
; N/A                                     ; 60.31 MHz ( period = 16.582 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[3]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.221 ns                ;
; N/A                                     ; 60.61 MHz ( period = 16.500 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[2]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.180 ns                ;
; N/A                                     ; 60.61 MHz ( period = 16.500 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[2]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.180 ns                ;
; N/A                                     ; 60.61 MHz ( period = 16.500 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[2]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.180 ns                ;
; N/A                                     ; 60.61 MHz ( period = 16.500 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[2]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.180 ns                ;
; N/A                                     ; 60.61 MHz ( period = 16.500 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[2]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.180 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.378 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; fxx4_o[14]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.378 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; fxx4_o[14]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.378 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; fxx4_o[14]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.378 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; fxx4_o[14]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 61.06 MHz ( period = 16.378 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; fxx4_o[14]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.114 ns                ;
; N/A                                     ; 61.10 MHz ( period = 16.366 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; resul_o[1]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.113 ns                ;
; N/A                                     ; 61.10 MHz ( period = 16.366 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; resul_o[1]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.113 ns                ;
; N/A                                     ; 61.10 MHz ( period = 16.366 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; resul_o[1]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.113 ns                ;
; N/A                                     ; 61.10 MHz ( period = 16.366 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; resul_o[1]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.113 ns                ;
; N/A                                     ; 61.10 MHz ( period = 16.366 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; resul_o[1]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.113 ns                ;
; N/A                                     ; 61.36 MHz ( period = 16.296 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; fxx4_o[13]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.073 ns                ;
; N/A                                     ; 61.36 MHz ( period = 16.296 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; fxx4_o[13]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.073 ns                ;
; N/A                                     ; 61.36 MHz ( period = 16.296 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; fxx4_o[13]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.073 ns                ;
; N/A                                     ; 61.36 MHz ( period = 16.296 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; fxx4_o[13]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.073 ns                ;
; N/A                                     ; 61.36 MHz ( period = 16.296 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; fxx4_o[13]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.073 ns                ;
; N/A                                     ; 61.68 MHz ( period = 16.214 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; fxx4_o[12]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; 61.68 MHz ( period = 16.214 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; fxx4_o[12]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; 61.68 MHz ( period = 16.214 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; fxx4_o[12]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; 61.68 MHz ( period = 16.214 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; fxx4_o[12]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; 61.68 MHz ( period = 16.214 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; fxx4_o[12]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 8.032 ns                ;
; N/A                                     ; 61.99 MHz ( period = 16.132 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; fxx4_o[11]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.991 ns                ;
; N/A                                     ; 61.99 MHz ( period = 16.132 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; fxx4_o[11]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.991 ns                ;
; N/A                                     ; 61.99 MHz ( period = 16.132 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; fxx4_o[11]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.991 ns                ;
; N/A                                     ; 61.99 MHz ( period = 16.132 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; fxx4_o[11]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.991 ns                ;
; N/A                                     ; 61.99 MHz ( period = 16.132 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; fxx4_o[11]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.991 ns                ;
; N/A                                     ; 62.31 MHz ( period = 16.050 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; fxx4_o[10]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.950 ns                ;
; N/A                                     ; 62.31 MHz ( period = 16.050 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; fxx4_o[10]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.950 ns                ;
; N/A                                     ; 62.31 MHz ( period = 16.050 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; fxx4_o[10]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.950 ns                ;
; N/A                                     ; 62.31 MHz ( period = 16.050 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; fxx4_o[10]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.950 ns                ;
; N/A                                     ; 62.31 MHz ( period = 16.050 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; fxx4_o[10]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.950 ns                ;
; N/A                                     ; 62.63 MHz ( period = 15.968 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; fxx4_o[9]~reg0   ; clk_i      ; clk_i    ; None                        ; None                      ; 7.909 ns                ;
; N/A                                     ; 62.63 MHz ( period = 15.968 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; fxx4_o[9]~reg0   ; clk_i      ; clk_i    ; None                        ; None                      ; 7.909 ns                ;
; N/A                                     ; 62.63 MHz ( period = 15.968 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; fxx4_o[9]~reg0   ; clk_i      ; clk_i    ; None                        ; None                      ; 7.909 ns                ;
; N/A                                     ; 62.63 MHz ( period = 15.968 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; fxx4_o[9]~reg0   ; clk_i      ; clk_i    ; None                        ; None                      ; 7.909 ns                ;
; N/A                                     ; 62.63 MHz ( period = 15.968 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; fxx4_o[9]~reg0   ; clk_i      ; clk_i    ; None                        ; None                      ; 7.909 ns                ;
; N/A                                     ; 62.84 MHz ( period = 15.914 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; fxx3_o[12]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.886 ns                ;
; N/A                                     ; 62.84 MHz ( period = 15.914 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; fxx3_o[12]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.886 ns                ;
; N/A                                     ; 62.84 MHz ( period = 15.914 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; fxx3_o[12]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.886 ns                ;
; N/A                                     ; 62.84 MHz ( period = 15.914 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; fxx3_o[12]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.886 ns                ;
; N/A                                     ; 62.84 MHz ( period = 15.914 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; fxx3_o[12]~reg0  ; clk_i      ; clk_i    ; None                        ; None                      ; 7.886 ns                ;
; N/A                                     ; 62.95 MHz ( period = 15.886 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0 ; fxx4_o[8]~reg0   ; clk_i      ; clk_i    ; None                        ; None                      ; 7.868 ns                ;
; N/A                                     ; 62.95 MHz ( period = 15.886 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg1 ; fxx4_o[8]~reg0   ; clk_i      ; clk_i    ; None                        ; None                      ; 7.868 ns                ;
; N/A                                     ; 62.95 MHz ( period = 15.886 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg2 ; fxx4_o[8]~reg0   ; clk_i      ; clk_i    ; None                        ; None                      ; 7.868 ns                ;
; N/A                                     ; 62.95 MHz ( period = 15.886 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg3 ; fxx4_o[8]~reg0   ; clk_i      ; clk_i    ; None                        ; None                      ; 7.868 ns                ;
; N/A                                     ; 62.95 MHz ( period = 15.886 ns )                    ; altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg4 ; fxx4_o[8]~reg0   ; clk_i      ; clk_i    ; None                        ; None                      ; 7.868 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                     ;                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------+------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------+------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From           ; To               ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------+------------------+----------+
; N/A                                     ; None                                                ; 12.402 ns  ; extrapolar_i   ; resultado[15]    ; clk_i    ;
; N/A                                     ; None                                                ; 12.105 ns  ; extrapolar_i   ; resultado[14]    ; clk_i    ;
; N/A                                     ; None                                                ; 11.898 ns  ; extrapolar_i   ; resultado[13]    ; clk_i    ;
; N/A                                     ; None                                                ; 11.647 ns  ; extrapolar_i   ; resul_o[12]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 11.573 ns  ; extrapolar_i   ; resul_o[11]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 11.555 ns  ; extrapolar_i   ; resultado[8]     ; clk_i    ;
; N/A                                     ; None                                                ; 11.482 ns  ; extrapolar_i   ; resul_o[9]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 11.411 ns  ; extrapolar_i   ; resultado[6]     ; clk_i    ;
; N/A                                     ; None                                                ; 11.393 ns  ; extrapolar_i   ; resul_o[10]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 11.238 ns  ; extrapolar_i   ; resul_o[15]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 11.163 ns  ; extrapolar_i   ; resul_o[7]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 11.121 ns  ; extrapolar_i   ; resul_o[14]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 11.080 ns  ; extrapolar_i   ; resul_o[13]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 11.013 ns  ; extrapolar_i   ; resultado[12]    ; clk_i    ;
; N/A                                     ; None                                                ; 10.943 ns  ; extrapolar_i   ; resultado[11]    ; clk_i    ;
; N/A                                     ; None                                                ; 10.900 ns  ; extrapolar_i   ; resultado[10]    ; clk_i    ;
; N/A                                     ; None                                                ; 10.859 ns  ; extrapolar_i   ; resultado[9]     ; clk_i    ;
; N/A                                     ; None                                                ; 10.810 ns  ; extrapolar_i   ; resul_o[8]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 10.742 ns  ; extrapolar_i   ; resultado[5]     ; clk_i    ;
; N/A                                     ; None                                                ; 10.718 ns  ; extrapolar_i   ; resultado[4]     ; clk_i    ;
; N/A                                     ; None                                                ; 10.667 ns  ; extrapolar_i   ; resultado[7]     ; clk_i    ;
; N/A                                     ; None                                                ; 10.666 ns  ; extrapolar_i   ; resultado[3]     ; clk_i    ;
; N/A                                     ; None                                                ; 10.664 ns  ; extrapolar_i   ; resultado[2]     ; clk_i    ;
; N/A                                     ; None                                                ; 10.578 ns  ; extrapolar_i   ; resul_o[6]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 10.392 ns  ; extrapolar_i   ; resultado[1]     ; clk_i    ;
; N/A                                     ; None                                                ; 10.228 ns  ; extrapolar_i   ; resultado[0]     ; clk_i    ;
; N/A                                     ; None                                                ; 10.068 ns  ; extrapolar_i   ; fxx4_o[15]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.925 ns   ; extrapolar_i   ; fxx4_o[14]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.884 ns   ; extrapolar_i   ; fxx4_o[13]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.843 ns   ; extrapolar_i   ; fxx4_o[12]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.802 ns   ; extrapolar_i   ; fxx4_o[11]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.761 ns   ; extrapolar_i   ; fxx4_o[10]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.720 ns   ; extrapolar_i   ; fxx4_o[9]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 9.693 ns   ; extrapolar_i   ; fxx3_o[12]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.679 ns   ; extrapolar_i   ; fxx4_o[8]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 9.626 ns   ; extrapolar_i   ; resul_o[5]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.612 ns   ; extrapolar_i   ; fxx4_o[7]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 9.607 ns   ; extrapolar_i   ; fxx3_o[10]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.585 ns   ; extrapolar_i   ; resul_o[4]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.544 ns   ; extrapolar_i   ; resul_o[3]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.503 ns   ; extrapolar_i   ; resul_o[2]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.498 ns   ; extrapolar_i   ; nabla3fx[0][14]  ; clk_i    ;
; N/A                                     ; None                                                ; 9.436 ns   ; extrapolar_i   ; resul_o[1]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.415 ns   ; extrapolar_i   ; fxx3_o[15]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.375 ns   ; extrapolar_i   ; nabla3fx[0][11]  ; clk_i    ;
; N/A                                     ; None                                                ; 9.336 ns   ; extrapolar_i   ; fxx3_o[13]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.298 ns   ; extrapolar_i   ; nabla3fx[0][9]   ; clk_i    ;
; N/A                                     ; None                                                ; 9.128 ns   ; extrapolar_i   ; nabla3fx[0][8]   ; clk_i    ;
; N/A                                     ; None                                                ; 9.118 ns   ; extrapolar_i   ; resul_o[0]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 9.015 ns   ; extrapolar_i   ; fxx4_o[6]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 8.984 ns   ; extrapolar_i   ; nabla3fx[0][15]  ; clk_i    ;
; N/A                                     ; None                                                ; 8.943 ns   ; extrapolar_i   ; fxx3_o[14]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 8.902 ns   ; extrapolar_i   ; nabla3fx[0][13]  ; clk_i    ;
; N/A                                     ; None                                                ; 8.861 ns   ; extrapolar_i   ; nabla3fx[0][12]  ; clk_i    ;
; N/A                                     ; None                                                ; 8.850 ns   ; extrapolar_i   ; fxx3_o[7]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 8.841 ns   ; extrapolar_i   ; fxx2_o[13]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 8.820 ns   ; extrapolar_i   ; fxx3_o[11]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 8.779 ns   ; extrapolar_i   ; nabla3fx[0][10]  ; clk_i    ;
; N/A                                     ; None                                                ; 8.772 ns   ; extrapolar_i   ; fxx2_o[15]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 8.758 ns   ; extrapolar_i   ; nabla3fx[0][6]   ; clk_i    ;
; N/A                                     ; None                                                ; 8.738 ns   ; extrapolar_i   ; fxx3_o[9]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 8.726 ns   ; extrapolar_i   ; fxx2_o[14]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 8.697 ns   ; extrapolar_i   ; fxx3_o[8]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 8.674 ns   ; extrapolar_i   ; fxx2_o[10]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 8.628 ns   ; extrapolar_i   ; fxx2_o[12]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 8.610 ns   ; extrapolar_i   ; fxx2_o[8]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 8.490 ns   ; extrapolar_i   ; nabla2fx[0][11]  ; clk_i    ;
; N/A                                     ; None                                                ; 8.422 ns   ; extrapolar_i   ; nabla2fx[0][9]   ; clk_i    ;
; N/A                                     ; None                                                ; 8.416 ns   ; extrapolar_i   ; nabla3fx[0][7]   ; clk_i    ;
; N/A                                     ; None                                                ; 8.202 ns   ; extrapolar_i   ; fxx3_o[6]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 7.921 ns   ; extrapolar_i   ; fxx1_o[14]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 7.906 ns   ; extrapolar_i   ; cont[3]          ; clk_i    ;
; N/A                                     ; None                                                ; 7.906 ns   ; extrapolar_i   ; cont[2]          ; clk_i    ;
; N/A                                     ; None                                                ; 7.906 ns   ; extrapolar_i   ; cont[7]          ; clk_i    ;
; N/A                                     ; None                                                ; 7.906 ns   ; extrapolar_i   ; cont[6]          ; clk_i    ;
; N/A                                     ; None                                                ; 7.906 ns   ; extrapolar_i   ; cont[1]          ; clk_i    ;
; N/A                                     ; None                                                ; 7.906 ns   ; extrapolar_i   ; cont[0]          ; clk_i    ;
; N/A                                     ; None                                                ; 7.906 ns   ; extrapolar_i   ; cont[4]          ; clk_i    ;
; N/A                                     ; None                                                ; 7.906 ns   ; extrapolar_i   ; cont[5]          ; clk_i    ;
; N/A                                     ; None                                                ; 7.802 ns   ; extrapolar_i   ; fxx4_o[5]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 7.760 ns   ; extrapolar_i   ; fxx2_o[7]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 7.753 ns   ; extrapolar_i   ; nabla2fx[0][15]  ; clk_i    ;
; N/A                                     ; None                                                ; 7.746 ns   ; extrapolar_i   ; fxx4_o[4]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 7.723 ns   ; extrapolar_i   ; fxx1_o[11]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 7.682 ns   ; extrapolar_i   ; fxx4_o[3]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 7.650 ns   ; extrapolar_i   ; fxx3_o[3]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 7.642 ns   ; extrapolar_i   ; nabla2fx[0][14]  ; clk_i    ;
; N/A                                     ; None                                                ; 7.641 ns   ; extrapolar_i   ; fxx4_o[2]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 7.620 ns   ; extrapolar_i   ; nabla1fx[0][7]   ; clk_i    ;
; N/A                                     ; None                                                ; 7.601 ns   ; extrapolar_i   ; nabla2fx[0][13]  ; clk_i    ;
; N/A                                     ; None                                                ; 7.595 ns   ; extrapolar_i   ; fxx3_o[2]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 7.574 ns   ; extrapolar_i   ; fxx4_o[1]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 7.560 ns   ; extrapolar_i   ; nabla2fx[0][12]  ; clk_i    ;
; N/A                                     ; None                                                ; 7.547 ns   ; extrapolar_i   ; fxx3_o[1]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 7.519 ns   ; extrapolar_i   ; fxx2_o[11]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 7.508 ns   ; extrapolar_i   ; fxx1_o[9]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 7.478 ns   ; extrapolar_i   ; nabla2fx[0][10]  ; clk_i    ;
; N/A                                     ; None                                                ; 7.457 ns   ; extrapolar_i   ; nabla2fx[0][6]   ; clk_i    ;
; N/A                                     ; None                                                ; 7.443 ns   ; extrapolar_i   ; nabla1fx[0][15]  ; clk_i    ;
; N/A                                     ; None                                                ; 7.437 ns   ; extrapolar_i   ; fxx2_o[9]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 7.428 ns   ; extrapolar_i   ; fxx4_o[0]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 7.413 ns   ; extrapolar_i   ; nabla3fx[0][4]   ; clk_i    ;
; N/A                                     ; None                                                ; 7.396 ns   ; extrapolar_i   ; nabla2fx[0][8]   ; clk_i    ;
; N/A                                     ; None                                                ; 7.354 ns   ; extrapolar_i   ; nabla1fx[0][10]  ; clk_i    ;
; N/A                                     ; None                                                ; 7.341 ns   ; extrapolar_i   ; fxx3_o[5]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 7.323 ns   ; extrapolar_i   ; nabla2fx[0][7]   ; clk_i    ;
; N/A                                     ; None                                                ; 7.229 ns   ; extrapolar_i   ; nabla1fx[0][12]  ; clk_i    ;
; N/A                                     ; None                                                ; 7.154 ns   ; extrapolar_i   ; nabla1fx[0][13]  ; clk_i    ;
; N/A                                     ; None                                                ; 7.056 ns   ; extrapolar_i   ; nabla3fx[0][0]   ; clk_i    ;
; N/A                                     ; None                                                ; 7.023 ns   ; extrapolar_i   ; fxx2_o[6]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 6.946 ns   ; extrapolar_i   ; nabla1fx[0][8]   ; clk_i    ;
; N/A                                     ; None                                                ; 6.911 ns   ; extrapolar_i   ; fxx1_o[6]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 6.908 ns   ; extrapolar_i   ; nabla3fx[0][5]   ; clk_i    ;
; N/A                                     ; None                                                ; 6.870 ns   ; extrapolar_i   ; fxx2_o[3]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 6.859 ns   ; extrapolar_i   ; fxx3_o[4]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 6.818 ns   ; extrapolar_i   ; nabla3fx[0][3]   ; clk_i    ;
; N/A                                     ; None                                                ; 6.777 ns   ; extrapolar_i   ; nabla3fx[0][2]   ; clk_i    ;
; N/A                                     ; None                                                ; 6.716 ns   ; extrapolar_i   ; fxx1_o[15]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.710 ns   ; extrapolar_i   ; nabla3fx[0][1]   ; clk_i    ;
; N/A                                     ; None                                                ; 6.675 ns   ; extrapolar_i   ; nabla1fx[0][14]  ; clk_i    ;
; N/A                                     ; None                                                ; 6.634 ns   ; extrapolar_i   ; fxx1_o[13]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.619 ns   ; extrapolar_i   ; fxx3_o[0]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 6.593 ns   ; extrapolar_i   ; fxx1_o[12]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.552 ns   ; extrapolar_i   ; nabla1fx[0][11]  ; clk_i    ;
; N/A                                     ; None                                                ; 6.511 ns   ; extrapolar_i   ; fxx1_o[10]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.470 ns   ; extrapolar_i   ; nabla1fx[0][9]   ; clk_i    ;
; N/A                                     ; None                                                ; 6.455 ns   ; distancia_i[4] ; resul_o[0]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.455 ns   ; distancia_i[4] ; resul_o[1]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.455 ns   ; distancia_i[4] ; resul_o[2]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.455 ns   ; distancia_i[4] ; resul_o[3]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.455 ns   ; distancia_i[4] ; resul_o[4]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.455 ns   ; distancia_i[4] ; resul_o[5]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.455 ns   ; distancia_i[4] ; resul_o[6]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.455 ns   ; distancia_i[4] ; resul_o[8]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.455 ns   ; distancia_i[4] ; resul_o[13]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 6.455 ns   ; distancia_i[4] ; resul_o[14]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 6.455 ns   ; distancia_i[4] ; resul_o[15]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 6.429 ns   ; extrapolar_i   ; fxx1_o[8]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 6.376 ns   ; extrapolar_i   ; nabla2fx[0][0]   ; clk_i    ;
; N/A                                     ; None                                                ; 6.296 ns   ; distancia_i[5] ; resul_o[0]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.296 ns   ; distancia_i[5] ; resul_o[1]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.296 ns   ; distancia_i[5] ; resul_o[2]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.296 ns   ; distancia_i[5] ; resul_o[3]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.296 ns   ; distancia_i[5] ; resul_o[4]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.296 ns   ; distancia_i[5] ; resul_o[5]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.296 ns   ; distancia_i[5] ; resul_o[6]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.296 ns   ; distancia_i[5] ; resul_o[8]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.296 ns   ; distancia_i[5] ; resul_o[13]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 6.296 ns   ; distancia_i[5] ; resul_o[14]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 6.296 ns   ; distancia_i[5] ; resul_o[15]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 6.275 ns   ; extrapolar_i   ; fxx1_o[2]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 6.272 ns   ; extrapolar_i   ; nabla2fx[0][5]   ; clk_i    ;
; N/A                                     ; None                                                ; 6.218 ns   ; extrapolar_i   ; fxx1_o[7]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 6.151 ns   ; extrapolar_i   ; nabla1fx[0][6]   ; clk_i    ;
; N/A                                     ; None                                                ; 6.150 ns   ; distancia_i[4] ; resul_o[7]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.150 ns   ; distancia_i[4] ; resul_o[9]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 6.150 ns   ; distancia_i[4] ; resul_o[10]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 6.150 ns   ; distancia_i[4] ; resul_o[11]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 6.150 ns   ; distancia_i[4] ; resul_o[12]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 6.113 ns   ; extrapolar_i   ; nabla2fx[0][4]   ; clk_i    ;
; N/A                                     ; None                                                ; 6.092 ns   ; extrapolar_i   ; nabla2fx[0][2]   ; clk_i    ;
; N/A                                     ; None                                                ; 6.075 ns   ; extrapolar_i   ; fxx1_o[1]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 6.056 ns   ; distancia_i[4] ; cont[3]          ; clk_i    ;
; N/A                                     ; None                                                ; 6.056 ns   ; distancia_i[4] ; cont[2]          ; clk_i    ;
; N/A                                     ; None                                                ; 6.056 ns   ; distancia_i[4] ; cont[7]          ; clk_i    ;
; N/A                                     ; None                                                ; 6.056 ns   ; distancia_i[4] ; cont[6]          ; clk_i    ;
; N/A                                     ; None                                                ; 6.056 ns   ; distancia_i[4] ; cont[1]          ; clk_i    ;
; N/A                                     ; None                                                ; 6.056 ns   ; distancia_i[4] ; cont[0]          ; clk_i    ;
; N/A                                     ; None                                                ; 6.056 ns   ; distancia_i[4] ; cont[4]          ; clk_i    ;
; N/A                                     ; None                                                ; 6.056 ns   ; distancia_i[4] ; cont[5]          ; clk_i    ;
; N/A                                     ; None                                                ; 6.026 ns   ; extrapolar_i   ; fxx1_o[5]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 5.991 ns   ; distancia_i[5] ; resul_o[7]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 5.991 ns   ; distancia_i[5] ; resul_o[9]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 5.991 ns   ; distancia_i[5] ; resul_o[10]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 5.991 ns   ; distancia_i[5] ; resul_o[11]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 5.991 ns   ; distancia_i[5] ; resul_o[12]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 5.978 ns   ; extrapolar_i   ; fx[0][8]         ; clk_i    ;
; N/A                                     ; None                                                ; 5.942 ns   ; distancia_i[6] ; resul_o[0]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 5.942 ns   ; distancia_i[6] ; resul_o[1]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 5.942 ns   ; distancia_i[6] ; resul_o[2]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 5.942 ns   ; distancia_i[6] ; resul_o[3]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 5.942 ns   ; distancia_i[6] ; resul_o[4]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 5.942 ns   ; distancia_i[6] ; resul_o[5]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 5.942 ns   ; distancia_i[6] ; resul_o[6]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 5.942 ns   ; distancia_i[6] ; resul_o[8]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 5.942 ns   ; distancia_i[6] ; resul_o[13]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 5.942 ns   ; distancia_i[6] ; resul_o[14]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 5.942 ns   ; distancia_i[6] ; resul_o[15]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; 5.907 ns   ; extrapolar_i   ; nabla2fx[0][1]   ; clk_i    ;
; N/A                                     ; None                                                ; 5.897 ns   ; distancia_i[5] ; cont[3]          ; clk_i    ;
; N/A                                     ; None                                                ; 5.897 ns   ; distancia_i[5] ; cont[2]          ; clk_i    ;
; N/A                                     ; None                                                ; 5.897 ns   ; distancia_i[5] ; cont[7]          ; clk_i    ;
; N/A                                     ; None                                                ; 5.897 ns   ; distancia_i[5] ; cont[6]          ; clk_i    ;
; N/A                                     ; None                                                ; 5.897 ns   ; distancia_i[5] ; cont[1]          ; clk_i    ;
; N/A                                     ; None                                                ; 5.897 ns   ; distancia_i[5] ; cont[0]          ; clk_i    ;
; N/A                                     ; None                                                ; 5.897 ns   ; distancia_i[5] ; cont[4]          ; clk_i    ;
; N/A                                     ; None                                                ; 5.897 ns   ; distancia_i[5] ; cont[5]          ; clk_i    ;
; N/A                                     ; None                                                ; 5.720 ns   ; extrapolar_i   ; fxx2_o[5]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; 5.697 ns   ; rst_i          ; resul_o[0]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; 5.697 ns   ; rst_i          ; resul_o[1]~reg0  ; clk_i    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                ;                  ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------+------------------+----------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From             ; To          ; From Clock ;
+-------+--------------+------------+------------------+-------------+------------+
; N/A   ; None         ; 8.310 ns   ; fxx3_o[14]~reg0  ; fxx3_o[14]  ; clk_i      ;
; N/A   ; None         ; 8.308 ns   ; resul_o[11]~reg0 ; resul_o[11] ; clk_i      ;
; N/A   ; None         ; 8.281 ns   ; fxx3_o[15]~reg0  ; fxx3_o[15]  ; clk_i      ;
; N/A   ; None         ; 8.216 ns   ; fxx2_o[14]~reg0  ; fxx2_o[14]  ; clk_i      ;
; N/A   ; None         ; 8.118 ns   ; fxx3_o[3]~reg0   ; fxx3_o[3]   ; clk_i      ;
; N/A   ; None         ; 7.959 ns   ; fxx3_o[0]~reg0   ; fxx3_o[0]   ; clk_i      ;
; N/A   ; None         ; 7.910 ns   ; fxx_o[12]~reg0   ; fxx_o[12]   ; clk_i      ;
; N/A   ; None         ; 7.902 ns   ; fxx1_o[1]~reg0   ; fxx1_o[1]   ; clk_i      ;
; N/A   ; None         ; 7.891 ns   ; resul_o[7]~reg0  ; resul_o[7]  ; clk_i      ;
; N/A   ; None         ; 7.865 ns   ; fxx2_o[7]~reg0   ; fxx2_o[7]   ; clk_i      ;
; N/A   ; None         ; 7.859 ns   ; fxx3_o[7]~reg0   ; fxx3_o[7]   ; clk_i      ;
; N/A   ; None         ; 7.853 ns   ; fxx1_o[8]~reg0   ; fxx1_o[8]   ; clk_i      ;
; N/A   ; None         ; 7.848 ns   ; fxx3_o[5]~reg0   ; fxx3_o[5]   ; clk_i      ;
; N/A   ; None         ; 7.836 ns   ; fxx_o[0]~reg0    ; fxx_o[0]    ; clk_i      ;
; N/A   ; None         ; 7.762 ns   ; fxx1_o[15]~reg0  ; fxx1_o[15]  ; clk_i      ;
; N/A   ; None         ; 7.757 ns   ; fxx1_o[12]~reg0  ; fxx1_o[12]  ; clk_i      ;
; N/A   ; None         ; 7.677 ns   ; fxx_o[4]~reg0    ; fxx_o[4]    ; clk_i      ;
; N/A   ; None         ; 7.677 ns   ; fxx_o[3]~reg0    ; fxx_o[3]    ; clk_i      ;
; N/A   ; None         ; 7.650 ns   ; fxx_o[10]~reg0   ; fxx_o[10]   ; clk_i      ;
; N/A   ; None         ; 7.650 ns   ; fxx_o[6]~reg0    ; fxx_o[6]    ; clk_i      ;
; N/A   ; None         ; 7.646 ns   ; fxx1_o[2]~reg0   ; fxx1_o[2]   ; clk_i      ;
; N/A   ; None         ; 7.645 ns   ; fxx2_o[15]~reg0  ; fxx2_o[15]  ; clk_i      ;
; N/A   ; None         ; 7.612 ns   ; fxx2_o[1]~reg0   ; fxx2_o[1]   ; clk_i      ;
; N/A   ; None         ; 7.604 ns   ; resul_o[14]~reg0 ; resul_o[14] ; clk_i      ;
; N/A   ; None         ; 7.589 ns   ; fxx_o[1]~reg0    ; fxx_o[1]    ; clk_i      ;
; N/A   ; None         ; 7.588 ns   ; fxx3_o[2]~reg0   ; fxx3_o[2]   ; clk_i      ;
; N/A   ; None         ; 7.588 ns   ; fxx1_o[0]~reg0   ; fxx1_o[0]   ; clk_i      ;
; N/A   ; None         ; 7.584 ns   ; fxx1_o[11]~reg0  ; fxx1_o[11]  ; clk_i      ;
; N/A   ; None         ; 7.581 ns   ; fxx1_o[4]~reg0   ; fxx1_o[4]   ; clk_i      ;
; N/A   ; None         ; 7.567 ns   ; fxx2_o[6]~reg0   ; fxx2_o[6]   ; clk_i      ;
; N/A   ; None         ; 7.551 ns   ; fxx_o[2]~reg0    ; fxx_o[2]    ; clk_i      ;
; N/A   ; None         ; 7.479 ns   ; fxx4_o[9]~reg0   ; fxx4_o[9]   ; clk_i      ;
; N/A   ; None         ; 7.473 ns   ; fxx4_o[13]~reg0  ; fxx4_o[13]  ; clk_i      ;
; N/A   ; None         ; 7.469 ns   ; fxx3_o[12]~reg0  ; fxx3_o[12]  ; clk_i      ;
; N/A   ; None         ; 7.467 ns   ; fxx2_o[8]~reg0   ; fxx2_o[8]   ; clk_i      ;
; N/A   ; None         ; 7.435 ns   ; fxx4_o[15]~reg0  ; fxx4_o[15]  ; clk_i      ;
; N/A   ; None         ; 7.370 ns   ; resul_o[8]~reg0  ; resul_o[8]  ; clk_i      ;
; N/A   ; None         ; 7.340 ns   ; fxx3_o[9]~reg0   ; fxx3_o[9]   ; clk_i      ;
; N/A   ; None         ; 7.337 ns   ; fxx2_o[2]~reg0   ; fxx2_o[2]   ; clk_i      ;
; N/A   ; None         ; 7.331 ns   ; fxx_o[11]~reg0   ; fxx_o[11]   ; clk_i      ;
; N/A   ; None         ; 7.328 ns   ; fxx2_o[9]~reg0   ; fxx2_o[9]   ; clk_i      ;
; N/A   ; None         ; 7.279 ns   ; fxx1_o[6]~reg0   ; fxx1_o[6]   ; clk_i      ;
; N/A   ; None         ; 7.204 ns   ; fxx3_o[11]~reg0  ; fxx3_o[11]  ; clk_i      ;
; N/A   ; None         ; 7.201 ns   ; resul_o[6]~reg0  ; resul_o[6]  ; clk_i      ;
; N/A   ; None         ; 7.181 ns   ; fxx4_o[14]~reg0  ; fxx4_o[14]  ; clk_i      ;
; N/A   ; None         ; 7.179 ns   ; fxx4_o[12]~reg0  ; fxx4_o[12]  ; clk_i      ;
; N/A   ; None         ; 7.154 ns   ; fxx4_o[11]~reg0  ; fxx4_o[11]  ; clk_i      ;
; N/A   ; None         ; 7.154 ns   ; fxx3_o[8]~reg0   ; fxx3_o[8]   ; clk_i      ;
; N/A   ; None         ; 7.137 ns   ; fxx4_o[1]~reg0   ; fxx4_o[1]   ; clk_i      ;
; N/A   ; None         ; 7.135 ns   ; fxx_o[5]~reg0    ; fxx_o[5]    ; clk_i      ;
; N/A   ; None         ; 7.114 ns   ; fxx2_o[4]~reg0   ; fxx2_o[4]   ; clk_i      ;
; N/A   ; None         ; 7.066 ns   ; fxx2_o[3]~reg0   ; fxx2_o[3]   ; clk_i      ;
; N/A   ; None         ; 7.046 ns   ; resul_o[15]~reg0 ; resul_o[15] ; clk_i      ;
; N/A   ; None         ; 7.035 ns   ; fxx_o[8]~reg0    ; fxx_o[8]    ; clk_i      ;
; N/A   ; None         ; 7.010 ns   ; resul_o[5]~reg0  ; resul_o[5]  ; clk_i      ;
; N/A   ; None         ; 7.004 ns   ; fxx3_o[1]~reg0   ; fxx3_o[1]   ; clk_i      ;
; N/A   ; None         ; 7.003 ns   ; fxx_o[14]~reg0   ; fxx_o[14]   ; clk_i      ;
; N/A   ; None         ; 6.994 ns   ; fxx2_o[0]~reg0   ; fxx2_o[0]   ; clk_i      ;
; N/A   ; None         ; 6.924 ns   ; fxx1_o[13]~reg0  ; fxx1_o[13]  ; clk_i      ;
; N/A   ; None         ; 6.921 ns   ; fxx1_o[5]~reg0   ; fxx1_o[5]   ; clk_i      ;
; N/A   ; None         ; 6.904 ns   ; fxx4_o[4]~reg0   ; fxx4_o[4]   ; clk_i      ;
; N/A   ; None         ; 6.879 ns   ; resul_o[4]~reg0  ; resul_o[4]  ; clk_i      ;
; N/A   ; None         ; 6.877 ns   ; fxx4_o[7]~reg0   ; fxx4_o[7]   ; clk_i      ;
; N/A   ; None         ; 6.857 ns   ; fxx1_o[3]~reg0   ; fxx1_o[3]   ; clk_i      ;
; N/A   ; None         ; 6.835 ns   ; fxx_o[7]~reg0    ; fxx_o[7]    ; clk_i      ;
; N/A   ; None         ; 6.753 ns   ; resul_o[10]~reg0 ; resul_o[10] ; clk_i      ;
; N/A   ; None         ; 6.750 ns   ; fxx2_o[11]~reg0  ; fxx2_o[11]  ; clk_i      ;
; N/A   ; None         ; 6.736 ns   ; fxx4_o[0]~reg0   ; fxx4_o[0]   ; clk_i      ;
; N/A   ; None         ; 6.693 ns   ; fxx2_o[5]~reg0   ; fxx2_o[5]   ; clk_i      ;
; N/A   ; None         ; 6.686 ns   ; fxx_o[9]~reg0    ; fxx_o[9]    ; clk_i      ;
; N/A   ; None         ; 6.661 ns   ; fxx_o[13]~reg0   ; fxx_o[13]   ; clk_i      ;
; N/A   ; None         ; 6.659 ns   ; fxx2_o[10]~reg0  ; fxx2_o[10]  ; clk_i      ;
; N/A   ; None         ; 6.647 ns   ; fxx4_o[10]~reg0  ; fxx4_o[10]  ; clk_i      ;
; N/A   ; None         ; 6.647 ns   ; fxx1_o[14]~reg0  ; fxx1_o[14]  ; clk_i      ;
; N/A   ; None         ; 6.617 ns   ; fxx4_o[8]~reg0   ; fxx4_o[8]   ; clk_i      ;
; N/A   ; None         ; 6.561 ns   ; fxx3_o[4]~reg0   ; fxx3_o[4]   ; clk_i      ;
; N/A   ; None         ; 6.548 ns   ; resul_o[13]~reg0 ; resul_o[13] ; clk_i      ;
; N/A   ; None         ; 6.541 ns   ; resul_o[9]~reg0  ; resul_o[9]  ; clk_i      ;
; N/A   ; None         ; 6.532 ns   ; fxx1_o[9]~reg0   ; fxx1_o[9]   ; clk_i      ;
; N/A   ; None         ; 6.504 ns   ; fxx4_o[2]~reg0   ; fxx4_o[2]   ; clk_i      ;
; N/A   ; None         ; 6.489 ns   ; fxx4_o[6]~reg0   ; fxx4_o[6]   ; clk_i      ;
; N/A   ; None         ; 6.479 ns   ; resul_o[12]~reg0 ; resul_o[12] ; clk_i      ;
; N/A   ; None         ; 6.479 ns   ; fxx4_o[3]~reg0   ; fxx4_o[3]   ; clk_i      ;
; N/A   ; None         ; 6.476 ns   ; fxx3_o[6]~reg0   ; fxx3_o[6]   ; clk_i      ;
; N/A   ; None         ; 6.456 ns   ; resul_o[3]~reg0  ; resul_o[3]  ; clk_i      ;
; N/A   ; None         ; 6.435 ns   ; resul_o[2]~reg0  ; resul_o[2]  ; clk_i      ;
; N/A   ; None         ; 6.430 ns   ; fxx1_o[7]~reg0   ; fxx1_o[7]   ; clk_i      ;
; N/A   ; None         ; 6.415 ns   ; fxx1_o[10]~reg0  ; fxx1_o[10]  ; clk_i      ;
; N/A   ; None         ; 6.407 ns   ; fxx_o[15]~reg0   ; fxx_o[15]   ; clk_i      ;
; N/A   ; None         ; 6.346 ns   ; resul_o[1]~reg0  ; resul_o[1]  ; clk_i      ;
; N/A   ; None         ; 6.190 ns   ; fxx4_o[5]~reg0   ; fxx4_o[5]   ; clk_i      ;
; N/A   ; None         ; 6.183 ns   ; fxx2_o[13]~reg0  ; fxx2_o[13]  ; clk_i      ;
; N/A   ; None         ; 6.175 ns   ; fxx2_o[12]~reg0  ; fxx2_o[12]  ; clk_i      ;
; N/A   ; None         ; 6.173 ns   ; fxx3_o[10]~reg0  ; fxx3_o[10]  ; clk_i      ;
; N/A   ; None         ; 6.161 ns   ; resul_o[0]~reg0  ; resul_o[0]  ; clk_i      ;
; N/A   ; None         ; 6.114 ns   ; fxx3_o[13]~reg0  ; fxx3_o[13]  ; clk_i      ;
+-------+--------------+------------+------------------+-------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------------+------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From           ; To               ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------------+------------------+----------+
; N/A                                     ; None                                                ; -1.094 ns ; rst_i          ; resultado[15]    ; clk_i    ;
; N/A                                     ; None                                                ; -1.094 ns ; rst_i          ; fxx1_o[8]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -1.094 ns ; rst_i          ; fxx1_o[10]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -1.094 ns ; rst_i          ; fxx1_o[12]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -1.094 ns ; rst_i          ; fxx1_o[13]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -1.094 ns ; rst_i          ; fxx1_o[15]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -3.585 ns ; extrapolar_i   ; fxx_o[2]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -3.585 ns ; extrapolar_i   ; fxx_o[4]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -3.585 ns ; extrapolar_i   ; fxx_o[5]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -3.926 ns ; extrapolar_i   ; nabla1fx[0][5]   ; clk_i    ;
; N/A                                     ; None                                                ; -3.926 ns ; extrapolar_i   ; nabla1fx[0][6]   ; clk_i    ;
; N/A                                     ; None                                                ; -3.926 ns ; extrapolar_i   ; fxx1_o[4]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -3.926 ns ; extrapolar_i   ; fxx1_o[7]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -3.929 ns ; extrapolar_i   ; nabla1fx[0][2]   ; clk_i    ;
; N/A                                     ; None                                                ; -3.929 ns ; extrapolar_i   ; fxx1_o[3]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -3.930 ns ; extrapolar_i   ; nabla1fx[0][1]   ; clk_i    ;
; N/A                                     ; None                                                ; -3.930 ns ; extrapolar_i   ; fxx1_o[0]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -3.986 ns ; extrapolar_i   ; fxx_o[3]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -4.012 ns ; extrapolar_i   ; fxx_o[7]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -4.072 ns ; rst_i          ; fxx2_o[0]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.072 ns ; rst_i          ; fxx2_o[1]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.072 ns ; rst_i          ; fxx2_o[2]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.072 ns ; rst_i          ; fxx2_o[4]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.072 ns ; rst_i          ; fxx2_o[5]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.072 ns ; rst_i          ; fxx2_o[6]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.078 ns ; rst_i          ; fxx1_o[0]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.078 ns ; rst_i          ; fxx1_o[3]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.078 ns ; rst_i          ; fxx1_o[4]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.078 ns ; rst_i          ; fxx1_o[7]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.091 ns ; rst_i          ; fxx1_o[6]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.091 ns ; rst_i          ; fxx1_o[9]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.091 ns ; rst_i          ; fxx1_o[11]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.091 ns ; rst_i          ; fxx1_o[14]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.126 ns ; extrapolar_i   ; fxx1_o[8]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.136 ns ; distancia_i[7] ; resul_o[7]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.136 ns ; distancia_i[7] ; resul_o[9]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.136 ns ; distancia_i[7] ; resul_o[10]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.136 ns ; distancia_i[7] ; resul_o[11]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.136 ns ; distancia_i[7] ; resul_o[12]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.161 ns ; rst_i          ; fxx2_o[7]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.161 ns ; rst_i          ; fxx2_o[9]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.161 ns ; rst_i          ; fxx2_o[11]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.167 ns ; extrapolar_i   ; nabla1fx[0][9]   ; clk_i    ;
; N/A                                     ; None                                                ; -4.197 ns ; extrapolar_i   ; fxx_o[12]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.200 ns ; extrapolar_i   ; fxx_o[1]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -4.201 ns ; extrapolar_i   ; fxx_o[0]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -4.205 ns ; rst_i          ; fxx3_o[8]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.205 ns ; rst_i          ; fxx3_o[9]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.205 ns ; rst_i          ; fxx3_o[11]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.205 ns ; rst_i          ; fxx3_o[13]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.205 ns ; rst_i          ; fxx3_o[14]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.205 ns ; rst_i          ; fxx3_o[15]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.208 ns ; extrapolar_i   ; fxx1_o[10]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.249 ns ; extrapolar_i   ; nabla1fx[0][11]  ; clk_i    ;
; N/A                                     ; None                                                ; -4.253 ns ; extrapolar_i   ; fxx_o[10]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.253 ns ; extrapolar_i   ; fxx_o[11]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.253 ns ; extrapolar_i   ; fxx_o[14]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.253 ns ; extrapolar_i   ; fxx_o[15]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.254 ns ; extrapolar_i   ; fxx_o[9]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -4.254 ns ; extrapolar_i   ; fxx_o[13]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.290 ns ; extrapolar_i   ; fxx1_o[12]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.331 ns ; extrapolar_i   ; fxx1_o[13]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.353 ns ; rst_i          ; resultado[14]    ; clk_i    ;
; N/A                                     ; None                                                ; -4.353 ns ; rst_i          ; fxx_o[9]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -4.353 ns ; rst_i          ; fxx_o[10]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.353 ns ; rst_i          ; fxx_o[11]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.353 ns ; rst_i          ; fxx_o[13]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.353 ns ; rst_i          ; fxx_o[14]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.353 ns ; rst_i          ; fxx_o[15]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.357 ns ; distancia_i[1] ; resul_o[7]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.357 ns ; distancia_i[1] ; resul_o[9]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.357 ns ; distancia_i[1] ; resul_o[10]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.357 ns ; distancia_i[1] ; resul_o[11]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.357 ns ; distancia_i[1] ; resul_o[12]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.372 ns ; extrapolar_i   ; nabla1fx[0][14]  ; clk_i    ;
; N/A                                     ; None                                                ; -4.380 ns ; rst_i          ; fxx3_o[0]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.380 ns ; rst_i          ; fxx3_o[4]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.380 ns ; rst_i          ; fxx3_o[5]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.380 ns ; rst_i          ; fxx3_o[6]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.380 ns ; rst_i          ; fxx3_o[7]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; resultado[2]     ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; resultado[3]     ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; resultado[4]     ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; resultado[5]     ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; fxx_o[2]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; fxx_o[3]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; fxx_o[4]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; fxx_o[5]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; fxx4_o[0]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; fxx4_o[1]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; fxx4_o[2]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; fxx4_o[3]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; fxx4_o[4]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; fxx4_o[5]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.387 ns ; rst_i          ; fxx4_o[6]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.392 ns ; extrapolar_i   ; cont[0]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.399 ns ; rst_i          ; resultado[0]     ; clk_i    ;
; N/A                                     ; None                                                ; -4.399 ns ; rst_i          ; resultado[1]     ; clk_i    ;
; N/A                                     ; None                                                ; -4.399 ns ; rst_i          ; fxx_o[0]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -4.399 ns ; rst_i          ; fxx_o[1]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -4.399 ns ; rst_i          ; fxx2_o[3]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.399 ns ; rst_i          ; fxx3_o[1]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.399 ns ; rst_i          ; fxx3_o[2]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.399 ns ; rst_i          ; fxx3_o[3]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.406 ns ; extrapolar_i   ; fx[0][2]         ; clk_i    ;
; N/A                                     ; None                                                ; -4.413 ns ; extrapolar_i   ; fxx1_o[15]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.420 ns ; rst_i          ; resultado[6]     ; clk_i    ;
; N/A                                     ; None                                                ; -4.420 ns ; rst_i          ; resultado[8]     ; clk_i    ;
; N/A                                     ; None                                                ; -4.420 ns ; rst_i          ; resultado[13]    ; clk_i    ;
; N/A                                     ; None                                                ; -4.420 ns ; rst_i          ; fxx_o[6]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -4.420 ns ; rst_i          ; fxx_o[8]~reg0    ; clk_i    ;
; N/A                                     ; None                                                ; -4.420 ns ; rst_i          ; fxx4_o[7]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.420 ns ; rst_i          ; fxx4_o[8]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.420 ns ; rst_i          ; fxx4_o[9]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.420 ns ; rst_i          ; fxx4_o[10]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.420 ns ; rst_i          ; fxx4_o[11]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.420 ns ; rst_i          ; fxx4_o[12]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.420 ns ; rst_i          ; fxx4_o[13]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.420 ns ; rst_i          ; fxx4_o[14]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.420 ns ; rst_i          ; fxx4_o[15]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.426 ns ; extrapolar_i   ; fx[0][5]         ; clk_i    ;
; N/A                                     ; None                                                ; -4.429 ns ; rst_i          ; fxx2_o[8]~reg0   ; clk_i    ;
; N/A                                     ; None                                                ; -4.429 ns ; rst_i          ; fxx2_o[10]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.429 ns ; rst_i          ; fxx2_o[12]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.429 ns ; rst_i          ; fxx2_o[13]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.429 ns ; rst_i          ; fxx2_o[14]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.429 ns ; rst_i          ; fxx2_o[15]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.429 ns ; rst_i          ; fxx3_o[10]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.429 ns ; rst_i          ; fxx3_o[12]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.432 ns ; extrapolar_i   ; fx[0][7]         ; clk_i    ;
; N/A                                     ; None                                                ; -4.441 ns ; distancia_i[7] ; resul_o[0]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.441 ns ; distancia_i[7] ; resul_o[1]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.441 ns ; distancia_i[7] ; resul_o[2]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.441 ns ; distancia_i[7] ; resul_o[3]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.441 ns ; distancia_i[7] ; resul_o[4]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.441 ns ; distancia_i[7] ; resul_o[5]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.441 ns ; distancia_i[7] ; resul_o[6]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.441 ns ; distancia_i[7] ; resul_o[8]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.441 ns ; distancia_i[7] ; resul_o[13]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.441 ns ; distancia_i[7] ; resul_o[14]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.441 ns ; distancia_i[7] ; resul_o[15]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.443 ns ; extrapolar_i   ; fx[0][4]         ; clk_i    ;
; N/A                                     ; None                                                ; -4.444 ns ; extrapolar_i   ; nabla1fx[0][0]   ; clk_i    ;
; N/A                                     ; None                                                ; -4.448 ns ; extrapolar_i   ; cont[1]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.468 ns ; distancia_i[6] ; cont[3]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.468 ns ; distancia_i[6] ; cont[2]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.468 ns ; distancia_i[6] ; cont[7]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.468 ns ; distancia_i[6] ; cont[6]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.468 ns ; distancia_i[6] ; cont[1]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.468 ns ; distancia_i[6] ; cont[0]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.468 ns ; distancia_i[6] ; cont[4]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.468 ns ; distancia_i[6] ; cont[5]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.487 ns ; distancia_i[1] ; cont[3]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.487 ns ; distancia_i[1] ; cont[2]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.487 ns ; distancia_i[1] ; cont[7]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.487 ns ; distancia_i[1] ; cont[6]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.487 ns ; distancia_i[1] ; cont[1]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.487 ns ; distancia_i[1] ; cont[0]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.487 ns ; distancia_i[1] ; cont[4]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.487 ns ; distancia_i[1] ; cont[5]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.489 ns ; extrapolar_i   ; cont[2]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.530 ns ; extrapolar_i   ; cont[3]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.555 ns ; distancia_i[3] ; cont[3]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.555 ns ; distancia_i[3] ; cont[2]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.555 ns ; distancia_i[3] ; cont[7]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.555 ns ; distancia_i[3] ; cont[6]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.555 ns ; distancia_i[3] ; cont[1]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.555 ns ; distancia_i[3] ; cont[0]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.555 ns ; distancia_i[3] ; cont[4]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.555 ns ; distancia_i[3] ; cont[5]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.561 ns ; extrapolar_i   ; nabla1fx[0][4]   ; clk_i    ;
; N/A                                     ; None                                                ; -4.571 ns ; extrapolar_i   ; cont[4]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.572 ns ; extrapolar_i   ; nabla1fx[0][3]   ; clk_i    ;
; N/A                                     ; None                                                ; -4.607 ns ; distancia_i[7] ; cont[3]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.607 ns ; distancia_i[7] ; cont[2]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.607 ns ; distancia_i[7] ; cont[7]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.607 ns ; distancia_i[7] ; cont[6]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.607 ns ; distancia_i[7] ; cont[1]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.607 ns ; distancia_i[7] ; cont[0]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.607 ns ; distancia_i[7] ; cont[4]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.607 ns ; distancia_i[7] ; cont[5]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.612 ns ; extrapolar_i   ; cont[5]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.631 ns ; rst_i          ; resultado[7]     ; clk_i    ;
; N/A                                     ; None                                                ; -4.631 ns ; rst_i          ; resultado[9]     ; clk_i    ;
; N/A                                     ; None                                                ; -4.631 ns ; rst_i          ; resultado[10]    ; clk_i    ;
; N/A                                     ; None                                                ; -4.631 ns ; rst_i          ; resultado[11]    ; clk_i    ;
; N/A                                     ; None                                                ; -4.631 ns ; rst_i          ; resultado[12]    ; clk_i    ;
; N/A                                     ; None                                                ; -4.640 ns ; distancia_i[2] ; resul_o[7]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.640 ns ; distancia_i[2] ; resul_o[9]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.640 ns ; distancia_i[2] ; resul_o[10]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.640 ns ; distancia_i[2] ; resul_o[11]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.640 ns ; distancia_i[2] ; resul_o[12]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.643 ns ; extrapolar_i   ; nabla1fx[0][8]   ; clk_i    ;
; N/A                                     ; None                                                ; -4.649 ns ; distancia_i[3] ; resul_o[7]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.649 ns ; distancia_i[3] ; resul_o[9]~reg0  ; clk_i    ;
; N/A                                     ; None                                                ; -4.649 ns ; distancia_i[3] ; resul_o[10]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.649 ns ; distancia_i[3] ; resul_o[11]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.649 ns ; distancia_i[3] ; resul_o[12]~reg0 ; clk_i    ;
; N/A                                     ; None                                                ; -4.653 ns ; extrapolar_i   ; cont[6]          ; clk_i    ;
; N/A                                     ; None                                                ; -4.656 ns ; rst_i          ; fxx_o[7]~reg0    ; clk_i    ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                ;                  ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+----------------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Aug 14 00:28:12 2012
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off gnextrapolator -c gnextrapolator --speed=4
Info: Started post-fitting delay annotation
Warning: Found 96 output pins without output pin load capacitance assignment
    Info: Pin "fxx_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx_o[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx1_o[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx2_o[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx3_o[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "fxx4_o[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "resul_o[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_i" is an undefined clock
Info: Clock "clk_i" has Internal fmax of 46.88 MHz between source memory "altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0" and destination register "resultado[15]" (period= 21.332 ns)
    Info: + Longest memory to register delay is 10.577 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M512_X24_Y8; Fanout = 16; MEM Node = 'altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(2.061 ns) = 2.061 ns; Loc. = M512_X24_Y8; Fanout = 6; MEM Node = 'altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a7'
        Info: 3: + IC(0.866 ns) + CELL(0.060 ns) = 2.987 ns; Loc. = LCCOMB_X27_Y5_N22; Fanout = 2; COMB Node = 'fx~23'
        Info: 4: + IC(0.874 ns) + CELL(0.426 ns) = 4.287 ns; Loc. = LCCOMB_X23_Y8_N30; Fanout = 6; COMB Node = 'Add2~37'
        Info: 5: + IC(0.671 ns) + CELL(0.426 ns) = 5.384 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 7; COMB Node = 'Add3~33'
        Info: 6: + IC(0.674 ns) + CELL(0.570 ns) = 6.628 ns; Loc. = LCCOMB_X22_Y6_N30; Fanout = 2; COMB Node = 'Add4~38'
        Info: 7: + IC(0.000 ns) + CELL(0.041 ns) = 6.669 ns; Loc. = LCCOMB_X22_Y5_N0; Fanout = 2; COMB Node = 'Add4~42'
        Info: 8: + IC(0.000 ns) + CELL(0.041 ns) = 6.710 ns; Loc. = LCCOMB_X22_Y5_N2; Fanout = 2; COMB Node = 'Add4~46'
        Info: 9: + IC(0.000 ns) + CELL(0.041 ns) = 6.751 ns; Loc. = LCCOMB_X22_Y5_N4; Fanout = 2; COMB Node = 'Add4~50'
        Info: 10: + IC(0.000 ns) + CELL(0.144 ns) = 6.895 ns; Loc. = LCCOMB_X22_Y5_N6; Fanout = 7; COMB Node = 'Add4~53'
        Info: 11: + IC(0.677 ns) + CELL(0.502 ns) = 8.074 ns; Loc. = LCCOMB_X25_Y5_N6; Fanout = 2; COMB Node = 'Add8~46'
        Info: 12: + IC(0.000 ns) + CELL(0.041 ns) = 8.115 ns; Loc. = LCCOMB_X25_Y5_N8; Fanout = 2; COMB Node = 'Add8~50'
        Info: 13: + IC(0.000 ns) + CELL(0.041 ns) = 8.156 ns; Loc. = LCCOMB_X25_Y5_N10; Fanout = 2; COMB Node = 'Add8~54'
        Info: 14: + IC(0.000 ns) + CELL(0.041 ns) = 8.197 ns; Loc. = LCCOMB_X25_Y5_N12; Fanout = 1; COMB Node = 'Add8~58'
        Info: 15: + IC(0.000 ns) + CELL(0.144 ns) = 8.341 ns; Loc. = LCCOMB_X25_Y5_N14; Fanout = 1; COMB Node = 'Add8~61'
        Info: 16: + IC(0.553 ns) + CELL(0.426 ns) = 9.320 ns; Loc. = LCCOMB_X26_Y5_N30; Fanout = 2; COMB Node = 'Add9~61'
        Info: 17: + IC(0.902 ns) + CELL(0.355 ns) = 10.577 ns; Loc. = LCFF_X23_Y7_N3; Fanout = 4; REG Node = 'resultado[15]'
        Info: Total cell delay = 5.360 ns ( 50.68 % )
        Info: Total interconnect delay = 5.217 ns ( 49.32 % )
    Info: - Smallest clock skew is 0.176 ns
        Info: + Shortest clock path from clock "clk_i" to destination register is 2.830 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'
            Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.368 ns; Loc. = CLKCTRL_G3; Fanout = 195; COMB Node = 'clk_i~clkctrl'
            Info: 3: + IC(0.752 ns) + CELL(0.710 ns) = 2.830 ns; Loc. = LCFF_X23_Y7_N3; Fanout = 4; REG Node = 'resultado[15]'
            Info: Total cell delay = 1.684 ns ( 59.51 % )
            Info: Total interconnect delay = 1.146 ns ( 40.49 % )
        Info: - Longest clock path from clock "clk_i" to source memory is 2.654 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'
            Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.368 ns; Loc. = CLKCTRL_G3; Fanout = 195; COMB Node = 'clk_i~clkctrl'
            Info: 3: + IC(0.760 ns) + CELL(0.526 ns) = 2.654 ns; Loc. = M512_X24_Y8; Fanout = 16; MEM Node = 'altsyncram:ram_rtl_0|altsyncram_uv61:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.500 ns ( 56.52 % )
            Info: Total interconnect delay = 1.154 ns ( 43.48 % )
    Info: + Micro clock to output delay of source is 0.161 ns
    Info: + Micro setup delay of destination is 0.104 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "resultado[15]" (data pin = "extrapolar_i", clock pin = "clk_i") is 12.402 ns
    Info: + Longest pin to register delay is 15.128 ns
        Info: 1: + IC(0.000 ns) + CELL(0.920 ns) = 0.920 ns; Loc. = PIN_B9; Fanout = 96; PIN Node = 'extrapolar_i'
        Info: 2: + IC(6.261 ns) + CELL(0.435 ns) = 7.616 ns; Loc. = LCCOMB_X23_Y5_N24; Fanout = 2; COMB Node = 'fx~22'
        Info: 3: + IC(0.675 ns) + CELL(0.403 ns) = 8.694 ns; Loc. = LCCOMB_X23_Y8_N28; Fanout = 2; COMB Node = 'Add2~34'
        Info: 4: + IC(0.000 ns) + CELL(0.144 ns) = 8.838 ns; Loc. = LCCOMB_X23_Y8_N30; Fanout = 6; COMB Node = 'Add2~37'
        Info: 5: + IC(0.671 ns) + CELL(0.426 ns) = 9.935 ns; Loc. = LCCOMB_X22_Y7_N0; Fanout = 7; COMB Node = 'Add3~33'
        Info: 6: + IC(0.674 ns) + CELL(0.570 ns) = 11.179 ns; Loc. = LCCOMB_X22_Y6_N30; Fanout = 2; COMB Node = 'Add4~38'
        Info: 7: + IC(0.000 ns) + CELL(0.041 ns) = 11.220 ns; Loc. = LCCOMB_X22_Y5_N0; Fanout = 2; COMB Node = 'Add4~42'
        Info: 8: + IC(0.000 ns) + CELL(0.041 ns) = 11.261 ns; Loc. = LCCOMB_X22_Y5_N2; Fanout = 2; COMB Node = 'Add4~46'
        Info: 9: + IC(0.000 ns) + CELL(0.041 ns) = 11.302 ns; Loc. = LCCOMB_X22_Y5_N4; Fanout = 2; COMB Node = 'Add4~50'
        Info: 10: + IC(0.000 ns) + CELL(0.144 ns) = 11.446 ns; Loc. = LCCOMB_X22_Y5_N6; Fanout = 7; COMB Node = 'Add4~53'
        Info: 11: + IC(0.677 ns) + CELL(0.502 ns) = 12.625 ns; Loc. = LCCOMB_X25_Y5_N6; Fanout = 2; COMB Node = 'Add8~46'
        Info: 12: + IC(0.000 ns) + CELL(0.041 ns) = 12.666 ns; Loc. = LCCOMB_X25_Y5_N8; Fanout = 2; COMB Node = 'Add8~50'
        Info: 13: + IC(0.000 ns) + CELL(0.041 ns) = 12.707 ns; Loc. = LCCOMB_X25_Y5_N10; Fanout = 2; COMB Node = 'Add8~54'
        Info: 14: + IC(0.000 ns) + CELL(0.041 ns) = 12.748 ns; Loc. = LCCOMB_X25_Y5_N12; Fanout = 1; COMB Node = 'Add8~58'
        Info: 15: + IC(0.000 ns) + CELL(0.144 ns) = 12.892 ns; Loc. = LCCOMB_X25_Y5_N14; Fanout = 1; COMB Node = 'Add8~61'
        Info: 16: + IC(0.553 ns) + CELL(0.426 ns) = 13.871 ns; Loc. = LCCOMB_X26_Y5_N30; Fanout = 2; COMB Node = 'Add9~61'
        Info: 17: + IC(0.902 ns) + CELL(0.355 ns) = 15.128 ns; Loc. = LCFF_X23_Y7_N3; Fanout = 4; REG Node = 'resultado[15]'
        Info: Total cell delay = 4.715 ns ( 31.17 % )
        Info: Total interconnect delay = 10.413 ns ( 68.83 % )
    Info: + Micro setup delay of destination is 0.104 ns
    Info: - Shortest clock path from clock "clk_i" to destination register is 2.830 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'
        Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.368 ns; Loc. = CLKCTRL_G3; Fanout = 195; COMB Node = 'clk_i~clkctrl'
        Info: 3: + IC(0.752 ns) + CELL(0.710 ns) = 2.830 ns; Loc. = LCFF_X23_Y7_N3; Fanout = 4; REG Node = 'resultado[15]'
        Info: Total cell delay = 1.684 ns ( 59.51 % )
        Info: Total interconnect delay = 1.146 ns ( 40.49 % )
Info: tco from clock "clk_i" to destination pin "fxx3_o[14]" through register "fxx3_o[14]~reg0" is 8.310 ns
    Info: + Longest clock path from clock "clk_i" to source register is 2.842 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'
        Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.368 ns; Loc. = CLKCTRL_G3; Fanout = 195; COMB Node = 'clk_i~clkctrl'
        Info: 3: + IC(0.764 ns) + CELL(0.710 ns) = 2.842 ns; Loc. = LCFF_X22_Y5_N13; Fanout = 1; REG Node = 'fxx3_o[14]~reg0'
        Info: Total cell delay = 1.684 ns ( 59.25 % )
        Info: Total interconnect delay = 1.158 ns ( 40.75 % )
    Info: + Micro clock to output delay of source is 0.109 ns
    Info: + Longest register to pin delay is 5.359 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y5_N13; Fanout = 1; REG Node = 'fxx3_o[14]~reg0'
        Info: 2: + IC(2.924 ns) + CELL(2.435 ns) = 5.359 ns; Loc. = PIN_J5; Fanout = 0; PIN Node = 'fxx3_o[14]'
        Info: Total cell delay = 2.435 ns ( 45.44 % )
        Info: Total interconnect delay = 2.924 ns ( 54.56 % )
Info: th for register "resultado[15]" (data pin = "rst_i", clock pin = "clk_i") is -1.094 ns
    Info: + Longest clock path from clock "clk_i" to destination register is 2.830 ns
        Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_i'
        Info: 2: + IC(0.394 ns) + CELL(0.000 ns) = 1.368 ns; Loc. = CLKCTRL_G3; Fanout = 195; COMB Node = 'clk_i~clkctrl'
        Info: 3: + IC(0.752 ns) + CELL(0.710 ns) = 2.830 ns; Loc. = LCFF_X23_Y7_N3; Fanout = 4; REG Node = 'resultado[15]'
        Info: Total cell delay = 1.684 ns ( 59.51 % )
        Info: Total interconnect delay = 1.146 ns ( 40.49 % )
    Info: + Micro hold delay of destination is 0.172 ns
    Info: - Shortest pin to register delay is 4.096 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_M21; Fanout = 98; PIN Node = 'rst_i'
        Info: 2: + IC(2.254 ns) + CELL(0.858 ns) = 4.096 ns; Loc. = LCFF_X23_Y7_N3; Fanout = 4; REG Node = 'resultado[15]'
        Info: Total cell delay = 1.842 ns ( 44.97 % )
        Info: Total interconnect delay = 2.254 ns ( 55.03 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 153 megabytes
    Info: Processing ended: Tue Aug 14 00:28:18 2012
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


