## ðŸ“Š Project Status (On haitus)

This repository implements a custom Verilog-based GNN accelerator based on RISC-V ISA.
Development is ongoing and tracked at a module and feature level. Progress is tracked using GitHub Milestones. High-level status is summarized below.

### Overall Progress
- [x] High-level architecture definition
- [x] Instruction set specification
- [ ] Compute core (MAC array)
- [ ] Memory subsystem
- [ ] DMA / data movement engine
- [ ] Control & scheduler
- [ ] Verification (testbenches)
- [ ] FPGA prototype
- [ ] Documentation & examples
