LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

ENTITY Recepteur IS
	port (
		i_clock		: IN STD_LOGIC;
		i_reset		: IN STD_LOGIC;
		i_données	: IN STD_LOGIC_VECTOR (7 downto 0); -- à changer
		o_sortie		: OUT STD_LOGIC
	);
END UART;

ARCHITECTURE basic OF Recepteur IS

	COMPONENT 
		PORT(
			i_resetBar	: IN	STD_LOGIC;
			i_d		: IN	STD_LOGIC;
			i_enable	: IN	STD_LOGIC;
			i_clock		: IN	STD_LOGIC;
			o_q, o_qBar	: OUT	STD_LOGIC);
	END COMPONENT;