<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="clock_generator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="clock_generator.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="clock_generator.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="clock_generator.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clock_generator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="clock_generator.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clock_generator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clock_generator.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clock_generator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="clock_generator.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clock_generator.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="clock_generator.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="clock_generator.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="clock_generator.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clock_generator.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="clock_generator.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clock_generator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clock_generator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="clock_generator.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="clock_generator.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="clock_generator.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="clock_generator.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="clock_generator.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clock_generator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clock_generator_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="clock_generator_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clock_generator_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clock_generator_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clock_generator_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="clock_generator_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_generator_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_generator_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="clock_generator_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="clock_generator_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_generator_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clock_generator_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="clock_generator_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clock_generator_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clock_generator_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="clock_generator_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="clock_generator_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clock_generator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1603484444" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1603484444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603776565" xil_pn:in_ck="3405702701276476193" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1603776565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock_generator.v"/>
      <outfile xil_pn:name="clock_generator_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1603484444" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-219592327330727426" xil_pn:start_ts="1603484444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603484444" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5630485191612959306" xil_pn:start_ts="1603484444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603484444" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3144935002324220995" xil_pn:start_ts="1603484444">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603776565" xil_pn:in_ck="3405702701276476193" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1603776565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock_generator.v"/>
      <outfile xil_pn:name="clock_generator_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1603776570" xil_pn:in_ck="3405702701276476193" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1193227249221587896" xil_pn:start_ts="1603776565">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clock_generator_tb_beh.prj"/>
      <outfile xil_pn:name="clock_generator_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1603897718" xil_pn:in_ck="686414368813538582" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2179371557134860507" xil_pn:start_ts="1603897718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="clock_generator_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1603482969" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1603482969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603482969" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6807033815554579135" xil_pn:start_ts="1603482969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603482969" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3144935002324220995" xil_pn:start_ts="1603482969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603482969" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1603482969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603482969" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8385642058212081271" xil_pn:start_ts="1603482969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603482969" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057739476154" xil_pn:start_ts="1603482969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603482969" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-985191475598485753" xil_pn:start_ts="1603482969">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603774438" xil_pn:in_ck="5640932937736450646" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-497833188429520739" xil_pn:start_ts="1603774428">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="clock_generator.lso"/>
      <outfile xil_pn:name="clock_generator.ngc"/>
      <outfile xil_pn:name="clock_generator.ngr"/>
      <outfile xil_pn:name="clock_generator.prj"/>
      <outfile xil_pn:name="clock_generator.stx"/>
      <outfile xil_pn:name="clock_generator.syr"/>
      <outfile xil_pn:name="clock_generator.xst"/>
      <outfile xil_pn:name="clock_generator_tb_beh.prj"/>
      <outfile xil_pn:name="clock_generator_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1603486095" xil_pn:in_ck="210192649714067646" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5491487540470736204" xil_pn:start_ts="1603486095">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1603774485" xil_pn:in_ck="153818760495075638" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7633176851190013733" xil_pn:start_ts="1603774479">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="clock_generator.bld"/>
      <outfile xil_pn:name="clock_generator.ngd"/>
      <outfile xil_pn:name="clock_generator_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1603774490" xil_pn:in_ck="-5561038632506048617" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6068476255904139836" xil_pn:start_ts="1603774485">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="clock_generator.pcf"/>
      <outfile xil_pn:name="clock_generator_map.map"/>
      <outfile xil_pn:name="clock_generator_map.mrp"/>
      <outfile xil_pn:name="clock_generator_map.ncd"/>
      <outfile xil_pn:name="clock_generator_map.ngm"/>
      <outfile xil_pn:name="clock_generator_map.xrpt"/>
      <outfile xil_pn:name="clock_generator_summary.xml"/>
      <outfile xil_pn:name="clock_generator_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1603774499" xil_pn:in_ck="-9023258326464015856" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3333849164707216606" xil_pn:start_ts="1603774490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="clock_generator.ncd"/>
      <outfile xil_pn:name="clock_generator.pad"/>
      <outfile xil_pn:name="clock_generator.par"/>
      <outfile xil_pn:name="clock_generator.ptwx"/>
      <outfile xil_pn:name="clock_generator.unroutes"/>
      <outfile xil_pn:name="clock_generator.xpi"/>
      <outfile xil_pn:name="clock_generator_pad.csv"/>
      <outfile xil_pn:name="clock_generator_pad.txt"/>
      <outfile xil_pn:name="clock_generator_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1603774582" xil_pn:in_ck="210192649714060021" xil_pn:name="TRANEXT_bitFile_spartan3" xil_pn:prop_ck="-2672950586390118423" xil_pn:start_ts="1603774576">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="clock_generator.bgn"/>
      <outfile xil_pn:name="clock_generator.bit"/>
      <outfile xil_pn:name="clock_generator.drc"/>
      <outfile xil_pn:name="clock_generator.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1603774499" xil_pn:in_ck="-7516369778449263213" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1603774495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="clock_generator.twr"/>
      <outfile xil_pn:name="clock_generator.twx"/>
    </transform>
  </transforms>

</generated_project>
