INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/DR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DR
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/InstructionRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/Mcpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mcpu
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/Multiplexer_21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_21
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/Multiplexer_31.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer_31
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/OutputFunc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputFunc
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/PCGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/datamemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamemory
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sources_1/imports/Ccpu/signZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/cpu_homework/Mcpu/Mcpu.srcs/sim_1/new/Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestCPU
