<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>FIC_0_PERIPHERALS</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./FIC_0_PERIPHERALS.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./FIC_0_PERIPHERALS_DRC.xml</name><userFileType>log</userFileType></file><file fileid="2"><name>./FIC_0_PERIPHERALS_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="3"><name>./FIC_0_PERIPHERALS.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module module_class="ComponentModule" name="FIC0_INITIATOR::work" state="GOOD" type="1"/><module file="hdl/Core_Poly.v" id_library="Private" id_name="Core_Poly" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="Core_Poly" state="GOOD" type="4"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>AXI4mmaster0</name><busType library="AMBA4" name="AXI4" vendor="AMBA" version="r0p0_0"/><mirroredMaster/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>AXI4mmaster0_MASTER0_AWID</componentSignalName><busSignalName>AWID</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_AWADDR</componentSignalName><busSignalName>AWADDR</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_AWLEN</componentSignalName><busSignalName>AWLEN</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_AWSIZE</componentSignalName><busSignalName>AWSIZE</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_AWBURST</componentSignalName><busSignalName>AWBURST</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_AWLOCK</componentSignalName><busSignalName>AWLOCK</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_AWCACHE</componentSignalName><busSignalName>AWCACHE</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_AWPROT</componentSignalName><busSignalName>AWPROT</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_AWQOS</componentSignalName><busSignalName>AWQOS</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_AWREGION</componentSignalName><busSignalName>AWREGION</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_AWVALID</componentSignalName><busSignalName>AWVALID</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_AWREADY</componentSignalName><busSignalName>AWREADY</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_WDATA</componentSignalName><busSignalName>WDATA</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_WSTRB</componentSignalName><busSignalName>WSTRB</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_WLAST</componentSignalName><busSignalName>WLAST</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_WVALID</componentSignalName><busSignalName>WVALID</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_WREADY</componentSignalName><busSignalName>WREADY</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_BID</componentSignalName><busSignalName>BID</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_BRESP</componentSignalName><busSignalName>BRESP</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_BVALID</componentSignalName><busSignalName>BVALID</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_BREADY</componentSignalName><busSignalName>BREADY</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_ARID</componentSignalName><busSignalName>ARID</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_ARADDR</componentSignalName><busSignalName>ARADDR</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_ARLEN</componentSignalName><busSignalName>ARLEN</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_ARSIZE</componentSignalName><busSignalName>ARSIZE</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_ARBURST</componentSignalName><busSignalName>ARBURST</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_ARLOCK</componentSignalName><busSignalName>ARLOCK</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_ARCACHE</componentSignalName><busSignalName>ARCACHE</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_ARPROT</componentSignalName><busSignalName>ARPROT</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_ARQOS</componentSignalName><busSignalName>ARQOS</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_ARREGION</componentSignalName><busSignalName>ARREGION</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_ARVALID</componentSignalName><busSignalName>ARVALID</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_ARREADY</componentSignalName><busSignalName>ARREADY</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_RID</componentSignalName><busSignalName>RID</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_RDATA</componentSignalName><busSignalName>RDATA</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_RRESP</componentSignalName><busSignalName>RRESP</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_RLAST</componentSignalName><busSignalName>RLAST</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_RVALID</componentSignalName><busSignalName>RVALID</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_RREADY</componentSignalName><busSignalName>RREADY</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_AWUSER</componentSignalName><busSignalName>AWUSER</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_WUSER</componentSignalName><busSignalName>WUSER</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_BUSER</componentSignalName><busSignalName>BUSER</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_ARUSER</componentSignalName><busSignalName>ARUSER</busSignalName></signal><signal><componentSignalName>AXI4mmaster0_MASTER0_RUSER</componentSignalName><busSignalName>RUSER</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>ACLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ARESETN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>core_poly_irq</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_AWVALID</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_AWREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_WLAST</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_WVALID</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_WREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_BVALID</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_BREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_ARVALID</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_ARREADY</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_RLAST</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_RVALID</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_RREADY</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_AWID</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_AWADDR</name><direction>in</direction><left>37</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_AWLEN</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_AWSIZE</name><direction>in</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_AWBURST</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_AWLOCK</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_AWCACHE</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_AWPROT</name><direction>in</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_AWQOS</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_AWREGION</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_WDATA</name><direction>in</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_WSTRB</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_BID</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_BRESP</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_ARID</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_ARADDR</name><direction>in</direction><left>37</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_ARLEN</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_ARSIZE</name><direction>in</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_ARBURST</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_ARLOCK</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_ARCACHE</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_ARPROT</name><direction>in</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_ARQOS</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_ARREGION</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_RID</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_RDATA</name><direction>out</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_RRESP</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_AWUSER</name><direction>in</direction><left>0</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_WUSER</name><direction>in</direction><left>0</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_BUSER</name><direction>out</direction><left>0</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_ARUSER</name><direction>in</direction><left>0</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4mmaster0_MASTER0_RUSER</name><direction>out</direction><left>0</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>