Csrcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/std" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/synopsys" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now INFO: VHDL library search path for library "std" is now "C:/Xilinx/VivINFO: VHDL library search path for library "unisim"INFO: VHDL library search path for library "synopsys" is now "C:/Xilinx/VivaINFO: VHDL library search path for library "vl" is now INFO: VHDL library search path for library "ieee" is now "C:/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/ieee" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "-- Analyzing VHDL file "C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist4120754763669457362.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Normalizer_ZO_6_6_7_comb_uid6' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'normalizer_zo_6_6_7_comb_uid6' (VHDL-9006)
INFO: analyzing entity 'Posit2PIF_8_0_comb_uid4' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'posit2pif_8_0_comb_uid4' (VHDL-9006)
INFO: analyzing entity 'Normalizer_ZO_6_6_7_comb_uid10' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'normalizer_zo_6_6_7_comb_uid10' (VHDL-9006)
INFO: analyzing entity 'Posit2PIF_8_0_comb_uid8' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'posit2pif_8_0_comb_uid8' (VHDL-9006)
INFO: analyzing entity 'RightShifterSticky9_by_max_9_comb_uid14' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'rightshiftersticky9_by_max_9_comb_uid14' (VHDL-9006)
INFO: analyzing entity 'Normalizer_ZO_11_11_15_comb_uid16' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'normalizer_zo_11_11_15_comb_uid16' (VHDL-9006)
INFO: analyzing entity 'PIFAdd_5_5_comb_uid12' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'pifadd_5_5_comb_uid12' (VHDL-9006)
INFO: analyzing entity 'RightShifterSticky8_by_max_8_comb_uid20' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'rightshiftersticky8_by_max_8_comb_uid20' (VHDL-9006)
INFO: analyzing entity 'PIF2Posit_8_0_comb_uid18' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'pif2posit_8_0_comb_uid18' (VHDL-9006)
INFO: analyzing entity 'MyPositAdder' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'mypositadder' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/Posit8es0_Mult/Posit2PIF.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Normalizer_ZO_6_6_7_comb_uid4' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'normalizer_zo_6_6_7_comb_uid4' (VHDL-9006)
INFO: analyzing entity 'Posit2PIF_8_0' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'posit2pif_8_0' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/OneDrive/Desktop/Magistrale/Tesi/TestingDPU_Posit/PositToFixConv.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'Posit8ToFix' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'posit8tofix' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist2483448121917319122.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'LZOCShifter_6_to_6_counting_8_F0_uid6' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'lzocshifter_6_to_6_counting_8_f0_uid6' (VHDL-9006)
INFO: analyzing entity 'PositDecoder_8_0_F0_uid4' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'positdecoder_8_0_f0_uid4' (VHDL-9006)
INFO: analyzing entity 'LZOCShifter_6_to_6_counting_8_F0_uid10' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'lzocshifter_6_to_6_counting_8_f0_uid10' (VHDL-9006)
INFO: analyzing entity 'PositDecoder_8_0_F0_uid8' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'positdecoder_8_0_f0_uid8' (VHDL-9006)
INFO: analyzing entity 'RightShifterSticky13_by_max_7_F0_uid12' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'rightshiftersticky13_by_max_7_f0_uid12' (VHDL-9006)
INFO: analyzing entity 'PositMult_8_0_F0_uid2' (VHDL-1012)
INFO: analyzing architecture 'arch' of entity 'positmult_8_0_f0_uid2' (VHDL-9006)
-- Analyzing VHDL file "C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'DotProductUnitPosit' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'dotproductunitposit' (VHDL-9006)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(29): ERROR: 'long' is not declared (VHDL-1241)
C:/Users/giovi/AppData/-- Analyzing VHDL file "C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'DotProductUnitPosit' (VHDL-1012)
INFO: analyzing architecture 'Behavioral' of entity 'dotproductunitposit' (VHDL-9006)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(29): ERROR: 'long' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(29): ERROR: found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" (VHDL-1052)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(30): ERROR: 'long' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(30): ERROR: found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" (VHDL-1052)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(31): ERROR: 'long' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(31): ERROR: found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" (VHDL-1052)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(32): ERROR: 'long' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(32): ERROR: found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" (VHDL-1052)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(54): ERROR: 'x0' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(54): ERROR: 'y0' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(54): ERROR: formal port/generic <a> is not declared in <positmult_8_0_f0_uid2> (VHDL-9014)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(57): ERROR: 'x1' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(57): ERROR: 'y1' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(57): ERROR: formal port/generic <a> is not declared in <positmult_8_0_f0_uid2> (VHDL-9014)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(60): ERROR: 'x2' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(60): ERROR: 'y2' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(60): ERROR: formal port/generic <a> is not declared in <positmult_8_0_f0_uid2> (VHDL-9014)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(63): ERROR: 'x3' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(63): ERROR: 'y3' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(63): ERROR: formal port/generic <a> is not declared in <positmult_8_0_f0_uid2> (VHDL-9014)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(66): ERROR: 'x0' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(66): ERROR: 'y0' is not declared (VHDL-1241)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(66): ERROR: formal port/generic <a> is not declared in <mypositadder> (VHDL-9014)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(69): WARNING: syntax error near ')' (VHDL-1261)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(68): ERROR: formal port 'x' has no actual or default value (VHDL-1768)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(43): INFO: 'x' is declared here
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(44): INFO: 'y' is declared here
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(72): WARNING: syntax error near ')' (VHDL-1261)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(71): ERROR: formal port 'x' has no actual or default value (VHDL-1768)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(43): INFO: 'x' is declared here
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(44): INFO: 'y' is declared here
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist1450136srcscan exits with return value 0
tax error near ')' (VHDL-1261)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(74): ERROR: formal port 'x' has no actual or default value (VHDL-1768)
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(43): INFO: 'x' is declared here
C:/Users/giovi/AppData/Local/Temp/VivadoEditorAssist14501368886643448693.tmp(44): INFO: 'y' is declared here
srcscan exits with return value 0
