{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621209457691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621209457703 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 00:57:37 2021 " "Processing started: Mon May 17 00:57:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621209457703 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209457703 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProject -c MiniProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209457703 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621209458356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621209458356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/title_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/title_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 title_rom " "Found entity 1: title_rom" {  } { { "sprites/title_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/title_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/score_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/score_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_rom " "Found entity 1: score_rom" {  } { { "sprites/score_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/score_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pipe_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pipe_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_rom " "Found entity 1: pipe_rom" {  } { { "sprites/pipe_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pipe_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/pause_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/pause_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 pause_rom " "Found entity 1: pause_rom" {  } { { "sprites/pause_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/pause_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/numbers_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/numbers_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 numbers_rom " "Found entity 1: numbers_rom" {  } { { "sprites/numbers_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/numbers_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/medals_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/medals_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 medals_rom " "Found entity 1: medals_rom" {  } { { "sprites/medals_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/medals_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/game_over_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/game_over_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_over_rom " "Found entity 1: game_over_rom" {  } { { "sprites/game_over_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/game_over_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/floor_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/floor_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_rom " "Found entity 1: floor_rom" {  } { { "sprites/floor_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/floor_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_3_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_3_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_3_rom " "Found entity 1: flap_3_rom" {  } { { "sprites/flap_3_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_3_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_2_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_2_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_2_rom " "Found entity 1: flap_2_rom" {  } { { "sprites/flap_2_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_2_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/flap_1_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/flap_1_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 flap_1_rom " "Found entity 1: flap_1_rom" {  } { { "sprites/flap_1_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/flap_1_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprites/background_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file sprites/background_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 background_rom " "Found entity 1: background_rom" {  } { { "sprites/background_rom.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/sprites/background_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/vga_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467583 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clk_divider.v(10) " "Verilog HDL information at clk_divider.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1621209467586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "key_filter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/key_filter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_renderer.v 1 1 " "Found 1 design units, including 1 entities, in source file image_renderer.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_renderer " "Found entity 1: image_renderer" {  } { { "image_renderer.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/image_renderer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_input.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_input " "Found entity 1: keyboard_input" {  } { { "keyboard_input.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/keyboard_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird_physics.v 1 1 " "Found 1 design units, including 1 entities, in source file bird_physics.v" { { "Info" "ISGN_ENTITY_NAME" "1 bird_physics " "Found entity 1: bird_physics" {  } { { "bird_physics.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/bird_physics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467605 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE game_FSM.v(3) " "Verilog HDL Declaration information at game_FSM.v(3): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621209467609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file game_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 game_FSM " "Found entity 1: game_FSM" {  } { { "game_FSM.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/game_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "collision_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file collision_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "collision_detection.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/collision_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467615 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "rand pipes.v(12) " "Verilog HDL Declaration warning at pipes.v(12): \"rand\" is SystemVerilog-2005 keyword" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 12 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1621209467619 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"pipeX\" pipes.v(59) " "Verilog HDL syntax error at pipes.v(59) near text: \"pipeX\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 59 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621209467620 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting \"<=\", or \"=\" pipes.v(59) " "Verilog HDL syntax error at pipes.v(59) near text: \"+\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 59 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621209467620 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" pipes.v(59) " "Verilog HDL syntax error at pipes.v(59) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 59 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1621209467620 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "pipes pipes.v(1) " "Ignored design unit \"pipes\" at pipes.v(1) due to previous errors" {  } { { "pipes.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/pipes.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1621209467620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.v 0 0 " "Found 0 design units, including 0 entities, in source file pipes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_number_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file random_number_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_number_generator " "Found entity 1: random_number_generator" {  } { { "random_number_generator.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/random_number_generator.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467625 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA vga flappy_bird.v(52) " "Verilog HDL Declaration information at flappy_bird.v(52): object \"VGA\" differs only in case from object \"vga\" in the same scope" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621209467628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappy_bird.v 1 1 " "Found 1 design units, including 1 entities, in source file flappy_bird.v" { { "Info" "ISGN_ENTITY_NAME" "1 flappy_bird " "Found entity 1: flappy_bird" {  } { { "flappy_bird.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/flappy_bird.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file score_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 score_counter " "Found entity 1: score_counter" {  } { { "score_counter.v" "" { Text "C:/Users/James/Workspace/ELEC5566M-MiniProject/score_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621209467635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 0 0 " "Found 0 design units, including 0 entities, in source file bin2bcd.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467638 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg " "Generated suppressed messages file C:/Users/James/Workspace/ELEC5566M-MiniProject/output_files/MiniProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467674 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621209467720 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 17 00:57:47 2021 " "Processing ended: Mon May 17 00:57:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621209467720 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621209467720 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621209467720 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209467720 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621209468315 ""}
