// Create 8 D flip-flops with active high asynchronous reset. All DFFs should be triggered by the positive edge of clk.

/*
BELOW IS AN INCORRECT SOLUTION BECAUSE ITS STILL A SYNCHRONOUS ONE
module top_module (
    input clk,
    input areset,   // active high asynchronous reset
    input [7:0] d,
    output [7:0] q
);

    always @(posedge clk) begin
        if(areset) begin
        	q <= 8'h00;
        end
        else begin
    		q <= d;
        end
    end
endmodule

*/

// SOLUTION
module top_module (
    input wire clk,
    input wire areset,   // active high asynchronous reset
    input wire [7:0] d,
    output reg [7:0] q   // Must be 'reg'
);

    // Trigger on either the rising edge of the clock OR the rising edge of reset
    always @(posedge clk or posedge areset) begin
        if (areset) begin
            q <= 8'h00;  
        end else begin
            q <= d;      
        end
    end

endmodule