// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_top_HH_
#define _cnn_top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_top_mul_mul_1bkb.h"
#include "cnn_top_mac_muladcud.h"
#include "cnn_top_control_s_axi.h"
#include "cnn_top_gmem_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_DATA_WIDTH = 32,
         unsigned int C_M_AXI_GMEM_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct cnn_top : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem_AWVALID;
    sc_in< sc_logic > m_axi_gmem_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_AWID;
    sc_out< sc_lv<8> > m_axi_gmem_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_AWUSER_WIDTH> > m_axi_gmem_AWUSER;
    sc_out< sc_logic > m_axi_gmem_WVALID;
    sc_in< sc_logic > m_axi_gmem_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM_DATA_WIDTH/8> > m_axi_gmem_WSTRB;
    sc_out< sc_logic > m_axi_gmem_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_WID;
    sc_out< sc_uint<C_M_AXI_GMEM_WUSER_WIDTH> > m_axi_gmem_WUSER;
    sc_out< sc_logic > m_axi_gmem_ARVALID;
    sc_in< sc_logic > m_axi_gmem_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM_ADDR_WIDTH> > m_axi_gmem_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_ARID;
    sc_out< sc_lv<8> > m_axi_gmem_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM_ARUSER_WIDTH> > m_axi_gmem_ARUSER;
    sc_in< sc_logic > m_axi_gmem_RVALID;
    sc_out< sc_logic > m_axi_gmem_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM_DATA_WIDTH> > m_axi_gmem_RDATA;
    sc_in< sc_logic > m_axi_gmem_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_RID;
    sc_in< sc_uint<C_M_AXI_GMEM_RUSER_WIDTH> > m_axi_gmem_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem_RRESP;
    sc_in< sc_logic > m_axi_gmem_BVALID;
    sc_out< sc_logic > m_axi_gmem_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM_ID_WIDTH> > m_axi_gmem_BID;
    sc_in< sc_uint<C_M_AXI_GMEM_BUSER_WIDTH> > m_axi_gmem_BUSER;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<2> > ap_var_for_const7;


    // Module declarations
    cnn_top(sc_module_name name);
    SC_HAS_PROCESS(cnn_top);

    ~cnn_top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_top_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* cnn_top_control_s_axi_U;
    cnn_top_gmem_m_axi<0,16,32,5,16,16,16,16,C_M_AXI_GMEM_ID_WIDTH,C_M_AXI_GMEM_ADDR_WIDTH,C_M_AXI_GMEM_DATA_WIDTH,C_M_AXI_GMEM_AWUSER_WIDTH,C_M_AXI_GMEM_ARUSER_WIDTH,C_M_AXI_GMEM_WUSER_WIDTH,C_M_AXI_GMEM_RUSER_WIDTH,C_M_AXI_GMEM_BUSER_WIDTH,C_M_AXI_GMEM_USER_VALUE,C_M_AXI_GMEM_PROT_VALUE,C_M_AXI_GMEM_CACHE_VALUE>* cnn_top_gmem_m_axi_U;
    cnn_top_mul_mul_1bkb<1,1,16,16,16>* cnn_top_mul_mul_1bkb_U1;
    cnn_top_mac_muladcud<1,1,16,16,16,16>* cnn_top_mac_muladcud_U2;
    cnn_top_mul_mul_1bkb<1,1,16,16,16>* cnn_top_mul_mul_1bkb_U3;
    cnn_top_mac_muladcud<1,1,16,16,16,16>* cnn_top_mac_muladcud_U4;
    cnn_top_mul_mul_1bkb<1,1,16,16,16>* cnn_top_mul_mul_1bkb_U5;
    cnn_top_mac_muladcud<1,1,16,16,16,16>* cnn_top_mac_muladcud_U6;
    cnn_top_mul_mul_1bkb<1,1,16,16,16>* cnn_top_mul_mul_1bkb_U7;
    cnn_top_mac_muladcud<1,1,16,16,16,16>* cnn_top_mac_muladcud_U8;
    cnn_top_mac_muladcud<1,1,16,16,16,16>* cnn_top_mac_muladcud_U9;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > input_V;
    sc_signal< sc_lv<32> > output_V;
    sc_signal< sc_lv<32> > kernel_V;
    sc_signal< sc_logic > gmem_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1099;
    sc_signal< sc_logic > gmem_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage17;
    sc_signal< bool > ap_block_pp0_stage17;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1099_pp0_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage16;
    sc_signal< bool > ap_block_pp0_stage16;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_logic > gmem_blk_n_AW;
    sc_signal< sc_logic > gmem_blk_n_W;
    sc_signal< sc_logic > gmem_blk_n_B;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > gmem_AWVALID;
    sc_signal< sc_logic > gmem_AWREADY;
    sc_signal< sc_logic > gmem_WVALID;
    sc_signal< sc_logic > gmem_WREADY;
    sc_signal< sc_lv<16> > gmem_WDATA;
    sc_signal< sc_logic > gmem_ARVALID;
    sc_signal< sc_logic > gmem_ARREADY;
    sc_signal< sc_lv<32> > gmem_ARADDR;
    sc_signal< sc_logic > gmem_RVALID;
    sc_signal< sc_logic > gmem_RREADY;
    sc_signal< sc_lv<16> > gmem_RDATA;
    sc_signal< sc_logic > gmem_RLAST;
    sc_signal< sc_lv<1> > gmem_RID;
    sc_signal< sc_lv<1> > gmem_RUSER;
    sc_signal< sc_lv<2> > gmem_RRESP;
    sc_signal< sc_logic > gmem_BVALID;
    sc_signal< sc_logic > gmem_BREADY;
    sc_signal< sc_lv<2> > gmem_BRESP;
    sc_signal< sc_lv<1> > gmem_BID;
    sc_signal< sc_lv<1> > gmem_BUSER;
    sc_signal< sc_lv<10> > indvar_flatten_reg_370;
    sc_signal< sc_lv<5> > i_reg_381;
    sc_signal< sc_lv<5> > j_reg_392;
    sc_signal< sc_lv<32> > gmem_addr_reg_1023;
    sc_signal< sc_lv<64> > tmp_5_fu_437_p1;
    sc_signal< sc_lv<64> > tmp_5_reg_1029;
    sc_signal< sc_lv<64> > tmp_6_fu_451_p1;
    sc_signal< sc_lv<64> > tmp_6_reg_1034;
    sc_signal< sc_lv<32> > tmp_6_cast_fu_455_p1;
    sc_signal< sc_lv<32> > tmp_6_cast_reg_1044;
    sc_signal< sc_lv<32> > gmem_addr_1_reg_1051;
    sc_signal< sc_lv<32> > gmem_addr_2_reg_1057;
    sc_signal< sc_lv<32> > gmem_addr_3_reg_1063;
    sc_signal< sc_lv<32> > gmem_addr_4_reg_1069;
    sc_signal< sc_lv<32> > gmem_addr_5_reg_1075;
    sc_signal< sc_lv<32> > gmem_addr_6_reg_1081;
    sc_signal< sc_lv<32> > gmem_addr_7_reg_1087;
    sc_signal< sc_lv<32> > gmem_addr_8_reg_1093;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_587_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_ARREADY;
    sc_signal< bool > ap_block_state20_io;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<10> > indvar_flatten_next_fu_593_p2;
    sc_signal< sc_lv<10> > indvar_flatten_next_reg_1103;
    sc_signal< sc_lv<5> > j_mid2_fu_605_p3;
    sc_signal< sc_lv<5> > j_mid2_reg_1108;
    sc_signal< sc_lv<5> > tmp_mid2_v_fu_619_p3;
    sc_signal< sc_lv<5> > tmp_mid2_v_reg_1117;
    sc_signal< sc_lv<5> > p_v_fu_633_p3;
    sc_signal< sc_lv<5> > p_v_reg_1126;
    sc_signal< sc_lv<5> > tmp_6_2_mid2_v_fu_649_p2;
    sc_signal< sc_lv<5> > tmp_6_2_mid2_v_reg_1133;
    sc_signal< sc_lv<32> > gmem_addr_9_reg_1140;
    sc_signal< sc_lv<32> > gmem_addr_12_reg_1146;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state3_io;
    sc_signal< bool > ap_block_state21_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<32> > gmem_addr_12_reg_1146_pp0_iter1_reg;
    sc_signal< sc_lv<5> > j_1_fu_726_p2;
    sc_signal< sc_lv<5> > j_1_reg_1152;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_state22_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > gmem_addr_13_reg_1159;
    sc_signal< sc_lv<5> > tmp_9_0_2_fu_753_p2;
    sc_signal< sc_lv<5> > tmp_9_0_2_reg_1165;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state6_io;
    sc_signal< bool > ap_block_state24_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > gmem_addr_16_reg_1171;
    sc_signal< sc_lv<32> > gmem_addr_10_reg_1177;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state8_io;
    sc_signal< bool > ap_block_state26_pp0_stage6_iter1;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<32> > gmem_addr_14_reg_1183;
    sc_signal< sc_lv<32> > gmem_addr_17_reg_1189;
    sc_signal< sc_lv<16> > gmem_addr_9_read_reg_1195;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_state10_io;
    sc_signal< bool > ap_block_state28_pp0_stage8_iter1;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<16> > gmem_addr_read_reg_1200;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_state11_io;
    sc_signal< bool > ap_block_state29_pp0_stage9_iter1;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< sc_lv<16> > p_1_fu_976_p2;
    sc_signal< sc_lv<16> > p_1_reg_1205;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_state12_io;
    sc_signal< bool > ap_block_state30_pp0_stage10_iter1;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< sc_lv<16> > gmem_addr_13_read_reg_1210;
    sc_signal< sc_lv<16> > gmem_addr_1_read_reg_1215;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_state13_io;
    sc_signal< bool > ap_block_state31_pp0_stage11_iter1;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< sc_lv<32> > gmem_addr_11_reg_1220;
    sc_signal< bool > ap_block_state14_pp0_stage12_iter0;
    sc_signal< bool > ap_block_state14_io;
    sc_signal< bool > ap_block_state32_pp0_stage12_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_AWREADY;
    sc_signal< bool > ap_block_state32_io;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< sc_lv<16> > gmem_addr_16_read_reg_1226;
    sc_signal< sc_lv<16> > grp_fu_980_p3;
    sc_signal< sc_lv<16> > tmp5_reg_1231;
    sc_signal< sc_lv<15> > tmp_28_fu_868_p1;
    sc_signal< sc_lv<15> > tmp_28_reg_1236;
    sc_signal< sc_lv<16> > gmem_addr_2_read_reg_1241;
    sc_signal< bool > ap_block_state15_pp0_stage13_iter0;
    sc_signal< bool > ap_block_state15_io;
    sc_signal< bool > ap_block_state33_pp0_stage13_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_gmem_WREADY;
    sc_signal< bool > ap_block_state33_io;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< sc_lv<32> > gmem_addr_15_reg_1246;
    sc_signal< bool > ap_block_state16_pp0_stage14_iter0;
    sc_signal< bool > ap_block_state16_io;
    sc_signal< bool > ap_block_state34_pp0_stage14_iter1;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< sc_lv<32> > gmem_addr_18_reg_1252;
    sc_signal< sc_lv<16> > gmem_addr_10_read_reg_1258;
    sc_signal< sc_lv<16> > gmem_addr_3_read_reg_1263;
    sc_signal< bool > ap_block_state17_pp0_stage15_iter0;
    sc_signal< bool > ap_block_state17_io;
    sc_signal< bool > ap_block_state35_pp0_stage15_iter1;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_lv<16> > gmem_addr_14_read_reg_1268;
    sc_signal< bool > ap_block_state18_pp0_stage16_iter0;
    sc_signal< bool > ap_block_state18_io;
    sc_signal< bool > ap_block_state36_pp0_stage16_iter1;
    sc_signal< bool > ap_block_pp0_stage16_11001;
    sc_signal< sc_lv<16> > gmem_addr_4_read_reg_1273;
    sc_signal< bool > ap_block_state19_pp0_stage17_iter0;
    sc_signal< bool > ap_block_state19_io;
    sc_signal< bool > ap_block_state37_pp0_stage17_iter1;
    sc_signal< bool > ap_block_pp0_stage17_11001;
    sc_signal< sc_lv<16> > p_1_1_1_fu_986_p2;
    sc_signal< sc_lv<16> > p_1_1_1_reg_1278;
    sc_signal< sc_lv<16> > gmem_addr_17_read_reg_1283;
    sc_signal< sc_lv<16> > gmem_addr_5_read_reg_1288;
    sc_signal< sc_lv<16> > gmem_addr_11_read_reg_1293;
    sc_signal< sc_lv<16> > grp_fu_990_p3;
    sc_signal< sc_lv<16> > tmp9_reg_1298;
    sc_signal< sc_lv<15> > tmp_25_fu_921_p1;
    sc_signal< sc_lv<15> > tmp_25_reg_1303;
    sc_signal< sc_lv<16> > gmem_addr_6_read_reg_1308;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_state23_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<16> > gmem_addr_15_read_reg_1313;
    sc_signal< sc_lv<16> > gmem_addr_7_read_reg_1318;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state7_io;
    sc_signal< bool > ap_block_state25_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<16> > p_1_2_1_fu_996_p2;
    sc_signal< sc_lv<16> > p_1_2_1_reg_1323;
    sc_signal< sc_lv<16> > gmem_addr_18_read_reg_1328;
    sc_signal< sc_lv<16> > gmem_addr_8_read_reg_1333;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state9_io;
    sc_signal< bool > ap_block_state27_pp0_stage7_iter1;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< sc_lv<15> > tmp_26_fu_924_p1;
    sc_signal< sc_lv<15> > tmp_26_reg_1338;
    sc_signal< sc_lv<16> > tmp7_fu_927_p2;
    sc_signal< sc_lv<16> > tmp7_reg_1343;
    sc_signal< sc_lv<16> > p_1_2_2_fu_1007_p2;
    sc_signal< sc_lv<16> > p_1_2_2_reg_1348;
    sc_signal< sc_lv<16> > grp_fu_1011_p3;
    sc_signal< sc_lv<16> > tmp6_reg_1353;
    sc_signal< sc_lv<15> > tmp_15_fu_938_p2;
    sc_signal< sc_lv<15> > tmp_15_reg_1358;
    sc_signal< sc_lv<1> > tmp_29_reg_1363;
    sc_signal< sc_lv<15> > p_s_fu_965_p3;
    sc_signal< sc_lv<15> > p_s_reg_1368;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage17_subdone;
    sc_signal< sc_lv<10> > ap_phi_mux_indvar_flatten_phi_fu_374_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_i_phi_fu_385_p4;
    sc_signal< sc_lv<5> > ap_phi_mux_j_phi_fu_396_p4;
    sc_signal< sc_lv<64> > tmp_fu_413_p1;
    sc_signal< sc_lv<64> > kernel_V6_sum_cast_fu_465_p1;
    sc_signal< sc_lv<64> > kernel_V6_sum8_cast_fu_481_p1;
    sc_signal< sc_lv<64> > kernel_V6_sum9_cast_fu_497_p1;
    sc_signal< sc_lv<64> > kernel_V6_sum1_cast_fu_513_p1;
    sc_signal< sc_lv<64> > kernel_V6_sum2_cast_fu_529_p1;
    sc_signal< sc_lv<64> > kernel_V6_sum3_cast_fu_545_p1;
    sc_signal< sc_lv<64> > kernel_V6_sum4_cast_fu_561_p1;
    sc_signal< sc_lv<64> > kernel_V6_sum5_cast_fu_577_p1;
    sc_signal< sc_lv<64> > input_V2_sum_fu_667_p2;
    sc_signal< sc_lv<64> > output_V4_sum_fu_715_p2;
    sc_signal< sc_lv<64> > input_V2_sum3_fu_742_p2;
    sc_signal< sc_lv<64> > input_V2_sum6_fu_769_p2;
    sc_signal< sc_lv<64> > input_V2_sum1_fu_790_p2;
    sc_signal< sc_lv<64> > input_V2_sum4_fu_811_p2;
    sc_signal< sc_lv<64> > input_V2_sum7_fu_832_p2;
    sc_signal< sc_lv<64> > input_V2_sum2_cast_fu_858_p1;
    sc_signal< sc_lv<64> > input_V2_sum5_cast_fu_886_p1;
    sc_signal< sc_lv<64> > input_V2_sum8_cast_fu_911_p1;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_ARREADY;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< bool > ap_block_pp0_stage2_01001;
    sc_signal< bool > ap_block_pp0_stage3_01001;
    sc_signal< bool > ap_block_pp0_stage4_01001;
    sc_signal< bool > ap_block_pp0_stage5_01001;
    sc_signal< bool > ap_block_pp0_stage6_01001;
    sc_signal< bool > ap_block_pp0_stage7_01001;
    sc_signal< bool > ap_block_pp0_stage8_01001;
    sc_signal< bool > ap_block_pp0_stage9_01001;
    sc_signal< bool > ap_block_pp0_stage10_01001;
    sc_signal< bool > ap_block_pp0_stage11_01001;
    sc_signal< bool > ap_block_pp0_stage12_01001;
    sc_signal< bool > ap_block_pp0_stage13_01001;
    sc_signal< bool > ap_block_pp0_stage14_01001;
    sc_signal< bool > ap_block_pp0_stage15_01001;
    sc_signal< bool > ap_block_pp0_stage16_01001;
    sc_signal< bool > ap_block_pp0_stage17_01001;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_gmem_WREADY;
    sc_signal< sc_lv<31> > kernel_V5_fu_403_p4;
    sc_signal< sc_lv<31> > output_V3_fu_427_p4;
    sc_signal< sc_lv<31> > input_V1_fu_441_p4;
    sc_signal< sc_lv<32> > tmp_cast_fu_417_p1;
    sc_signal< sc_lv<32> > kernel_V6_sum_fu_459_p2;
    sc_signal< sc_lv<32> > kernel_V6_sum8_fu_475_p2;
    sc_signal< sc_lv<32> > kernel_V6_sum9_fu_491_p2;
    sc_signal< sc_lv<32> > kernel_V6_sum1_fu_507_p2;
    sc_signal< sc_lv<32> > kernel_V6_sum2_fu_523_p2;
    sc_signal< sc_lv<32> > kernel_V6_sum3_fu_539_p2;
    sc_signal< sc_lv<32> > kernel_V6_sum4_fu_555_p2;
    sc_signal< sc_lv<32> > kernel_V6_sum5_fu_571_p2;
    sc_signal< sc_lv<1> > exitcond_fu_599_p2;
    sc_signal< sc_lv<5> > i_s_fu_613_p2;
    sc_signal< sc_lv<5> > i_1_mid1_fu_627_p2;
    sc_signal< sc_lv<5> > tmp_6_2_mid2_v_v_cas_fu_641_p3;
    sc_signal< sc_lv<10> > tmp_7_fu_655_p3;
    sc_signal< sc_lv<64> > tmp_8_fu_663_p1;
    sc_signal< sc_lv<10> > tmp_2_fu_678_p3;
    sc_signal< sc_lv<6> > tmp_3_fu_689_p3;
    sc_signal< sc_lv<64> > p_shl_fu_685_p1;
    sc_signal< sc_lv<64> > p_shl7_fu_696_p1;
    sc_signal< sc_lv<64> > tmp_4_fu_700_p2;
    sc_signal< sc_lv<64> > tmp_s_fu_706_p1;
    sc_signal< sc_lv<64> > tmp_12_fu_709_p2;
    sc_signal< sc_lv<10> > tmp_13_fu_731_p3;
    sc_signal< sc_lv<64> > tmp_16_fu_738_p1;
    sc_signal< sc_lv<10> > tmp_20_fu_758_p3;
    sc_signal< sc_lv<64> > tmp_21_fu_765_p1;
    sc_signal< sc_lv<10> > tmp_9_fu_780_p3;
    sc_signal< sc_lv<64> > tmp_10_fu_786_p1;
    sc_signal< sc_lv<10> > tmp_17_fu_801_p3;
    sc_signal< sc_lv<64> > tmp_18_fu_807_p1;
    sc_signal< sc_lv<10> > tmp_22_fu_822_p3;
    sc_signal< sc_lv<64> > tmp_23_fu_828_p1;
    sc_signal< sc_lv<10> > tmp_11_fu_843_p3;
    sc_signal< sc_lv<32> > tmp_19_cast_fu_849_p1;
    sc_signal< sc_lv<32> > input_V2_sum2_fu_853_p2;
    sc_signal< sc_lv<10> > tmp_19_fu_871_p3;
    sc_signal< sc_lv<32> > tmp_24_cast_fu_877_p1;
    sc_signal< sc_lv<32> > input_V2_sum5_fu_881_p2;
    sc_signal< sc_lv<10> > tmp_24_fu_896_p3;
    sc_signal< sc_lv<32> > tmp_28_cast_fu_902_p1;
    sc_signal< sc_lv<32> > input_V2_sum8_fu_906_p2;
    sc_signal< sc_lv<16> > grp_fu_1000_p3;
    sc_signal< sc_lv<16> > grp_fu_1016_p3;
    sc_signal< sc_lv<15> > tmp_27_fu_931_p1;
    sc_signal< sc_lv<16> > tmp10_fu_934_p2;
    sc_signal< sc_lv<16> > sum_V_2_2_fu_943_p2;
    sc_signal< sc_lv<15> > tmp_14_fu_956_p2;
    sc_signal< sc_lv<15> > sum_V_2_2_cast_fu_960_p2;
    sc_signal< sc_logic > ap_CS_fsm_state39;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< bool > ap_block_pp0_stage16_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_1657;
    sc_signal< bool > ap_condition_1661;
    sc_signal< bool > ap_condition_916;
    sc_signal< bool > ap_condition_930;
    sc_signal< bool > ap_condition_940;
    sc_signal< bool > ap_condition_952;
    sc_signal< bool > ap_condition_964;
    sc_signal< bool > ap_condition_976;
    sc_signal< bool > ap_condition_988;
    sc_signal< bool > ap_condition_1003;
    sc_signal< bool > ap_condition_1016;
    sc_signal< bool > ap_condition_1029;
    sc_signal< bool > ap_condition_1042;
    sc_signal< bool > ap_condition_1053;
    sc_signal< bool > ap_condition_1066;
    sc_signal< bool > ap_condition_1079;
    sc_signal< bool > ap_condition_1092;
    sc_signal< bool > ap_condition_1105;
    sc_signal< bool > ap_condition_1118;
    sc_signal< bool > ap_condition_1131;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_pp0_stage0;
    static const sc_lv<20> ap_ST_fsm_pp0_stage1;
    static const sc_lv<20> ap_ST_fsm_pp0_stage2;
    static const sc_lv<20> ap_ST_fsm_pp0_stage3;
    static const sc_lv<20> ap_ST_fsm_pp0_stage4;
    static const sc_lv<20> ap_ST_fsm_pp0_stage5;
    static const sc_lv<20> ap_ST_fsm_pp0_stage6;
    static const sc_lv<20> ap_ST_fsm_pp0_stage7;
    static const sc_lv<20> ap_ST_fsm_pp0_stage8;
    static const sc_lv<20> ap_ST_fsm_pp0_stage9;
    static const sc_lv<20> ap_ST_fsm_pp0_stage10;
    static const sc_lv<20> ap_ST_fsm_pp0_stage11;
    static const sc_lv<20> ap_ST_fsm_pp0_stage12;
    static const sc_lv<20> ap_ST_fsm_pp0_stage13;
    static const sc_lv<20> ap_ST_fsm_pp0_stage14;
    static const sc_lv<20> ap_ST_fsm_pp0_stage15;
    static const sc_lv<20> ap_ST_fsm_pp0_stage16;
    static const sc_lv<20> ap_ST_fsm_pp0_stage17;
    static const sc_lv<20> ap_ST_fsm_state39;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM_USER_VALUE;
    static const int C_M_AXI_GMEM_PROT_VALUE;
    static const int C_M_AXI_GMEM_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<10> ap_const_lv10_384;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_13;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage16();
    void thread_ap_CS_fsm_pp0_stage17();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state39();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_01001();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_01001();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_01001();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_01001();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_01001();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_01001();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage16();
    void thread_ap_block_pp0_stage16_01001();
    void thread_ap_block_pp0_stage16_11001();
    void thread_ap_block_pp0_stage16_subdone();
    void thread_ap_block_pp0_stage17();
    void thread_ap_block_pp0_stage17_01001();
    void thread_ap_block_pp0_stage17_11001();
    void thread_ap_block_pp0_stage17_subdone();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_01001();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_01001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_01001();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_01001();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_01001();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_01001();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_01001();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_01001();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_state10_io();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_io();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_io();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_io();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state14_io();
    void thread_ap_block_state14_pp0_stage12_iter0();
    void thread_ap_block_state15_io();
    void thread_ap_block_state15_pp0_stage13_iter0();
    void thread_ap_block_state16_io();
    void thread_ap_block_state16_pp0_stage14_iter0();
    void thread_ap_block_state17_io();
    void thread_ap_block_state17_pp0_stage15_iter0();
    void thread_ap_block_state18_io();
    void thread_ap_block_state18_pp0_stage16_iter0();
    void thread_ap_block_state19_io();
    void thread_ap_block_state19_pp0_stage17_iter0();
    void thread_ap_block_state20_io();
    void thread_ap_block_state20_pp0_stage0_iter1();
    void thread_ap_block_state21_pp0_stage1_iter1();
    void thread_ap_block_state22_pp0_stage2_iter1();
    void thread_ap_block_state23_pp0_stage3_iter1();
    void thread_ap_block_state24_pp0_stage4_iter1();
    void thread_ap_block_state25_pp0_stage5_iter1();
    void thread_ap_block_state26_pp0_stage6_iter1();
    void thread_ap_block_state27_pp0_stage7_iter1();
    void thread_ap_block_state28_pp0_stage8_iter1();
    void thread_ap_block_state29_pp0_stage9_iter1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage10_iter1();
    void thread_ap_block_state31_pp0_stage11_iter1();
    void thread_ap_block_state32_io();
    void thread_ap_block_state32_pp0_stage12_iter1();
    void thread_ap_block_state33_io();
    void thread_ap_block_state33_pp0_stage13_iter1();
    void thread_ap_block_state34_pp0_stage14_iter1();
    void thread_ap_block_state35_pp0_stage15_iter1();
    void thread_ap_block_state36_pp0_stage16_iter1();
    void thread_ap_block_state37_pp0_stage17_iter1();
    void thread_ap_block_state38_pp0_stage0_iter2();
    void thread_ap_block_state3_io();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_io();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_io();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_io();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_io();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_1003();
    void thread_ap_condition_1016();
    void thread_ap_condition_1029();
    void thread_ap_condition_1042();
    void thread_ap_condition_1053();
    void thread_ap_condition_1066();
    void thread_ap_condition_1079();
    void thread_ap_condition_1092();
    void thread_ap_condition_1105();
    void thread_ap_condition_1118();
    void thread_ap_condition_1131();
    void thread_ap_condition_1657();
    void thread_ap_condition_1661();
    void thread_ap_condition_916();
    void thread_ap_condition_930();
    void thread_ap_condition_940();
    void thread_ap_condition_952();
    void thread_ap_condition_964();
    void thread_ap_condition_976();
    void thread_ap_condition_988();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_i_phi_fu_385_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_374_p4();
    void thread_ap_phi_mux_j_phi_fu_396_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_gmem_ARREADY();
    void thread_ap_sig_ioackin_gmem_AWREADY();
    void thread_ap_sig_ioackin_gmem_WREADY();
    void thread_exitcond_flatten_fu_587_p2();
    void thread_exitcond_fu_599_p2();
    void thread_gmem_ARADDR();
    void thread_gmem_ARVALID();
    void thread_gmem_AWVALID();
    void thread_gmem_BREADY();
    void thread_gmem_RREADY();
    void thread_gmem_WDATA();
    void thread_gmem_WVALID();
    void thread_gmem_blk_n_AR();
    void thread_gmem_blk_n_AW();
    void thread_gmem_blk_n_B();
    void thread_gmem_blk_n_R();
    void thread_gmem_blk_n_W();
    void thread_i_1_mid1_fu_627_p2();
    void thread_i_s_fu_613_p2();
    void thread_indvar_flatten_next_fu_593_p2();
    void thread_input_V1_fu_441_p4();
    void thread_input_V2_sum1_fu_790_p2();
    void thread_input_V2_sum2_cast_fu_858_p1();
    void thread_input_V2_sum2_fu_853_p2();
    void thread_input_V2_sum3_fu_742_p2();
    void thread_input_V2_sum4_fu_811_p2();
    void thread_input_V2_sum5_cast_fu_886_p1();
    void thread_input_V2_sum5_fu_881_p2();
    void thread_input_V2_sum6_fu_769_p2();
    void thread_input_V2_sum7_fu_832_p2();
    void thread_input_V2_sum8_cast_fu_911_p1();
    void thread_input_V2_sum8_fu_906_p2();
    void thread_input_V2_sum_fu_667_p2();
    void thread_j_1_fu_726_p2();
    void thread_j_mid2_fu_605_p3();
    void thread_kernel_V5_fu_403_p4();
    void thread_kernel_V6_sum1_cast_fu_513_p1();
    void thread_kernel_V6_sum1_fu_507_p2();
    void thread_kernel_V6_sum2_cast_fu_529_p1();
    void thread_kernel_V6_sum2_fu_523_p2();
    void thread_kernel_V6_sum3_cast_fu_545_p1();
    void thread_kernel_V6_sum3_fu_539_p2();
    void thread_kernel_V6_sum4_cast_fu_561_p1();
    void thread_kernel_V6_sum4_fu_555_p2();
    void thread_kernel_V6_sum5_cast_fu_577_p1();
    void thread_kernel_V6_sum5_fu_571_p2();
    void thread_kernel_V6_sum8_cast_fu_481_p1();
    void thread_kernel_V6_sum8_fu_475_p2();
    void thread_kernel_V6_sum9_cast_fu_497_p1();
    void thread_kernel_V6_sum9_fu_491_p2();
    void thread_kernel_V6_sum_cast_fu_465_p1();
    void thread_kernel_V6_sum_fu_459_p2();
    void thread_output_V3_fu_427_p4();
    void thread_output_V4_sum_fu_715_p2();
    void thread_p_s_fu_965_p3();
    void thread_p_shl7_fu_696_p1();
    void thread_p_shl_fu_685_p1();
    void thread_p_v_fu_633_p3();
    void thread_sum_V_2_2_cast_fu_960_p2();
    void thread_sum_V_2_2_fu_943_p2();
    void thread_tmp10_fu_934_p2();
    void thread_tmp7_fu_927_p2();
    void thread_tmp_10_fu_786_p1();
    void thread_tmp_11_fu_843_p3();
    void thread_tmp_12_fu_709_p2();
    void thread_tmp_13_fu_731_p3();
    void thread_tmp_14_fu_956_p2();
    void thread_tmp_15_fu_938_p2();
    void thread_tmp_16_fu_738_p1();
    void thread_tmp_17_fu_801_p3();
    void thread_tmp_18_fu_807_p1();
    void thread_tmp_19_cast_fu_849_p1();
    void thread_tmp_19_fu_871_p3();
    void thread_tmp_20_fu_758_p3();
    void thread_tmp_21_fu_765_p1();
    void thread_tmp_22_fu_822_p3();
    void thread_tmp_23_fu_828_p1();
    void thread_tmp_24_cast_fu_877_p1();
    void thread_tmp_24_fu_896_p3();
    void thread_tmp_25_fu_921_p1();
    void thread_tmp_26_fu_924_p1();
    void thread_tmp_27_fu_931_p1();
    void thread_tmp_28_cast_fu_902_p1();
    void thread_tmp_28_fu_868_p1();
    void thread_tmp_2_fu_678_p3();
    void thread_tmp_3_fu_689_p3();
    void thread_tmp_4_fu_700_p2();
    void thread_tmp_5_fu_437_p1();
    void thread_tmp_6_2_mid2_v_fu_649_p2();
    void thread_tmp_6_2_mid2_v_v_cas_fu_641_p3();
    void thread_tmp_6_cast_fu_455_p1();
    void thread_tmp_6_fu_451_p1();
    void thread_tmp_7_fu_655_p3();
    void thread_tmp_8_fu_663_p1();
    void thread_tmp_9_0_2_fu_753_p2();
    void thread_tmp_9_fu_780_p3();
    void thread_tmp_cast_fu_417_p1();
    void thread_tmp_fu_413_p1();
    void thread_tmp_mid2_v_fu_619_p3();
    void thread_tmp_s_fu_706_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
