<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="R_I_CPU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Program_Counter_T_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="R_I_CPU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="R_I_CPU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="R_I_CPU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="R_I_CPU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="R_I_CPU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="R_I_CPU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="R_I_CPU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="R_I_CPU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="R_I_CPU_T_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="R_I_CPU_T_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="R_I_CPU_T_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="R_I_CPU_T_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="R_I_CPU_Unit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="R_I_CPU_Unit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="R_I_CPU_Unit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="R_I_CPU_Unit.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="R_I_CPU_Unit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="R_I_CPU_Unit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="R_I_CPU_Unit.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="R_I_CPU_Unit.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="R_I_CPU_Unit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="R_I_CPU_Unit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="R_I_CPU_Unit.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="R_I_CPU_Unit.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="R_I_CPU_Unit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="R_I_CPU_Unit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="R_I_CPU_Unit.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="R_I_CPU_Unit.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="R_I_CPU_Unit.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="R_I_CPU_Unit.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="R_I_CPU_Unit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="R_I_CPU_Unit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="R_I_CPU_Unit_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="R_I_CPU_Unit_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="R_I_CPU_Unit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="R_I_CPU_Unit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="R_I_CPU_Unit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="R_I_CPU_Unit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="R_I_CPU_Unit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="R_I_CPU_Unit_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="R_I_CPU_Unit_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="R_I_CPU_Unit_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="R_I_CPU_Unit_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="R_I_CPU_Unit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="R_I_CPU_Unit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="R_I_CPU_Unit_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="R_I_CPU_Unit_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="R_I_CPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="R_I_CPU_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TRANSLATE_CONTROL_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Translate_Control_T_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="r_i_cpu_unit.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="r_i_cpu_unit.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="r_i_cpu_unit.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1529140769" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1529140769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529727320" xil_pn:in_ck="395275666163657814" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1529727320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Clk_100Hz.v"/>
      <outfile xil_pn:name="Debounce.v"/>
      <outfile xil_pn:name="LED_Display.v"/>
      <outfile xil_pn:name="Program_Counter.v"/>
      <outfile xil_pn:name="R_I_CPU.v"/>
      <outfile xil_pn:name="R_I_CPU_T.v"/>
      <outfile xil_pn:name="R_I_CPU_Unit.v"/>
      <outfile xil_pn:name="Register_Files.v"/>
      <outfile xil_pn:name="Translate_Control.v"/>
    </transform>
    <transform xil_pn:end_ts="1529668878" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7164984984591150699" xil_pn:start_ts="1529668878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529668878" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1579549339497774121" xil_pn:start_ts="1529668878">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529727320" xil_pn:in_ck="911016719090596062" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6841691518705669180" xil_pn:start_ts="1529727320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_B.v"/>
    </transform>
    <transform xil_pn:end_ts="1529727320" xil_pn:in_ck="7868252541361168460" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1529727320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Clk_100Hz.v"/>
      <outfile xil_pn:name="Debounce.v"/>
      <outfile xil_pn:name="LED_Display.v"/>
      <outfile xil_pn:name="Program_Counter.v"/>
      <outfile xil_pn:name="R_I_CPU.v"/>
      <outfile xil_pn:name="R_I_CPU_T.v"/>
      <outfile xil_pn:name="R_I_CPU_Unit.v"/>
      <outfile xil_pn:name="Register_Files.v"/>
      <outfile xil_pn:name="Translate_Control.v"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_B.v"/>
    </transform>
    <transform xil_pn:end_ts="1529727325" xil_pn:in_ck="7868252541361168460" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7175727538154328917" xil_pn:start_ts="1529727320">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="R_I_CPU_T_beh.prj"/>
      <outfile xil_pn:name="R_I_CPU_T_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1529727326" xil_pn:in_ck="94114994437346713" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3698740117072431176" xil_pn:start_ts="1529727325">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="R_I_CPU_T_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1529139673" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1529139673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529693160" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5443883836598348811" xil_pn:start_ts="1529693160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529726888" xil_pn:in_ck="911016719090596062" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6841691518705669180" xil_pn:start_ts="1529726888">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/ROM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/ROM_B.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529693160" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5003298785556604663" xil_pn:start_ts="1529693160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529139673" xil_pn:in_ck="-2675640010864512073" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1529139673">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529693160" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-68337809274143282" xil_pn:start_ts="1529693160">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529728034" xil_pn:in_ck="1011815986688659764" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4935743413971029485" xil_pn:start_ts="1529728004">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="R_I_CPU.ngr"/>
      <outfile xil_pn:name="R_I_CPU_Unit.lso"/>
      <outfile xil_pn:name="R_I_CPU_Unit.ngc"/>
      <outfile xil_pn:name="R_I_CPU_Unit.ngr"/>
      <outfile xil_pn:name="R_I_CPU_Unit.prj"/>
      <outfile xil_pn:name="R_I_CPU_Unit.stx"/>
      <outfile xil_pn:name="R_I_CPU_Unit.syr"/>
      <outfile xil_pn:name="R_I_CPU_Unit.xst"/>
      <outfile xil_pn:name="R_I_CPU_Unit_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1529720489" xil_pn:in_ck="-3838118860572748745" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8816789437467193566" xil_pn:start_ts="1529720489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1529728042" xil_pn:in_ck="7081785392991800830" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3616269533366449381" xil_pn:start_ts="1529728034">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="R_I_CPU_Unit.bld"/>
      <outfile xil_pn:name="R_I_CPU_Unit.ngd"/>
      <outfile xil_pn:name="R_I_CPU_Unit_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1529728151" xil_pn:in_ck="-2793705336166603650" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1529728042">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="R_I_CPU_Unit.pcf"/>
      <outfile xil_pn:name="R_I_CPU_Unit_map.map"/>
      <outfile xil_pn:name="R_I_CPU_Unit_map.mrp"/>
      <outfile xil_pn:name="R_I_CPU_Unit_map.ncd"/>
      <outfile xil_pn:name="R_I_CPU_Unit_map.ngm"/>
      <outfile xil_pn:name="R_I_CPU_Unit_map.xrpt"/>
      <outfile xil_pn:name="R_I_CPU_Unit_summary.xml"/>
      <outfile xil_pn:name="R_I_CPU_Unit_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1529728388" xil_pn:in_ck="7007151544263532535" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1529728151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="R_I_CPU_Unit.ncd"/>
      <outfile xil_pn:name="R_I_CPU_Unit.pad"/>
      <outfile xil_pn:name="R_I_CPU_Unit.par"/>
      <outfile xil_pn:name="R_I_CPU_Unit.ptwx"/>
      <outfile xil_pn:name="R_I_CPU_Unit.unroutes"/>
      <outfile xil_pn:name="R_I_CPU_Unit.xpi"/>
      <outfile xil_pn:name="R_I_CPU_Unit_pad.csv"/>
      <outfile xil_pn:name="R_I_CPU_Unit_pad.txt"/>
      <outfile xil_pn:name="R_I_CPU_Unit_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1529728410" xil_pn:in_ck="-690505854636216541" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1529728388">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="R_I_CPU_Unit.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="r_i_cpu_unit.bgn"/>
      <outfile xil_pn:name="r_i_cpu_unit.bit"/>
      <outfile xil_pn:name="r_i_cpu_unit.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1529728388" xil_pn:in_ck="-4749036482109818246" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1529728371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="R_I_CPU_Unit.twr"/>
      <outfile xil_pn:name="R_I_CPU_Unit.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
