=====
SETUP
3.105
11.219
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s4
9.705
10.076
uart_tx_inst/n163_s2
10.757
11.219
uart_tx_inst/cycle_cnt_9_s0
11.219
=====
SETUP
3.105
11.219
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s4
9.705
10.076
uart_tx_inst/n162_s2
10.757
11.219
uart_tx_inst/cycle_cnt_10_s0
11.219
=====
SETUP
3.111
11.214
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s4
9.705
10.076
uart_tx_inst/n160_s2
10.752
11.214
uart_tx_inst/cycle_cnt_12_s0
11.214
=====
SETUP
3.176
11.149
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s4
9.705
10.076
uart_tx_inst/n164_s5
10.600
11.149
uart_tx_inst/cycle_cnt_8_s0
11.149
=====
SETUP
3.202
11.123
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s4
9.705
10.076
uart_tx_inst/n158_s2
10.752
11.123
uart_tx_inst/cycle_cnt_14_s0
11.123
=====
SETUP
3.248
11.077
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s4
9.705
10.076
uart_tx_inst/n165_s2
10.507
11.077
uart_tx_inst/cycle_cnt_7_s0
11.077
=====
SETUP
3.418
10.906
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s4
9.705
10.076
uart_tx_inst/n166_s2
10.357
10.906
uart_tx_inst/cycle_cnt_6_s0
10.906
=====
SETUP
3.424
10.900
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s4
9.705
10.076
uart_tx_inst/n169_s2
10.351
10.900
uart_tx_inst/cycle_cnt_3_s0
10.900
=====
SETUP
3.447
10.878
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s4
9.705
10.076
uart_tx_inst/n167_s4
10.507
10.878
uart_tx_inst/cycle_cnt_5_s0
10.878
=====
SETUP
3.673
10.652
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s4
9.705
10.076
uart_tx_inst/n171_s2
10.103
10.652
uart_tx_inst/cycle_cnt_1_s0
10.652
=====
SETUP
3.673
10.652
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s4
9.705
10.076
uart_tx_inst/n170_s4
10.103
10.652
uart_tx_inst/cycle_cnt_2_s0
10.652
=====
SETUP
3.673
10.652
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s4
9.705
10.076
uart_tx_inst/n168_s2
10.103
10.652
uart_tx_inst/cycle_cnt_4_s0
10.652
=====
SETUP
3.673
10.652
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s4
9.705
10.076
uart_tx_inst/n161_s2
10.103
10.652
uart_tx_inst/cycle_cnt_11_s0
10.652
=====
SETUP
3.673
10.652
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s4
9.705
10.076
uart_tx_inst/n159_s2
10.103
10.652
uart_tx_inst/cycle_cnt_13_s0
10.652
=====
SETUP
4.140
10.184
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n172_s5
9.722
10.184
uart_tx_inst/cycle_cnt_0_s0
10.184
=====
SETUP
4.290
10.034
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/n135_s0
7.956
8.505
uart_tx_inst/n136_s0
8.505
8.540
uart_tx_inst/n137_s0
8.540
8.575
uart_tx_inst/n157_s4
9.572
10.034
uart_tx_inst/cycle_cnt_15_s0
10.034
=====
SETUP
5.845
8.479
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.145
uart_tx_inst/next_state_1_s5
7.562
7.933
uart_tx_inst/state_1_s0
8.479
=====
SETUP
6.240
8.084
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_1_s7
6.590
7.160
uart_tx_inst/next_state_0_s8
7.162
7.533
uart_tx_inst/state_0_s0
8.084
=====
SETUP
6.444
7.880
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/bit_cnt_2_s7
6.608
7.157
uart_tx_inst/bit_cnt_2_s1
7.880
=====
SETUP
6.707
7.617
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/bit_cnt_0_s3
4.359
4.591
uart_tx_inst/n204_s6
5.256
5.718
uart_tx_inst/n204_s5
5.890
6.407
uart_tx_inst/tx_reg_s0
7.617
=====
SETUP
6.766
7.558
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/next_state_2_s6
6.657
7.028
uart_tx_inst/state_2_s0
7.558
=====
SETUP
6.953
7.372
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/tx_data_ready_s3
6.657
7.227
uart_tx_inst/tx_data_ready_s1
7.372
=====
SETUP
7.254
7.070
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.112
uart_tx_inst/n114_s3
6.608
7.070
uart_tx_inst/bit_cnt_1_s3
7.070
=====
SETUP
7.449
6.875
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/cycle_cnt_13_s0
4.359
4.591
uart_tx_inst/tx_data_ready_s7
5.016
5.387
uart_tx_inst/tx_data_ready_s4
5.557
6.127
uart_tx_inst/n115_s4
6.305
6.875
uart_tx_inst/bit_cnt_0_s3
6.875
=====
SETUP
7.913
6.411
14.324
clk_ibuf
0.000
2.088
uart_tx_inst/state_0_s0
4.359
4.591
uart_tx_inst/bit_cnt_2_s5
5.264
5.819
uart_tx_inst/n113_s1
5.841
6.411
uart_tx_inst/bit_cnt_2_s1
6.411
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/bit_cnt_2_s1
2.903
3.105
uart_tx_inst/n113_s1
3.108
3.340
uart_tx_inst/bit_cnt_2_s1
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_11_s0
2.903
3.105
uart_tx_inst/n161_s2
3.108
3.340
uart_tx_inst/cycle_cnt_11_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_12_s0
2.903
3.105
uart_tx_inst/n160_s2
3.108
3.340
uart_tx_inst/cycle_cnt_12_s0
3.340
=====
HOLD
0.425
3.340
2.914
clk_ibuf
0.000
1.392
tx_data_0_s2
2.903
3.105
n9_s2
3.108
3.340
tx_data_0_s2
3.340
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_1_s0
2.903
3.105
uart_tx_inst/n171_s2
3.109
3.341
uart_tx_inst/cycle_cnt_1_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_3_s0
2.903
3.105
uart_tx_inst/n169_s2
3.109
3.341
uart_tx_inst/cycle_cnt_3_s0
3.341
=====
HOLD
0.427
3.341
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_9_s0
2.903
3.105
uart_tx_inst/n163_s2
3.109
3.341
uart_tx_inst/cycle_cnt_9_s0
3.341
=====
HOLD
0.483
3.398
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_2_s0
2.903
3.105
uart_tx_inst/n170_s4
3.108
3.398
uart_tx_inst/cycle_cnt_2_s0
3.398
=====
HOLD
0.483
3.398
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_14_s0
2.903
3.105
uart_tx_inst/n158_s2
3.108
3.398
uart_tx_inst/cycle_cnt_14_s0
3.398
=====
HOLD
0.486
3.400
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/bit_cnt_0_s3
2.903
3.105
uart_tx_inst/n115_s4
3.110
3.400
uart_tx_inst/bit_cnt_0_s3
3.400
=====
HOLD
0.539
3.453
2.914
clk_ibuf
0.000
1.392
tx_data_5_s1
2.903
3.104
uart_tx_inst/tx_data_latch_5_s0
3.453
=====
HOLD
0.549
3.463
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/bit_cnt_1_s3
2.903
3.104
uart_tx_inst/n114_s3
3.231
3.463
uart_tx_inst/bit_cnt_1_s3
3.463
=====
HOLD
0.555
3.469
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/state_0_s0
2.903
3.105
uart_tx_inst/n72_s4
3.237
3.469
uart_tx_inst/tx_data_ready_s1
3.469
=====
HOLD
0.557
3.472
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_6_s0
2.903
3.105
uart_tx_inst/n166_s2
3.108
3.472
uart_tx_inst/cycle_cnt_6_s0
3.472
=====
HOLD
0.559
3.473
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_0_s0
2.903
3.105
uart_tx_inst/n172_s5
3.109
3.473
uart_tx_inst/cycle_cnt_0_s0
3.473
=====
HOLD
0.559
3.473
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_4_s0
2.903
3.105
uart_tx_inst/n168_s2
3.109
3.473
uart_tx_inst/cycle_cnt_4_s0
3.473
=====
HOLD
0.559
3.473
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_10_s0
2.903
3.105
uart_tx_inst/n162_s2
3.109
3.473
uart_tx_inst/cycle_cnt_10_s0
3.473
=====
HOLD
0.559
3.473
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_13_s0
2.903
3.105
uart_tx_inst/n159_s2
3.109
3.473
uart_tx_inst/cycle_cnt_13_s0
3.473
=====
HOLD
0.560
3.474
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_5_s0
2.903
3.105
uart_tx_inst/n167_s4
3.110
3.474
uart_tx_inst/cycle_cnt_5_s0
3.474
=====
HOLD
0.560
3.474
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_8_s0
2.903
3.105
uart_tx_inst/n164_s5
3.110
3.474
uart_tx_inst/cycle_cnt_8_s0
3.474
=====
HOLD
0.604
3.518
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_7_s0
2.903
3.104
uart_tx_inst/n165_s2
3.228
3.518
uart_tx_inst/cycle_cnt_7_s0
3.518
=====
HOLD
0.672
3.587
2.914
clk_ibuf
0.000
1.392
tx_data_0_s2
2.903
3.105
uart_tx_inst/tx_data_latch_0_s0
3.587
=====
HOLD
0.760
3.674
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/state_0_s0
2.903
3.105
uart_tx_inst/tx_data_ready_s3
3.237
3.547
uart_tx_inst/tx_data_ready_s1
3.674
=====
HOLD
0.896
3.811
2.914
clk_ibuf
0.000
1.392
uart_tx_inst/cycle_cnt_14_s0
2.903
3.104
uart_tx_inst/n157_s3
3.231
3.463
uart_tx_inst/n157_s4
3.467
3.811
uart_tx_inst/cycle_cnt_15_s0
3.811
=====
HOLD
0.900
3.814
2.914
clk_ibuf
0.000
1.392
prev_pressed_s0
2.903
3.104
n47_s1
3.225
3.457
tx_data_valid_s0
3.814
