#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12de06180 .scope module, "ALU_tb" "ALU_tb" 2 3;
 .timescale -9 -12;
v0x12de17250_0 .net "accum", 15 0, v0x12de06cf0_0;  1 drivers
v0x12de17300_0 .var "alu_code", 3 0;
v0x12de17390_0 .net "pc_branch", 0 0, v0x12de16ec0_0;  1 drivers
v0x12de17440_0 .var "reg_data1", 15 0;
v0x12de174f0_0 .var "reg_data2", 15 0;
S_0x12de06a80 .scope module, "uut" "ALU" 2 11, 3 1 0, S_0x12de06180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "alu_code";
    .port_info 3 /INPUT 16 "reg_data1";
    .port_info 4 /INPUT 16 "reg_data2";
    .port_info 5 /OUTPUT 16 "accum";
    .port_info 6 /OUTPUT 1 "pc_branch";
v0x12de06cf0_0 .var "accum", 15 0;
v0x12de16d60_0 .net "alu_code", 3 0, v0x12de17300_0;  1 drivers
o0x120008070 .functor BUFZ 1, C4<z>; HiZ drive
v0x12de16e10_0 .net "clk", 0 0, o0x120008070;  0 drivers
v0x12de16ec0_0 .var "pc_branch", 0 0;
v0x12de16f60_0 .net "reg_data1", 15 0, v0x12de17440_0;  1 drivers
v0x12de17050_0 .net "reg_data2", 15 0, v0x12de174f0_0;  1 drivers
o0x120008130 .functor BUFZ 1, C4<z>; HiZ drive
v0x12de17100_0 .net "reset", 0 0, o0x120008130;  0 drivers
E_0x12de05c10 .event anyedge, v0x12de16d60_0, v0x12de16f60_0, v0x12de17050_0;
S_0x12de062f0 .scope module, "Program_counter_tb" "Program_counter_tb" 4 1;
 .timescale -9 -12;
v0x12de17f50_0 .net "address", 7 0, v0x12de17900_0;  1 drivers
v0x12de18000_0 .var "branch", 0 0;
v0x12de18090_0 .var "branch_adr", 7 0;
v0x12de18140_0 .var "clk", 0 0;
v0x12de181f0_0 .var "jump", 0 0;
v0x12de182c0_0 .var "jump_adr", 7 0;
v0x12de18370_0 .var "reset", 0 0;
S_0x12de175c0 .scope module, "uut" "Program_counter" 4 10, 5 1 0, S_0x12de062f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 8 "jump_adr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 8 "branch_adr";
    .port_info 6 /OUTPUT 8 "address";
v0x12de17900_0 .var "address", 7 0;
v0x12de179c0_0 .net "branch", 0 0, v0x12de18000_0;  1 drivers
v0x12de17a60_0 .net "branch_adr", 7 0, v0x12de18090_0;  1 drivers
v0x12de17b20_0 .net "clk", 0 0, v0x12de18140_0;  1 drivers
v0x12de17bc0_0 .net "jump", 0 0, v0x12de181f0_0;  1 drivers
v0x12de17ca0_0 .net "jump_adr", 7 0, v0x12de182c0_0;  1 drivers
v0x12de17d50_0 .var "program", 7 0;
v0x12de17e00_0 .net "reset", 0 0, v0x12de18370_0;  1 drivers
E_0x12de17870 .event anyedge, v0x12de17d50_0;
E_0x12de178b0 .event posedge, v0x12de17b20_0;
S_0x12de06460 .scope module, "RAM_tb" "RAM_tb" 6 3;
 .timescale -9 -12;
v0x12de19c30_0 .var "adr", 7 0;
v0x12de19ce0_0 .var "clk", 0 0;
v0x12de19d70_0 .net "out", 15 0, v0x12de198b0_0;  1 drivers
v0x12de19e40_0 .var "pc_adr", 7 0;
v0x12de19ef0_0 .net "pc_out", 15 0, v0x12de19a50_0;  1 drivers
v0x12de19fc0_0 .var "read", 0 0;
S_0x12de18420 .scope module, "uut" "RAM" 6 12, 7 1 0, S_0x12de06460;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 8 "adr";
    .port_info 3 /INPUT 8 "pc_adr";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /OUTPUT 16 "pc_out";
v0x12de186e0 .array "RAM", 255 0, 15 0;
v0x12de19750_0 .net "adr", 7 0, v0x12de19c30_0;  1 drivers
v0x12de19800_0 .net "clk", 0 0, v0x12de19ce0_0;  1 drivers
v0x12de198b0_0 .var "out", 15 0;
v0x12de19960_0 .net "pc_adr", 7 0, v0x12de19e40_0;  1 drivers
v0x12de19a50_0 .var "pc_out", 15 0;
v0x12de19b00_0 .net "read", 0 0, v0x12de19fc0_0;  1 drivers
v0x12de186e0_0 .array/port v0x12de186e0, 0;
v0x12de186e0_1 .array/port v0x12de186e0, 1;
v0x12de186e0_2 .array/port v0x12de186e0, 2;
E_0x12de186a0/0 .event anyedge, v0x12de19960_0, v0x12de186e0_0, v0x12de186e0_1, v0x12de186e0_2;
v0x12de186e0_3 .array/port v0x12de186e0, 3;
v0x12de186e0_4 .array/port v0x12de186e0, 4;
v0x12de186e0_5 .array/port v0x12de186e0, 5;
v0x12de186e0_6 .array/port v0x12de186e0, 6;
E_0x12de186a0/1 .event anyedge, v0x12de186e0_3, v0x12de186e0_4, v0x12de186e0_5, v0x12de186e0_6;
v0x12de186e0_7 .array/port v0x12de186e0, 7;
v0x12de186e0_8 .array/port v0x12de186e0, 8;
v0x12de186e0_9 .array/port v0x12de186e0, 9;
v0x12de186e0_10 .array/port v0x12de186e0, 10;
E_0x12de186a0/2 .event anyedge, v0x12de186e0_7, v0x12de186e0_8, v0x12de186e0_9, v0x12de186e0_10;
v0x12de186e0_11 .array/port v0x12de186e0, 11;
v0x12de186e0_12 .array/port v0x12de186e0, 12;
v0x12de186e0_13 .array/port v0x12de186e0, 13;
v0x12de186e0_14 .array/port v0x12de186e0, 14;
E_0x12de186a0/3 .event anyedge, v0x12de186e0_11, v0x12de186e0_12, v0x12de186e0_13, v0x12de186e0_14;
v0x12de186e0_15 .array/port v0x12de186e0, 15;
v0x12de186e0_16 .array/port v0x12de186e0, 16;
v0x12de186e0_17 .array/port v0x12de186e0, 17;
v0x12de186e0_18 .array/port v0x12de186e0, 18;
E_0x12de186a0/4 .event anyedge, v0x12de186e0_15, v0x12de186e0_16, v0x12de186e0_17, v0x12de186e0_18;
v0x12de186e0_19 .array/port v0x12de186e0, 19;
v0x12de186e0_20 .array/port v0x12de186e0, 20;
v0x12de186e0_21 .array/port v0x12de186e0, 21;
v0x12de186e0_22 .array/port v0x12de186e0, 22;
E_0x12de186a0/5 .event anyedge, v0x12de186e0_19, v0x12de186e0_20, v0x12de186e0_21, v0x12de186e0_22;
v0x12de186e0_23 .array/port v0x12de186e0, 23;
v0x12de186e0_24 .array/port v0x12de186e0, 24;
v0x12de186e0_25 .array/port v0x12de186e0, 25;
v0x12de186e0_26 .array/port v0x12de186e0, 26;
E_0x12de186a0/6 .event anyedge, v0x12de186e0_23, v0x12de186e0_24, v0x12de186e0_25, v0x12de186e0_26;
v0x12de186e0_27 .array/port v0x12de186e0, 27;
v0x12de186e0_28 .array/port v0x12de186e0, 28;
v0x12de186e0_29 .array/port v0x12de186e0, 29;
v0x12de186e0_30 .array/port v0x12de186e0, 30;
E_0x12de186a0/7 .event anyedge, v0x12de186e0_27, v0x12de186e0_28, v0x12de186e0_29, v0x12de186e0_30;
v0x12de186e0_31 .array/port v0x12de186e0, 31;
v0x12de186e0_32 .array/port v0x12de186e0, 32;
v0x12de186e0_33 .array/port v0x12de186e0, 33;
v0x12de186e0_34 .array/port v0x12de186e0, 34;
E_0x12de186a0/8 .event anyedge, v0x12de186e0_31, v0x12de186e0_32, v0x12de186e0_33, v0x12de186e0_34;
v0x12de186e0_35 .array/port v0x12de186e0, 35;
v0x12de186e0_36 .array/port v0x12de186e0, 36;
v0x12de186e0_37 .array/port v0x12de186e0, 37;
v0x12de186e0_38 .array/port v0x12de186e0, 38;
E_0x12de186a0/9 .event anyedge, v0x12de186e0_35, v0x12de186e0_36, v0x12de186e0_37, v0x12de186e0_38;
v0x12de186e0_39 .array/port v0x12de186e0, 39;
v0x12de186e0_40 .array/port v0x12de186e0, 40;
v0x12de186e0_41 .array/port v0x12de186e0, 41;
v0x12de186e0_42 .array/port v0x12de186e0, 42;
E_0x12de186a0/10 .event anyedge, v0x12de186e0_39, v0x12de186e0_40, v0x12de186e0_41, v0x12de186e0_42;
v0x12de186e0_43 .array/port v0x12de186e0, 43;
v0x12de186e0_44 .array/port v0x12de186e0, 44;
v0x12de186e0_45 .array/port v0x12de186e0, 45;
v0x12de186e0_46 .array/port v0x12de186e0, 46;
E_0x12de186a0/11 .event anyedge, v0x12de186e0_43, v0x12de186e0_44, v0x12de186e0_45, v0x12de186e0_46;
v0x12de186e0_47 .array/port v0x12de186e0, 47;
v0x12de186e0_48 .array/port v0x12de186e0, 48;
v0x12de186e0_49 .array/port v0x12de186e0, 49;
v0x12de186e0_50 .array/port v0x12de186e0, 50;
E_0x12de186a0/12 .event anyedge, v0x12de186e0_47, v0x12de186e0_48, v0x12de186e0_49, v0x12de186e0_50;
v0x12de186e0_51 .array/port v0x12de186e0, 51;
v0x12de186e0_52 .array/port v0x12de186e0, 52;
v0x12de186e0_53 .array/port v0x12de186e0, 53;
v0x12de186e0_54 .array/port v0x12de186e0, 54;
E_0x12de186a0/13 .event anyedge, v0x12de186e0_51, v0x12de186e0_52, v0x12de186e0_53, v0x12de186e0_54;
v0x12de186e0_55 .array/port v0x12de186e0, 55;
v0x12de186e0_56 .array/port v0x12de186e0, 56;
v0x12de186e0_57 .array/port v0x12de186e0, 57;
v0x12de186e0_58 .array/port v0x12de186e0, 58;
E_0x12de186a0/14 .event anyedge, v0x12de186e0_55, v0x12de186e0_56, v0x12de186e0_57, v0x12de186e0_58;
v0x12de186e0_59 .array/port v0x12de186e0, 59;
v0x12de186e0_60 .array/port v0x12de186e0, 60;
v0x12de186e0_61 .array/port v0x12de186e0, 61;
v0x12de186e0_62 .array/port v0x12de186e0, 62;
E_0x12de186a0/15 .event anyedge, v0x12de186e0_59, v0x12de186e0_60, v0x12de186e0_61, v0x12de186e0_62;
v0x12de186e0_63 .array/port v0x12de186e0, 63;
v0x12de186e0_64 .array/port v0x12de186e0, 64;
v0x12de186e0_65 .array/port v0x12de186e0, 65;
v0x12de186e0_66 .array/port v0x12de186e0, 66;
E_0x12de186a0/16 .event anyedge, v0x12de186e0_63, v0x12de186e0_64, v0x12de186e0_65, v0x12de186e0_66;
v0x12de186e0_67 .array/port v0x12de186e0, 67;
v0x12de186e0_68 .array/port v0x12de186e0, 68;
v0x12de186e0_69 .array/port v0x12de186e0, 69;
v0x12de186e0_70 .array/port v0x12de186e0, 70;
E_0x12de186a0/17 .event anyedge, v0x12de186e0_67, v0x12de186e0_68, v0x12de186e0_69, v0x12de186e0_70;
v0x12de186e0_71 .array/port v0x12de186e0, 71;
v0x12de186e0_72 .array/port v0x12de186e0, 72;
v0x12de186e0_73 .array/port v0x12de186e0, 73;
v0x12de186e0_74 .array/port v0x12de186e0, 74;
E_0x12de186a0/18 .event anyedge, v0x12de186e0_71, v0x12de186e0_72, v0x12de186e0_73, v0x12de186e0_74;
v0x12de186e0_75 .array/port v0x12de186e0, 75;
v0x12de186e0_76 .array/port v0x12de186e0, 76;
v0x12de186e0_77 .array/port v0x12de186e0, 77;
v0x12de186e0_78 .array/port v0x12de186e0, 78;
E_0x12de186a0/19 .event anyedge, v0x12de186e0_75, v0x12de186e0_76, v0x12de186e0_77, v0x12de186e0_78;
v0x12de186e0_79 .array/port v0x12de186e0, 79;
v0x12de186e0_80 .array/port v0x12de186e0, 80;
v0x12de186e0_81 .array/port v0x12de186e0, 81;
v0x12de186e0_82 .array/port v0x12de186e0, 82;
E_0x12de186a0/20 .event anyedge, v0x12de186e0_79, v0x12de186e0_80, v0x12de186e0_81, v0x12de186e0_82;
v0x12de186e0_83 .array/port v0x12de186e0, 83;
v0x12de186e0_84 .array/port v0x12de186e0, 84;
v0x12de186e0_85 .array/port v0x12de186e0, 85;
v0x12de186e0_86 .array/port v0x12de186e0, 86;
E_0x12de186a0/21 .event anyedge, v0x12de186e0_83, v0x12de186e0_84, v0x12de186e0_85, v0x12de186e0_86;
v0x12de186e0_87 .array/port v0x12de186e0, 87;
v0x12de186e0_88 .array/port v0x12de186e0, 88;
v0x12de186e0_89 .array/port v0x12de186e0, 89;
v0x12de186e0_90 .array/port v0x12de186e0, 90;
E_0x12de186a0/22 .event anyedge, v0x12de186e0_87, v0x12de186e0_88, v0x12de186e0_89, v0x12de186e0_90;
v0x12de186e0_91 .array/port v0x12de186e0, 91;
v0x12de186e0_92 .array/port v0x12de186e0, 92;
v0x12de186e0_93 .array/port v0x12de186e0, 93;
v0x12de186e0_94 .array/port v0x12de186e0, 94;
E_0x12de186a0/23 .event anyedge, v0x12de186e0_91, v0x12de186e0_92, v0x12de186e0_93, v0x12de186e0_94;
v0x12de186e0_95 .array/port v0x12de186e0, 95;
v0x12de186e0_96 .array/port v0x12de186e0, 96;
v0x12de186e0_97 .array/port v0x12de186e0, 97;
v0x12de186e0_98 .array/port v0x12de186e0, 98;
E_0x12de186a0/24 .event anyedge, v0x12de186e0_95, v0x12de186e0_96, v0x12de186e0_97, v0x12de186e0_98;
v0x12de186e0_99 .array/port v0x12de186e0, 99;
v0x12de186e0_100 .array/port v0x12de186e0, 100;
v0x12de186e0_101 .array/port v0x12de186e0, 101;
v0x12de186e0_102 .array/port v0x12de186e0, 102;
E_0x12de186a0/25 .event anyedge, v0x12de186e0_99, v0x12de186e0_100, v0x12de186e0_101, v0x12de186e0_102;
v0x12de186e0_103 .array/port v0x12de186e0, 103;
v0x12de186e0_104 .array/port v0x12de186e0, 104;
v0x12de186e0_105 .array/port v0x12de186e0, 105;
v0x12de186e0_106 .array/port v0x12de186e0, 106;
E_0x12de186a0/26 .event anyedge, v0x12de186e0_103, v0x12de186e0_104, v0x12de186e0_105, v0x12de186e0_106;
v0x12de186e0_107 .array/port v0x12de186e0, 107;
v0x12de186e0_108 .array/port v0x12de186e0, 108;
v0x12de186e0_109 .array/port v0x12de186e0, 109;
v0x12de186e0_110 .array/port v0x12de186e0, 110;
E_0x12de186a0/27 .event anyedge, v0x12de186e0_107, v0x12de186e0_108, v0x12de186e0_109, v0x12de186e0_110;
v0x12de186e0_111 .array/port v0x12de186e0, 111;
v0x12de186e0_112 .array/port v0x12de186e0, 112;
v0x12de186e0_113 .array/port v0x12de186e0, 113;
v0x12de186e0_114 .array/port v0x12de186e0, 114;
E_0x12de186a0/28 .event anyedge, v0x12de186e0_111, v0x12de186e0_112, v0x12de186e0_113, v0x12de186e0_114;
v0x12de186e0_115 .array/port v0x12de186e0, 115;
v0x12de186e0_116 .array/port v0x12de186e0, 116;
v0x12de186e0_117 .array/port v0x12de186e0, 117;
v0x12de186e0_118 .array/port v0x12de186e0, 118;
E_0x12de186a0/29 .event anyedge, v0x12de186e0_115, v0x12de186e0_116, v0x12de186e0_117, v0x12de186e0_118;
v0x12de186e0_119 .array/port v0x12de186e0, 119;
v0x12de186e0_120 .array/port v0x12de186e0, 120;
v0x12de186e0_121 .array/port v0x12de186e0, 121;
v0x12de186e0_122 .array/port v0x12de186e0, 122;
E_0x12de186a0/30 .event anyedge, v0x12de186e0_119, v0x12de186e0_120, v0x12de186e0_121, v0x12de186e0_122;
v0x12de186e0_123 .array/port v0x12de186e0, 123;
v0x12de186e0_124 .array/port v0x12de186e0, 124;
v0x12de186e0_125 .array/port v0x12de186e0, 125;
v0x12de186e0_126 .array/port v0x12de186e0, 126;
E_0x12de186a0/31 .event anyedge, v0x12de186e0_123, v0x12de186e0_124, v0x12de186e0_125, v0x12de186e0_126;
v0x12de186e0_127 .array/port v0x12de186e0, 127;
v0x12de186e0_128 .array/port v0x12de186e0, 128;
v0x12de186e0_129 .array/port v0x12de186e0, 129;
v0x12de186e0_130 .array/port v0x12de186e0, 130;
E_0x12de186a0/32 .event anyedge, v0x12de186e0_127, v0x12de186e0_128, v0x12de186e0_129, v0x12de186e0_130;
v0x12de186e0_131 .array/port v0x12de186e0, 131;
v0x12de186e0_132 .array/port v0x12de186e0, 132;
v0x12de186e0_133 .array/port v0x12de186e0, 133;
v0x12de186e0_134 .array/port v0x12de186e0, 134;
E_0x12de186a0/33 .event anyedge, v0x12de186e0_131, v0x12de186e0_132, v0x12de186e0_133, v0x12de186e0_134;
v0x12de186e0_135 .array/port v0x12de186e0, 135;
v0x12de186e0_136 .array/port v0x12de186e0, 136;
v0x12de186e0_137 .array/port v0x12de186e0, 137;
v0x12de186e0_138 .array/port v0x12de186e0, 138;
E_0x12de186a0/34 .event anyedge, v0x12de186e0_135, v0x12de186e0_136, v0x12de186e0_137, v0x12de186e0_138;
v0x12de186e0_139 .array/port v0x12de186e0, 139;
v0x12de186e0_140 .array/port v0x12de186e0, 140;
v0x12de186e0_141 .array/port v0x12de186e0, 141;
v0x12de186e0_142 .array/port v0x12de186e0, 142;
E_0x12de186a0/35 .event anyedge, v0x12de186e0_139, v0x12de186e0_140, v0x12de186e0_141, v0x12de186e0_142;
v0x12de186e0_143 .array/port v0x12de186e0, 143;
v0x12de186e0_144 .array/port v0x12de186e0, 144;
v0x12de186e0_145 .array/port v0x12de186e0, 145;
v0x12de186e0_146 .array/port v0x12de186e0, 146;
E_0x12de186a0/36 .event anyedge, v0x12de186e0_143, v0x12de186e0_144, v0x12de186e0_145, v0x12de186e0_146;
v0x12de186e0_147 .array/port v0x12de186e0, 147;
v0x12de186e0_148 .array/port v0x12de186e0, 148;
v0x12de186e0_149 .array/port v0x12de186e0, 149;
v0x12de186e0_150 .array/port v0x12de186e0, 150;
E_0x12de186a0/37 .event anyedge, v0x12de186e0_147, v0x12de186e0_148, v0x12de186e0_149, v0x12de186e0_150;
v0x12de186e0_151 .array/port v0x12de186e0, 151;
v0x12de186e0_152 .array/port v0x12de186e0, 152;
v0x12de186e0_153 .array/port v0x12de186e0, 153;
v0x12de186e0_154 .array/port v0x12de186e0, 154;
E_0x12de186a0/38 .event anyedge, v0x12de186e0_151, v0x12de186e0_152, v0x12de186e0_153, v0x12de186e0_154;
v0x12de186e0_155 .array/port v0x12de186e0, 155;
v0x12de186e0_156 .array/port v0x12de186e0, 156;
v0x12de186e0_157 .array/port v0x12de186e0, 157;
v0x12de186e0_158 .array/port v0x12de186e0, 158;
E_0x12de186a0/39 .event anyedge, v0x12de186e0_155, v0x12de186e0_156, v0x12de186e0_157, v0x12de186e0_158;
v0x12de186e0_159 .array/port v0x12de186e0, 159;
v0x12de186e0_160 .array/port v0x12de186e0, 160;
v0x12de186e0_161 .array/port v0x12de186e0, 161;
v0x12de186e0_162 .array/port v0x12de186e0, 162;
E_0x12de186a0/40 .event anyedge, v0x12de186e0_159, v0x12de186e0_160, v0x12de186e0_161, v0x12de186e0_162;
v0x12de186e0_163 .array/port v0x12de186e0, 163;
v0x12de186e0_164 .array/port v0x12de186e0, 164;
v0x12de186e0_165 .array/port v0x12de186e0, 165;
v0x12de186e0_166 .array/port v0x12de186e0, 166;
E_0x12de186a0/41 .event anyedge, v0x12de186e0_163, v0x12de186e0_164, v0x12de186e0_165, v0x12de186e0_166;
v0x12de186e0_167 .array/port v0x12de186e0, 167;
v0x12de186e0_168 .array/port v0x12de186e0, 168;
v0x12de186e0_169 .array/port v0x12de186e0, 169;
v0x12de186e0_170 .array/port v0x12de186e0, 170;
E_0x12de186a0/42 .event anyedge, v0x12de186e0_167, v0x12de186e0_168, v0x12de186e0_169, v0x12de186e0_170;
v0x12de186e0_171 .array/port v0x12de186e0, 171;
v0x12de186e0_172 .array/port v0x12de186e0, 172;
v0x12de186e0_173 .array/port v0x12de186e0, 173;
v0x12de186e0_174 .array/port v0x12de186e0, 174;
E_0x12de186a0/43 .event anyedge, v0x12de186e0_171, v0x12de186e0_172, v0x12de186e0_173, v0x12de186e0_174;
v0x12de186e0_175 .array/port v0x12de186e0, 175;
v0x12de186e0_176 .array/port v0x12de186e0, 176;
v0x12de186e0_177 .array/port v0x12de186e0, 177;
v0x12de186e0_178 .array/port v0x12de186e0, 178;
E_0x12de186a0/44 .event anyedge, v0x12de186e0_175, v0x12de186e0_176, v0x12de186e0_177, v0x12de186e0_178;
v0x12de186e0_179 .array/port v0x12de186e0, 179;
v0x12de186e0_180 .array/port v0x12de186e0, 180;
v0x12de186e0_181 .array/port v0x12de186e0, 181;
v0x12de186e0_182 .array/port v0x12de186e0, 182;
E_0x12de186a0/45 .event anyedge, v0x12de186e0_179, v0x12de186e0_180, v0x12de186e0_181, v0x12de186e0_182;
v0x12de186e0_183 .array/port v0x12de186e0, 183;
v0x12de186e0_184 .array/port v0x12de186e0, 184;
v0x12de186e0_185 .array/port v0x12de186e0, 185;
v0x12de186e0_186 .array/port v0x12de186e0, 186;
E_0x12de186a0/46 .event anyedge, v0x12de186e0_183, v0x12de186e0_184, v0x12de186e0_185, v0x12de186e0_186;
v0x12de186e0_187 .array/port v0x12de186e0, 187;
v0x12de186e0_188 .array/port v0x12de186e0, 188;
v0x12de186e0_189 .array/port v0x12de186e0, 189;
v0x12de186e0_190 .array/port v0x12de186e0, 190;
E_0x12de186a0/47 .event anyedge, v0x12de186e0_187, v0x12de186e0_188, v0x12de186e0_189, v0x12de186e0_190;
v0x12de186e0_191 .array/port v0x12de186e0, 191;
v0x12de186e0_192 .array/port v0x12de186e0, 192;
v0x12de186e0_193 .array/port v0x12de186e0, 193;
v0x12de186e0_194 .array/port v0x12de186e0, 194;
E_0x12de186a0/48 .event anyedge, v0x12de186e0_191, v0x12de186e0_192, v0x12de186e0_193, v0x12de186e0_194;
v0x12de186e0_195 .array/port v0x12de186e0, 195;
v0x12de186e0_196 .array/port v0x12de186e0, 196;
v0x12de186e0_197 .array/port v0x12de186e0, 197;
v0x12de186e0_198 .array/port v0x12de186e0, 198;
E_0x12de186a0/49 .event anyedge, v0x12de186e0_195, v0x12de186e0_196, v0x12de186e0_197, v0x12de186e0_198;
v0x12de186e0_199 .array/port v0x12de186e0, 199;
v0x12de186e0_200 .array/port v0x12de186e0, 200;
v0x12de186e0_201 .array/port v0x12de186e0, 201;
v0x12de186e0_202 .array/port v0x12de186e0, 202;
E_0x12de186a0/50 .event anyedge, v0x12de186e0_199, v0x12de186e0_200, v0x12de186e0_201, v0x12de186e0_202;
v0x12de186e0_203 .array/port v0x12de186e0, 203;
v0x12de186e0_204 .array/port v0x12de186e0, 204;
v0x12de186e0_205 .array/port v0x12de186e0, 205;
v0x12de186e0_206 .array/port v0x12de186e0, 206;
E_0x12de186a0/51 .event anyedge, v0x12de186e0_203, v0x12de186e0_204, v0x12de186e0_205, v0x12de186e0_206;
v0x12de186e0_207 .array/port v0x12de186e0, 207;
v0x12de186e0_208 .array/port v0x12de186e0, 208;
v0x12de186e0_209 .array/port v0x12de186e0, 209;
v0x12de186e0_210 .array/port v0x12de186e0, 210;
E_0x12de186a0/52 .event anyedge, v0x12de186e0_207, v0x12de186e0_208, v0x12de186e0_209, v0x12de186e0_210;
v0x12de186e0_211 .array/port v0x12de186e0, 211;
v0x12de186e0_212 .array/port v0x12de186e0, 212;
v0x12de186e0_213 .array/port v0x12de186e0, 213;
v0x12de186e0_214 .array/port v0x12de186e0, 214;
E_0x12de186a0/53 .event anyedge, v0x12de186e0_211, v0x12de186e0_212, v0x12de186e0_213, v0x12de186e0_214;
v0x12de186e0_215 .array/port v0x12de186e0, 215;
v0x12de186e0_216 .array/port v0x12de186e0, 216;
v0x12de186e0_217 .array/port v0x12de186e0, 217;
v0x12de186e0_218 .array/port v0x12de186e0, 218;
E_0x12de186a0/54 .event anyedge, v0x12de186e0_215, v0x12de186e0_216, v0x12de186e0_217, v0x12de186e0_218;
v0x12de186e0_219 .array/port v0x12de186e0, 219;
v0x12de186e0_220 .array/port v0x12de186e0, 220;
v0x12de186e0_221 .array/port v0x12de186e0, 221;
v0x12de186e0_222 .array/port v0x12de186e0, 222;
E_0x12de186a0/55 .event anyedge, v0x12de186e0_219, v0x12de186e0_220, v0x12de186e0_221, v0x12de186e0_222;
v0x12de186e0_223 .array/port v0x12de186e0, 223;
v0x12de186e0_224 .array/port v0x12de186e0, 224;
v0x12de186e0_225 .array/port v0x12de186e0, 225;
v0x12de186e0_226 .array/port v0x12de186e0, 226;
E_0x12de186a0/56 .event anyedge, v0x12de186e0_223, v0x12de186e0_224, v0x12de186e0_225, v0x12de186e0_226;
v0x12de186e0_227 .array/port v0x12de186e0, 227;
v0x12de186e0_228 .array/port v0x12de186e0, 228;
v0x12de186e0_229 .array/port v0x12de186e0, 229;
v0x12de186e0_230 .array/port v0x12de186e0, 230;
E_0x12de186a0/57 .event anyedge, v0x12de186e0_227, v0x12de186e0_228, v0x12de186e0_229, v0x12de186e0_230;
v0x12de186e0_231 .array/port v0x12de186e0, 231;
v0x12de186e0_232 .array/port v0x12de186e0, 232;
v0x12de186e0_233 .array/port v0x12de186e0, 233;
v0x12de186e0_234 .array/port v0x12de186e0, 234;
E_0x12de186a0/58 .event anyedge, v0x12de186e0_231, v0x12de186e0_232, v0x12de186e0_233, v0x12de186e0_234;
v0x12de186e0_235 .array/port v0x12de186e0, 235;
v0x12de186e0_236 .array/port v0x12de186e0, 236;
v0x12de186e0_237 .array/port v0x12de186e0, 237;
v0x12de186e0_238 .array/port v0x12de186e0, 238;
E_0x12de186a0/59 .event anyedge, v0x12de186e0_235, v0x12de186e0_236, v0x12de186e0_237, v0x12de186e0_238;
v0x12de186e0_239 .array/port v0x12de186e0, 239;
v0x12de186e0_240 .array/port v0x12de186e0, 240;
v0x12de186e0_241 .array/port v0x12de186e0, 241;
v0x12de186e0_242 .array/port v0x12de186e0, 242;
E_0x12de186a0/60 .event anyedge, v0x12de186e0_239, v0x12de186e0_240, v0x12de186e0_241, v0x12de186e0_242;
v0x12de186e0_243 .array/port v0x12de186e0, 243;
v0x12de186e0_244 .array/port v0x12de186e0, 244;
v0x12de186e0_245 .array/port v0x12de186e0, 245;
v0x12de186e0_246 .array/port v0x12de186e0, 246;
E_0x12de186a0/61 .event anyedge, v0x12de186e0_243, v0x12de186e0_244, v0x12de186e0_245, v0x12de186e0_246;
v0x12de186e0_247 .array/port v0x12de186e0, 247;
v0x12de186e0_248 .array/port v0x12de186e0, 248;
v0x12de186e0_249 .array/port v0x12de186e0, 249;
v0x12de186e0_250 .array/port v0x12de186e0, 250;
E_0x12de186a0/62 .event anyedge, v0x12de186e0_247, v0x12de186e0_248, v0x12de186e0_249, v0x12de186e0_250;
v0x12de186e0_251 .array/port v0x12de186e0, 251;
v0x12de186e0_252 .array/port v0x12de186e0, 252;
v0x12de186e0_253 .array/port v0x12de186e0, 253;
v0x12de186e0_254 .array/port v0x12de186e0, 254;
E_0x12de186a0/63 .event anyedge, v0x12de186e0_251, v0x12de186e0_252, v0x12de186e0_253, v0x12de186e0_254;
v0x12de186e0_255 .array/port v0x12de186e0, 255;
E_0x12de186a0/64 .event anyedge, v0x12de186e0_255, v0x12de19b00_0, v0x12de19750_0;
E_0x12de186a0 .event/or E_0x12de186a0/0, E_0x12de186a0/1, E_0x12de186a0/2, E_0x12de186a0/3, E_0x12de186a0/4, E_0x12de186a0/5, E_0x12de186a0/6, E_0x12de186a0/7, E_0x12de186a0/8, E_0x12de186a0/9, E_0x12de186a0/10, E_0x12de186a0/11, E_0x12de186a0/12, E_0x12de186a0/13, E_0x12de186a0/14, E_0x12de186a0/15, E_0x12de186a0/16, E_0x12de186a0/17, E_0x12de186a0/18, E_0x12de186a0/19, E_0x12de186a0/20, E_0x12de186a0/21, E_0x12de186a0/22, E_0x12de186a0/23, E_0x12de186a0/24, E_0x12de186a0/25, E_0x12de186a0/26, E_0x12de186a0/27, E_0x12de186a0/28, E_0x12de186a0/29, E_0x12de186a0/30, E_0x12de186a0/31, E_0x12de186a0/32, E_0x12de186a0/33, E_0x12de186a0/34, E_0x12de186a0/35, E_0x12de186a0/36, E_0x12de186a0/37, E_0x12de186a0/38, E_0x12de186a0/39, E_0x12de186a0/40, E_0x12de186a0/41, E_0x12de186a0/42, E_0x12de186a0/43, E_0x12de186a0/44, E_0x12de186a0/45, E_0x12de186a0/46, E_0x12de186a0/47, E_0x12de186a0/48, E_0x12de186a0/49, E_0x12de186a0/50, E_0x12de186a0/51, E_0x12de186a0/52, E_0x12de186a0/53, E_0x12de186a0/54, E_0x12de186a0/55, E_0x12de186a0/56, E_0x12de186a0/57, E_0x12de186a0/58, E_0x12de186a0/59, E_0x12de186a0/60, E_0x12de186a0/61, E_0x12de186a0/62, E_0x12de186a0/63, E_0x12de186a0/64;
S_0x12de065f0 .scope module, "Register_file_tb" "Register_file_tb" 8 3;
 .timescale -9 -12;
v0x12de1ad60_0 .var "clk", 0 0;
v0x12de1adf0_0 .var "read_adr1", 1 0;
v0x12de1ae80_0 .var "read_adr2", 1 0;
v0x12de1af30_0 .net "read_data1", 15 0, v0x12de1a630_0;  1 drivers
v0x12de1afe0_0 .net "read_data2", 15 0, v0x12de1a6e0_0;  1 drivers
v0x12de1b0b0_0 .var "read_en", 0 0;
v0x12de1b160_0 .var "reset", 0 0;
v0x12de1b210_0 .var "write_adr", 1 0;
v0x12de1b2c0_0 .var "write_data", 15 0;
v0x12de1b3f0_0 .var "write_en", 0 0;
S_0x12de1a070 .scope module, "uut" "Register_file" 8 17, 9 1 0, S_0x12de065f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 2 "write_adr";
    .port_info 5 /INPUT 2 "read_adr1";
    .port_info 6 /INPUT 2 "read_adr2";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /OUTPUT 16 "read_data1";
    .port_info 9 /OUTPUT 16 "read_data2";
v0x12de1a430_0 .net "clk", 0 0, v0x12de1ad60_0;  1 drivers
v0x12de1a4c0_0 .net "read_adr1", 1 0, v0x12de1adf0_0;  1 drivers
v0x12de1a570_0 .net "read_adr2", 1 0, v0x12de1ae80_0;  1 drivers
v0x12de1a630_0 .var "read_data1", 15 0;
v0x12de1a6e0_0 .var "read_data2", 15 0;
v0x12de1a7d0_0 .net "read_en", 0 0, v0x12de1b0b0_0;  1 drivers
v0x12de1a870 .array "reg_file", 3 0, 15 0;
v0x12de1a950_0 .net "reset", 0 0, v0x12de1b160_0;  1 drivers
v0x12de1a9f0_0 .net "write_adr", 1 0, v0x12de1b210_0;  1 drivers
v0x12de1ab20_0 .net "write_data", 15 0, v0x12de1b2c0_0;  1 drivers
v0x12de1abd0_0 .net "write_en", 0 0, v0x12de1b3f0_0;  1 drivers
v0x12de1a870_0 .array/port v0x12de1a870, 0;
v0x12de1a870_1 .array/port v0x12de1a870, 1;
E_0x12de1a370/0 .event anyedge, v0x12de1a7d0_0, v0x12de1a4c0_0, v0x12de1a870_0, v0x12de1a870_1;
v0x12de1a870_2 .array/port v0x12de1a870, 2;
v0x12de1a870_3 .array/port v0x12de1a870, 3;
E_0x12de1a370/1 .event anyedge, v0x12de1a870_2, v0x12de1a870_3, v0x12de1a570_0;
E_0x12de1a370 .event/or E_0x12de1a370/0, E_0x12de1a370/1;
E_0x12de1a3f0 .event posedge, v0x12de1a430_0;
S_0x12de06760 .scope module, "control_unit_tb" "control_unit_tb" 10 3;
 .timescale -9 -12;
v0x12de1c1b0_0 .net "RAM_adr", 7 0, v0x12de1b7b0_0;  1 drivers
v0x12de1c240_0 .net "RAM_read", 0 0, v0x12de1b840_0;  1 drivers
v0x12de1c2d0_0 .net "Reg_read", 0 0, v0x12de1b8d0_0;  1 drivers
v0x12de1c380_0 .net "Reg_write", 0 0, v0x12de1b980_0;  1 drivers
v0x12de1c430_0 .net "alu_code", 3 0, v0x12de1bb00_0;  1 drivers
v0x12de1c500_0 .var "instruction", 15 0;
v0x12de1c5b0_0 .net "pc_jump", 0 0, v0x12de1bd10_0;  1 drivers
v0x12de1c660_0 .net "reg1", 1 0, v0x12de1be20_0;  1 drivers
v0x12de1c710_0 .net "reg2", 1 0, v0x12de1bec0_0;  1 drivers
S_0x12de1b480 .scope module, "uut" "Control_unit" 10 15, 11 1 0, S_0x12de06760;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "alu_code";
    .port_info 2 /OUTPUT 1 "RAM_read";
    .port_info 3 /OUTPUT 1 "Reg_read";
    .port_info 4 /OUTPUT 1 "Reg_write";
    .port_info 5 /OUTPUT 1 "pc_jump";
    .port_info 6 /OUTPUT 2 "reg1";
    .port_info 7 /OUTPUT 2 "reg2";
    .port_info 8 /OUTPUT 8 "RAM_adr";
v0x12de1b7b0_0 .var "RAM_adr", 7 0;
v0x12de1b840_0 .var "RAM_read", 0 0;
v0x12de1b8d0_0 .var "Reg_read", 0 0;
v0x12de1b980_0 .var "Reg_write", 0 0;
v0x12de1ba10_0 .net "adr", 7 0, L_0x12de22360;  1 drivers
v0x12de1bb00_0 .var "alu_code", 3 0;
v0x12de1bbb0_0 .net "instruction", 15 0, v0x12de1c500_0;  1 drivers
v0x12de1bc60_0 .net "opcode", 3 0, L_0x12de220e0;  1 drivers
v0x12de1bd10_0 .var "pc_jump", 0 0;
v0x12de1be20_0 .var "reg1", 1 0;
v0x12de1bec0_0 .var "reg2", 1 0;
v0x12de1bf70_0 .net "rs1", 1 0, L_0x12de22180;  1 drivers
v0x12de1c020_0 .net "rs2", 1 0, L_0x12de22220;  1 drivers
E_0x12de1b770 .event anyedge, v0x12de1bc60_0, v0x12de1bf70_0, v0x12de1c020_0, v0x12de1ba10_0;
L_0x12de220e0 .part v0x12de1c500_0, 12, 4;
L_0x12de22180 .part v0x12de1c500_0, 10, 2;
L_0x12de22220 .part v0x12de1c500_0, 8, 2;
L_0x12de22360 .part v0x12de1c500_0, 0, 8;
S_0x12de06910 .scope module, "cpu_tb" "cpu_tb" 12 3;
 .timescale -9 -12;
v0x12de21f40_0 .var "clk", 0 0;
v0x12de21fd0_0 .var "reset", 0 0;
E_0x12de1c4c0 .event anyedge, v0x12de1daa0_0;
S_0x12de1c840 .scope module, "uut" "cpu" 12 7, 13 3 0, S_0x12de06910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x12de22640 .functor OR 1, L_0x12de22400, L_0x12de22500, C4<0>, C4<0>;
v0x12de20dd0_0 .net "RAM_adress", 7 0, v0x12de1cd80_0;  1 drivers
v0x12de20f00_0 .net "RAM_output", 15 0, v0x12de20a80_0;  1 drivers
v0x12de20f90_0 .net "RAM_read", 0 0, v0x12de1ce30_0;  1 drivers
L_0x120040010 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x12de21060_0 .net/2u *"_ivl_0", 3 0, L_0x120040010;  1 drivers
v0x12de210f0_0 .net *"_ivl_2", 0 0, L_0x12de22400;  1 drivers
L_0x120040058 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x12de211c0_0 .net/2u *"_ivl_4", 3 0, L_0x120040058;  1 drivers
v0x12de21250_0 .net *"_ivl_6", 0 0, L_0x12de22500;  1 drivers
v0x12de212e0_0 .net *"_ivl_9", 0 0, L_0x12de22640;  1 drivers
v0x12de21380_0 .net "alu_code", 3 0, v0x12de1d110_0;  1 drivers
v0x12de21490_0 .net "alu_result", 15 0, v0x12de1f020_0;  1 drivers
v0x12de21520_0 .net "clk", 0 0, v0x12de21f40_0;  1 drivers
v0x12de21630_0 .net "current_instruction", 15 0, v0x12de20c00_0;  1 drivers
v0x12de216c0_0 .net "pc_address", 7 0, v0x12de1daa0_0;  1 drivers
v0x12de217a0_0 .net "pc_branch", 0 0, v0x12de1f290_0;  1 drivers
v0x12de21870_0 .net "pc_jump", 0 0, v0x12de1d320_0;  1 drivers
v0x12de21940_0 .net "reg_1_adr", 1 0, v0x12de1d430_0;  1 drivers
v0x12de219d0_0 .net "reg_1_data", 15 0, v0x12de1e670_0;  1 drivers
v0x12de21b60_0 .net "reg_2_adr", 1 0, v0x12de1d4d0_0;  1 drivers
v0x12de21bf0_0 .net "reg_2_data", 15 0, v0x12de1e700_0;  1 drivers
v0x12de21c80_0 .net "reg_read", 0 0, v0x12de1ced0_0;  1 drivers
v0x12de21d50_0 .net "reg_write", 0 0, v0x12de1cf80_0;  1 drivers
v0x12de21e20_0 .net "reset", 0 0, v0x12de21fd0_0;  1 drivers
v0x12de21eb0_0 .net "write_data", 15 0, L_0x12de22750;  1 drivers
L_0x12de22400 .cmp/eq 4, v0x12de1d110_0, L_0x120040010;
L_0x12de22500 .cmp/eq 4, v0x12de1d110_0, L_0x120040058;
L_0x12de22750 .functor MUXZ 16, v0x12de20a80_0, v0x12de1f020_0, L_0x12de22640, C4<>;
S_0x12de1ca30 .scope module, "CU" "Control_unit" 13 57, 11 1 0, S_0x12de1c840;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "instruction";
    .port_info 1 /OUTPUT 4 "alu_code";
    .port_info 2 /OUTPUT 1 "RAM_read";
    .port_info 3 /OUTPUT 1 "Reg_read";
    .port_info 4 /OUTPUT 1 "Reg_write";
    .port_info 5 /OUTPUT 1 "pc_jump";
    .port_info 6 /OUTPUT 2 "reg1";
    .port_info 7 /OUTPUT 2 "reg2";
    .port_info 8 /OUTPUT 8 "RAM_adr";
v0x12de1cd80_0 .var "RAM_adr", 7 0;
v0x12de1ce30_0 .var "RAM_read", 0 0;
v0x12de1ced0_0 .var "Reg_read", 0 0;
v0x12de1cf80_0 .var "Reg_write", 0 0;
v0x12de1d020_0 .net "adr", 7 0, L_0x12de22b50;  1 drivers
v0x12de1d110_0 .var "alu_code", 3 0;
v0x12de1d1c0_0 .net "instruction", 15 0, v0x12de20c00_0;  alias, 1 drivers
v0x12de1d270_0 .net "opcode", 3 0, L_0x12de228f0;  1 drivers
v0x12de1d320_0 .var "pc_jump", 0 0;
v0x12de1d430_0 .var "reg1", 1 0;
v0x12de1d4d0_0 .var "reg2", 1 0;
v0x12de1d580_0 .net "rs1", 1 0, L_0x12de22990;  1 drivers
v0x12de1d630_0 .net "rs2", 1 0, L_0x12de22ab0;  1 drivers
E_0x12de1cd20 .event anyedge, v0x12de1d270_0, v0x12de1d580_0, v0x12de1d630_0, v0x12de1d020_0;
L_0x12de228f0 .part v0x12de20c00_0, 12, 4;
L_0x12de22990 .part v0x12de20c00_0, 10, 2;
L_0x12de22ab0 .part v0x12de20c00_0, 8, 2;
L_0x12de22b50 .part v0x12de20c00_0, 0, 8;
S_0x12de1d7c0 .scope module, "PC" "Program_counter" 13 19, 5 1 0, S_0x12de1c840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "jump";
    .port_info 3 /INPUT 8 "jump_adr";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /INPUT 8 "branch_adr";
    .port_info 6 /OUTPUT 8 "address";
v0x12de1daa0_0 .var "address", 7 0;
v0x12de1db50_0 .net "branch", 0 0, v0x12de1f290_0;  alias, 1 drivers
v0x12de1dbf0_0 .net "branch_adr", 7 0, v0x12de1cd80_0;  alias, 1 drivers
v0x12de1dcc0_0 .net "clk", 0 0, v0x12de21f40_0;  alias, 1 drivers
v0x12de1dd50_0 .net "jump", 0 0, v0x12de1d320_0;  alias, 1 drivers
v0x12de1de20_0 .net "jump_adr", 7 0, v0x12de1cd80_0;  alias, 1 drivers
v0x12de1def0_0 .var "program", 7 0;
v0x12de1dfa0_0 .net "reset", 0 0, v0x12de21fd0_0;  alias, 1 drivers
E_0x12de1da20 .event anyedge, v0x12de1def0_0;
E_0x12de1da60 .event posedge, v0x12de1dcc0_0;
S_0x12de1e0f0 .scope module, "RF" "Register_file" 13 44, 9 1 0, S_0x12de1c840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 1 "read_en";
    .port_info 4 /INPUT 2 "write_adr";
    .port_info 5 /INPUT 2 "read_adr1";
    .port_info 6 /INPUT 2 "read_adr2";
    .port_info 7 /INPUT 16 "write_data";
    .port_info 8 /OUTPUT 16 "read_data1";
    .port_info 9 /OUTPUT 16 "read_data2";
v0x12de1e430_0 .net "clk", 0 0, v0x12de21f40_0;  alias, 1 drivers
v0x12de1e4f0_0 .net "read_adr1", 1 0, v0x12de1d430_0;  alias, 1 drivers
v0x12de1e5a0_0 .net "read_adr2", 1 0, v0x12de1d4d0_0;  alias, 1 drivers
v0x12de1e670_0 .var "read_data1", 15 0;
v0x12de1e700_0 .var "read_data2", 15 0;
v0x12de1e7f0_0 .net "read_en", 0 0, v0x12de1ced0_0;  alias, 1 drivers
v0x12de1e880 .array "reg_file", 3 0, 15 0;
v0x12de1e970_0 .net "reset", 0 0, v0x12de21fd0_0;  alias, 1 drivers
v0x12de1ea20_0 .net "write_adr", 1 0, v0x12de1d430_0;  alias, 1 drivers
v0x12de1eb30_0 .net "write_data", 15 0, L_0x12de22750;  alias, 1 drivers
v0x12de1ebe0_0 .net "write_en", 0 0, v0x12de1cf80_0;  alias, 1 drivers
v0x12de1e880_0 .array/port v0x12de1e880, 0;
v0x12de1e880_1 .array/port v0x12de1e880, 1;
E_0x12de1d930/0 .event anyedge, v0x12de1ced0_0, v0x12de1d430_0, v0x12de1e880_0, v0x12de1e880_1;
v0x12de1e880_2 .array/port v0x12de1e880, 2;
v0x12de1e880_3 .array/port v0x12de1e880, 3;
E_0x12de1d930/1 .event anyedge, v0x12de1e880_2, v0x12de1e880_3, v0x12de1d4d0_0;
E_0x12de1d930 .event/or E_0x12de1d930/0, E_0x12de1d930/1;
S_0x12de1ed50 .scope module, "alu" "ALU" 13 69, 3 1 0, S_0x12de1c840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "alu_code";
    .port_info 3 /INPUT 16 "reg_data1";
    .port_info 4 /INPUT 16 "reg_data2";
    .port_info 5 /OUTPUT 16 "accum";
    .port_info 6 /OUTPUT 1 "pc_branch";
v0x12de1f020_0 .var "accum", 15 0;
v0x12de1f0e0_0 .net "alu_code", 3 0, v0x12de1d110_0;  alias, 1 drivers
v0x12de1f1a0_0 .net "clk", 0 0, v0x12de21f40_0;  alias, 1 drivers
v0x12de1f290_0 .var "pc_branch", 0 0;
v0x12de1f320_0 .net "reg_data1", 15 0, v0x12de1e670_0;  alias, 1 drivers
v0x12de1f3f0_0 .net "reg_data2", 15 0, v0x12de1e700_0;  alias, 1 drivers
v0x12de1f4a0_0 .net "reset", 0 0, v0x12de21fd0_0;  alias, 1 drivers
E_0x12de1efb0 .event anyedge, v0x12de1d110_0, v0x12de1e670_0, v0x12de1e700_0;
S_0x12de1f5f0 .scope module, "ram" "RAM" 13 32, 7 1 0, S_0x12de1c840;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 8 "adr";
    .port_info 3 /INPUT 8 "pc_adr";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /OUTPUT 16 "pc_out";
v0x12de1f8b0 .array "RAM", 255 0, 15 0;
v0x12de20950_0 .net "adr", 7 0, v0x12de1cd80_0;  alias, 1 drivers
v0x12de209f0_0 .net "clk", 0 0, v0x12de21f40_0;  alias, 1 drivers
v0x12de20a80_0 .var "out", 15 0;
v0x12de20b20_0 .net "pc_adr", 7 0, v0x12de1daa0_0;  alias, 1 drivers
v0x12de20c00_0 .var "pc_out", 15 0;
v0x12de20cb0_0 .net "read", 0 0, v0x12de1ce30_0;  alias, 1 drivers
v0x12de1f8b0_0 .array/port v0x12de1f8b0, 0;
v0x12de1f8b0_1 .array/port v0x12de1f8b0, 1;
v0x12de1f8b0_2 .array/port v0x12de1f8b0, 2;
E_0x12de1f870/0 .event anyedge, v0x12de1daa0_0, v0x12de1f8b0_0, v0x12de1f8b0_1, v0x12de1f8b0_2;
v0x12de1f8b0_3 .array/port v0x12de1f8b0, 3;
v0x12de1f8b0_4 .array/port v0x12de1f8b0, 4;
v0x12de1f8b0_5 .array/port v0x12de1f8b0, 5;
v0x12de1f8b0_6 .array/port v0x12de1f8b0, 6;
E_0x12de1f870/1 .event anyedge, v0x12de1f8b0_3, v0x12de1f8b0_4, v0x12de1f8b0_5, v0x12de1f8b0_6;
v0x12de1f8b0_7 .array/port v0x12de1f8b0, 7;
v0x12de1f8b0_8 .array/port v0x12de1f8b0, 8;
v0x12de1f8b0_9 .array/port v0x12de1f8b0, 9;
v0x12de1f8b0_10 .array/port v0x12de1f8b0, 10;
E_0x12de1f870/2 .event anyedge, v0x12de1f8b0_7, v0x12de1f8b0_8, v0x12de1f8b0_9, v0x12de1f8b0_10;
v0x12de1f8b0_11 .array/port v0x12de1f8b0, 11;
v0x12de1f8b0_12 .array/port v0x12de1f8b0, 12;
v0x12de1f8b0_13 .array/port v0x12de1f8b0, 13;
v0x12de1f8b0_14 .array/port v0x12de1f8b0, 14;
E_0x12de1f870/3 .event anyedge, v0x12de1f8b0_11, v0x12de1f8b0_12, v0x12de1f8b0_13, v0x12de1f8b0_14;
v0x12de1f8b0_15 .array/port v0x12de1f8b0, 15;
v0x12de1f8b0_16 .array/port v0x12de1f8b0, 16;
v0x12de1f8b0_17 .array/port v0x12de1f8b0, 17;
v0x12de1f8b0_18 .array/port v0x12de1f8b0, 18;
E_0x12de1f870/4 .event anyedge, v0x12de1f8b0_15, v0x12de1f8b0_16, v0x12de1f8b0_17, v0x12de1f8b0_18;
v0x12de1f8b0_19 .array/port v0x12de1f8b0, 19;
v0x12de1f8b0_20 .array/port v0x12de1f8b0, 20;
v0x12de1f8b0_21 .array/port v0x12de1f8b0, 21;
v0x12de1f8b0_22 .array/port v0x12de1f8b0, 22;
E_0x12de1f870/5 .event anyedge, v0x12de1f8b0_19, v0x12de1f8b0_20, v0x12de1f8b0_21, v0x12de1f8b0_22;
v0x12de1f8b0_23 .array/port v0x12de1f8b0, 23;
v0x12de1f8b0_24 .array/port v0x12de1f8b0, 24;
v0x12de1f8b0_25 .array/port v0x12de1f8b0, 25;
v0x12de1f8b0_26 .array/port v0x12de1f8b0, 26;
E_0x12de1f870/6 .event anyedge, v0x12de1f8b0_23, v0x12de1f8b0_24, v0x12de1f8b0_25, v0x12de1f8b0_26;
v0x12de1f8b0_27 .array/port v0x12de1f8b0, 27;
v0x12de1f8b0_28 .array/port v0x12de1f8b0, 28;
v0x12de1f8b0_29 .array/port v0x12de1f8b0, 29;
v0x12de1f8b0_30 .array/port v0x12de1f8b0, 30;
E_0x12de1f870/7 .event anyedge, v0x12de1f8b0_27, v0x12de1f8b0_28, v0x12de1f8b0_29, v0x12de1f8b0_30;
v0x12de1f8b0_31 .array/port v0x12de1f8b0, 31;
v0x12de1f8b0_32 .array/port v0x12de1f8b0, 32;
v0x12de1f8b0_33 .array/port v0x12de1f8b0, 33;
v0x12de1f8b0_34 .array/port v0x12de1f8b0, 34;
E_0x12de1f870/8 .event anyedge, v0x12de1f8b0_31, v0x12de1f8b0_32, v0x12de1f8b0_33, v0x12de1f8b0_34;
v0x12de1f8b0_35 .array/port v0x12de1f8b0, 35;
v0x12de1f8b0_36 .array/port v0x12de1f8b0, 36;
v0x12de1f8b0_37 .array/port v0x12de1f8b0, 37;
v0x12de1f8b0_38 .array/port v0x12de1f8b0, 38;
E_0x12de1f870/9 .event anyedge, v0x12de1f8b0_35, v0x12de1f8b0_36, v0x12de1f8b0_37, v0x12de1f8b0_38;
v0x12de1f8b0_39 .array/port v0x12de1f8b0, 39;
v0x12de1f8b0_40 .array/port v0x12de1f8b0, 40;
v0x12de1f8b0_41 .array/port v0x12de1f8b0, 41;
v0x12de1f8b0_42 .array/port v0x12de1f8b0, 42;
E_0x12de1f870/10 .event anyedge, v0x12de1f8b0_39, v0x12de1f8b0_40, v0x12de1f8b0_41, v0x12de1f8b0_42;
v0x12de1f8b0_43 .array/port v0x12de1f8b0, 43;
v0x12de1f8b0_44 .array/port v0x12de1f8b0, 44;
v0x12de1f8b0_45 .array/port v0x12de1f8b0, 45;
v0x12de1f8b0_46 .array/port v0x12de1f8b0, 46;
E_0x12de1f870/11 .event anyedge, v0x12de1f8b0_43, v0x12de1f8b0_44, v0x12de1f8b0_45, v0x12de1f8b0_46;
v0x12de1f8b0_47 .array/port v0x12de1f8b0, 47;
v0x12de1f8b0_48 .array/port v0x12de1f8b0, 48;
v0x12de1f8b0_49 .array/port v0x12de1f8b0, 49;
v0x12de1f8b0_50 .array/port v0x12de1f8b0, 50;
E_0x12de1f870/12 .event anyedge, v0x12de1f8b0_47, v0x12de1f8b0_48, v0x12de1f8b0_49, v0x12de1f8b0_50;
v0x12de1f8b0_51 .array/port v0x12de1f8b0, 51;
v0x12de1f8b0_52 .array/port v0x12de1f8b0, 52;
v0x12de1f8b0_53 .array/port v0x12de1f8b0, 53;
v0x12de1f8b0_54 .array/port v0x12de1f8b0, 54;
E_0x12de1f870/13 .event anyedge, v0x12de1f8b0_51, v0x12de1f8b0_52, v0x12de1f8b0_53, v0x12de1f8b0_54;
v0x12de1f8b0_55 .array/port v0x12de1f8b0, 55;
v0x12de1f8b0_56 .array/port v0x12de1f8b0, 56;
v0x12de1f8b0_57 .array/port v0x12de1f8b0, 57;
v0x12de1f8b0_58 .array/port v0x12de1f8b0, 58;
E_0x12de1f870/14 .event anyedge, v0x12de1f8b0_55, v0x12de1f8b0_56, v0x12de1f8b0_57, v0x12de1f8b0_58;
v0x12de1f8b0_59 .array/port v0x12de1f8b0, 59;
v0x12de1f8b0_60 .array/port v0x12de1f8b0, 60;
v0x12de1f8b0_61 .array/port v0x12de1f8b0, 61;
v0x12de1f8b0_62 .array/port v0x12de1f8b0, 62;
E_0x12de1f870/15 .event anyedge, v0x12de1f8b0_59, v0x12de1f8b0_60, v0x12de1f8b0_61, v0x12de1f8b0_62;
v0x12de1f8b0_63 .array/port v0x12de1f8b0, 63;
v0x12de1f8b0_64 .array/port v0x12de1f8b0, 64;
v0x12de1f8b0_65 .array/port v0x12de1f8b0, 65;
v0x12de1f8b0_66 .array/port v0x12de1f8b0, 66;
E_0x12de1f870/16 .event anyedge, v0x12de1f8b0_63, v0x12de1f8b0_64, v0x12de1f8b0_65, v0x12de1f8b0_66;
v0x12de1f8b0_67 .array/port v0x12de1f8b0, 67;
v0x12de1f8b0_68 .array/port v0x12de1f8b0, 68;
v0x12de1f8b0_69 .array/port v0x12de1f8b0, 69;
v0x12de1f8b0_70 .array/port v0x12de1f8b0, 70;
E_0x12de1f870/17 .event anyedge, v0x12de1f8b0_67, v0x12de1f8b0_68, v0x12de1f8b0_69, v0x12de1f8b0_70;
v0x12de1f8b0_71 .array/port v0x12de1f8b0, 71;
v0x12de1f8b0_72 .array/port v0x12de1f8b0, 72;
v0x12de1f8b0_73 .array/port v0x12de1f8b0, 73;
v0x12de1f8b0_74 .array/port v0x12de1f8b0, 74;
E_0x12de1f870/18 .event anyedge, v0x12de1f8b0_71, v0x12de1f8b0_72, v0x12de1f8b0_73, v0x12de1f8b0_74;
v0x12de1f8b0_75 .array/port v0x12de1f8b0, 75;
v0x12de1f8b0_76 .array/port v0x12de1f8b0, 76;
v0x12de1f8b0_77 .array/port v0x12de1f8b0, 77;
v0x12de1f8b0_78 .array/port v0x12de1f8b0, 78;
E_0x12de1f870/19 .event anyedge, v0x12de1f8b0_75, v0x12de1f8b0_76, v0x12de1f8b0_77, v0x12de1f8b0_78;
v0x12de1f8b0_79 .array/port v0x12de1f8b0, 79;
v0x12de1f8b0_80 .array/port v0x12de1f8b0, 80;
v0x12de1f8b0_81 .array/port v0x12de1f8b0, 81;
v0x12de1f8b0_82 .array/port v0x12de1f8b0, 82;
E_0x12de1f870/20 .event anyedge, v0x12de1f8b0_79, v0x12de1f8b0_80, v0x12de1f8b0_81, v0x12de1f8b0_82;
v0x12de1f8b0_83 .array/port v0x12de1f8b0, 83;
v0x12de1f8b0_84 .array/port v0x12de1f8b0, 84;
v0x12de1f8b0_85 .array/port v0x12de1f8b0, 85;
v0x12de1f8b0_86 .array/port v0x12de1f8b0, 86;
E_0x12de1f870/21 .event anyedge, v0x12de1f8b0_83, v0x12de1f8b0_84, v0x12de1f8b0_85, v0x12de1f8b0_86;
v0x12de1f8b0_87 .array/port v0x12de1f8b0, 87;
v0x12de1f8b0_88 .array/port v0x12de1f8b0, 88;
v0x12de1f8b0_89 .array/port v0x12de1f8b0, 89;
v0x12de1f8b0_90 .array/port v0x12de1f8b0, 90;
E_0x12de1f870/22 .event anyedge, v0x12de1f8b0_87, v0x12de1f8b0_88, v0x12de1f8b0_89, v0x12de1f8b0_90;
v0x12de1f8b0_91 .array/port v0x12de1f8b0, 91;
v0x12de1f8b0_92 .array/port v0x12de1f8b0, 92;
v0x12de1f8b0_93 .array/port v0x12de1f8b0, 93;
v0x12de1f8b0_94 .array/port v0x12de1f8b0, 94;
E_0x12de1f870/23 .event anyedge, v0x12de1f8b0_91, v0x12de1f8b0_92, v0x12de1f8b0_93, v0x12de1f8b0_94;
v0x12de1f8b0_95 .array/port v0x12de1f8b0, 95;
v0x12de1f8b0_96 .array/port v0x12de1f8b0, 96;
v0x12de1f8b0_97 .array/port v0x12de1f8b0, 97;
v0x12de1f8b0_98 .array/port v0x12de1f8b0, 98;
E_0x12de1f870/24 .event anyedge, v0x12de1f8b0_95, v0x12de1f8b0_96, v0x12de1f8b0_97, v0x12de1f8b0_98;
v0x12de1f8b0_99 .array/port v0x12de1f8b0, 99;
v0x12de1f8b0_100 .array/port v0x12de1f8b0, 100;
v0x12de1f8b0_101 .array/port v0x12de1f8b0, 101;
v0x12de1f8b0_102 .array/port v0x12de1f8b0, 102;
E_0x12de1f870/25 .event anyedge, v0x12de1f8b0_99, v0x12de1f8b0_100, v0x12de1f8b0_101, v0x12de1f8b0_102;
v0x12de1f8b0_103 .array/port v0x12de1f8b0, 103;
v0x12de1f8b0_104 .array/port v0x12de1f8b0, 104;
v0x12de1f8b0_105 .array/port v0x12de1f8b0, 105;
v0x12de1f8b0_106 .array/port v0x12de1f8b0, 106;
E_0x12de1f870/26 .event anyedge, v0x12de1f8b0_103, v0x12de1f8b0_104, v0x12de1f8b0_105, v0x12de1f8b0_106;
v0x12de1f8b0_107 .array/port v0x12de1f8b0, 107;
v0x12de1f8b0_108 .array/port v0x12de1f8b0, 108;
v0x12de1f8b0_109 .array/port v0x12de1f8b0, 109;
v0x12de1f8b0_110 .array/port v0x12de1f8b0, 110;
E_0x12de1f870/27 .event anyedge, v0x12de1f8b0_107, v0x12de1f8b0_108, v0x12de1f8b0_109, v0x12de1f8b0_110;
v0x12de1f8b0_111 .array/port v0x12de1f8b0, 111;
v0x12de1f8b0_112 .array/port v0x12de1f8b0, 112;
v0x12de1f8b0_113 .array/port v0x12de1f8b0, 113;
v0x12de1f8b0_114 .array/port v0x12de1f8b0, 114;
E_0x12de1f870/28 .event anyedge, v0x12de1f8b0_111, v0x12de1f8b0_112, v0x12de1f8b0_113, v0x12de1f8b0_114;
v0x12de1f8b0_115 .array/port v0x12de1f8b0, 115;
v0x12de1f8b0_116 .array/port v0x12de1f8b0, 116;
v0x12de1f8b0_117 .array/port v0x12de1f8b0, 117;
v0x12de1f8b0_118 .array/port v0x12de1f8b0, 118;
E_0x12de1f870/29 .event anyedge, v0x12de1f8b0_115, v0x12de1f8b0_116, v0x12de1f8b0_117, v0x12de1f8b0_118;
v0x12de1f8b0_119 .array/port v0x12de1f8b0, 119;
v0x12de1f8b0_120 .array/port v0x12de1f8b0, 120;
v0x12de1f8b0_121 .array/port v0x12de1f8b0, 121;
v0x12de1f8b0_122 .array/port v0x12de1f8b0, 122;
E_0x12de1f870/30 .event anyedge, v0x12de1f8b0_119, v0x12de1f8b0_120, v0x12de1f8b0_121, v0x12de1f8b0_122;
v0x12de1f8b0_123 .array/port v0x12de1f8b0, 123;
v0x12de1f8b0_124 .array/port v0x12de1f8b0, 124;
v0x12de1f8b0_125 .array/port v0x12de1f8b0, 125;
v0x12de1f8b0_126 .array/port v0x12de1f8b0, 126;
E_0x12de1f870/31 .event anyedge, v0x12de1f8b0_123, v0x12de1f8b0_124, v0x12de1f8b0_125, v0x12de1f8b0_126;
v0x12de1f8b0_127 .array/port v0x12de1f8b0, 127;
v0x12de1f8b0_128 .array/port v0x12de1f8b0, 128;
v0x12de1f8b0_129 .array/port v0x12de1f8b0, 129;
v0x12de1f8b0_130 .array/port v0x12de1f8b0, 130;
E_0x12de1f870/32 .event anyedge, v0x12de1f8b0_127, v0x12de1f8b0_128, v0x12de1f8b0_129, v0x12de1f8b0_130;
v0x12de1f8b0_131 .array/port v0x12de1f8b0, 131;
v0x12de1f8b0_132 .array/port v0x12de1f8b0, 132;
v0x12de1f8b0_133 .array/port v0x12de1f8b0, 133;
v0x12de1f8b0_134 .array/port v0x12de1f8b0, 134;
E_0x12de1f870/33 .event anyedge, v0x12de1f8b0_131, v0x12de1f8b0_132, v0x12de1f8b0_133, v0x12de1f8b0_134;
v0x12de1f8b0_135 .array/port v0x12de1f8b0, 135;
v0x12de1f8b0_136 .array/port v0x12de1f8b0, 136;
v0x12de1f8b0_137 .array/port v0x12de1f8b0, 137;
v0x12de1f8b0_138 .array/port v0x12de1f8b0, 138;
E_0x12de1f870/34 .event anyedge, v0x12de1f8b0_135, v0x12de1f8b0_136, v0x12de1f8b0_137, v0x12de1f8b0_138;
v0x12de1f8b0_139 .array/port v0x12de1f8b0, 139;
v0x12de1f8b0_140 .array/port v0x12de1f8b0, 140;
v0x12de1f8b0_141 .array/port v0x12de1f8b0, 141;
v0x12de1f8b0_142 .array/port v0x12de1f8b0, 142;
E_0x12de1f870/35 .event anyedge, v0x12de1f8b0_139, v0x12de1f8b0_140, v0x12de1f8b0_141, v0x12de1f8b0_142;
v0x12de1f8b0_143 .array/port v0x12de1f8b0, 143;
v0x12de1f8b0_144 .array/port v0x12de1f8b0, 144;
v0x12de1f8b0_145 .array/port v0x12de1f8b0, 145;
v0x12de1f8b0_146 .array/port v0x12de1f8b0, 146;
E_0x12de1f870/36 .event anyedge, v0x12de1f8b0_143, v0x12de1f8b0_144, v0x12de1f8b0_145, v0x12de1f8b0_146;
v0x12de1f8b0_147 .array/port v0x12de1f8b0, 147;
v0x12de1f8b0_148 .array/port v0x12de1f8b0, 148;
v0x12de1f8b0_149 .array/port v0x12de1f8b0, 149;
v0x12de1f8b0_150 .array/port v0x12de1f8b0, 150;
E_0x12de1f870/37 .event anyedge, v0x12de1f8b0_147, v0x12de1f8b0_148, v0x12de1f8b0_149, v0x12de1f8b0_150;
v0x12de1f8b0_151 .array/port v0x12de1f8b0, 151;
v0x12de1f8b0_152 .array/port v0x12de1f8b0, 152;
v0x12de1f8b0_153 .array/port v0x12de1f8b0, 153;
v0x12de1f8b0_154 .array/port v0x12de1f8b0, 154;
E_0x12de1f870/38 .event anyedge, v0x12de1f8b0_151, v0x12de1f8b0_152, v0x12de1f8b0_153, v0x12de1f8b0_154;
v0x12de1f8b0_155 .array/port v0x12de1f8b0, 155;
v0x12de1f8b0_156 .array/port v0x12de1f8b0, 156;
v0x12de1f8b0_157 .array/port v0x12de1f8b0, 157;
v0x12de1f8b0_158 .array/port v0x12de1f8b0, 158;
E_0x12de1f870/39 .event anyedge, v0x12de1f8b0_155, v0x12de1f8b0_156, v0x12de1f8b0_157, v0x12de1f8b0_158;
v0x12de1f8b0_159 .array/port v0x12de1f8b0, 159;
v0x12de1f8b0_160 .array/port v0x12de1f8b0, 160;
v0x12de1f8b0_161 .array/port v0x12de1f8b0, 161;
v0x12de1f8b0_162 .array/port v0x12de1f8b0, 162;
E_0x12de1f870/40 .event anyedge, v0x12de1f8b0_159, v0x12de1f8b0_160, v0x12de1f8b0_161, v0x12de1f8b0_162;
v0x12de1f8b0_163 .array/port v0x12de1f8b0, 163;
v0x12de1f8b0_164 .array/port v0x12de1f8b0, 164;
v0x12de1f8b0_165 .array/port v0x12de1f8b0, 165;
v0x12de1f8b0_166 .array/port v0x12de1f8b0, 166;
E_0x12de1f870/41 .event anyedge, v0x12de1f8b0_163, v0x12de1f8b0_164, v0x12de1f8b0_165, v0x12de1f8b0_166;
v0x12de1f8b0_167 .array/port v0x12de1f8b0, 167;
v0x12de1f8b0_168 .array/port v0x12de1f8b0, 168;
v0x12de1f8b0_169 .array/port v0x12de1f8b0, 169;
v0x12de1f8b0_170 .array/port v0x12de1f8b0, 170;
E_0x12de1f870/42 .event anyedge, v0x12de1f8b0_167, v0x12de1f8b0_168, v0x12de1f8b0_169, v0x12de1f8b0_170;
v0x12de1f8b0_171 .array/port v0x12de1f8b0, 171;
v0x12de1f8b0_172 .array/port v0x12de1f8b0, 172;
v0x12de1f8b0_173 .array/port v0x12de1f8b0, 173;
v0x12de1f8b0_174 .array/port v0x12de1f8b0, 174;
E_0x12de1f870/43 .event anyedge, v0x12de1f8b0_171, v0x12de1f8b0_172, v0x12de1f8b0_173, v0x12de1f8b0_174;
v0x12de1f8b0_175 .array/port v0x12de1f8b0, 175;
v0x12de1f8b0_176 .array/port v0x12de1f8b0, 176;
v0x12de1f8b0_177 .array/port v0x12de1f8b0, 177;
v0x12de1f8b0_178 .array/port v0x12de1f8b0, 178;
E_0x12de1f870/44 .event anyedge, v0x12de1f8b0_175, v0x12de1f8b0_176, v0x12de1f8b0_177, v0x12de1f8b0_178;
v0x12de1f8b0_179 .array/port v0x12de1f8b0, 179;
v0x12de1f8b0_180 .array/port v0x12de1f8b0, 180;
v0x12de1f8b0_181 .array/port v0x12de1f8b0, 181;
v0x12de1f8b0_182 .array/port v0x12de1f8b0, 182;
E_0x12de1f870/45 .event anyedge, v0x12de1f8b0_179, v0x12de1f8b0_180, v0x12de1f8b0_181, v0x12de1f8b0_182;
v0x12de1f8b0_183 .array/port v0x12de1f8b0, 183;
v0x12de1f8b0_184 .array/port v0x12de1f8b0, 184;
v0x12de1f8b0_185 .array/port v0x12de1f8b0, 185;
v0x12de1f8b0_186 .array/port v0x12de1f8b0, 186;
E_0x12de1f870/46 .event anyedge, v0x12de1f8b0_183, v0x12de1f8b0_184, v0x12de1f8b0_185, v0x12de1f8b0_186;
v0x12de1f8b0_187 .array/port v0x12de1f8b0, 187;
v0x12de1f8b0_188 .array/port v0x12de1f8b0, 188;
v0x12de1f8b0_189 .array/port v0x12de1f8b0, 189;
v0x12de1f8b0_190 .array/port v0x12de1f8b0, 190;
E_0x12de1f870/47 .event anyedge, v0x12de1f8b0_187, v0x12de1f8b0_188, v0x12de1f8b0_189, v0x12de1f8b0_190;
v0x12de1f8b0_191 .array/port v0x12de1f8b0, 191;
v0x12de1f8b0_192 .array/port v0x12de1f8b0, 192;
v0x12de1f8b0_193 .array/port v0x12de1f8b0, 193;
v0x12de1f8b0_194 .array/port v0x12de1f8b0, 194;
E_0x12de1f870/48 .event anyedge, v0x12de1f8b0_191, v0x12de1f8b0_192, v0x12de1f8b0_193, v0x12de1f8b0_194;
v0x12de1f8b0_195 .array/port v0x12de1f8b0, 195;
v0x12de1f8b0_196 .array/port v0x12de1f8b0, 196;
v0x12de1f8b0_197 .array/port v0x12de1f8b0, 197;
v0x12de1f8b0_198 .array/port v0x12de1f8b0, 198;
E_0x12de1f870/49 .event anyedge, v0x12de1f8b0_195, v0x12de1f8b0_196, v0x12de1f8b0_197, v0x12de1f8b0_198;
v0x12de1f8b0_199 .array/port v0x12de1f8b0, 199;
v0x12de1f8b0_200 .array/port v0x12de1f8b0, 200;
v0x12de1f8b0_201 .array/port v0x12de1f8b0, 201;
v0x12de1f8b0_202 .array/port v0x12de1f8b0, 202;
E_0x12de1f870/50 .event anyedge, v0x12de1f8b0_199, v0x12de1f8b0_200, v0x12de1f8b0_201, v0x12de1f8b0_202;
v0x12de1f8b0_203 .array/port v0x12de1f8b0, 203;
v0x12de1f8b0_204 .array/port v0x12de1f8b0, 204;
v0x12de1f8b0_205 .array/port v0x12de1f8b0, 205;
v0x12de1f8b0_206 .array/port v0x12de1f8b0, 206;
E_0x12de1f870/51 .event anyedge, v0x12de1f8b0_203, v0x12de1f8b0_204, v0x12de1f8b0_205, v0x12de1f8b0_206;
v0x12de1f8b0_207 .array/port v0x12de1f8b0, 207;
v0x12de1f8b0_208 .array/port v0x12de1f8b0, 208;
v0x12de1f8b0_209 .array/port v0x12de1f8b0, 209;
v0x12de1f8b0_210 .array/port v0x12de1f8b0, 210;
E_0x12de1f870/52 .event anyedge, v0x12de1f8b0_207, v0x12de1f8b0_208, v0x12de1f8b0_209, v0x12de1f8b0_210;
v0x12de1f8b0_211 .array/port v0x12de1f8b0, 211;
v0x12de1f8b0_212 .array/port v0x12de1f8b0, 212;
v0x12de1f8b0_213 .array/port v0x12de1f8b0, 213;
v0x12de1f8b0_214 .array/port v0x12de1f8b0, 214;
E_0x12de1f870/53 .event anyedge, v0x12de1f8b0_211, v0x12de1f8b0_212, v0x12de1f8b0_213, v0x12de1f8b0_214;
v0x12de1f8b0_215 .array/port v0x12de1f8b0, 215;
v0x12de1f8b0_216 .array/port v0x12de1f8b0, 216;
v0x12de1f8b0_217 .array/port v0x12de1f8b0, 217;
v0x12de1f8b0_218 .array/port v0x12de1f8b0, 218;
E_0x12de1f870/54 .event anyedge, v0x12de1f8b0_215, v0x12de1f8b0_216, v0x12de1f8b0_217, v0x12de1f8b0_218;
v0x12de1f8b0_219 .array/port v0x12de1f8b0, 219;
v0x12de1f8b0_220 .array/port v0x12de1f8b0, 220;
v0x12de1f8b0_221 .array/port v0x12de1f8b0, 221;
v0x12de1f8b0_222 .array/port v0x12de1f8b0, 222;
E_0x12de1f870/55 .event anyedge, v0x12de1f8b0_219, v0x12de1f8b0_220, v0x12de1f8b0_221, v0x12de1f8b0_222;
v0x12de1f8b0_223 .array/port v0x12de1f8b0, 223;
v0x12de1f8b0_224 .array/port v0x12de1f8b0, 224;
v0x12de1f8b0_225 .array/port v0x12de1f8b0, 225;
v0x12de1f8b0_226 .array/port v0x12de1f8b0, 226;
E_0x12de1f870/56 .event anyedge, v0x12de1f8b0_223, v0x12de1f8b0_224, v0x12de1f8b0_225, v0x12de1f8b0_226;
v0x12de1f8b0_227 .array/port v0x12de1f8b0, 227;
v0x12de1f8b0_228 .array/port v0x12de1f8b0, 228;
v0x12de1f8b0_229 .array/port v0x12de1f8b0, 229;
v0x12de1f8b0_230 .array/port v0x12de1f8b0, 230;
E_0x12de1f870/57 .event anyedge, v0x12de1f8b0_227, v0x12de1f8b0_228, v0x12de1f8b0_229, v0x12de1f8b0_230;
v0x12de1f8b0_231 .array/port v0x12de1f8b0, 231;
v0x12de1f8b0_232 .array/port v0x12de1f8b0, 232;
v0x12de1f8b0_233 .array/port v0x12de1f8b0, 233;
v0x12de1f8b0_234 .array/port v0x12de1f8b0, 234;
E_0x12de1f870/58 .event anyedge, v0x12de1f8b0_231, v0x12de1f8b0_232, v0x12de1f8b0_233, v0x12de1f8b0_234;
v0x12de1f8b0_235 .array/port v0x12de1f8b0, 235;
v0x12de1f8b0_236 .array/port v0x12de1f8b0, 236;
v0x12de1f8b0_237 .array/port v0x12de1f8b0, 237;
v0x12de1f8b0_238 .array/port v0x12de1f8b0, 238;
E_0x12de1f870/59 .event anyedge, v0x12de1f8b0_235, v0x12de1f8b0_236, v0x12de1f8b0_237, v0x12de1f8b0_238;
v0x12de1f8b0_239 .array/port v0x12de1f8b0, 239;
v0x12de1f8b0_240 .array/port v0x12de1f8b0, 240;
v0x12de1f8b0_241 .array/port v0x12de1f8b0, 241;
v0x12de1f8b0_242 .array/port v0x12de1f8b0, 242;
E_0x12de1f870/60 .event anyedge, v0x12de1f8b0_239, v0x12de1f8b0_240, v0x12de1f8b0_241, v0x12de1f8b0_242;
v0x12de1f8b0_243 .array/port v0x12de1f8b0, 243;
v0x12de1f8b0_244 .array/port v0x12de1f8b0, 244;
v0x12de1f8b0_245 .array/port v0x12de1f8b0, 245;
v0x12de1f8b0_246 .array/port v0x12de1f8b0, 246;
E_0x12de1f870/61 .event anyedge, v0x12de1f8b0_243, v0x12de1f8b0_244, v0x12de1f8b0_245, v0x12de1f8b0_246;
v0x12de1f8b0_247 .array/port v0x12de1f8b0, 247;
v0x12de1f8b0_248 .array/port v0x12de1f8b0, 248;
v0x12de1f8b0_249 .array/port v0x12de1f8b0, 249;
v0x12de1f8b0_250 .array/port v0x12de1f8b0, 250;
E_0x12de1f870/62 .event anyedge, v0x12de1f8b0_247, v0x12de1f8b0_248, v0x12de1f8b0_249, v0x12de1f8b0_250;
v0x12de1f8b0_251 .array/port v0x12de1f8b0, 251;
v0x12de1f8b0_252 .array/port v0x12de1f8b0, 252;
v0x12de1f8b0_253 .array/port v0x12de1f8b0, 253;
v0x12de1f8b0_254 .array/port v0x12de1f8b0, 254;
E_0x12de1f870/63 .event anyedge, v0x12de1f8b0_251, v0x12de1f8b0_252, v0x12de1f8b0_253, v0x12de1f8b0_254;
v0x12de1f8b0_255 .array/port v0x12de1f8b0, 255;
E_0x12de1f870/64 .event anyedge, v0x12de1f8b0_255, v0x12de1ce30_0, v0x12de1cd80_0;
E_0x12de1f870 .event/or E_0x12de1f870/0, E_0x12de1f870/1, E_0x12de1f870/2, E_0x12de1f870/3, E_0x12de1f870/4, E_0x12de1f870/5, E_0x12de1f870/6, E_0x12de1f870/7, E_0x12de1f870/8, E_0x12de1f870/9, E_0x12de1f870/10, E_0x12de1f870/11, E_0x12de1f870/12, E_0x12de1f870/13, E_0x12de1f870/14, E_0x12de1f870/15, E_0x12de1f870/16, E_0x12de1f870/17, E_0x12de1f870/18, E_0x12de1f870/19, E_0x12de1f870/20, E_0x12de1f870/21, E_0x12de1f870/22, E_0x12de1f870/23, E_0x12de1f870/24, E_0x12de1f870/25, E_0x12de1f870/26, E_0x12de1f870/27, E_0x12de1f870/28, E_0x12de1f870/29, E_0x12de1f870/30, E_0x12de1f870/31, E_0x12de1f870/32, E_0x12de1f870/33, E_0x12de1f870/34, E_0x12de1f870/35, E_0x12de1f870/36, E_0x12de1f870/37, E_0x12de1f870/38, E_0x12de1f870/39, E_0x12de1f870/40, E_0x12de1f870/41, E_0x12de1f870/42, E_0x12de1f870/43, E_0x12de1f870/44, E_0x12de1f870/45, E_0x12de1f870/46, E_0x12de1f870/47, E_0x12de1f870/48, E_0x12de1f870/49, E_0x12de1f870/50, E_0x12de1f870/51, E_0x12de1f870/52, E_0x12de1f870/53, E_0x12de1f870/54, E_0x12de1f870/55, E_0x12de1f870/56, E_0x12de1f870/57, E_0x12de1f870/58, E_0x12de1f870/59, E_0x12de1f870/60, E_0x12de1f870/61, E_0x12de1f870/62, E_0x12de1f870/63, E_0x12de1f870/64;
    .scope S_0x12de06a80;
T_0 ;
    %wait E_0x12de05c10;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12de06cf0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de16ec0_0, 0, 1;
    %load/vec4 v0x12de16d60_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0x12de16f60_0;
    %load/vec4 v0x12de17050_0;
    %add;
    %store/vec4 v0x12de06cf0_0, 0, 16;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0x12de16f60_0;
    %load/vec4 v0x12de17050_0;
    %sub;
    %store/vec4 v0x12de06cf0_0, 0, 16;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x12de16f60_0;
    %load/vec4 v0x12de17050_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de16ec0_0, 0, 1;
T_0.6 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x12de16f60_0;
    %load/vec4 v0x12de17050_0;
    %cmp/u;
    %jmp/0xz  T_0.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de16ec0_0, 0, 1;
T_0.8 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x12de17050_0;
    %load/vec4 v0x12de16f60_0;
    %cmp/u;
    %jmp/0xz  T_0.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de16ec0_0, 0, 1;
T_0.10 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12de06180;
T_1 ;
    %vpi_call 2 20 "$monitor", "Time=%0t | alu_code=%b | reg1=%b | reg2=%b | accum=%b | pc_branch=%b", $time, v0x12de17300_0, v0x12de17440_0, v0x12de174f0_0, v0x12de17250_0, v0x12de17390_0 {0 0 0};
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12de17300_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x12de17440_0, 0, 16;
    %pushi/vec4 63, 0, 16;
    %store/vec4 v0x12de174f0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12de17300_0, 0, 4;
    %pushi/vec4 63, 0, 16;
    %store/vec4 v0x12de17440_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x12de174f0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x12de17300_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x12de17440_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x12de174f0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x12de17300_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x12de17440_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x12de174f0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x12de17300_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x12de17440_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x12de174f0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x12de17300_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x12de17440_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x12de174f0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x12de17300_0, 0, 4;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x12de17440_0, 0, 16;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x12de174f0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x12de17300_0, 0, 4;
    %pushi/vec4 3, 0, 16;
    %store/vec4 v0x12de17440_0, 0, 16;
    %pushi/vec4 1, 0, 16;
    %store/vec4 v0x12de174f0_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x12de175c0;
T_2 ;
    %wait E_0x12de178b0;
    %load/vec4 v0x12de17e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12de17d50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12de17bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x12de17ca0_0;
    %assign/vec4 v0x12de17d50_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x12de179c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x12de17a60_0;
    %assign/vec4 v0x12de17d50_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x12de17d50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12de17d50_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12de175c0;
T_3 ;
    %wait E_0x12de17870;
    %load/vec4 v0x12de17d50_0;
    %store/vec4 v0x12de17900_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12de062f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de18140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de18370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de181f0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12de182c0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de18000_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12de18090_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x12de062f0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x12de18140_0;
    %inv;
    %store/vec4 v0x12de18140_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12de062f0;
T_6 ;
    %vpi_call 4 34 "$monitor", "Time=%0t | jump=%b | branch=%b | address=%b", $time, v0x12de181f0_0, v0x12de18000_0, v0x12de17f50_0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de18370_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de181f0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12de182c0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de181f0_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de18000_0, 0, 1;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x12de18090_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de18000_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 4 50 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x12de18420;
T_7 ;
    %wait E_0x12de186a0;
    %load/vec4 v0x12de19960_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12de186e0, 4;
    %assign/vec4 v0x12de19a50_0, 0;
    %load/vec4 v0x12de19b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x12de19750_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12de186e0, 4;
    %assign/vec4 v0x12de198b0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12de06460;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v0x12de19ce0_0;
    %inv;
    %store/vec4 v0x12de19ce0_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12de06460;
T_9 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12de186e0, 4, 0;
    %pushi/vec4 61695, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12de186e0, 4, 0;
    %pushi/vec4 61667, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12de186e0, 4, 0;
    %pushi/vec4 12515, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12de186e0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de19ce0_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0x12de06460;
T_10 ;
    %vpi_call 6 33 "$monitor", "Time=%0t | read=%b | adr=%b | pc_adr=%b | out=%b | pc_out=%b", $time, v0x12de19fc0_0, v0x12de19c30_0, v0x12de19e40_0, v0x12de19d70_0, v0x12de19ef0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de19fc0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x12de19c30_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x12de19e40_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de19fc0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de19fc0_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x12de19c30_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x12de19e40_0, 0, 8;
    %delay 10000, 0;
    %delay 200000, 0;
    %vpi_call 6 46 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x12de1a070;
T_11 ;
    %wait E_0x12de1a3f0;
    %load/vec4 v0x12de1a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de1a870, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de1a870, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de1a870, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de1a870, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x12de1abd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x12de1ab20_0;
    %load/vec4 v0x12de1a9f0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de1a870, 0, 4;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12de1a070;
T_12 ;
    %wait E_0x12de1a370;
    %load/vec4 v0x12de1a7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x12de1a4c0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12de1a870, 4;
    %assign/vec4 v0x12de1a630_0, 0;
    %load/vec4 v0x12de1a570_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12de1a870, 4;
    %assign/vec4 v0x12de1a6e0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x12de1a630_0, 0;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x12de1a6e0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x12de065f0;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v0x12de1ad60_0;
    %inv;
    %store/vec4 v0x12de1ad60_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12de065f0;
T_14 ;
    %pushi/vec4 52428, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12de1a870, 4, 0;
    %pushi/vec4 43690, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12de1a870, 4, 0;
    %pushi/vec4 61680, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12de1a870, 4, 0;
    %pushi/vec4 36408, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12de1a870, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1ad60_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x12de065f0;
T_15 ;
    %vpi_call 8 41 "$monitor", "Time=%0t | read_en=%b | write_en=%b | read_data1 =%b | read_data2 = %b", $time, v0x12de1b0b0_0, v0x12de1b3f0_0, v0x12de1af30_0, v0x12de1afe0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1b0b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12de1adf0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12de1ae80_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1b160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1b0b0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1b160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1b3f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12de1b210_0, 0, 2;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0x12de1b2c0_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1b0b0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12de1adf0_0, 0, 2;
    %delay 10000, 0;
    %delay 200000, 0;
    %vpi_call 8 61 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x12de1b480;
T_16 ;
    %wait E_0x12de1b770;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x12de1bb00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1b840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1b8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1b980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1bd10_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x12de1be20_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x12de1bec0_0, 0, 2;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x12de1b7b0_0, 0, 8;
    %load/vec4 v0x12de1bc60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %jmp T_16.7;
T_16.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12de1bb00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1b980_0, 0, 1;
    %load/vec4 v0x12de1bf70_0;
    %store/vec4 v0x12de1be20_0, 0, 2;
    %load/vec4 v0x12de1c020_0;
    %store/vec4 v0x12de1bec0_0, 0, 2;
    %jmp T_16.7;
T_16.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12de1bb00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1b980_0, 0, 1;
    %load/vec4 v0x12de1bf70_0;
    %store/vec4 v0x12de1be20_0, 0, 2;
    %load/vec4 v0x12de1c020_0;
    %store/vec4 v0x12de1bec0_0, 0, 2;
    %jmp T_16.7;
T_16.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x12de1bb00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1b980_0, 0, 1;
    %load/vec4 v0x12de1bf70_0;
    %store/vec4 v0x12de1be20_0, 0, 2;
    %load/vec4 v0x12de1ba10_0;
    %store/vec4 v0x12de1b7b0_0, 0, 8;
    %jmp T_16.7;
T_16.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1bd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1b8d0_0, 0, 1;
    %load/vec4 v0x12de1ba10_0;
    %store/vec4 v0x12de1b7b0_0, 0, 8;
    %jmp T_16.7;
T_16.4 ;
    %load/vec4 v0x12de1bc60_0;
    %store/vec4 v0x12de1bb00_0, 0, 4;
    %load/vec4 v0x12de1bf70_0;
    %store/vec4 v0x12de1be20_0, 0, 2;
    %load/vec4 v0x12de1c020_0;
    %store/vec4 v0x12de1bec0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1b840_0, 0, 1;
    %load/vec4 v0x12de1ba10_0;
    %store/vec4 v0x12de1b7b0_0, 0, 8;
    %jmp T_16.7;
T_16.5 ;
    %load/vec4 v0x12de1bc60_0;
    %store/vec4 v0x12de1bb00_0, 0, 4;
    %load/vec4 v0x12de1bf70_0;
    %store/vec4 v0x12de1be20_0, 0, 2;
    %load/vec4 v0x12de1c020_0;
    %store/vec4 v0x12de1bec0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1b840_0, 0, 1;
    %load/vec4 v0x12de1ba10_0;
    %store/vec4 v0x12de1b7b0_0, 0, 8;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x12de1bc60_0;
    %store/vec4 v0x12de1bb00_0, 0, 4;
    %load/vec4 v0x12de1bf70_0;
    %store/vec4 v0x12de1be20_0, 0, 2;
    %load/vec4 v0x12de1c020_0;
    %store/vec4 v0x12de1bec0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1b840_0, 0, 1;
    %load/vec4 v0x12de1ba10_0;
    %store/vec4 v0x12de1b7b0_0, 0, 8;
    %jmp T_16.7;
T_16.7 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x12de06760;
T_17 ;
    %vpi_call 10 29 "$monitor", "Time=%0t | Instr=%b | ALU=%b | R_Read=%b | R_Write=%b | Jmp=%b | Reg1=%b | Reg2=%b | RAM_Adr=%b | RAM_read=%b", $time, v0x12de1c500_0, v0x12de1c430_0, v0x12de1c2d0_0, v0x12de1c380_0, v0x12de1c5b0_0, v0x12de1c660_0, v0x12de1c710_0, v0x12de1c1b0_0, v0x12de1c240_0 {0 0 0};
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x12de1c500_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x12de1c500_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x12de1c500_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x12de1c500_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 19712, 0, 16;
    %store/vec4 v0x12de1c500_0, 0, 16;
    %delay 10000, 0;
    %vpi_call 10 47 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x12de1d7c0;
T_18 ;
    %wait E_0x12de1da60;
    %load/vec4 v0x12de1dfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x12de1def0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x12de1dd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x12de1de20_0;
    %assign/vec4 v0x12de1def0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x12de1db50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x12de1dbf0_0;
    %assign/vec4 v0x12de1def0_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x12de1def0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x12de1def0_0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12de1d7c0;
T_19 ;
    %wait E_0x12de1da20;
    %load/vec4 v0x12de1def0_0;
    %store/vec4 v0x12de1daa0_0, 0, 8;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x12de1f5f0;
T_20 ;
    %wait E_0x12de1f870;
    %load/vec4 v0x12de20b20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12de1f8b0, 4;
    %assign/vec4 v0x12de20c00_0, 0;
    %load/vec4 v0x12de20cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x12de20950_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12de1f8b0, 4;
    %assign/vec4 v0x12de20a80_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x12de1e0f0;
T_21 ;
    %wait E_0x12de1da60;
    %load/vec4 v0x12de1e970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de1e880, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de1e880, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de1e880, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de1e880, 0, 4;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x12de1ebe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x12de1eb30_0;
    %load/vec4 v0x12de1ea20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12de1e880, 0, 4;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12de1e0f0;
T_22 ;
    %wait E_0x12de1d930;
    %load/vec4 v0x12de1e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x12de1e4f0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12de1e880, 4;
    %assign/vec4 v0x12de1e670_0, 0;
    %load/vec4 v0x12de1e5a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x12de1e880, 4;
    %assign/vec4 v0x12de1e700_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x12de1e670_0, 0;
    %pushi/vec4 65535, 65535, 16;
    %assign/vec4 v0x12de1e700_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x12de1ca30;
T_23 ;
    %wait E_0x12de1cd20;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x12de1d110_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1ce30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1ced0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1cf80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1d320_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x12de1d430_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x12de1d4d0_0, 0, 2;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x12de1cd80_0, 0, 8;
    %load/vec4 v0x12de1d270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %jmp T_23.7;
T_23.0 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x12de1d110_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1cf80_0, 0, 1;
    %load/vec4 v0x12de1d580_0;
    %store/vec4 v0x12de1d430_0, 0, 2;
    %load/vec4 v0x12de1d630_0;
    %store/vec4 v0x12de1d4d0_0, 0, 2;
    %jmp T_23.7;
T_23.1 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x12de1d110_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1cf80_0, 0, 1;
    %load/vec4 v0x12de1d580_0;
    %store/vec4 v0x12de1d430_0, 0, 2;
    %load/vec4 v0x12de1d630_0;
    %store/vec4 v0x12de1d4d0_0, 0, 2;
    %jmp T_23.7;
T_23.2 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x12de1d110_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1cf80_0, 0, 1;
    %load/vec4 v0x12de1d580_0;
    %store/vec4 v0x12de1d430_0, 0, 2;
    %load/vec4 v0x12de1d020_0;
    %store/vec4 v0x12de1cd80_0, 0, 8;
    %jmp T_23.7;
T_23.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1d320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1ced0_0, 0, 1;
    %load/vec4 v0x12de1d020_0;
    %store/vec4 v0x12de1cd80_0, 0, 8;
    %jmp T_23.7;
T_23.4 ;
    %load/vec4 v0x12de1d270_0;
    %store/vec4 v0x12de1d110_0, 0, 4;
    %load/vec4 v0x12de1d580_0;
    %store/vec4 v0x12de1d430_0, 0, 2;
    %load/vec4 v0x12de1d630_0;
    %store/vec4 v0x12de1d4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1ce30_0, 0, 1;
    %load/vec4 v0x12de1d020_0;
    %store/vec4 v0x12de1cd80_0, 0, 8;
    %jmp T_23.7;
T_23.5 ;
    %load/vec4 v0x12de1d270_0;
    %store/vec4 v0x12de1d110_0, 0, 4;
    %load/vec4 v0x12de1d580_0;
    %store/vec4 v0x12de1d430_0, 0, 2;
    %load/vec4 v0x12de1d630_0;
    %store/vec4 v0x12de1d4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1ce30_0, 0, 1;
    %load/vec4 v0x12de1d020_0;
    %store/vec4 v0x12de1cd80_0, 0, 8;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x12de1d270_0;
    %store/vec4 v0x12de1d110_0, 0, 4;
    %load/vec4 v0x12de1d580_0;
    %store/vec4 v0x12de1d430_0, 0, 2;
    %load/vec4 v0x12de1d630_0;
    %store/vec4 v0x12de1d4d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1ce30_0, 0, 1;
    %load/vec4 v0x12de1d020_0;
    %store/vec4 v0x12de1cd80_0, 0, 8;
    %jmp T_23.7;
T_23.7 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x12de1ed50;
T_24 ;
    %wait E_0x12de1efb0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12de1f020_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de1f290_0, 0, 1;
    %load/vec4 v0x12de1f0e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %jmp T_24.5;
T_24.0 ;
    %load/vec4 v0x12de1f320_0;
    %load/vec4 v0x12de1f3f0_0;
    %add;
    %store/vec4 v0x12de1f020_0, 0, 16;
    %jmp T_24.5;
T_24.1 ;
    %load/vec4 v0x12de1f320_0;
    %load/vec4 v0x12de1f3f0_0;
    %sub;
    %store/vec4 v0x12de1f020_0, 0, 16;
    %jmp T_24.5;
T_24.2 ;
    %load/vec4 v0x12de1f320_0;
    %load/vec4 v0x12de1f3f0_0;
    %cmp/e;
    %jmp/0xz  T_24.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1f290_0, 0, 1;
T_24.6 ;
    %jmp T_24.5;
T_24.3 ;
    %load/vec4 v0x12de1f320_0;
    %load/vec4 v0x12de1f3f0_0;
    %cmp/u;
    %jmp/0xz  T_24.8, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1f290_0, 0, 1;
T_24.8 ;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x12de1f3f0_0;
    %load/vec4 v0x12de1f320_0;
    %cmp/u;
    %jmp/0xz  T_24.10, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de1f290_0, 0, 1;
T_24.10 ;
    %jmp T_24.5;
T_24.5 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x12de06910;
T_25 ;
    %delay 5000, 0;
    %load/vec4 v0x12de21f40_0;
    %inv;
    %store/vec4 v0x12de21f40_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x12de06910;
T_26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12de21fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de21f40_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12de21fd0_0, 0, 1;
    %pushi/vec4 16384, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12de1f8b0, 4, 0;
    %pushi/vec4 17408, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12de1f8b0, 4, 0;
    %pushi/vec4 32771, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12de1f8b0, 4, 0;
    %pushi/vec4 61700, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12de1f8b0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12de1f8b0, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12de1f8b0, 4, 0;
    %delay 500000, 0;
    %vpi_call 12 26 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_0x12de06910;
T_27 ;
    %wait E_0x12de1c4c0;
    %vpi_call 12 31 "$display", "Time=%0t | PC Address=%b | instruction=%b | reg_1=%b | pc_branch=%b | pc_jump=%b | RAM_adress", $time, v0x12de216c0_0, v0x12de21630_0, &A<v0x12de1e880, 0>, v0x12de217a0_0, v0x12de21870_0, v0x12de20dd0_0 {0 0 0};
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x12de06910;
T_28 ;
    %vpi_call 12 35 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 12 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12de06910 {0 0 0};
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "ALU_tb.v";
    "ALU.v";
    "Program_counter_tb.v";
    "Program_counter.v";
    "RAM_tb.v";
    "RAM.v";
    "Register_file_tb.v";
    "Register_file.v";
    "Control_unit_tb.v";
    "Control_unit.v";
    "cpu_tb.v";
    "cpu.v";
