

================================================================
== Vivado HLS Report for 'down_sample'
================================================================
* Date:           Fri Nov 13 14:25:13 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        down_sample_proj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.506 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16388|    16388| 81.940 us | 81.940 us |  16388|  16388|   none  |
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    16386|    16386|         4|          1|          1|  16384|    yes   |
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     406|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      32|      16|    0|
|Multiplexer      |        -|      -|       -|     116|    -|
|Register         |        0|      -|     386|      64|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     418|     602|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |hw_input_stencil_hw_s_U  |down_sample_hw_inbkb  |        0|  32|  16|    0|    62|   16|     1|          992|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                      |        0|  32|  16|    0|    62|   16|     1|          992|
    +-------------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln121_fu_313_p2               |     +    |      0|  0|  39|           1|          32|
    |add_ln31_1_fu_402_p2              |     +    |      0|  0|  23|          16|          16|
    |add_ln31_fu_397_p2                |     +    |      0|  0|  16|          16|          16|
    |add_ln407_fu_202_p2               |     +    |      0|  0|  22|           1|          15|
    |add_ln408_1_fu_345_p2             |     +    |      0|  0|  21|          14|           1|
    |addr_fu_301_p2                    |     +    |      0|  0|  39|           6|          32|
    |c2_fu_251_p2                      |     +    |      0|  0|  15|           1|           7|
    |c3_fu_339_p2                      |     +    |      0|  0|  15|           7|           1|
    |p_393_fu_407_p2                   |     +    |      0|  0|  16|          16|          16|
    |and_ln408_fu_245_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln106_fu_362_p2              |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln121_fu_307_p2              |   icmp   |      0|  0|  18|          32|           6|
    |icmp_ln407_fu_196_p2              |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln408_fu_213_p2              |   icmp   |      0|  0|  13|          14|          13|
    |icmp_ln409_fu_239_p2              |   icmp   |      0|  0|  11|           7|           8|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |or_ln408_1_fu_257_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln408_fu_227_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln412_fu_333_p2                |    or    |      0|  0|   2|           1|           1|
    |hw_input_stencil_hw_3_fu_319_p3   |  select  |      0|  0|  32|           1|           1|
    |select_ln106_fu_367_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln408_1_fu_263_p3          |  select  |      0|  0|   7|           1|           1|
    |select_ln408_2_fu_281_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln408_3_fu_289_p3          |  select  |      0|  0|   7|           1|           7|
    |select_ln408_4_fu_351_p3          |  select  |      0|  0|  14|           1|           1|
    |select_ln408_fu_219_p3            |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln408_fu_233_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln412_1_fu_327_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln412_2_fu_275_p2             |    xor   |      0|  0|   2|           1|           2|
    |xor_ln412_fu_190_p2               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 406|         199|         247|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |addr_2_reg_157                           |   9|          2|   32|         64|
    |ap_NS_fsm                                |  17|          4|    1|          4|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                  |   9|          2|    1|          2|
    |ap_phi_mux_addr_2_phi_fu_161_p4          |   9|          2|   32|         64|
    |ap_sig_allocacmp_p_Val2_1_load           |   9|          2|   16|         32|
    |c2_0_reg_146                             |   9|          2|    7|         14|
    |c3_0_reg_169                             |   9|          2|    7|         14|
    |hw_output_stencil_values_V_val_V_blk_n   |   9|          2|    1|          2|
    |indvar_flatten23_reg_124                 |   9|          2|   15|         30|
    |indvar_flatten_reg_135                   |   9|          2|   14|         28|
    |input_copy_stencil_values_V_val_V_blk_n  |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 116|         26|  128|        258|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |addr_2_reg_157                  |  32|   0|   32|          0|
    |addr_reg_465                    |  32|   0|   32|          0|
    |ap_CS_fsm                       |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3         |   1|   0|    1|          0|
    |c2_0_reg_146                    |   7|   0|    7|          0|
    |c3_0_reg_169                    |   7|   0|    7|          0|
    |hw_input_stencil_1_2_1_reg_446  |  16|   0|   16|          0|
    |hw_input_stencil_1_2_fu_76      |  16|   0|   16|          0|
    |hw_input_stencil_hw_3_reg_471   |  32|   0|   32|          0|
    |icmp_ln407_reg_451              |   1|   0|    1|          0|
    |indvar_flatten23_reg_124        |  15|   0|   15|          0|
    |indvar_flatten_reg_135          |  14|   0|   14|          0|
    |or_ln412_reg_476                |   1|   0|    1|          0|
    |p_Val2_1_fu_80                  |  16|   0|   16|          0|
    |p_Val2_1_load_1_reg_490         |  16|   0|   16|          0|
    |p_Val2_s_fu_72                  |  16|   0|   16|          0|
    |p_s_reg_505                     |  14|   0|   14|          0|
    |tmp_val_V_reg_495               |  16|   0|   16|          0|
    |icmp_ln407_reg_451              |  64|  32|    1|          0|
    |or_ln412_reg_476                |  64|  32|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 386|  64|  260|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|                 RTL Ports                 | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                                     |  in |    1| ap_ctrl_hs |            down_sample            | return value |
|ap_rst                                     |  in |    1| ap_ctrl_hs |            down_sample            | return value |
|ap_start                                   |  in |    1| ap_ctrl_hs |            down_sample            | return value |
|ap_done                                    | out |    1| ap_ctrl_hs |            down_sample            | return value |
|ap_idle                                    | out |    1| ap_ctrl_hs |            down_sample            | return value |
|ap_ready                                   | out |    1| ap_ctrl_hs |            down_sample            | return value |
|input_copy_stencil_values_V_val_V_dout     |  in |   16|   ap_fifo  | input_copy_stencil_values_V_val_V |    pointer   |
|input_copy_stencil_values_V_val_V_empty_n  |  in |    1|   ap_fifo  | input_copy_stencil_values_V_val_V |    pointer   |
|input_copy_stencil_values_V_val_V_read     | out |    1|   ap_fifo  | input_copy_stencil_values_V_val_V |    pointer   |
|hw_output_stencil_values_V_val_V_din       | out |   16|   ap_fifo  |  hw_output_stencil_values_V_val_V |    pointer   |
|hw_output_stencil_values_V_val_V_full_n    |  in |    1|   ap_fifo  |  hw_output_stencil_values_V_val_V |    pointer   |
|hw_output_stencil_values_V_val_V_write     | out |    1|   ap_fifo  |  hw_output_stencil_values_V_val_V |    pointer   |
+-------------------------------------------+-----+-----+------------+-----------------------------------+--------------+

