###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 10 02:49:03 2025
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[13] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.670
- Arrival Time                  5.662
= Slack Time                   14.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.008 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   14.924 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   15.890 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.559 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.381 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.738 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.937 |   17.944 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.018 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.608 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.807 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.114 | 0.263 |   5.062 |   19.069 | 
     | ALU_UNIT/U80               | B1 v -> Y ^ | AOI221XLM | 0.660 | 0.523 |   5.584 |   19.592 | 
     | ALU_UNIT/U79               | A ^ -> Y v  | INVX2M    | 0.113 | 0.078 |   5.662 |   19.670 | 
     | ALU_UNIT/\ALU_OUT_reg[13]  | D v         | SDFFQX2M  | 0.113 | 0.000 |   5.662 |   19.670 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.008 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.008 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -13.944 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -13.824 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.776 | 
     | ALU_UNIT/\ALU_OUT_reg[13]   | CK ^        | SDFFQX2M   | 0.048 | 0.002 |   0.234 |  -13.774 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[15] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.670
- Arrival Time                  5.660
= Slack Time                   14.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.010 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   14.926 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   15.892 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.561 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.383 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.740 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.936 |   17.946 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.020 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.610 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.809 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.114 | 0.263 |   5.061 |   19.071 | 
     | ALU_UNIT/U84               | B1 v -> Y ^ | AOI221XLM | 0.646 | 0.515 |   5.576 |   19.586 | 
     | ALU_UNIT/U83               | A ^ -> Y v  | INVX2M    | 0.116 | 0.083 |   5.660 |   19.670 | 
     | ALU_UNIT/\ALU_OUT_reg[15]  | D v         | SDFFQX2M  | 0.116 | 0.000 |   5.660 |   19.670 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.010 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.010 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -13.946 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -13.826 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.778 | 
     | ALU_UNIT/\ALU_OUT_reg[15]   | CK ^        | SDFFQX2M   | 0.048 | 0.002 |   0.234 |  -13.775 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[12] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.668
- Arrival Time                  5.658
= Slack Time                   14.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.010 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   14.926 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   15.892 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.561 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.383 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.740 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.936 |   17.946 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.020 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.610 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.809 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.114 | 0.263 |   5.061 |   19.071 | 
     | ALU_UNIT/U78               | B1 v -> Y ^ | AOI221XLM | 0.624 | 0.502 |   5.564 |   19.574 | 
     | ALU_UNIT/U77               | A ^ -> Y v  | INVX2M    | 0.123 | 0.094 |   5.658 |   19.668 | 
     | ALU_UNIT/\ALU_OUT_reg[12]  | D v         | SDFFQX2M  | 0.123 | 0.000 |   5.658 |   19.668 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.010 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.010 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -13.946 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -13.826 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.778 | 
     | ALU_UNIT/\ALU_OUT_reg[12]   | CK ^        | SDFFQX2M   | 0.048 | 0.002 |   0.234 |  -13.776 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[9] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.670
- Arrival Time                  5.653
= Slack Time                   14.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.016 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   14.933 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   15.899 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.568 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.390 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.747 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.936 |   17.953 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.026 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.617 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.815 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.114 | 0.263 |   5.061 |   19.078 | 
     | ALU_UNIT/U72               | B1 v -> Y ^ | AOI221XLM | 0.641 | 0.511 |   5.573 |   19.589 | 
     | ALU_UNIT/U71               | A ^ -> Y v  | INVX2M    | 0.114 | 0.081 |   5.653 |   19.670 | 
     | ALU_UNIT/\ALU_OUT_reg[9]   | D v         | SDFFQX2M  | 0.114 | 0.000 |   5.653 |   19.670 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.016 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.016 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -13.953 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -13.833 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.784 | 
     | ALU_UNIT/\ALU_OUT_reg[9]    | CK ^        | SDFFQX2M   | 0.048 | 0.002 |   0.234 |  -13.782 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[11] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.670
- Arrival Time                  5.634
= Slack Time                   14.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.036 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   14.952 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   15.918 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.587 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.409 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.766 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.937 |   17.973 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.046 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.636 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.835 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.114 | 0.263 |   5.062 |   19.098 | 
     | ALU_UNIT/U76               | B1 v -> Y ^ | AOI221XLM | 0.596 | 0.487 |   5.548 |   19.584 | 
     | ALU_UNIT/U75               | A ^ -> Y v  | INVX2M    | 0.114 | 0.086 |   5.634 |   19.670 | 
     | ALU_UNIT/\ALU_OUT_reg[11]  | D v         | SDFFQX2M  | 0.114 | 0.000 |   5.634 |   19.670 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.036 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.036 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -13.972 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -13.852 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.804 | 
     | ALU_UNIT/\ALU_OUT_reg[11]   | CK ^        | SDFFQX2M   | 0.048 | 0.002 |   0.234 |  -13.802 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[14] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.671
- Arrival Time                  5.623
= Slack Time                   14.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.048 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   14.965 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   15.930 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.599 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.422 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.779 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.937 |   17.985 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.058 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.649 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.847 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.114 | 0.263 |   5.062 |   19.110 | 
     | ALU_UNIT/U82               | B1 v -> Y ^ | AOI221XLM | 0.589 | 0.483 |   5.544 |   19.593 | 
     | ALU_UNIT/U81               | A ^ -> Y v  | INVX2M    | 0.108 | 0.079 |   5.623 |   19.671 | 
     | ALU_UNIT/\ALU_OUT_reg[14]  | D v         | SDFFQX2M  | 0.108 | 0.000 |   5.623 |   19.671 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.048 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.048 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -13.985 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -13.865 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.816 | 
     | ALU_UNIT/\ALU_OUT_reg[14]   | CK ^        | SDFFQX2M   | 0.048 | 0.002 |   0.234 |  -13.814 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[10] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.671
- Arrival Time                  5.621
= Slack Time                   14.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.049 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   14.966 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   15.931 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.600 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.423 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.780 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.936 |   17.986 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.059 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.650 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.848 | 
     | ALU_UNIT/U33               | B v -> Y v  | AND2X2M   | 0.114 | 0.263 |   5.061 |   19.111 | 
     | ALU_UNIT/U74               | B1 v -> Y ^ | AOI221XLM | 0.581 | 0.478 |   5.539 |   19.589 | 
     | ALU_UNIT/U73               | A ^ -> Y v  | INVX2M    | 0.110 | 0.082 |   5.621 |   19.671 | 
     | ALU_UNIT/\ALU_OUT_reg[10]  | D v         | SDFFQX2M  | 0.110 | 0.000 |   5.621 |   19.671 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.049 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.049 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -13.986 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -13.866 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.817 | 
     | ALU_UNIT/\ALU_OUT_reg[10]   | CK ^        | SDFFQX2M   | 0.048 | 0.002 |   0.234 |  -13.815 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[5] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.233
- Setup                         0.368
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.666
- Arrival Time                  5.496
= Slack Time                   14.170
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.170 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   15.086 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   16.052 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.721 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.543 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.900 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.937 |   18.106 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.180 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.770 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.968 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.395 | 0.291 |   5.090 |   19.260 | 
     | ALU_UNIT/U106              | B0 ^ -> Y v | AOI31X2M  | 0.176 | 0.092 |   5.182 |   19.352 | 
     | ALU_UNIT/U105              | B0 v -> Y v | AO21XLM   | 0.129 | 0.313 |   5.496 |   19.666 | 
     | ALU_UNIT/\ALU_OUT_reg[5]   | D v         | SDFFQX2M  | 0.129 | 0.000 |   5.496 |   19.666 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.170 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.169 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -14.106 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -13.986 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.938 | 
     | ALU_UNIT/\ALU_OUT_reg[5]    | CK ^        | SDFFQX2M   | 0.048 | 0.001 |   0.233 |  -13.937 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[6] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.233
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.669
- Arrival Time                  5.491
= Slack Time                   14.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.178 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   15.095 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   16.060 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.729 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.551 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.909 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.936 |   18.115 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.188 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.778 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.977 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.395 | 0.291 |   5.090 |   19.268 | 
     | ALU_UNIT/U110              | B0 ^ -> Y v | AOI31X2M  | 0.223 | 0.089 |   5.179 |   19.357 | 
     | ALU_UNIT/U109              | B0 v -> Y v | AO21XLM   | 0.114 | 0.311 |   5.491 |   19.669 | 
     | ALU_UNIT/\ALU_OUT_reg[6]   | D v         | SDFFQX2M  | 0.114 | 0.000 |   5.491 |   19.669 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.178 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.178 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -14.115 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -13.994 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.946 | 
     | ALU_UNIT/\ALU_OUT_reg[6]    | CK ^        | SDFFQX2M   | 0.048 | 0.001 |   0.233 |  -13.945 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[3] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.233
- Setup                         0.366
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.668
- Arrival Time                  5.489
= Slack Time                   14.179
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.179 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   15.096 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   16.061 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.730 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.553 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.910 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.937 |   18.116 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.189 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.780 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.978 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.395 | 0.291 |   5.090 |   19.269 | 
     | ALU_UNIT/U98               | B0 ^ -> Y v | AOI31X2M  | 0.180 | 0.093 |   5.183 |   19.362 | 
     | ALU_UNIT/U97               | B0 v -> Y v | AO21XLM   | 0.120 | 0.306 |   5.489 |   19.668 | 
     | ALU_UNIT/\ALU_OUT_reg[3]   | D v         | SDFFQX2M  | 0.120 | 0.000 |   5.489 |   19.668 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.179 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.179 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -14.116 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -13.996 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.947 | 
     | ALU_UNIT/\ALU_OUT_reg[3]    | CK ^        | SDFFQX2M   | 0.048 | 0.001 |   0.233 |  -13.946 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[4] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.233
- Setup                         0.364
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.669
- Arrival Time                  5.489
= Slack Time                   14.180
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.180 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   15.096 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   16.062 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.731 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.553 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.910 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.937 |   18.117 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.190 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.780 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.979 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.395 | 0.291 |   5.090 |   19.270 | 
     | ALU_UNIT/U102              | B0 ^ -> Y v | AOI31X2M  | 0.185 | 0.099 |   5.189 |   19.369 | 
     | ALU_UNIT/U101              | B0 v -> Y v | AO21XLM   | 0.113 | 0.300 |   5.489 |   19.669 | 
     | ALU_UNIT/\ALU_OUT_reg[4]   | D v         | SDFFQX2M  | 0.113 | 0.000 |   5.489 |   19.669 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.180 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.180 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -14.116 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -13.996 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.948 | 
     | ALU_UNIT/\ALU_OUT_reg[4]    | CK ^        | SDFFQX2M   | 0.048 | 0.001 |   0.233 |  -13.947 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[1] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.367
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.667
- Arrival Time                  5.484
= Slack Time                   14.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.183 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   15.099 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   16.065 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.734 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.556 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.913 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.937 |   18.119 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.193 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.783 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.981 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.395 | 0.291 |   5.090 |   19.273 | 
     | ALU_UNIT/U90               | B0 ^ -> Y v | AOI31X2M  | 0.184 | 0.083 |   5.173 |   19.356 | 
     | ALU_UNIT/U89               | B0 v -> Y v | AO21XLM   | 0.125 | 0.311 |   5.484 |   19.667 | 
     | ALU_UNIT/\ALU_OUT_reg[1]   | D v         | SDFFQX2M  | 0.125 | 0.000 |   5.484 |   19.667 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.183 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.182 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -14.119 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -13.999 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.951 | 
     | ALU_UNIT/\ALU_OUT_reg[1]    | CK ^        | SDFFQX2M   | 0.048 | 0.002 |   0.234 |  -13.949 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[2] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.367
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.667
- Arrival Time                  5.483
= Slack Time                   14.184
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.184 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   15.100 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   16.066 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.735 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.557 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.914 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.937 |   18.120 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.193 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.784 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   18.982 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.395 | 0.291 |   5.090 |   19.274 | 
     | ALU_UNIT/U94               | B0 ^ -> Y v | AOI31X2M  | 0.168 | 0.083 |   5.173 |   19.357 | 
     | ALU_UNIT/U93               | B0 v -> Y v | AO21XLM   | 0.127 | 0.310 |   5.483 |   19.666 | 
     | ALU_UNIT/\ALU_OUT_reg[2]   | D v         | SDFFQX2M  | 0.127 | 0.000 |   5.483 |   19.667 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.184 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.183 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -14.120 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -14.000 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.951 | 
     | ALU_UNIT/\ALU_OUT_reg[2]    | CK ^        | SDFFQX2M   | 0.048 | 0.002 |   0.234 |  -13.950 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[7] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.233
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.669
- Arrival Time                  5.465
= Slack Time                   14.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.203 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   15.120 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   16.085 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.754 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.576 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.934 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.936 |   18.140 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.213 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.804 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   19.002 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.395 | 0.291 |   5.090 |   19.293 | 
     | ALU_UNIT/U114              | B0 ^ -> Y v | AOI31X2M  | 0.170 | 0.078 |   5.167 |   19.371 | 
     | ALU_UNIT/U113              | B0 v -> Y v | AO21XLM   | 0.115 | 0.298 |   5.465 |   19.669 | 
     | ALU_UNIT/\ALU_OUT_reg[7]   | D v         | SDFFQX2M  | 0.115 | 0.000 |   5.465 |   19.669 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.203 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.203 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -14.140 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -14.019 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.971 | 
     | ALU_UNIT/\ALU_OUT_reg[7]    | CK ^        | SDFFQX2M   | 0.048 | 0.001 |   0.233 |  -13.970 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[0] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.365
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.668
- Arrival Time                  5.460
= Slack Time                   14.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.209 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   15.125 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   16.091 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.760 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.582 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   17.939 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.937 |   18.145 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.218 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   18.809 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   19.007 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.395 | 0.291 |   5.090 |   19.298 | 
     | ALU_UNIT/U86               | B0 ^ -> Y v | AOI31X2M  | 0.157 | 0.070 |   5.160 |   19.369 | 
     | ALU_UNIT/U85               | B0 v -> Y v | AO21XLM   | 0.120 | 0.299 |   5.459 |   19.668 | 
     | ALU_UNIT/\ALU_OUT_reg[0]   | D v         | SDFFQX2M  | 0.120 | 0.000 |   5.460 |   19.668 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.209 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.208 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -14.145 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -14.025 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -13.976 | 
     | ALU_UNIT/\ALU_OUT_reg[0]    | CK ^        | SDFFQX2M   | 0.048 | 0.002 |   0.234 |  -13.975 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU_UNIT/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_UNIT/\ALU_OUT_reg[8] /D (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.234
- Setup                         0.367
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.666
- Arrival Time                  5.247
= Slack Time                   14.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst v  |           | 0.000 |       |   0.000 |   14.420 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   15.336 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   16.302 | 
     | U5_mux2X1/U1               | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   16.971 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   17.793 | 
     | ALU_UNIT/U58               | A v -> Y ^  | CLKINVX2M | 0.292 | 0.357 |   3.730 |   18.150 | 
     | ALU_UNIT/U160              | AN ^ -> Y ^ | NAND2BX2M | 0.174 | 0.206 |   3.937 |   18.356 | 
     | ALU_UNIT/U65               | A ^ -> Y v  | INVX2M    | 0.067 | 0.073 |   4.010 |   18.429 | 
     | ALU_UNIT/U32               | A1 v -> Y ^ | AOI21X2M  | 0.950 | 0.591 |   4.600 |   19.020 | 
     | ALU_UNIT/U30               | B ^ -> Y v  | NOR2X2M   | 0.231 | 0.198 |   4.799 |   19.218 | 
     | ALU_UNIT/U27               | A v -> Y ^  | INVX2M    | 0.395 | 0.291 |   5.090 |   19.510 | 
     | ALU_UNIT/U68               | A1 ^ -> Y v | OAI211X2M | 0.129 | 0.157 |   5.247 |   19.666 | 
     | ALU_UNIT/\ALU_OUT_reg[8]   | D v         | SDFFQX2M  | 0.129 | 0.000 |   5.247 |   19.666 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -14.420 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -14.419 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -14.356 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -14.236 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -14.188 | 
     | ALU_UNIT/\ALU_OUT_reg[8]    | CK ^        | SDFFQX2M   | 0.048 | 0.002 |   0.234 |  -14.186 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU_UNIT/OUT_VALID_reg/CK 
Endpoint:   ALU_UNIT/OUT_VALID_reg/D (v) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.233
- Setup                         0.363
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.670
- Arrival Time                  4.429
= Slack Time                   15.241
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^  |           | 0.000 |       |   0.000 |   15.241 | 
     | U5_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^  | DLY4X1M   | 0.269 | 0.918 |   0.918 |   16.159 | 
     | U5_mux2X1/FE_PHC7_scan_rst | A ^ -> Y ^  | DLY4X1M   | 0.238 | 0.941 |   1.859 |   17.100 | 
     | U5_mux2X1/U1               | B1 ^ -> Y ^ | AO2B2X4M  | 1.168 | 0.802 |   2.661 |   17.902 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M | A ^ -> Y ^  | CLKBUFX8M | 1.132 | 0.888 |   3.549 |   18.790 | 
     | ALU_UNIT/U58               | A ^ -> Y v  | CLKINVX2M | 0.308 | 0.376 |   3.926 |   19.167 | 
     | ALU_UNIT/U160              | AN v -> Y v | NAND2BX2M | 0.145 | 0.277 |   4.203 |   19.444 | 
     | ALU_UNIT/U65               | A v -> Y ^  | INVX2M    | 0.096 | 0.097 |   4.300 |   19.541 | 
     | ALU_UNIT/U67               | A1 ^ -> Y v | OAI32X1M  | 0.145 | 0.129 |   4.429 |   19.670 | 
     | ALU_UNIT/OUT_VALID_reg     | D v         | SDFFX1M   | 0.145 | 0.000 |   4.429 |   19.670 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |            | 0.098 |       |   0.000 |  -15.241 | 
     | CLOCK_GATING                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -15.241 | 
     | GATED_CLK__L1_I0            | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -15.178 | 
     | GATED_CLK__L2_I0            | A v -> Y v  | BUFX14M    | 0.053 | 0.120 |   0.184 |  -15.057 | 
     | GATED_CLK__L3_I0            | A v -> Y ^  | CLKINVX32M | 0.048 | 0.048 |   0.232 |  -15.009 | 
     | ALU_UNIT/OUT_VALID_reg      | CK ^        | SDFFX1M    | 0.048 | 0.001 |   0.233 |  -15.008 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RST_SYN_REF/\ff_reg[1] /CK 
Endpoint:   RST_SYN_REF/\ff_reg[1] /RN (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RST_N                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.741
- Setup                         0.317
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.224
- Arrival Time                  1.972
= Slack Time                   18.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | RST_N ^     |           | 0.000 |       |   0.000 |   18.252 | 
     | U4_mux2X1/FE_PHC0_RST_N | A ^ -> Y ^  | DLY4X1M   | 0.163 | 0.835 |   0.835 |   19.086 | 
     | U4_mux2X1/FE_PHC1_RST_N | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.873 |   1.708 |   19.959 | 
     | U4_mux2X1/U1            | A0 ^ -> Y ^ | AO2B2X2M  | 0.237 | 0.264 |   1.972 |   20.224 | 
     | RST_SYN_REF/\ff_reg[1]  | RN ^        | SDFFRQX1M | 0.237 | 0.000 |   1.972 |   20.224 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |            | 0.000 |       |   0.000 |  -18.252 | 
     | REF_CLK__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -18.227 | 
     | REF_CLK__L2_I0         | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -18.201 | 
     | U0_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -18.059 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -17.986 | 
     | REF_CLK_M__L2_I0       | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -17.847 | 
     | REF_CLK_M__L3_I0       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -17.789 | 
     | REF_CLK_M__L4_I0       | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -17.730 | 
     | REF_CLK_M__L5_I0       | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -17.656 | 
     | REF_CLK_M__L6_I1       | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -17.575 | 
     | REF_CLK_M__L7_I4       | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.740 |  -17.512 | 
     | RST_SYN_REF/\ff_reg[1] | CK ^        | SDFFRQX1M  | 0.054 | 0.002 |   0.741 |  -17.510 | 
     +----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RST_SYN_REF/\ff_reg[0] /CK 
Endpoint:   RST_SYN_REF/\ff_reg[0] /RN (^) checked with  leading edge of 'REF_
CLK'
Beginpoint: RST_N                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.741
- Setup                         0.309
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                20.232
- Arrival Time                  1.972
= Slack Time                   18.259
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                         | RST_N ^     |           | 0.000 |       |   0.000 |   18.259 | 
     | U4_mux2X1/FE_PHC0_RST_N | A ^ -> Y ^  | DLY4X1M   | 0.163 | 0.835 |   0.835 |   19.094 | 
     | U4_mux2X1/FE_PHC1_RST_N | A ^ -> Y ^  | DLY4X1M   | 0.169 | 0.873 |   1.708 |   19.967 | 
     | U4_mux2X1/U1            | A0 ^ -> Y ^ | AO2B2X2M  | 0.237 | 0.264 |   1.972 |   20.231 | 
     | RST_SYN_REF/\ff_reg[0]  | RN ^        | SDFFRQX2M | 0.237 | 0.000 |   1.972 |   20.232 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | REF_CLK ^   |            | 0.000 |       |   0.000 |  -18.259 | 
     | REF_CLK__L1_I0         | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.025 |   0.025 |  -18.235 | 
     | REF_CLK__L2_I0         | A v -> Y ^  | CLKINVX8M  | 0.028 | 0.026 |   0.051 |  -18.209 | 
     | U0_mux2X1/U1           | A0 ^ -> Y ^ | AO2B2X4M   | 0.096 | 0.142 |   0.192 |  -18.067 | 
     | REF_CLK_M__L1_I0       | A ^ -> Y v  | CLKINVX8M  | 0.067 | 0.073 |   0.266 |  -17.994 | 
     | REF_CLK_M__L2_I0       | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   0.405 |  -17.855 | 
     | REF_CLK_M__L3_I0       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   0.463 |  -17.797 | 
     | REF_CLK_M__L4_I0       | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   0.521 |  -17.738 | 
     | REF_CLK_M__L5_I0       | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   0.596 |  -17.664 | 
     | REF_CLK_M__L6_I1       | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   0.677 |  -17.582 | 
     | REF_CLK_M__L7_I4       | A v -> Y ^  | CLKINVX32M | 0.054 | 0.063 |   0.740 |  -17.520 | 
     | RST_SYN_REF/\ff_reg[0] | CK ^        | SDFFRQX2M  | 0.054 | 0.002 |   0.741 |  -17.518 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin ASYN_FIFO/link_Memory/\RAM_reg[6][7] /CK 
Endpoint:   ASYN_FIFO/link_Memory/\RAM_reg[6][7] /SI (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: SI[2]                                    (v) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.363
- Setup                         0.600
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.563
- Arrival Time                 20.091
= Slack Time                   80.471
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.086
     = Beginpoint Arrival Time           20.086
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |         |          |       |       |  Time   |   Time   | 
     |--------------------------------------+---------+----------+-------+-------+---------+----------| 
     |                                      | SI[2] v |          | 0.154 |       |  20.086 |  100.558 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][7] | SI v    | SDFFQX2M | 0.154 | 0.005 |  20.091 |  100.563 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^  |            | 0.000 |       |  -0.000 |  -80.471 | 
     | scan_clk__L1_I0                      | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -80.446 | 
     | scan_clk__L2_I1                      | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -80.339 | 
     | scan_clk__L3_I0                      | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -80.222 | 
     | scan_clk__L4_I0                      | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -80.105 | 
     | scan_clk__L5_I0                      | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -79.988 | 
     | scan_clk__L6_I0                      | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -79.868 | 
     | scan_clk__L7_I0                      | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -79.831 | 
     | U0_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -79.656 | 
     | REF_CLK_M__L1_I0                     | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -79.581 | 
     | REF_CLK_M__L2_I0                     | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -79.442 | 
     | REF_CLK_M__L3_I0                     | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -79.384 | 
     | REF_CLK_M__L4_I0                     | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -79.325 | 
     | REF_CLK_M__L5_I1                     | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   1.214 |  -79.257 | 
     | REF_CLK_M__L6_I3                     | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   1.295 |  -79.176 | 
     | REF_CLK_M__L7_I15                    | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   1.362 |  -79.110 | 
     | ASYN_FIFO/link_Memory/\RAM_reg[6][7] | CK ^        | SDFFQX2M   | 0.050 | 0.001 |   1.363 |  -79.109 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[2] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[2] /SI (v) checked with  leading edge of 
'scan_clk'
Beginpoint: SI[1]                            (v) triggered by  leading edge of 
'scan_clk'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.365
- Setup                         0.591
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.574
- Arrival Time                 20.063
= Slack Time                   80.511
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.061
     = Beginpoint Arrival Time           20.061
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |         |          |       |       |  Time   |   Time   | 
     |------------------------------+---------+----------+-------+-------+---------+----------| 
     |                              | SI[1] v |          | 0.110 |       |  20.061 |  100.572 | 
     | REGISTER_FILE/\RdData_reg[2] | SI v    | SDFFQX2M | 0.110 | 0.002 |  20.063 |  100.574 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -80.511 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -80.485 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -80.378 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -80.262 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -80.145 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -80.028 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -79.907 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -79.871 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -79.696 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -79.621 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -79.482 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -79.423 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -79.365 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   1.221 |  -79.290 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   1.302 |  -79.209 | 
     | REF_CLK_M__L7_I6             | A v -> Y ^  | CLKINVX32M | 0.053 | 0.062 |   1.364 |  -79.147 | 
     | REGISTER_FILE/\RdData_reg[2] | CK ^        | SDFFQX2M   | 0.053 | 0.000 |   1.365 |  -79.146 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin REGISTER_FILE/\Reg_File_reg[11][0] /CK 
Endpoint:   REGISTER_FILE/\Reg_File_reg[11][0] /SI (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: SI[0]                                  (v) triggered by  leading 
edge of 'scan_clk'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.370
- Setup                         0.503
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.667
- Arrival Time                 20.013
= Slack Time                   80.654
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.013
     = Beginpoint Arrival Time           20.013
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Instance              |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |         |           |       |       |  Time   |   Time   | 
     |------------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                    | SI[0] v |           | 0.051 |       |  20.013 |  100.667 | 
     | REGISTER_FILE/\Reg_File_reg[11][0] | SI v    | SDFFRQX2M | 0.051 | 0.000 |  20.013 |  100.667 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |             |            |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^  |            | 0.000 |       |   0.000 |  -80.654 | 
     | scan_clk__L1_I0                    | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -80.628 | 
     | scan_clk__L2_I1                    | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -80.521 | 
     | scan_clk__L3_I0                    | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -80.405 | 
     | scan_clk__L4_I0                    | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -80.287 | 
     | scan_clk__L5_I0                    | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -80.171 | 
     | scan_clk__L6_I0                    | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -80.050 | 
     | scan_clk__L7_I0                    | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -80.014 | 
     | U0_mux2X1/U1                       | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -79.839 | 
     | REF_CLK_M__L1_I0                   | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -79.763 | 
     | REF_CLK_M__L2_I0                   | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -79.624 | 
     | REF_CLK_M__L3_I0                   | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -79.566 | 
     | REF_CLK_M__L4_I0                   | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -79.508 | 
     | REF_CLK_M__L5_I0                   | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   1.220 |  -79.433 | 
     | REF_CLK_M__L6_I0                   | A ^ -> Y v  | CLKINVX40M | 0.089 | 0.084 |   1.304 |  -79.350 | 
     | REF_CLK_M__L7_I3                   | A v -> Y ^  | CLKINVX32M | 0.056 | 0.062 |   1.366 |  -79.288 | 
     | REGISTER_FILE/\Reg_File_reg[11][0] | CK ^        | SDFFRQX2M  | 0.056 | 0.004 |   1.370 |  -79.283 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin UART/UART_Rx/FSM_block/\state_reg[0] /CK 
Endpoint:   UART/UART_Rx/FSM_block/\state_reg[0] /D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.331
- Setup                         0.408
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.723
- Arrival Time                  4.744
= Slack Time                   95.979
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^  |           | 0.000 |       |   0.000 |   95.979 | 
     | U6_mux2X1/FE_PHC3_scan_rst           | A ^ -> Y ^  | DLY4X1M   | 0.160 | 0.833 |   0.833 |   96.812 | 
     | U6_mux2X1/FE_PHC6_scan_rst           | A ^ -> Y ^  | DLY4X1M   | 0.196 | 0.893 |   1.727 |   97.705 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M  | 0.689 | 0.552 |   2.279 |   98.257 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M          | A ^ -> Y ^  | CLKBUFX8M | 1.045 | 0.754 |   3.033 |   99.011 | 
     | UART/UART_Rx/parity_Check_block/U2   | A ^ -> Y ^  | AND3X4M   | 0.627 | 0.707 |   3.740 |   99.718 | 
     | UART/UART_Rx/FSM_block/U20           | C ^ -> Y v  | NOR3BX2M  | 0.162 | 0.146 |   3.885 |   99.864 | 
     | UART/UART_Rx/FSM_block/U9            | AN v -> Y v | NAND4BX1M | 0.559 | 0.506 |   4.391 |  100.370 | 
     | UART/UART_Rx/FSM_block/U37           | B v -> Y ^  | NAND3X2M  | 0.218 | 0.238 |   4.629 |  100.608 | 
     | UART/UART_Rx/FSM_block/U26           | B0 ^ -> Y v | OAI211X2M | 0.127 | 0.115 |   4.744 |  100.723 | 
     | UART/UART_Rx/FSM_block/\state_reg[0] | D v         | SDFFRQX2M | 0.127 | 0.000 |   4.744 |  100.723 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.979 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -95.953 | 
     | scan_clk__L2_I1                      | A v -> Y v | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -95.846 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -95.730 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -95.612 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.496 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.375 | 
     | scan_clk__L7_I1                      | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.721 |  -95.258 | 
     | scan_clk__L8_I0                      | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.833 |  -95.145 | 
     | scan_clk__L9_I0                      | A v -> Y ^ | CLKINVX6M  | 0.049 | 0.044 |   0.877 |  -95.101 | 
     | U3_mux2X1/U1                         | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.190 |   1.067 |  -94.912 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.140 |  -94.839 | 
     | RX_CLK_M__L2_I0                      | A v -> Y v | BUFX14M    | 0.062 | 0.128 |   1.267 |  -94.711 | 
     | RX_CLK_M__L3_I0                      | A v -> Y ^ | CLKINVX40M | 0.064 | 0.062 |   1.329 |  -94.650 | 
     | UART/UART_Rx/FSM_block/\state_reg[0] | CK ^       | SDFFRQX2M  | 0.064 | 0.002 |   1.331 |  -94.648 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin UART/UART_Rx/FSM_block/\state_reg[1] /CK 
Endpoint:   UART/UART_Rx/FSM_block/\state_reg[1] /D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.331
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.726
- Arrival Time                  4.743
= Slack Time                   95.983
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^  |           | 0.000 |       |   0.000 |   95.983 | 
     | U6_mux2X1/FE_PHC3_scan_rst           | A ^ -> Y ^  | DLY4X1M   | 0.160 | 0.833 |   0.833 |   96.816 | 
     | U6_mux2X1/FE_PHC6_scan_rst           | A ^ -> Y ^  | DLY4X1M   | 0.196 | 0.893 |   1.727 |   97.710 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^ | AO2B2X2M  | 0.689 | 0.552 |   2.279 |   98.261 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M          | A ^ -> Y ^  | CLKBUFX8M | 1.045 | 0.754 |   3.033 |   99.015 | 
     | UART/UART_Rx/parity_Check_block/U2   | A ^ -> Y ^  | AND3X4M   | 0.627 | 0.707 |   3.740 |   99.722 | 
     | UART/UART_Rx/FSM_block/U20           | C ^ -> Y v  | NOR3BX2M  | 0.162 | 0.146 |   3.885 |   99.868 | 
     | UART/UART_Rx/FSM_block/U9            | AN v -> Y v | NAND4BX1M | 0.559 | 0.506 |   4.391 |  100.374 | 
     | UART/UART_Rx/FSM_block/U37           | B v -> Y ^  | NAND3X2M  | 0.218 | 0.238 |   4.629 |  100.612 | 
     | UART/UART_Rx/FSM_block/U25           | B0 ^ -> Y v | OAI211X2M | 0.111 | 0.114 |   4.743 |  100.726 | 
     | UART/UART_Rx/FSM_block/\state_reg[1] | D v         | SDFFRQX2M | 0.111 | 0.000 |   4.743 |  100.726 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |   0.000 |  -95.983 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -95.957 | 
     | scan_clk__L2_I1                      | A v -> Y v | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -95.850 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -95.734 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -95.617 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.500 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.379 | 
     | scan_clk__L7_I1                      | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.721 |  -95.262 | 
     | scan_clk__L8_I0                      | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.833 |  -95.149 | 
     | scan_clk__L9_I0                      | A v -> Y ^ | CLKINVX6M  | 0.049 | 0.044 |   0.877 |  -95.105 | 
     | U3_mux2X1/U1                         | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.190 |   1.067 |  -94.916 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.140 |  -94.843 | 
     | RX_CLK_M__L2_I0                      | A v -> Y v | BUFX14M    | 0.062 | 0.128 |   1.267 |  -94.716 | 
     | RX_CLK_M__L3_I0                      | A v -> Y ^ | CLKINVX40M | 0.064 | 0.062 |   1.329 |  -94.654 | 
     | UART/UART_Rx/FSM_block/\state_reg[1] | CK ^       | SDFFRQX2M  | 0.064 | 0.002 |   1.331 |  -94.652 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin UART/UART_Rx/FSM_block/\state_reg[2] /CK 
Endpoint:   UART/UART_Rx/FSM_block/\state_reg[2] /D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.339
- Setup                         0.410
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.729
- Arrival Time                  4.746
= Slack Time                   95.984
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |              |           |       |       |  Time   |   Time   | 
     |--------------------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^   |           | 0.000 |       |   0.000 |   95.984 | 
     | U6_mux2X1/FE_PHC3_scan_rst           | A ^ -> Y ^   | DLY4X1M   | 0.160 | 0.833 |   0.833 |   96.817 | 
     | U6_mux2X1/FE_PHC6_scan_rst           | A ^ -> Y ^   | DLY4X1M   | 0.196 | 0.893 |   1.727 |   97.710 | 
     | U6_mux2X1/U1                         | B1 ^ -> Y ^  | AO2B2X2M  | 0.689 | 0.552 |   2.279 |   98.262 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M          | A ^ -> Y ^   | CLKBUFX8M | 1.045 | 0.754 |   3.033 |   99.016 | 
     | UART/UART_Rx/parity_Check_block/U2   | A ^ -> Y ^   | AND3X4M   | 0.627 | 0.707 |   3.740 |   99.723 | 
     | UART/UART_Rx/FSM_block/U20           | C ^ -> Y v   | NOR3BX2M  | 0.162 | 0.146 |   3.885 |   99.869 | 
     | UART/UART_Rx/FSM_block/U9            | AN v -> Y v  | NAND4BX1M | 0.559 | 0.506 |   4.391 |  100.375 | 
     | UART/UART_Rx/FSM_block/U35           | A1N v -> Y v | OAI2B2X1M | 0.134 | 0.355 |   4.745 |  100.729 | 
     | UART/UART_Rx/FSM_block/\state_reg[2] | D v          | SDFFRQX2M | 0.134 | 0.000 |   4.746 |  100.729 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |  -0.000 |  -95.984 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -95.958 | 
     | scan_clk__L2_I1                      | A v -> Y v | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -95.851 | 
     | scan_clk__L3_I0                      | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -95.735 | 
     | scan_clk__L4_I0                      | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -95.617 | 
     | scan_clk__L5_I0                      | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.501 | 
     | scan_clk__L6_I0                      | A v -> Y v | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.380 | 
     | scan_clk__L7_I1                      | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.721 |  -95.263 | 
     | scan_clk__L8_I0                      | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.833 |  -95.150 | 
     | scan_clk__L9_I0                      | A v -> Y ^ | CLKINVX6M  | 0.049 | 0.044 |   0.877 |  -95.106 | 
     | U3_mux2X1/U1                         | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.190 |   1.067 |  -94.917 | 
     | RX_CLK_M__L1_I0                      | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.140 |  -94.844 | 
     | RX_CLK_M__L2_I0                      | A v -> Y v | BUFX14M    | 0.062 | 0.128 |   1.267 |  -94.716 | 
     | RX_CLK_M__L3_I0                      | A v -> Y ^ | CLKINVX40M | 0.064 | 0.062 |   1.329 |  -94.655 | 
     | UART/UART_Rx/FSM_block/\state_reg[2] | CK ^       | SDFFRQX2M  | 0.065 | 0.010 |   1.339 |  -94.645 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin UART/UART_Rx/FSM_block/deser_en_reg/CK 
Endpoint:   UART/UART_Rx/FSM_block/deser_en_reg/D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                              (v) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.331
- Setup                         0.405
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.726
- Arrival Time                  4.478
= Slack Time                   96.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |              |            |       |       |  Time   |   Time   | 
     |-------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                     | scan_rst v   |            | 0.000 |       |   0.000 |   96.249 | 
     | U6_mux2X1/FE_PHC3_scan_rst          | A v -> Y v   | DLY4X1M    | 0.174 | 0.834 |   0.834 |   97.083 | 
     | U6_mux2X1/FE_PHC6_scan_rst          | A v -> Y v   | DLY4X1M    | 0.202 | 0.910 |   1.744 |   97.993 | 
     | U6_mux2X1/U1                        | B1 v -> Y v  | AO2B2X2M   | 0.386 | 0.615 |   2.359 |   98.607 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M         | A v -> Y v   | CLKBUFX8M  | 0.966 | 0.710 |   3.068 |   99.317 | 
     | UART/UART_Rx/strt_Check_block/U2    | B v -> Y v   | AND3X2M    | 0.095 | 0.519 |   3.587 |   99.836 | 
     | UART/UART_Rx/FSM_block/U22          | AN v -> Y v  | NAND3BXLM  | 0.462 | 0.354 |   3.941 |  100.190 | 
     | UART/UART_Rx/FSM_block/U40          | A v -> Y v   | AND3X2M    | 0.091 | 0.305 |   4.246 |  100.494 | 
     | UART/UART_Rx/FSM_block/U38          | A1N v -> Y v | OAI2BB2X1M | 0.111 | 0.232 |   4.478 |  100.726 | 
     | UART/UART_Rx/FSM_block/deser_en_reg | D v          | SDFFRQX2M  | 0.111 | 0.000 |   4.478 |  100.726 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                     |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                     | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.249 | 
     | scan_clk__L1_I0                     | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -96.223 | 
     | scan_clk__L2_I1                     | A v -> Y v | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -96.116 | 
     | scan_clk__L3_I0                     | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.000 | 
     | scan_clk__L4_I0                     | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -95.882 | 
     | scan_clk__L5_I0                     | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.766 | 
     | scan_clk__L6_I0                     | A v -> Y v | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.645 | 
     | scan_clk__L7_I1                     | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.721 |  -95.528 | 
     | scan_clk__L8_I0                     | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.833 |  -95.415 | 
     | scan_clk__L9_I0                     | A v -> Y ^ | CLKINVX6M  | 0.049 | 0.044 |   0.877 |  -95.371 | 
     | U3_mux2X1/U1                        | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.190 |   1.067 |  -95.182 | 
     | RX_CLK_M__L1_I0                     | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.140 |  -95.109 | 
     | RX_CLK_M__L2_I0                     | A v -> Y v | BUFX14M    | 0.062 | 0.128 |   1.267 |  -94.981 | 
     | RX_CLK_M__L3_I0                     | A v -> Y ^ | CLKINVX40M | 0.064 | 0.062 |   1.329 |  -94.920 | 
     | UART/UART_Rx/FSM_block/deser_en_reg | CK ^       | SDFFRQX2M  | 0.064 | 0.002 |   1.331 |  -94.917 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin UART/UART_Rx/FSM_block/dat_samp_en_reg/CK 
Endpoint:   UART/UART_Rx/FSM_block/dat_samp_en_reg/D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.330
- Setup                         0.401
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.729
- Arrival Time                  4.456
= Slack Time                   96.272
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                        | scan_rst ^   |            | 0.000 |       |   0.000 |   96.273 | 
     | U6_mux2X1/FE_PHC3_scan_rst             | A ^ -> Y ^   | DLY4X1M    | 0.160 | 0.833 |   0.833 |   97.106 | 
     | U6_mux2X1/FE_PHC6_scan_rst             | A ^ -> Y ^   | DLY4X1M    | 0.196 | 0.893 |   1.727 |   97.999 | 
     | U6_mux2X1/U1                           | B1 ^ -> Y ^  | AO2B2X2M   | 0.689 | 0.552 |   2.279 |   98.551 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M            | A ^ -> Y ^   | CLKBUFX8M  | 1.045 | 0.754 |   3.033 |   99.305 | 
     | UART/UART_Rx/parity_Check_block/U2     | A ^ -> Y ^   | AND3X4M    | 0.627 | 0.707 |   3.740 |  100.012 | 
     | UART/UART_Rx/FSM_block/U29             | B0 ^ -> Y v  | AOI22X1M   | 0.250 | 0.237 |   3.977 |  100.250 | 
     | UART/UART_Rx/FSM_block/U28             | A0 v -> Y ^  | OAI211X2M  | 0.272 | 0.243 |   4.220 |  100.493 | 
     | UART/UART_Rx/FSM_block/U27             | A ^ -> Y v   | INVX2M     | 0.080 | 0.079 |   4.299 |  100.572 | 
     | UART/UART_Rx/FSM_block/U46             | A1N v -> Y v | OAI2BB1X2M | 0.091 | 0.157 |   4.456 |  100.729 | 
     | UART/UART_Rx/FSM_block/dat_samp_en_reg | D v          | SDFFRQX2M  | 0.091 | 0.000 |   4.456 |  100.729 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.273 | 
     | scan_clk__L1_I0                        | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -96.247 | 
     | scan_clk__L2_I1                        | A v -> Y v | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -96.140 | 
     | scan_clk__L3_I0                        | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.024 | 
     | scan_clk__L4_I0                        | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -95.906 | 
     | scan_clk__L5_I0                        | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.790 | 
     | scan_clk__L6_I0                        | A v -> Y v | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.669 | 
     | scan_clk__L7_I1                        | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.721 |  -95.552 | 
     | scan_clk__L8_I0                        | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.833 |  -95.439 | 
     | scan_clk__L9_I0                        | A v -> Y ^ | CLKINVX6M  | 0.049 | 0.044 |   0.877 |  -95.395 | 
     | U3_mux2X1/U1                           | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.190 |   1.067 |  -95.206 | 
     | RX_CLK_M__L1_I0                        | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.140 |  -95.133 | 
     | RX_CLK_M__L2_I0                        | A v -> Y v | BUFX14M    | 0.062 | 0.128 |   1.267 |  -95.005 | 
     | RX_CLK_M__L3_I0                        | A v -> Y ^ | CLKINVX40M | 0.064 | 0.062 |   1.329 |  -94.944 | 
     | UART/UART_Rx/FSM_block/dat_samp_en_reg | CK ^       | SDFFRQX2M  | 0.064 | 0.001 |   1.330 |  -94.943 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin UART/UART_Rx/FSM_block/enable_reg/CK 
Endpoint:   UART/UART_Rx/FSM_block/enable_reg/D (v) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.331
- Setup                         0.400
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.730
- Arrival Time                  4.453
= Slack Time                   96.277
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |              |            |       |       |  Time   |   Time   | 
     |------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                    | scan_rst ^   |            | 0.000 |       |   0.000 |   96.277 | 
     | U6_mux2X1/FE_PHC3_scan_rst         | A ^ -> Y ^   | DLY4X1M    | 0.160 | 0.833 |   0.833 |   97.110 | 
     | U6_mux2X1/FE_PHC6_scan_rst         | A ^ -> Y ^   | DLY4X1M    | 0.196 | 0.893 |   1.727 |   98.004 | 
     | U6_mux2X1/U1                       | B1 ^ -> Y ^  | AO2B2X2M   | 0.689 | 0.552 |   2.279 |   98.556 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M        | A ^ -> Y ^   | CLKBUFX8M  | 1.045 | 0.754 |   3.033 |   99.309 | 
     | UART/UART_Rx/parity_Check_block/U2 | A ^ -> Y ^   | AND3X4M    | 0.627 | 0.707 |   3.740 |  100.016 | 
     | UART/UART_Rx/FSM_block/U29         | B0 ^ -> Y v  | AOI22X1M   | 0.250 | 0.237 |   3.977 |  100.254 | 
     | UART/UART_Rx/FSM_block/U28         | A0 v -> Y ^  | OAI211X2M  | 0.272 | 0.243 |   4.220 |  100.497 | 
     | UART/UART_Rx/FSM_block/U27         | A ^ -> Y v   | INVX2M     | 0.080 | 0.079 |   4.299 |  100.576 | 
     | UART/UART_Rx/FSM_block/U45         | A1N v -> Y v | OAI2BB1X2M | 0.087 | 0.154 |   4.453 |  100.730 | 
     | UART/UART_Rx/FSM_block/enable_reg  | D v          | SDFFRQX2M  | 0.087 | 0.000 |   4.453 |  100.730 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.277 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -96.251 | 
     | scan_clk__L2_I1                   | A v -> Y v | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -96.144 | 
     | scan_clk__L3_I0                   | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.028 | 
     | scan_clk__L4_I0                   | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -95.911 | 
     | scan_clk__L5_I0                   | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.794 | 
     | scan_clk__L6_I0                   | A v -> Y v | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.673 | 
     | scan_clk__L7_I1                   | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.721 |  -95.556 | 
     | scan_clk__L8_I0                   | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.833 |  -95.444 | 
     | scan_clk__L9_I0                   | A v -> Y ^ | CLKINVX6M  | 0.049 | 0.044 |   0.877 |  -95.399 | 
     | U3_mux2X1/U1                      | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.190 |   1.067 |  -95.210 | 
     | RX_CLK_M__L1_I0                   | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.140 |  -95.137 | 
     | RX_CLK_M__L2_I0                   | A v -> Y v | BUFX14M    | 0.062 | 0.128 |   1.267 |  -95.010 | 
     | RX_CLK_M__L3_I0                   | A v -> Y ^ | CLKINVX40M | 0.064 | 0.062 |   1.329 |  -94.948 | 
     | UART/UART_Rx/FSM_block/enable_reg | CK ^       | SDFFRQX2M  | 0.064 | 0.002 |   1.330 |  -94.946 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin UART/UART_Rx/FSM_block/data_valid_reg/CK 
Endpoint:   UART/UART_Rx/FSM_block/data_valid_reg/D (v) checked with  leading 
edge of 'scan_clk'
Beginpoint: scan_rst                                (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.331
- Setup                         0.396
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.735
- Arrival Time                  4.352
= Slack Time                   96.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |             |           |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                       | scan_rst ^  |           | 0.000 |       |   0.000 |   96.383 | 
     | U6_mux2X1/FE_PHC3_scan_rst            | A ^ -> Y ^  | DLY4X1M   | 0.160 | 0.833 |   0.833 |   97.216 | 
     | U6_mux2X1/FE_PHC6_scan_rst            | A ^ -> Y ^  | DLY4X1M   | 0.196 | 0.893 |   1.727 |   98.109 | 
     | U6_mux2X1/U1                          | B1 ^ -> Y ^ | AO2B2X2M  | 0.689 | 0.552 |   2.279 |   98.661 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M           | A ^ -> Y ^  | CLKBUFX8M | 1.045 | 0.754 |   3.033 |   99.415 | 
     | UART/UART_Rx/Stop_Check_block/U2      | B ^ -> Y ^  | AND3X4M   | 0.618 | 0.669 |   3.702 |  100.084 | 
     | UART/UART_Rx/FSM_block/U32            | A ^ -> Y v  | INVX2M    | 0.142 | 0.121 |   3.822 |  100.205 | 
     | UART/UART_Rx/FSM_block/U6             | B v -> Y ^  | NOR2X2M   | 0.159 | 0.129 |   3.951 |  100.334 | 
     | UART/UART_Rx/FSM_block/U44            | A0 ^ -> Y v | OAI32X1M  | 0.139 | 0.133 |   4.084 |  100.467 | 
     | UART/UART_Rx/FSM_block/U43            | B1 v -> Y ^ | AOI32X1M  | 0.275 | 0.207 |   4.292 |  100.674 | 
     | UART/UART_Rx/FSM_block/U42            | A ^ -> Y v  | INVX2M    | 0.066 | 0.061 |   4.352 |  100.735 | 
     | UART/UART_Rx/FSM_block/data_valid_reg | D v         | SDFFRQX2M | 0.066 | 0.000 |   4.352 |  100.735 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                       |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                       | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.383 | 
     | scan_clk__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -96.357 | 
     | scan_clk__L2_I1                       | A v -> Y v | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -96.250 | 
     | scan_clk__L3_I0                       | A v -> Y v | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.134 | 
     | scan_clk__L4_I0                       | A v -> Y v | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.016 | 
     | scan_clk__L5_I0                       | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.900 | 
     | scan_clk__L6_I0                       | A v -> Y v | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.779 | 
     | scan_clk__L7_I1                       | A v -> Y v | CLKBUFX20M | 0.047 | 0.117 |   0.721 |  -95.662 | 
     | scan_clk__L8_I0                       | A v -> Y v | CLKBUFX20M | 0.043 | 0.113 |   0.833 |  -95.549 | 
     | scan_clk__L9_I0                       | A v -> Y ^ | CLKINVX6M  | 0.049 | 0.044 |   0.877 |  -95.505 | 
     | U3_mux2X1/U1                          | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.190 |   1.067 |  -95.316 | 
     | RX_CLK_M__L1_I0                       | A ^ -> Y v | CLKINVX6M  | 0.063 | 0.073 |   1.140 |  -95.243 | 
     | RX_CLK_M__L2_I0                       | A v -> Y v | BUFX14M    | 0.062 | 0.128 |   1.267 |  -95.115 | 
     | RX_CLK_M__L3_I0                       | A v -> Y ^ | CLKINVX40M | 0.064 | 0.062 |   1.329 |  -95.054 | 
     | UART/UART_Rx/FSM_block/data_valid_reg | CK ^       | SDFFRQX2M  | 0.064 | 0.002 |   1.331 |  -95.052 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[7] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[7] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.365
- Setup                         0.364
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.800
- Arrival Time                  4.381
= Slack Time                   96.419
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst v  |           | 0.000 |       |   0.000 |   96.419 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   97.336 | 
     | U5_mux2X1/FE_PHC7_scan_rst   | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   98.302 | 
     | U5_mux2X1/U1                 | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   98.971 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   99.793 | 
     | REGISTER_FILE/U172           | B v -> Y ^  | NAND2X2M  | 0.410 | 0.463 |   3.836 |  100.256 | 
     | REGISTER_FILE/U157           | A ^ -> Y v  | INVX2M    | 0.159 | 0.165 |   4.001 |  100.421 | 
     | REGISTER_FILE/U227           | A1 v -> Y v | AO22X1M   | 0.121 | 0.380 |   4.381 |  100.800 | 
     | REGISTER_FILE/\RdData_reg[7] | D v         | SDFFQX2M  | 0.121 | 0.000 |   4.381 |  100.800 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -96.419 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -96.394 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -96.287 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.171 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.053 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.936 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.816 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -95.780 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -95.604 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -95.529 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -95.390 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -95.332 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.273 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   1.221 |  -95.199 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   1.302 |  -95.118 | 
     | REF_CLK_M__L7_I6             | A v -> Y ^  | CLKINVX32M | 0.053 | 0.062 |   1.364 |  -95.055 | 
     | REGISTER_FILE/\RdData_reg[7] | CK ^        | SDFFQX2M   | 0.053 | 0.000 |   1.365 |  -95.055 | 
     +----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[2] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[2] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.365
- Setup                         0.364
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.801
- Arrival Time                  4.378
= Slack Time                   96.423
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst v  |           | 0.000 |       |   0.000 |   96.423 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   97.340 | 
     | U5_mux2X1/FE_PHC7_scan_rst   | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   98.305 | 
     | U5_mux2X1/U1                 | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   98.974 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   99.796 | 
     | REGISTER_FILE/U172           | B v -> Y ^  | NAND2X2M  | 0.410 | 0.463 |   3.836 |  100.260 | 
     | REGISTER_FILE/U157           | A ^ -> Y v  | INVX2M    | 0.159 | 0.165 |   4.001 |  100.424 | 
     | REGISTER_FILE/U207           | A1 v -> Y v | AO22X1M   | 0.118 | 0.376 |   4.378 |  100.801 | 
     | REGISTER_FILE/\RdData_reg[2] | D v         | SDFFQX2M  | 0.118 | 0.000 |   4.378 |  100.801 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -96.423 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -96.397 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.133 |  -96.291 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.174 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.057 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.940 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.819 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -95.783 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -95.608 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -95.533 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -95.394 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -95.335 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.277 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   1.221 |  -95.203 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   1.302 |  -95.121 | 
     | REF_CLK_M__L7_I6             | A v -> Y ^  | CLKINVX32M | 0.053 | 0.062 |   1.364 |  -95.059 | 
     | REGISTER_FILE/\RdData_reg[2] | CK ^        | SDFFQX2M   | 0.053 | 0.000 |   1.365 |  -95.059 | 
     +----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[0] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[0] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.368
- Setup                         0.364
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.804
- Arrival Time                  4.378
= Slack Time                   96.426
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst v  |           | 0.000 |       |   0.000 |   96.426 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   97.342 | 
     | U5_mux2X1/FE_PHC7_scan_rst   | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   98.308 | 
     | U5_mux2X1/U1                 | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   98.977 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   99.799 | 
     | REGISTER_FILE/U172           | B v -> Y ^  | NAND2X2M  | 0.410 | 0.463 |   3.836 |  100.262 | 
     | REGISTER_FILE/U157           | A ^ -> Y v  | INVX2M    | 0.159 | 0.165 |   4.001 |  100.427 | 
     | REGISTER_FILE/U199           | A1 v -> Y v | AO22X1M   | 0.119 | 0.377 |   4.378 |  100.804 | 
     | REGISTER_FILE/\RdData_reg[0] | D v         | SDFFQX2M  | 0.119 | 0.000 |   4.378 |  100.804 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -96.426 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -96.400 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -96.293 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.177 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.059 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.943 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.822 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -95.786 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -95.611 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -95.535 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -95.396 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -95.338 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.280 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   1.220 |  -95.205 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   1.302 |  -95.124 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   1.367 |  -95.059 | 
     | REGISTER_FILE/\RdData_reg[0] | CK ^        | SDFFQX2M   | 0.055 | 0.001 |   1.368 |  -95.058 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[5] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[5] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.368
- Setup                         0.364
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.804
- Arrival Time                  4.378
= Slack Time                   96.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst v  |           | 0.000 |       |   0.000 |   96.427 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   97.343 | 
     | U5_mux2X1/FE_PHC7_scan_rst   | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   98.309 | 
     | U5_mux2X1/U1                 | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   98.978 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   99.800 | 
     | REGISTER_FILE/U172           | B v -> Y ^  | NAND2X2M  | 0.410 | 0.463 |   3.836 |  100.263 | 
     | REGISTER_FILE/U157           | A ^ -> Y v  | INVX2M    | 0.159 | 0.165 |   4.001 |  100.428 | 
     | REGISTER_FILE/U219           | A1 v -> Y v | AO22X1M   | 0.119 | 0.377 |   4.378 |  100.804 | 
     | REGISTER_FILE/\RdData_reg[5] | D v         | SDFFQX2M  | 0.119 | 0.000 |   4.378 |  100.804 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |  -0.000 |  -96.427 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -96.401 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -96.294 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.178 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.060 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.944 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.823 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -95.787 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -95.612 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -95.536 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -95.397 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -95.339 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.281 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   1.220 |  -95.206 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   1.302 |  -95.125 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   1.366 |  -95.060 | 
     | REGISTER_FILE/\RdData_reg[5] | CK ^        | SDFFQX2M   | 0.055 | 0.002 |   1.368 |  -95.059 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[4] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[4] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.368
- Setup                         0.363
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.804
- Arrival Time                  4.377
= Slack Time                   96.427
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst v  |           | 0.000 |       |   0.000 |   96.427 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   97.344 | 
     | U5_mux2X1/FE_PHC7_scan_rst   | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   98.309 | 
     | U5_mux2X1/U1                 | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   98.978 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   99.800 | 
     | REGISTER_FILE/U172           | B v -> Y ^  | NAND2X2M  | 0.410 | 0.463 |   3.836 |  100.263 | 
     | REGISTER_FILE/U157           | A ^ -> Y v  | INVX2M    | 0.159 | 0.165 |   4.001 |  100.428 | 
     | REGISTER_FILE/U215           | A1 v -> Y v | AO22X1M   | 0.118 | 0.376 |   4.377 |  100.804 | 
     | REGISTER_FILE/\RdData_reg[4] | D v         | SDFFQX2M  | 0.118 | 0.000 |   4.377 |  100.804 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -96.427 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -96.402 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -96.295 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.178 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.061 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.944 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.823 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -95.787 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -95.612 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -95.537 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -95.398 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -95.340 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.281 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   1.220 |  -95.207 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   1.302 |  -95.125 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   1.367 |  -95.061 | 
     | REGISTER_FILE/\RdData_reg[4] | CK ^        | SDFFQX2M   | 0.055 | 0.001 |   1.368 |  -95.060 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[1] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[1] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.367
- Setup                         0.363
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.804
- Arrival Time                  4.374
= Slack Time                   96.430
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst v  |           | 0.000 |       |   0.000 |   96.430 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   97.347 | 
     | U5_mux2X1/FE_PHC7_scan_rst   | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   98.312 | 
     | U5_mux2X1/U1                 | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   98.981 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   99.803 | 
     | REGISTER_FILE/U172           | B v -> Y ^  | NAND2X2M  | 0.410 | 0.463 |   3.836 |  100.267 | 
     | REGISTER_FILE/U157           | A ^ -> Y v  | INVX2M    | 0.159 | 0.165 |   4.001 |  100.431 | 
     | REGISTER_FILE/U203           | A1 v -> Y v | AO22X1M   | 0.115 | 0.372 |   4.374 |  100.804 | 
     | REGISTER_FILE/\RdData_reg[1] | D v         | SDFFQX2M  | 0.115 | 0.000 |   4.374 |  100.804 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -96.430 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -96.405 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -96.298 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.181 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.064 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.947 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.826 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -95.790 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -95.615 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -95.540 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -95.401 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -95.342 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.284 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   1.220 |  -95.210 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   1.302 |  -95.128 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   1.367 |  -95.064 | 
     | REGISTER_FILE/\RdData_reg[1] | CK ^        | SDFFQX2M   | 0.055 | 0.000 |   1.367 |  -95.064 | 
     +----------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[6] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[6] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.368
- Setup                         0.363
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.805
- Arrival Time                  4.374
= Slack Time                   96.431
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst v  |           | 0.000 |       |   0.000 |   96.431 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   97.347 | 
     | U5_mux2X1/FE_PHC7_scan_rst   | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   98.313 | 
     | U5_mux2X1/U1                 | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   98.982 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   99.804 | 
     | REGISTER_FILE/U172           | B v -> Y ^  | NAND2X2M  | 0.410 | 0.463 |   3.836 |  100.267 | 
     | REGISTER_FILE/U157           | A ^ -> Y v  | INVX2M    | 0.159 | 0.165 |   4.001 |  100.432 | 
     | REGISTER_FILE/U223           | A1 v -> Y v | AO22X1M   | 0.116 | 0.373 |   4.374 |  100.805 | 
     | REGISTER_FILE/\RdData_reg[6] | D v         | SDFFQX2M  | 0.116 | 0.000 |   4.374 |  100.805 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -96.431 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -96.405 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -96.299 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.182 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.065 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.948 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.827 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -95.791 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -95.616 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -95.541 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -95.402 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -95.343 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.285 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   1.220 |  -95.211 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   1.302 |  -95.129 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   1.367 |  -95.065 | 
     | REGISTER_FILE/\RdData_reg[6] | CK ^        | SDFFQX2M   | 0.055 | 0.002 |   1.368 |  -95.063 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin REGISTER_FILE/\RdData_reg[3] /CK 
Endpoint:   REGISTER_FILE/\RdData_reg[3] /D (v) checked with  leading edge of 
'scan_clk'
Beginpoint: scan_rst                        (v) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.368
- Setup                         0.362
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.806
- Arrival Time                  4.371
= Slack Time                   96.435
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst v  |           | 0.000 |       |   0.000 |   96.435 | 
     | U5_mux2X1/FE_PHC4_scan_rst   | A v -> Y v  | DLY4X1M   | 0.257 | 0.916 |   0.916 |   97.352 | 
     | U5_mux2X1/FE_PHC7_scan_rst   | A v -> Y v  | DLY4X1M   | 0.234 | 0.966 |   1.882 |   98.317 | 
     | U5_mux2X1/U1                 | B1 v -> Y v | AO2B2X4M  | 0.568 | 0.669 |   2.551 |   98.986 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M   | A v -> Y v  | CLKBUFX8M | 1.046 | 0.822 |   3.373 |   99.809 | 
     | REGISTER_FILE/U172           | B v -> Y ^  | NAND2X2M  | 0.410 | 0.463 |   3.836 |  100.272 | 
     | REGISTER_FILE/U157           | A ^ -> Y v  | INVX2M    | 0.159 | 0.165 |   4.001 |  100.436 | 
     | REGISTER_FILE/U211           | A1 v -> Y v | AO22X1M   | 0.113 | 0.370 |   4.371 |  100.806 | 
     | REGISTER_FILE/\RdData_reg[3] | D v         | SDFFQX2M  | 0.113 | 0.000 |   4.371 |  100.806 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |  -96.435 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -96.410 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -96.303 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.187 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.069 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -95.952 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -95.832 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -95.796 | 
     | U0_mux2X1/U1                 | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -95.620 | 
     | REF_CLK_M__L1_I0             | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -95.545 | 
     | REF_CLK_M__L2_I0             | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -95.406 | 
     | REF_CLK_M__L3_I0             | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -95.348 | 
     | REF_CLK_M__L4_I0             | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.289 | 
     | REF_CLK_M__L5_I0             | A v -> Y ^  | CLKINVX40M | 0.068 | 0.074 |   1.220 |  -95.215 | 
     | REF_CLK_M__L6_I1             | A ^ -> Y v  | CLKINVX40M | 0.094 | 0.081 |   1.302 |  -95.134 | 
     | REF_CLK_M__L7_I7             | A v -> Y ^  | CLKINVX32M | 0.055 | 0.065 |   1.367 |  -95.069 | 
     | REGISTER_FILE/\RdData_reg[3] | CK ^        | SDFFQX2M   | 0.055 | 0.002 |   1.368 |  -95.067 | 
     +----------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin CLK_DIV_TX/div_clk_reg/CK 
Endpoint:   CLK_DIV_TX/div_clk_reg/RN (^) checked with  leading edge of 'scan_
clk'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.412
- Setup                         0.372
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.840
- Arrival Time                  3.064
= Slack Time                   96.776
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |           |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^  |           | 0.000 |       |   0.000 |   96.776 | 
     | U6_mux2X1/FE_PHC3_scan_rst  | A ^ -> Y ^  | DLY4X1M   | 0.160 | 0.833 |   0.833 |   97.610 | 
     | U6_mux2X1/FE_PHC6_scan_rst  | A ^ -> Y ^  | DLY4X1M   | 0.196 | 0.893 |   1.727 |   98.503 | 
     | U6_mux2X1/U1                | B1 ^ -> Y ^ | AO2B2X2M  | 0.689 | 0.552 |   2.279 |   99.055 | 
     | FE_OFC2_SYNC_RST_UART_CLK_M | A ^ -> Y ^  | CLKBUFX8M | 1.045 | 0.754 |   3.033 |   99.809 | 
     | CLK_DIV_TX/div_clk_reg      | RN ^        | SDFFRQX2M | 1.049 | 0.031 |   3.064 |   99.840 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance        |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |             |            |       |       |  Time   |   Time   | 
     |------------------------+-------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^  |            | 0.000 |       |   0.000 |  -96.776 | 
     | scan_clk__L1_I0        | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -96.751 | 
     | scan_clk__L2_I0        | A v -> Y ^  | CLKINVX6M  | 0.023 | 0.025 |   0.051 |  -96.726 | 
     | U1_mux2X1/U1           | B1 ^ -> Y ^ | AO2B2X2M   | 0.149 | 0.207 |   0.257 |  -96.519 | 
     | UART_CLK_M__L1_I0      | A ^ -> Y v  | CLKINVX8M  | 0.094 | 0.100 |   0.357 |  -96.419 | 
     | UART_CLK_M__L2_I0      | A v -> Y ^  | CLKINVX24M | 0.049 | 0.053 |   0.410 |  -96.366 | 
     | CLK_DIV_TX/div_clk_reg | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.412 |  -96.365 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[3] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[3] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.362
- Setup                         0.378
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.785
- Arrival Time                  3.644
= Slack Time                   97.140
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.140 | 
     | U5_mux2X1/FE_PHC4_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.269 | 0.918 |   0.918 |   98.059 | 
     | U5_mux2X1/FE_PHC7_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.238 | 0.941 |   1.859 |   98.999 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.168 | 0.802 |   2.661 |   99.802 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.132 | 0.888 |   3.549 |  100.690 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[3] | RN ^        | SDFFRQX2M | 1.143 | 0.095 |   3.644 |  100.785 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |  -0.000 |  -97.141 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.115 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -97.008 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.892 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.774 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -96.658 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -96.537 | 
     | scan_clk__L7_I0                | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -96.501 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -96.326 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -96.250 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -96.111 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -96.053 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.994 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   1.214 |  -95.926 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   1.295 |  -95.845 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   1.361 |  -95.779 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[3] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   1.362 |  -95.778 | 
     +------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[1] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[1] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.362
- Setup                         0.378
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.785
- Arrival Time                  3.644
= Slack Time                   97.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.140 | 
     | U5_mux2X1/FE_PHC4_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.269 | 0.918 |   0.918 |   98.059 | 
     | U5_mux2X1/FE_PHC7_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.238 | 0.941 |   1.859 |   98.999 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.168 | 0.802 |   2.661 |   99.802 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.132 | 0.888 |   3.549 |  100.690 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[1] | RN ^        | SDFFRQX2M | 1.143 | 0.095 |   3.644 |  100.785 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |  -0.000 |  -97.141 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.115 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -97.008 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.892 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.774 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -96.658 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -96.537 | 
     | scan_clk__L7_I0                | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -96.501 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -96.326 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -96.250 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -96.111 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -96.053 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.994 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   1.214 |  -95.926 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   1.295 |  -95.845 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   1.361 |  -95.779 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[1] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   1.362 |  -95.778 | 
     +------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[2] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[2] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.362
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.785
- Arrival Time                  3.644
= Slack Time                   97.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.141 | 
     | U5_mux2X1/FE_PHC4_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.269 | 0.918 |   0.918 |   98.059 | 
     | U5_mux2X1/FE_PHC7_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.238 | 0.941 |   1.859 |   98.999 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.168 | 0.802 |   2.661 |   99.802 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.132 | 0.888 |   3.549 |  100.690 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[2] | RN ^        | SDFFRQX2M | 1.143 | 0.095 |   3.644 |  100.785 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |  -0.000 |  -97.141 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.115 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -97.008 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.892 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.774 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -96.658 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -96.537 | 
     | scan_clk__L7_I0                | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -96.501 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -96.326 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -96.250 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -96.111 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -96.053 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.995 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   1.214 |  -95.926 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   1.295 |  -95.846 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   1.361 |  -95.779 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[2] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   1.362 |  -95.779 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[4] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[4] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.362
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.785
- Arrival Time                  3.644
= Slack Time                   97.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.141 | 
     | U5_mux2X1/FE_PHC4_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.269 | 0.918 |   0.918 |   98.059 | 
     | U5_mux2X1/FE_PHC7_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.238 | 0.941 |   1.859 |   98.999 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.168 | 0.802 |   2.661 |   99.802 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.132 | 0.888 |   3.549 |  100.690 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[4] | RN ^        | SDFFRQX2M | 1.143 | 0.095 |   3.644 |  100.785 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |  -0.000 |  -97.141 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.115 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -97.008 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.892 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.774 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -96.658 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -96.537 | 
     | scan_clk__L7_I0                | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -96.501 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -96.326 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -96.250 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -96.111 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -96.053 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.995 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   1.214 |  -95.926 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   1.295 |  -95.846 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   1.361 |  -95.779 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[4] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   1.362 |  -95.779 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[5] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[5] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.362
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.785
- Arrival Time                  3.644
= Slack Time                   97.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.141 | 
     | U5_mux2X1/FE_PHC4_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.269 | 0.918 |   0.918 |   98.059 | 
     | U5_mux2X1/FE_PHC7_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.238 | 0.941 |   1.859 |   99.000 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.168 | 0.802 |   2.661 |   99.802 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.132 | 0.888 |   3.549 |  100.690 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[5] | RN ^        | SDFFRQX2M | 1.143 | 0.095 |   3.644 |  100.785 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |  -0.000 |  -97.141 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.115 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -97.009 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.892 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.775 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -96.658 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -96.537 | 
     | scan_clk__L7_I0                | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -96.501 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -96.326 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -96.251 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -96.112 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -96.053 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.995 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   1.214 |  -95.927 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   1.295 |  -95.846 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   1.361 |  -95.780 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[5] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   1.362 |  -95.779 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.362
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.785
- Arrival Time                  3.644
= Slack Time                   97.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^  |           | 0.000 |       |   0.000 |   97.141 | 
     | U5_mux2X1/FE_PHC4_scan_rst             | A ^ -> Y ^  | DLY4X1M   | 0.269 | 0.918 |   0.918 |   98.059 | 
     | U5_mux2X1/FE_PHC7_scan_rst             | A ^ -> Y ^  | DLY4X1M   | 0.238 | 0.941 |   1.859 |   99.000 | 
     | U5_mux2X1/U1                           | B1 ^ -> Y ^ | AO2B2X4M  | 1.168 | 0.802 |   2.661 |   99.802 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M             | A ^ -> Y ^  | CLKBUFX8M | 1.132 | 0.888 |   3.549 |  100.690 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] | RN ^        | SDFFRQX2M | 1.143 | 0.095 |   3.644 |  100.785 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |  -0.000 |  -97.141 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.115 | 
     | scan_clk__L2_I1                        | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -97.009 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.892 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.775 | 
     | scan_clk__L5_I0                        | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -96.658 | 
     | scan_clk__L6_I0                        | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -96.537 | 
     | scan_clk__L7_I0                        | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -96.501 | 
     | U0_mux2X1/U1                           | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -96.326 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -96.251 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -96.112 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -96.053 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.995 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   1.214 |  -95.927 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   1.295 |  -95.846 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.052 | 0.067 |   1.362 |  -95.779 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[2] | CK ^        | SDFFRQX2M  | 0.052 | 0.000 |   1.362 |  -95.779 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.362
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.785
- Arrival Time                  3.644
= Slack Time                   97.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |           |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                        | scan_rst ^  |           | 0.000 |       |   0.000 |   97.141 | 
     | U5_mux2X1/FE_PHC4_scan_rst             | A ^ -> Y ^  | DLY4X1M   | 0.269 | 0.918 |   0.918 |   98.059 | 
     | U5_mux2X1/FE_PHC7_scan_rst             | A ^ -> Y ^  | DLY4X1M   | 0.238 | 0.941 |   1.859 |   99.000 | 
     | U5_mux2X1/U1                           | B1 ^ -> Y ^ | AO2B2X4M  | 1.168 | 0.802 |   2.661 |   99.802 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M             | A ^ -> Y ^  | CLKBUFX8M | 1.132 | 0.888 |   3.549 |  100.690 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | RN ^        | SDFFRQX2M | 1.143 | 0.095 |   3.644 |  100.785 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                        |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                        | scan_clk ^  |            | 0.000 |       |   0.000 |  -97.141 | 
     | scan_clk__L1_I0                        | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.116 | 
     | scan_clk__L2_I1                        | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -97.009 | 
     | scan_clk__L3_I0                        | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.892 | 
     | scan_clk__L4_I0                        | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.775 | 
     | scan_clk__L5_I0                        | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -96.658 | 
     | scan_clk__L6_I0                        | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -96.537 | 
     | scan_clk__L7_I0                        | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -96.501 | 
     | U0_mux2X1/U1                           | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -96.326 | 
     | REF_CLK_M__L1_I0                       | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -96.251 | 
     | REF_CLK_M__L2_I0                       | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -96.112 | 
     | REF_CLK_M__L3_I0                       | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -96.054 | 
     | REF_CLK_M__L4_I0                       | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.995 | 
     | REF_CLK_M__L5_I1                       | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   1.214 |  -95.927 | 
     | REF_CLK_M__L6_I3                       | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   1.295 |  -95.846 | 
     | REF_CLK_M__L7_I14                      | A v -> Y ^  | CLKINVX32M | 0.052 | 0.067 |   1.362 |  -95.779 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_reg[3] | CK ^        | SDFFRQX2M  | 0.052 | 0.000 |   1.362 |  -95.779 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.362
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.785
- Arrival Time                  3.644
= Slack Time                   97.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^  |           | 0.000 |       |   0.000 |   97.141 | 
     | U5_mux2X1/FE_PHC4_scan_rst              | A ^ -> Y ^  | DLY4X1M   | 0.269 | 0.918 |   0.918 |   98.059 | 
     | U5_mux2X1/FE_PHC7_scan_rst              | A ^ -> Y ^  | DLY4X1M   | 0.238 | 0.941 |   1.859 |   99.000 | 
     | U5_mux2X1/U1                            | B1 ^ -> Y ^ | AO2B2X4M  | 1.168 | 0.802 |   2.661 |   99.802 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M              | A ^ -> Y ^  | CLKBUFX8M | 1.132 | 0.888 |   3.549 |  100.690 | 
     | ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] | RN ^        | SDFFRQX2M | 1.143 | 0.095 |   3.644 |  100.785 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |   0.000 |  -97.141 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.116 | 
     | scan_clk__L2_I1                         | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -97.009 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.893 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.775 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -96.658 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -96.538 | 
     | scan_clk__L7_I0                         | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -96.502 | 
     | U0_mux2X1/U1                            | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -96.326 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -96.251 | 
     | REF_CLK_M__L2_I0                        | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -96.112 | 
     | REF_CLK_M__L3_I0                        | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -96.054 | 
     | REF_CLK_M__L4_I0                        | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.995 | 
     | REF_CLK_M__L5_I1                        | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   1.214 |  -95.927 | 
     | REF_CLK_M__L6_I3                        | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   1.295 |  -95.846 | 
     | REF_CLK_M__L7_I14                       | A v -> Y ^  | CLKINVX32M | 0.052 | 0.067 |   1.362 |  -95.779 | 
     | ASYN_FIFO/link_FIFO_Write/\waddr_reg[1] | CK ^        | SDFFRQX2M  | 0.052 | 0.000 |   1.362 |  -95.779 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.362
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.785
- Arrival Time                  3.644
= Slack Time                   97.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                         | scan_rst ^  |           | 0.000 |       |   0.000 |   97.141 | 
     | U5_mux2X1/FE_PHC4_scan_rst              | A ^ -> Y ^  | DLY4X1M   | 0.269 | 0.918 |   0.918 |   98.060 | 
     | U5_mux2X1/FE_PHC7_scan_rst              | A ^ -> Y ^  | DLY4X1M   | 0.238 | 0.941 |   1.859 |   99.000 | 
     | U5_mux2X1/U1                            | B1 ^ -> Y ^ | AO2B2X4M  | 1.168 | 0.802 |   2.661 |   99.803 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M              | A ^ -> Y ^  | CLKBUFX8M | 1.132 | 0.888 |   3.549 |  100.691 | 
     | ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] | RN ^        | SDFFRQX2M | 1.143 | 0.095 |   3.644 |  100.785 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                         |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                         | scan_clk ^  |            | 0.000 |       |  -0.000 |  -97.141 | 
     | scan_clk__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.116 | 
     | scan_clk__L2_I1                         | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -97.009 | 
     | scan_clk__L3_I0                         | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.893 | 
     | scan_clk__L4_I0                         | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.775 | 
     | scan_clk__L5_I0                         | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -96.658 | 
     | scan_clk__L6_I0                         | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -96.538 | 
     | scan_clk__L7_I0                         | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -96.502 | 
     | U0_mux2X1/U1                            | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -96.326 | 
     | REF_CLK_M__L1_I0                        | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -96.251 | 
     | REF_CLK_M__L2_I0                        | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -96.112 | 
     | REF_CLK_M__L3_I0                        | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -96.054 | 
     | REF_CLK_M__L4_I0                        | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.995 | 
     | REF_CLK_M__L5_I1                        | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   1.214 |  -95.927 | 
     | REF_CLK_M__L6_I3                        | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   1.295 |  -95.846 | 
     | REF_CLK_M__L7_I14                       | A v -> Y ^  | CLKINVX32M | 0.052 | 0.067 |   1.362 |  -95.779 | 
     | ASYN_FIFO/link_FIFO_Write/\waddr_reg[2] | CK ^        | SDFFRQX2M  | 0.052 | 0.000 |   1.362 |  -95.779 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /
CK 
Endpoint:   ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] /RN (^) checked with  
leading edge of 'scan_clk'
Beginpoint: scan_rst                                       (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.363
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.785
- Arrival Time                  3.644
= Slack Time                   97.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |             |           |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                            | scan_rst ^  |           | 0.000 |       |   0.000 |   97.142 | 
     | U5_mux2X1/FE_PHC4_scan_rst                 | A ^ -> Y ^  | DLY4X1M   | 0.269 | 0.918 |   0.918 |   98.060 | 
     | U5_mux2X1/FE_PHC7_scan_rst                 | A ^ -> Y ^  | DLY4X1M   | 0.238 | 0.941 |   1.859 |   99.001 | 
     | U5_mux2X1/U1                               | B1 ^ -> Y ^ | AO2B2X4M  | 1.168 | 0.802 |   2.661 |   99.803 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M                 | A ^ -> Y ^  | CLKBUFX8M | 1.132 | 0.888 |   3.549 |  100.691 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] | RN ^        | SDFFRQX2M | 1.143 | 0.094 |   3.644 |  100.785 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                            |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                            | scan_clk ^  |            | 0.000 |       |   0.000 |  -97.142 | 
     | scan_clk__L1_I0                            | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.116 | 
     | scan_clk__L2_I1                            | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -97.009 | 
     | scan_clk__L3_I0                            | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.893 | 
     | scan_clk__L4_I0                            | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.775 | 
     | scan_clk__L5_I0                            | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -96.659 | 
     | scan_clk__L6_I0                            | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -96.538 | 
     | scan_clk__L7_I0                            | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -96.502 | 
     | U0_mux2X1/U1                               | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -96.327 | 
     | REF_CLK_M__L1_I0                           | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -96.251 | 
     | REF_CLK_M__L2_I0                           | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -96.112 | 
     | REF_CLK_M__L3_I0                           | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -96.054 | 
     | REF_CLK_M__L4_I0                           | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.996 | 
     | REF_CLK_M__L5_I1                           | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   1.214 |  -95.927 | 
     | REF_CLK_M__L6_I3                           | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   1.295 |  -95.846 | 
     | REF_CLK_M__L7_I15                          | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   1.362 |  -95.780 | 
     | ASYN_FIFO/link_FIFO_Write/\wptr_bin_reg[0] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   1.363 |  -95.779 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[7] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[7] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.363
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.785
- Arrival Time                  3.644
= Slack Time                   97.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.142 | 
     | U5_mux2X1/FE_PHC4_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.269 | 0.918 |   0.918 |   98.060 | 
     | U5_mux2X1/FE_PHC7_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.238 | 0.941 |   1.859 |   99.001 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.168 | 0.802 |   2.661 |   99.803 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.132 | 0.888 |   3.549 |  100.691 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[7] | RN ^        | SDFFRQX2M | 1.143 | 0.094 |   3.644 |  100.785 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |  -0.000 |  -97.142 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.116 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -97.009 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.893 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.776 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -96.659 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -96.538 | 
     | scan_clk__L7_I0                | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -96.502 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -96.327 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -96.252 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -96.113 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -96.054 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.996 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   1.214 |  -95.927 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   1.295 |  -95.847 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   1.362 |  -95.780 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[7] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   1.363 |  -95.779 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin CONTROL_UNIT/\TX_P_DATA_reg[6] /CK 
Endpoint:   CONTROL_UNIT/\TX_P_DATA_reg[6] /RN (^) checked with  leading edge 
of 'scan_clk'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.363
- Setup                         0.377
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.785
- Arrival Time                  3.644
= Slack Time                   97.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |           |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^  |           | 0.000 |       |   0.000 |   97.142 | 
     | U5_mux2X1/FE_PHC4_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.269 | 0.918 |   0.918 |   98.060 | 
     | U5_mux2X1/FE_PHC7_scan_rst     | A ^ -> Y ^  | DLY4X1M   | 0.238 | 0.941 |   1.859 |   99.001 | 
     | U5_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M  | 1.168 | 0.802 |   2.661 |   99.803 | 
     | FE_OFC1_SYNC_RST_REF_CLK_M     | A ^ -> Y ^  | CLKBUFX8M | 1.132 | 0.888 |   3.549 |  100.691 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[6] | RN ^        | SDFFRQX2M | 1.143 | 0.094 |   3.644 |  100.785 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |  -97.142 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.023 | 0.026 |   0.026 |  -97.116 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX20M | 0.046 | 0.107 |   0.132 |  -97.009 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX20M | 0.049 | 0.116 |   0.249 |  -96.893 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX20M | 0.048 | 0.117 |   0.366 |  -96.776 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX20M | 0.047 | 0.117 |   0.483 |  -96.659 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX20M | 0.053 | 0.121 |   0.604 |  -96.538 | 
     | scan_clk__L7_I0                | A v -> Y ^  | CLKINVX6M  | 0.031 | 0.036 |   0.640 |  -96.502 | 
     | U0_mux2X1/U1                   | B1 ^ -> Y ^ | AO2B2X4M   | 0.104 | 0.175 |   0.815 |  -96.327 | 
     | REF_CLK_M__L1_I0               | A ^ -> Y v  | CLKINVX8M  | 0.068 | 0.075 |   0.890 |  -96.252 | 
     | REF_CLK_M__L2_I0               | A v -> Y v  | CLKBUFX24M | 0.076 | 0.139 |   1.029 |  -96.113 | 
     | REF_CLK_M__L3_I0               | A v -> Y ^  | CLKINVX40M | 0.047 | 0.058 |   1.088 |  -96.054 | 
     | REF_CLK_M__L4_I0               | A ^ -> Y v  | CLKINVX40M | 0.067 | 0.058 |   1.146 |  -95.996 | 
     | REF_CLK_M__L5_I1               | A v -> Y ^  | CLKINVX40M | 0.069 | 0.068 |   1.214 |  -95.928 | 
     | REF_CLK_M__L6_I3               | A ^ -> Y v  | CLKINVX40M | 0.093 | 0.081 |   1.295 |  -95.847 | 
     | REF_CLK_M__L7_I15              | A v -> Y ^  | CLKINVX32M | 0.050 | 0.066 |   1.362 |  -95.780 | 
     | CONTROL_UNIT/\TX_P_DATA_reg[6] | CK ^        | SDFFRQX2M  | 0.050 | 0.001 |   1.363 |  -95.779 | 
     +------------------------------------------------------------------------------------------------+ 

