INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/Full_adder.srcs/sources_1/new/FA_HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/Full_adder.srcs/sources_1/new/HA_gatelevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_gatelevel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sanaullah/Desktop/Xilinx Project/Full_adder/Full_adder.srcs/sim_1/new/FA_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_tb
