$date
	Sat Feb 20 14:32:13 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$var wire 1 ! reset $end
$var wire 1 " enable $end
$var wire 1 # clk $end
$var wire 1 $ bitStream $end
$var wire 4 % BSC [3:0] $end
$var wire 4 & BIC [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
x#
x"
x!
$end
#20
1$
1#
#40
b0 %
b0 &
0!
0#
#60
0"
1!
1#
#80
0!
0#
#100
1#
#120
0#
#140
1#
#160
0#
#180
1#
#200
0#
0$
#220
1"
1#
#240
0#
#260
1#
#280
0#
#300
1#
#320
0#
1$
#340
1#
#360
0#
#380
1#
#400
0#
#420
1#
#440
0#
b1111 %
b1001 &
#460
0"
1#
#480
0#
#500
1#
b0 &
#520
0#
#540
1#
#560
0#
#580
1#
#600
0#
#620
1#
#640
0#
#660
1#
#680
0#
#700
1#
#720
0#
#740
1#
#760
0#
#780
1#
#800
0#
#820
1#
#840
0#
#860
1#
#880
0#
#900
1#
#920
0#
#940
1#
#960
0#
#980
1#
#1000
0#
#1020
1#
#1040
0#
#1060
1#
#1080
0#
#1100
1#
#1120
0#
#1140
1#
#1160
0#
#1180
1#
#1200
0#
#1220
1#
#1240
0#
#1260
1#
#1280
0#
#1300
1#
#1320
0#
#1340
1#
#1360
0#
#1380
1#
#1400
0#
#1420
1#
#1440
0#
#1460
1#
#1480
0#
#1500
1#
#1520
0#
#1540
1#
#1560
0#
#1580
1#
#1600
0#
#1620
1#
#1640
0#
#1660
1#
#1680
0#
#1700
1#
