
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002427                       # Number of seconds simulated
sim_ticks                                  2426731000                       # Number of ticks simulated
final_tick                                 2426731000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  82055                       # Simulator instruction rate (inst/s)
host_op_rate                                   127162                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               35699128                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671472                       # Number of bytes of host memory used
host_seconds                                    67.98                       # Real time elapsed on the host
sim_insts                                     5577901                       # Number of instructions simulated
sim_ops                                       8644099                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2198208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2249664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           30208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               35151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                472                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          21203833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         905830931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             927034764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     21203833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21203833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       12448022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12448022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       12448022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         21203833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        905830931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            939482786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000450377250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           27                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           27                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               62115                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                422                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       35151                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        472                       # Number of write requests accepted
system.mem_ctrls.readBursts                     35151                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      472                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2249344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   28288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2249664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                30208                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                79                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2426655000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 35151                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  472                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6754                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   11391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        31508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     72.181795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    67.767561                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    57.249538                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        29519     93.69%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1726      5.48%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           82      0.26%     99.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           50      0.16%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           27      0.09%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      0.05%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.04%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.03%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           67      0.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        31508                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           27                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1293.407407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    350.363113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4695.285494                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           24     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      7.41%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      3.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            27                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           27                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.370370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.346978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.926040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               23     85.19%     85.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      7.41%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      7.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            27                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        51456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2197888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        28288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 21203833.469799496233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 905699065.945092320442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 11656833.822949472815                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34347                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25153500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1882210750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  11457371500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31285.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54799.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  24274092.16                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   1248376750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1907364250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  175730000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35519.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54269.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       926.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    927.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.52                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3725                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     344                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 10.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.88                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      68120.46                       # Average gap between requests
system.mem_ctrls.pageHitRate                    11.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113218980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60150750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               125899620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2161080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         87278880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            296137800                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1932480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       203154840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4038240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        316450440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1210423110                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            498.787509                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1772206000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       793750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      36920000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1316242500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     10514750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     616769000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    445491000                       # Time in different power states
system.mem_ctrls_1.actEnergy                111826680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 59422110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               125042820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 146160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         87893520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            294019680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2811360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       206944770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         4739520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        314582940                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1207429560                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            497.553936                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1774460000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3049750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      37180000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1308461250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     12338750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     611875250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    453826000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  530648                       # Number of BP lookups
system.cpu.branchPred.condPredicted            530648                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2694                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               527755                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1356                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          527755                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             508354                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            19401                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1761                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1263297                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       13284                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439137                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            83                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       17510                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           116                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2426731000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4853463                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              43908                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5658411                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      530648                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             509710                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4750420                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5480                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        149                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   20                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           328                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     17467                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1032                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4797594                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.832909                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.054679                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3252387     67.79%     67.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   192031      4.00%     71.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   108429      2.26%     74.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   108172      2.25%     76.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   101207      2.11%     78.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    99793      2.08%     80.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   108929      2.27%     82.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   110385      2.30%     85.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   716261     14.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4797594                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.109334                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.165850                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   444808                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3248893                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    206404                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                894749                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2740                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                8770126                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   2740                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   563194                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1982416                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2821                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    935090                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1311333                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                8759172                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                229409                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 925633                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    398                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  24012                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            16311502                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              20160156                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         13393194                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             11152                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              16177471                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   134031                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 86                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             58                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3208909                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               534626                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               16100                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1001                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              240                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    8739455                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  75                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9440030                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               616                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           95430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       139097                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             48                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4797594                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.967659                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.692990                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1491824     31.10%     31.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              451595      9.41%     40.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              883968     18.43%     58.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1106904     23.07%     82.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              605511     12.62%     94.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              134671      2.81%     97.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               75047      1.56%     99.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               30486      0.64%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               17588      0.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4797594                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5207      5.95%      5.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      5.95% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%      5.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.02%      5.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.01%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      5.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  81823     93.49%     99.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   422      0.48%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                11      0.01%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               27      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2188      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8155324     86.39%     86.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     86.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1157      0.01%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 147      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  361      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  769      0.01%     86.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  898      0.01%     86.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 584      0.01%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                202      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1263210     13.38%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               13373      0.14%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1372      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            415      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9440030                       # Type of FU issued
system.cpu.iq.rate                           1.945009                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       87520                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009271                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           23756041                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           8825357                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8692816                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9749                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9640                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4372                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                9520475                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4887                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2321                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        14354                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         6345                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        734036                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2740                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   63769                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  5669                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             8739530                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                72                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                534626                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                16100                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    583                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4857                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            705                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2718                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3423                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9434511                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1263275                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5519                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1276557                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   518595                       # Number of branches executed
system.cpu.iew.exec_stores                      13282                       # Number of stores executed
system.cpu.iew.exec_rate                     1.943872                       # Inst execution rate
system.cpu.iew.wb_sent                        8698541                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8697188                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7816422                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14350282                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.791955                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.544688                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           95509                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2712                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4783204                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.807178                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.227578                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3273397     68.44%     68.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       469539      9.82%     78.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        11896      0.25%     78.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         9500      0.20%     78.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4134      0.09%     78.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2914      0.06%     78.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1195      0.02%     78.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1040      0.02%     78.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1009589     21.11%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4783204                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5577901                       # Number of instructions committed
system.cpu.commit.committedOps                8644099                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         530027                       # Number of memory references committed
system.cpu.commit.loads                        520272                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     515040                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3004                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   8641212                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  588                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1155      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8109864     93.82%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     93.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.01%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     93.85% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     93.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     93.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          519610      6.01%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9419      0.11%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          662      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8644099                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1009589                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12513223                       # The number of ROB reads
system.cpu.rob.rob_writes                    17493767                       # The number of ROB writes
system.cpu.timesIdled                             500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           55869                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5577901                       # Number of Instructions Simulated
system.cpu.committedOps                       8644099                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.870124                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.870124                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.149262                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.149262                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14755537                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8163482                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6862                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3584                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5101417                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  8068567                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2318491                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1003.559276                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532006                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493760                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.077459                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1003.559276                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980038                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980038                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          854                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          170                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1566402                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1566402                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        28939                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           28939                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9307                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9307                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        38246                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38246                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38246                       # number of overall hits
system.cpu.dcache.overall_hits::total           38246                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       497627                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        497627                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          448                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          448                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       498075                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         498075                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       498075                       # number of overall misses
system.cpu.dcache.overall_misses::total        498075                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9729144500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9729144500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     34018000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     34018000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   9763162500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   9763162500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   9763162500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   9763162500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       526566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       526566                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9755                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       536321                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       536321                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       536321                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       536321                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.945042                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.945042                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.045925                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045925                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.928688                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.928688                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.928688                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.928688                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19551.078418                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19551.078418                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75933.035714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75933.035714                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19601.791899                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19601.791899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 19601.791899                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19601.791899                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4080765                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            474330                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.603219                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          577                       # number of writebacks
system.cpu.dcache.writebacks::total               577                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4309                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4309                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         4315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4315                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4315                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4315                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493318                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493318                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          442                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493760                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493760                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493760                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493760                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8985721000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8985721000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     33285500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     33285500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9019006500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9019006500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   9019006500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9019006500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.936859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.936859                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.045310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.045310                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.920643                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.920643                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.920643                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.920643                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18214.865462                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18214.865462                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75306.561086                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75306.561086                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18265.972335                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18265.972335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18265.972335                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 18265.972335                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492736                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           689.592197                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               17170                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               816                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.041667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   689.592197                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.673430                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.673430                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          730                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          674                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.712891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             35750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            35750                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        16354                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           16354                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        16354                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            16354                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        16354                       # number of overall hits
system.cpu.icache.overall_hits::total           16354                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1113                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1113                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1113                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1113                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1113                       # number of overall misses
system.cpu.icache.overall_misses::total          1113                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     81586499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     81586499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     81586499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     81586499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     81586499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     81586499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        17467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        17467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        17467                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        17467                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        17467                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        17467                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.063720                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063720                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.063720                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063720                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.063720                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063720                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73303.233603                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73303.233603                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73303.233603                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73303.233603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73303.233603                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73303.233603                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          356                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           86                       # number of writebacks
system.cpu.icache.writebacks::total                86                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          297                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          297                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          816                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          816                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          816                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          816                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          816                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     63272499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     63272499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     63272499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     63272499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     63272499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     63272499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.046717                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.046717                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.046717                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.046717                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.046717                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.046717                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77539.827206                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77539.827206                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77539.827206                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77539.827206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77539.827206                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77539.827206                       # average overall mshr miss latency
system.cpu.icache.replacements                     86                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 25964.346621                       # Cycle average of tags in use
system.l2.tags.total_refs                      987391                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     35178                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     28.068423                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.019730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       257.787375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     25706.539516                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.784501                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.792369                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32604                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7934306                       # Number of tag accesses
system.l2.tags.data_accesses                  7934306                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          577                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              577                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks           85                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               85                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data                22                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    22                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        459391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            459391                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               459413                       # number of demand (read+write) hits
system.l2.demand_hits::total                   459425                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data              459413                       # number of overall hits
system.l2.overall_hits::total                  459425                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             420                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 420                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              804                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data        33927                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33927                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34347                       # number of demand (read+write) misses
system.l2.demand_misses::total                  35151                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               804                       # number of overall misses
system.l2.overall_misses::.cpu.data             34347                       # number of overall misses
system.l2.overall_misses::total                 35151                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     32376000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      32376000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61914500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61914500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data   3419980000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3419980000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     61914500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3452356000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3514270500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     61914500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3452356000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3514270500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          577                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          577                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks           85                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           85                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data           442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            816                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data       493318                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        493318                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              816                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           493760                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               494576                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             816                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          493760                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              494576                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.950226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.950226                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985294                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985294                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068773                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068773                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985294                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.069562                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071073                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985294                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.069562                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071073                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77085.714286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77085.714286                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77008.084577                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77008.084577                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100804.079347                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100804.079347                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 77008.084577                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100514.047806                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99976.401809                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77008.084577                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100514.047806                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99976.401809                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 472                       # number of writebacks
system.l2.writebacks::total                       472                       # number of writebacks
system.l2.ReadExReq_mshr_misses::.cpu.data          420                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            420                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33927                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33927                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             35151                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            35151                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     28176000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     28176000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     53874500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53874500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3080710000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3080710000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     53874500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3108886000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3162760500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     53874500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3108886000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3162760500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.950226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.950226                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068773                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068773                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.069562                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.071073                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.069562                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.071073                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67085.714286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67085.714286                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67008.084577                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67008.084577                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90804.079347                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90804.079347                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67008.084577                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90514.047806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89976.401809                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67008.084577                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90514.047806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89976.401809                       # average overall mshr miss latency
system.l2.replacements                           2410                       # number of replacements
system.membus.snoop_filter.tot_requests         36859                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              34731                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          472                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1236                       # Transaction distribution
system.membus.trans_dist::ReadExReq               420                       # Transaction distribution
system.membus.trans_dist::ReadExResp              420                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         34731                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        72010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        72010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  72010                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2279872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2279872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2279872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             35151                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   35151    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               35151                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19373500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           95438750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       987398                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       492823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            701                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          701                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2426731000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            494134                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1049                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           86                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          494097                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              442                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             442                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           816                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       493318                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1718                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1480256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1481974                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        57728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31637568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31695296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            2410                       # Total snoops (count)
system.tol2bus.snoopTraffic                     30208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           496986                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001427                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037743                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 496277     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    709      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             496986                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          494362000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1224000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         740640000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            30.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
