# Reading C:/Quartusprime/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Quartusprime/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:03 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 14:54:04 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:04 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 14:54:04 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:04 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/register.sv 
# -- Compiling module register
# -- Compiling module datapath
# -- Compiling module nzp
# -- Compiling module reg_file
# -- Compiling module ALU
# -- Compiling module ben
# 
# Top level modules:
# 	datapath
# 	nzp
# 	reg_file
# 	ALU
# 	ben
# End time: 14:54:04 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:04 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 14:54:04 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:04 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 14:54:04 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:05 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 14:54:05 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab5project {C:/Quartusprime/Lab projects/lab5project/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:05 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab5project" C:/Quartusprime/Lab projects/lab5project/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 14:54:05 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:05 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 14:54:05 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:05 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 14:54:05 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:05 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 14:54:05 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/testbench(2).sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:54:06 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/testbench(2).sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 14:54:06 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 14:54:06 on Feb 29,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.register
# Loading work.ben
# Loading work.ALU
# Loading work.nzp
# Loading work.datapath
# Loading work.reg_file
# Loading work.HexDriver
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 66403  Hostname: DESKTOP-LO4R239  ProcessID: 224
#           Attempting to use alternate WLF file "./wlft5eda82".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5eda82
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
restart -f; do wave-do; run 1500ns
# Cannot open macro file: wave-do
restart -f; do wave.do; run 1500ns
add wave -position insertpoint  \
sim:/testbench/sim/my_slc/ADDR1_out
add wave -position insertpoint  \
sim:/testbench/sim/my_slc/ADDR2_out
add wave -position insertpoint  \
sim:/testbench/sim/my_slc/ADDR_out
restart -f
run 1500ns
add wave -position insertpoint  \
sim:/testbench/sim/my_slc/state_controller/State
restart -f
run 1500ns
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
add wave -position insertpoint  \
sim:/testbench/sim/my_slc/Imm6_ext
add wave -position insertpoint  \
sim:/testbench/sim/my_slc/IR
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Quartusprime/Lab projects/lab6project/simulation/modelsim/wave.do}
do lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Quartusprime/Lab projects/lab6project/simulation/modelsim/rtl_work/_lib.qdb".
# Error 31: Unable to unlink file "C:/Quartusprime/Lab projects/lab6project/simulation/modelsim/rtl_work/_lib1_0.qdb".
# Error 31: Unable to unlink file "C:/Quartusprime/Lab projects/lab6project/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Quartusprime/Lab projects/lab6project/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Quartusprime/Lab projects/lab6project/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:41 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 15:03:41 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:41 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 15:03:41 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:41 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/register.sv 
# -- Compiling module register
# -- Compiling module datapath
# -- Compiling module nzp
# -- Compiling module reg_file
# -- Compiling module ALU
# -- Compiling module ben
# 
# Top level modules:
# 	datapath
# 	nzp
# 	reg_file
# 	ALU
# 	ben
# End time: 15:03:41 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:41 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 15:03:42 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:42 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 15:03:42 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:42 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 15:03:42 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab5project {C:/Quartusprime/Lab projects/lab5project/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:42 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab5project" C:/Quartusprime/Lab projects/lab5project/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:03:42 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:42 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 15:03:42 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:42 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 15:03:43 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:43 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 15:03:43 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/testbench(2).sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:03:43 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/testbench(2).sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:03:43 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 15:03:46 on Feb 29,2020, Elapsed time: 0:09:40
# Errors: 3, Warnings: 3
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:03:46 on Feb 29,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.register
# Loading work.ben
# Loading work.ALU
# Loading work.nzp
# Loading work.datapath
# Loading work.reg_file
# Loading work.HexDriver
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 66403  Hostname: DESKTOP-LO4R239  ProcessID: 224
#           Attempting to use alternate WLF file "./wlfthwqxgj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthwqxgj
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
restart -f; do wave.do; run 1500ns
do lab6_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:13 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 15:05:14 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:14 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 15:05:14 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:14 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/register.sv 
# -- Compiling module register
# -- Compiling module datapath
# -- Compiling module nzp
# -- Compiling module reg_file
# -- Compiling module ALU
# -- Compiling module ben
# 
# Top level modules:
# 	datapath
# 	nzp
# 	reg_file
# 	ALU
# 	ben
# End time: 15:05:14 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:14 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 15:05:14 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:14 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 15:05:14 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:14 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 15:05:15 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab5project {C:/Quartusprime/Lab projects/lab5project/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:15 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab5project" C:/Quartusprime/Lab projects/lab5project/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 15:05:15 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:15 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 15:05:15 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:15 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 15:05:15 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:15 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 15:05:15 on Feb 29,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Quartusprime/Lab\ projects/lab6project {C:/Quartusprime/Lab projects/lab6project/testbench(2).sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:05:15 on Feb 29,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Quartusprime/Lab projects/lab6project" C:/Quartusprime/Lab projects/lab6project/testbench(2).sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:05:16 on Feb 29,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# End time: 15:05:18 on Feb 29,2020, Elapsed time: 0:01:32
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:05:18 on Feb 29,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.register
# Loading work.ben
# Loading work.ALU
# Loading work.nzp
# Loading work.datapath
# Loading work.reg_file
# Loading work.HexDriver
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: 66403  Hostname: DESKTOP-LO4R239  ProcessID: 224
#           Attempting to use alternate WLF file "./wlftn7sw8b".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn7sw8b
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
restart -f
run 1500ns
restart -f; do wave.do; run 1500ns
run 1500ns
# End time: 15:47:48 on Feb 29,2020, Elapsed time: 0:42:30
# Errors: 0, Warnings: 2
