library IEEE;
use ieee.std_logic_1164.all;

entity registre_dec_tb is
end entity

architecture arch_registre_dec_tb of registre_dec_tb is
signal e_tb, q_tb : std_logic_vector( 7 downto 0) ;
signal clk_tb, resetn_tb, load_tb  : std_logic;
begin


clk_tb <= 0;
clk_tb <= not clk_tb after 5 ns;

process(clk_tb)
       begin
	dut : entity work.registre_en ( arch_registre_en);
	portmap ( e=>e_tb , q => q_tb , clk => clk_tb, resetn => resetn_tb , load => load_tb );

	e <= "00001001" ;
	resetn <= '1'  ; 
	wait for 10 ns;
	
	e<="11000110" ;
	resetn <='1' ;
	wait for 10 ns ;

	e<="10100101"
	wait for 10 ns;

	e<= "10011010";
	wait for 10 ns;

	e<= "11001011";
	wait for 10 ns;

	e<= "10010100";
	wait;

end architecture