INFO-FLOW: Workspace E:/MyPYNQ/HLS/CNN_HLS/solution1 opened at Thu May 09 12:57:06 +0800 2019
Execute     config_clock -quiet -name default -period 5.0 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.138 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.206 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.211 sec.
Command     ap_source done; 0.213 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.401 sec.
Execute   set_part xc7z020clg400-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 200MHz -name default 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'CNN_HLS/cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling CNN_HLS/cnn.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted CNN_HLS/cnn.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "CNN_HLS/cnn.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E CNN_HLS/cnn.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pp.0.cpp
Command       clang done; 2.037 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pp.0.cpp"  -o "E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pp.0.cpp -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/useless.bc
Command       clang done; 2.415 sec.
INFO-FLOW: GCC PP time: 4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pp.0.cpp std=gnu++98 -directive=E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.071 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pp.0.cpp std=gnu++98 -directive=E:/MyPYNQ/HLS/CNN_HLS/solution1/solution1.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/MyPYNQ/HLS/CNN_HLS/solution1/solution1.json -quiet -fix-errors E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.809 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.diag.yml E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.out.log 2> E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.err.log 
Command       ap_eval done; 0.744 sec.
WARNING: [HLS 214-111] Static variables and non-static stream cannot be used inside a dataflow region: CNN_HLS/cnn.cpp:10:23
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.762 sec.
INFO-FLOW: tidy-3.1 time 3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.47 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pragma.2.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pragma.2.cpp
Command       clang done; 1.841 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.bc
Command       clang done; 2.653 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.g.bc -hls-opt -except-internalize cnn -LD:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.961 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 104.152 ; gain = 46.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 104.152 ; gain = 46.762
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.pp.bc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.215 sec.
Execute         llvm-ld E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.051 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.g.0.bc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.74 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 118.066 ; gain = 60.676
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.g.1.bc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'MAX' into 'Conv<1, 28, 16, 3>' (CNN_HLS/convolution.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'Conv<16, 26, 32, 3>' (CNN_HLS/convolution.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'Pool<32, 24, 4>' (CNN_HLS/pool.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'FC<1152, 128>' (CNN_HLS/fully_connected.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'FC<128, 10>' (CNN_HLS/fully_connected.h:81) automatically.
Command         transform done; 0.8 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 123.430 ; gain = 66.039
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.g.1.bc to E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.o.1.bc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (CNN_HLS/convolution.h:73) in function 'Conv<1, 28, 16, 3>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (CNN_HLS/convolution.h:86) in function 'Conv<1, 28, 16, 3>'.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.2.1.1.1' (CNN_HLS/convolution.h:84) in function 'Conv<16, 26, 32, 3>' for pipelining.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (CNN_HLS/convolution.h:54) in function 'Conv<1, 28, 16, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.1.1.1' (CNN_HLS/convolution.h:71) in function 'Conv<1, 28, 16, 3>' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-2.2.1.1.1' (CNN_HLS/convolution.h:84) in function 'Conv<1, 28, 16, 3>' automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2.1.1.1.1' (CNN_HLS/convolution.h:87) in function 'Conv<16, 26, 32, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2.1.1.1.1.1' (CNN_HLS/convolution.h:88) in function 'Conv<16, 26, 32, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (CNN_HLS/convolution.h:54) in function 'Conv<1, 28, 16, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (CNN_HLS/convolution.h:71) in function 'Conv<1, 28, 16, 3>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2.1.1.1' (CNN_HLS/convolution.h:84) in function 'Conv<1, 28, 16, 3>' completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.4'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V.3'  in dimension 1 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'B.V.3'  in dimension 2 with a block factor 8.
INFO: [XFORM 203-101] Partitioning array 'A.V.2'  in dimension 1 with a block factor 72.
INFO: [XFORM 203-101] Partitioning array 'B.V.2'  in dimension 2 with a block factor 72.
INFO: [XFORM 203-101] Partitioning array 'A.V.1'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V.1'  in dimension 4 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'B.V'  in dimension 4 completely.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'Conv<1, 28, 16, 3>' (CNN_HLS/convolution.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'Conv<16, 26, 32, 3>' (CNN_HLS/convolution.h:91) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'Pool<32, 24, 4>' (CNN_HLS/pool.h:83) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'FC<1152, 128>' (CNN_HLS/fully_connected.h:81) automatically.
INFO: [XFORM 203-602] Inlining function 'MAX' into 'FC<128, 10>' (CNN_HLS/fully_connected.h:81) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'cnn', detected/extracted 7 process function(s): 
	 'AXI_DMA_SLAVE'
	 'Conv<1, 28, 16, 3>'
	 'Conv<16, 26, 32, 3>'
	 'Pool<32, 24, 4>'
	 'FC<1152, 128>'
	 'FC<128, 10>'
	 'AXI_DMA_MASTER'.
Command         transform done; 5.707 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'Pool<32, 24, 4>' (CNN_HLS/pool.h:6)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<128, 10>' (CNN_HLS/fully_connected.h:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'FC<1152, 128>' (CNN_HLS/fully_connected.h:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv<16, 26, 32, 3>' (CNN_HLS/convolution.h:7)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Conv<1, 28, 16, 3>' (CNN_HLS/convolution.h:7)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_SLAVE' (CNN_HLS/axi_dma_slave.h:2)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AXI_DMA_MASTER' (CNN_HLS/axi_dma_master.h:2)...6 expression(s) balanced.
Command         transform done; 3.702 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 172.359 ; gain = 114.969
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.o.2.bc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (CNN_HLS/pool.h:53:19) in function 'Pool<32, 24, 4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (CNN_HLS/pool.h:52:16) in function 'Pool<32, 24, 4>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.2.1.1' (CNN_HLS/pool.h:64:20) in function 'Pool<32, 24, 4>' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2.1' (CNN_HLS/pool.h:62:20) in function 'Pool<32, 24, 4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.2' (CNN_HLS/pool.h:60:19) in function 'Pool<32, 24, 4>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (CNN_HLS/pool.h:49:35) in function 'Pool<32, 24, 4>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (CNN_HLS/fully_connected.h:51:17) in function 'FC<128, 10>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2' (CNN_HLS/fully_connected.h:73:18) in function 'FC<128, 10>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (CNN_HLS/fully_connected.h:64:35) in function 'FC<128, 10>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (CNN_HLS/fully_connected.h:51:17) in function 'FC<1152, 128>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2' (CNN_HLS/fully_connected.h:73:18) in function 'FC<1152, 128>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (CNN_HLS/fully_connected.h:64:35) in function 'FC<1152, 128>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (CNN_HLS/convolution.h:55:41) in function 'Conv<16, 26, 32, 3>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (CNN_HLS/convolution.h:54:27) in function 'Conv<16, 26, 32, 3>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (CNN_HLS/convolution.h:53:23) in function 'Conv<16, 26, 32, 3>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1.1' (CNN_HLS/convolution.h:70:31) in function 'Conv<16, 26, 32, 3>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.1' (CNN_HLS/convolution.h:69:16) in function 'Conv<16, 26, 32, 3>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2.1.1' (CNN_HLS/convolution.h:81:35) in function 'Conv<16, 26, 32, 3>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2.1' (CNN_HLS/convolution.h:79:32) in function 'Conv<16, 26, 32, 3>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-2.2' (CNN_HLS/convolution.h:77:28) in function 'Conv<16, 26, 32, 3>'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (CNN_HLS/convolution.h:66:41) in function 'Conv<16, 26, 32, 3>' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (CNN_HLS/convolution.h:55:41) in function 'Conv<1, 28, 16, 3>'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (CNN_HLS/convolution.h:53:23) in function 'Conv<1, 28, 16, 3>'.
Command         transform done; 8.17 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 266.512 ; gain = 209.121
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 20.586 sec.
Command     elaborate done; 38.852 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
Execute       ap_set_top_model cnn 
WARNING: [SYN 201-103] Legalizing function name 'Conv<1, 28, 16, 3>' to 'Conv_1_28_16_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'Conv<16, 26, 32, 3>' to 'Conv_16_26_32_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'Pool<32, 24, 4>' to 'Pool_32_24_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<1152, 128>' to 'FC_1152_128_s'.
WARNING: [SYN 201-103] Legalizing function name 'FC<128, 10>' to 'FC_128_10_s'.
Command       ap_set_top_model done; 0.136 sec.
Execute       get_model_list cnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn 
Execute       preproc_iomode -model AXI_DMA_MASTER 
Execute       preproc_iomode -model FC<128, 10> 
Execute       preproc_iomode -model FC<1152, 128> 
Execute       preproc_iomode -model Pool<32, 24, 4> 
Execute       preproc_iomode -model Conv<16, 26, 32, 3> 
Execute       preproc_iomode -model Conv<1, 28, 16, 3> 
Execute       preproc_iomode -model AXI_DMA_SLAVE 
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: AXI_DMA_SLAVE {Conv<1, 28, 16, 3>} {Conv<16, 26, 32, 3>} {Pool<32, 24, 4>} {FC<1152, 128>} {FC<128, 10>} AXI_DMA_MASTER cnn
INFO-FLOW: Configuring Module : AXI_DMA_SLAVE ...
Execute       set_default_model AXI_DMA_SLAVE 
Execute       apply_spec_resource_limit AXI_DMA_SLAVE 
INFO-FLOW: Configuring Module : Conv<1, 28, 16, 3> ...
Execute       set_default_model Conv<1, 28, 16, 3> 
Execute       apply_spec_resource_limit Conv<1, 28, 16, 3> 
INFO-FLOW: Configuring Module : Conv<16, 26, 32, 3> ...
Execute       set_default_model Conv<16, 26, 32, 3> 
Execute       apply_spec_resource_limit Conv<16, 26, 32, 3> 
INFO-FLOW: Configuring Module : Pool<32, 24, 4> ...
Execute       set_default_model Pool<32, 24, 4> 
Execute       apply_spec_resource_limit Pool<32, 24, 4> 
INFO-FLOW: Configuring Module : FC<1152, 128> ...
Execute       set_default_model FC<1152, 128> 
Execute       apply_spec_resource_limit FC<1152, 128> 
INFO-FLOW: Configuring Module : FC<128, 10> ...
Execute       set_default_model FC<128, 10> 
Execute       apply_spec_resource_limit FC<128, 10> 
INFO-FLOW: Configuring Module : AXI_DMA_MASTER ...
Execute       set_default_model AXI_DMA_MASTER 
Execute       apply_spec_resource_limit AXI_DMA_MASTER 
INFO-FLOW: Configuring Module : cnn ...
Execute       set_default_model cnn 
Execute       apply_spec_resource_limit cnn 
INFO-FLOW: Model list for preprocess: AXI_DMA_SLAVE {Conv<1, 28, 16, 3>} {Conv<16, 26, 32, 3>} {Pool<32, 24, 4>} {FC<1152, 128>} {FC<128, 10>} AXI_DMA_MASTER cnn
INFO-FLOW: Preprocessing Module: AXI_DMA_SLAVE ...
Execute       set_default_model AXI_DMA_SLAVE 
Execute       cdfg_preprocess -model AXI_DMA_SLAVE 
Execute       rtl_gen_preprocess AXI_DMA_SLAVE 
INFO-FLOW: Preprocessing Module: Conv<1, 28, 16, 3> ...
Execute       set_default_model Conv<1, 28, 16, 3> 
Execute       cdfg_preprocess -model Conv<1, 28, 16, 3> 
Execute       rtl_gen_preprocess Conv<1, 28, 16, 3> 
INFO-FLOW: Preprocessing Module: Conv<16, 26, 32, 3> ...
Execute       set_default_model Conv<16, 26, 32, 3> 
Execute       cdfg_preprocess -model Conv<16, 26, 32, 3> 
Command       cdfg_preprocess done; 0.217 sec.
Execute       rtl_gen_preprocess Conv<16, 26, 32, 3> 
INFO-FLOW: Preprocessing Module: Pool<32, 24, 4> ...
Execute       set_default_model Pool<32, 24, 4> 
Execute       cdfg_preprocess -model Pool<32, 24, 4> 
Execute       rtl_gen_preprocess Pool<32, 24, 4> 
INFO-FLOW: Preprocessing Module: FC<1152, 128> ...
Execute       set_default_model FC<1152, 128> 
Execute       cdfg_preprocess -model FC<1152, 128> 
Execute       rtl_gen_preprocess FC<1152, 128> 
INFO-FLOW: Preprocessing Module: FC<128, 10> ...
Execute       set_default_model FC<128, 10> 
Execute       cdfg_preprocess -model FC<128, 10> 
Execute       rtl_gen_preprocess FC<128, 10> 
INFO-FLOW: Preprocessing Module: AXI_DMA_MASTER ...
Execute       set_default_model AXI_DMA_MASTER 
Execute       cdfg_preprocess -model AXI_DMA_MASTER 
Execute       rtl_gen_preprocess AXI_DMA_MASTER 
INFO-FLOW: Preprocessing Module: cnn ...
Execute       set_default_model cnn 
Execute       cdfg_preprocess -model cnn 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for synthesis: AXI_DMA_SLAVE {Conv<1, 28, 16, 3>} {Conv<16, 26, 32, 3>} {Pool<32, 24, 4>} {FC<1152, 128>} {FC<128, 10>} AXI_DMA_MASTER cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXI_DMA_SLAVE 
Execute       schedule -model AXI_DMA_SLAVE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111]  Elapsed time: 41.384 seconds; current allocated memory: 215.113 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.verbose.sched.rpt -verbose -f 
Command       report done; 0.116 sec.
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.sched.adb -f 
INFO-FLOW: Finish scheduling AXI_DMA_SLAVE.
Execute       set_default_model AXI_DMA_SLAVE 
Execute       bind -model AXI_DMA_SLAVE 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXI_DMA_SLAVE
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 215.405 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.bind.adb -f 
INFO-FLOW: Finish binding AXI_DMA_SLAVE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_1_28_16_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv<1, 28, 16, 3> 
Execute       schedule -model Conv<1, 28, 16, 3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (4.385ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'icmp' operation ('tmp_s', CNN_HLS/convolution.h:51) (2.43 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.008 sec.
INFO: [HLS 200-111]  Elapsed time: 1.37 seconds; current allocated memory: 216.711 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 2 loops out of a total 10 loops have been pipelined in this design.
Command       report done; 0.341 sec.
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.sched.adb -f 
Command       db_write done; 0.162 sec.
INFO-FLOW: Finish scheduling Conv<1, 28, 16, 3>.
Execute       set_default_model Conv<1, 28, 16, 3> 
Execute       bind -model Conv<1, 28, 16, 3> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv<1, 28, 16, 3>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.142 sec.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 217.896 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.324 sec.
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.bind.adb -f 
Command       db_write done; 0.183 sec.
INFO-FLOW: Finish binding Conv<1, 28, 16, 3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv_16_26_32_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv<16, 26, 32, 3> 
Execute       schedule -model Conv<16, 26, 32, 3> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('i') (combination delay: 5.33725 ns) to honor II or Latency constraint in region 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('A_V_1_22_load_3', CNN_HLS/convolution.h:89) on array 'A_V_1_22' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A_V_1_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 13.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (5.33725ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'icmp' operation ('exitcond', CNN_HLS/convolution.h:71) (1.36 ns)
	'and' operation ('exitcond1_mid', CNN_HLS/convolution.h:71) (0.978 ns)
	'or' operation ('tmp_76', CNN_HLS/convolution.h:71) (0 ns)
	'select' operation ('i2_mid2', CNN_HLS/convolution.h:71) (1.22 ns)
	'add' operation ('i', CNN_HLS/convolution.h:71) (1.78 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.846 sec.
INFO: [HLS 200-111]  Elapsed time: 4.458 seconds; current allocated memory: 223.164 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.verbose.sched.rpt -verbose -f 
Command       report done; 1.25 sec.
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.sched.adb -f 
Command       db_write done; 0.663 sec.
INFO-FLOW: Finish scheduling Conv<16, 26, 32, 3>.
Execute       set_default_model Conv<16, 26, 32, 3> 
Execute       bind -model Conv<16, 26, 32, 3> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Conv<16, 26, 32, 3>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.508 sec.
INFO: [HLS 200-111]  Elapsed time: 2.531 seconds; current allocated memory: 226.223 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.verbose.bind.rpt -verbose -f 
Command       report done; 1.421 sec.
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.bind.adb -f 
Command       db_write done; 0.724 sec.
INFO-FLOW: Finish binding Conv<16, 26, 32, 3>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Pool_32_24_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Pool<32, 24, 4> 
Execute       schedule -model Pool<32, 24, 4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond1') to 'add' operation ('i') (combination delay: 5.4175 ns) to honor II or Latency constraint in region 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (5.4175ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'icmp' operation ('exitcond1', CNN_HLS/pool.h:54) (1.43 ns)
	'and' operation ('exitcond3_mid', CNN_HLS/pool.h:54) (0.978 ns)
	'or' operation ('tmp_2', CNN_HLS/pool.h:54) (0 ns)
	'select' operation ('i1_mid2', CNN_HLS/pool.h:54) (1.19 ns)
	'add' operation ('i', CNN_HLS/pool.h:54) (1.83 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.416 sec.
INFO: [HLS 200-111]  Elapsed time: 3.713 seconds; current allocated memory: 227.483 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.403 sec.
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.sched.adb -f 
Command       db_write done; 0.142 sec.
INFO-FLOW: Finish scheduling Pool<32, 24, 4>.
Execute       set_default_model Pool<32, 24, 4> 
Execute       bind -model Pool<32, 24, 4> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Pool<32, 24, 4>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.751 seconds; current allocated memory: 228.440 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.324 sec.
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.bind.adb -f 
Command       db_write done; 0.161 sec.
INFO-FLOW: Finish binding Pool<32, 24, 4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_1152_128_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FC<1152, 128> 
Execute       schedule -model FC<1152, 128> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (4.385ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'icmp' operation ('tmp_33', CNN_HLS/fully_connected.h:49) (2.43 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.623 sec.
INFO: [HLS 200-111]  Elapsed time: 2.233 seconds; current allocated memory: 231.837 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.659 sec.
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.sched.adb -f 
Command       db_write done; 0.411 sec.
INFO-FLOW: Finish scheduling FC<1152, 128>.
Execute       set_default_model FC<1152, 128> 
Execute       bind -model FC<1152, 128> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=FC<1152, 128>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.385 sec.
INFO: [HLS 200-111]  Elapsed time: 1.527 seconds; current allocated memory: 234.617 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.695 sec.
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.bind.adb -f 
Command       db_write done; 0.481 sec.
INFO-FLOW: Finish binding FC<1152, 128>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FC_128_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model FC<128, 10> 
Execute       schedule -model FC<128, 10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond3') to 'add' operation ('j') (combination delay: 4.714 ns) to honor II or Latency constraint in region 'Loop 2.2'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'icmp' operation ('exitcond') to 'add' operation ('j') (combination delay: 4.714 ns) to honor II or Latency constraint in region 'Loop 1'.
WARNING: [SCHED 204-21] Estimated clock period (4.714ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', CNN_HLS/fully_connected.h:76) (0 ns)
	'icmp' operation ('exitcond3', CNN_HLS/fully_connected.h:76) (1.55 ns)
	'select' operation ('j3_mid2', CNN_HLS/fully_connected.h:76) (1.25 ns)
	'add' operation ('j', CNN_HLS/fully_connected.h:76) (1.92 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.185 sec.
INFO: [HLS 200-111]  Elapsed time: 2.543 seconds; current allocated memory: 235.558 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.verbose.sched.rpt -verbose -f 
Command       report done; 0.28 sec.
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.sched.adb -f 
Command       db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling FC<128, 10>.
Execute       set_default_model FC<128, 10> 
Execute       bind -model FC<128, 10> 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=FC<128, 10>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 236.293 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.verbose.bind.rpt -verbose -f 
Command       report done; 0.229 sec.
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.bind.adb -f 
Command       db_write done; 0.133 sec.
INFO-FLOW: Finish binding FC<128, 10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXI_DMA_MASTER 
Execute       schedule -model AXI_DMA_MASTER 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.431 sec.
INFO: [HLS 200-111]  Elapsed time: 0.914 seconds; current allocated memory: 236.723 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.verbose.sched.rpt -verbose -f 
Command       report done; 0.115 sec.
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.sched.adb -f 
INFO-FLOW: Finish scheduling AXI_DMA_MASTER.
Execute       set_default_model AXI_DMA_MASTER 
Execute       bind -model AXI_DMA_MASTER 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXI_DMA_MASTER
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 237.017 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.verbose.bind.rpt -verbose -f 
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.bind.adb -f 
INFO-FLOW: Finish binding AXI_DMA_MASTER.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn 
Execute       schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 237.197 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.verbose.sched.rpt -verbose -f 
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.sched.adb -f 
INFO-FLOW: Finish scheduling cnn.
Execute       set_default_model cnn 
Execute       bind -model cnn 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=cnn
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.952 sec.
INFO: [HLS 200-111]  Elapsed time: 2.107 seconds; current allocated memory: 238.596 MB.
Execute       report -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.verbose.bind.rpt -verbose -f 
Command       report done; 0.913 sec.
Execute       db_write -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.bind.adb -f 
INFO-FLOW: Finish binding cnn.
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess AXI_DMA_SLAVE 
Execute       rtl_gen_preprocess Conv<1, 28, 16, 3> 
Execute       rtl_gen_preprocess Conv<16, 26, 32, 3> 
Execute       rtl_gen_preprocess Pool<32, 24, 4> 
Execute       rtl_gen_preprocess FC<1152, 128> 
Execute       rtl_gen_preprocess FC<128, 10> 
Execute       rtl_gen_preprocess AXI_DMA_MASTER 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for RTL generation: AXI_DMA_SLAVE {Conv<1, 28, 16, 3>} {Conv<16, 26, 32, 3>} {Pool<32, 24, 4>} {FC<1152, 128>} {FC<128, 10>} AXI_DMA_MASTER cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_SLAVE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXI_DMA_SLAVE -vendor xilinx -mg_file E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cnn_mul_32s_32s_32_5_1' to 'cnn_mul_32s_32s_3bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_16s_16s_32_3_1' to 'cnn_mul_mul_16s_1cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_32s_32s_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_16s_1cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_SLAVE'.
Command       create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111]  Elapsed time: 1.294 seconds; current allocated memory: 239.701 MB.
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXI_DMA_SLAVE -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/systemc/AXI_DMA_SLAVE -synmodules AXI_DMA_SLAVE {Conv<1, 28, 16, 3>} {Conv<16, 26, 32, 3>} {Pool<32, 24, 4>} {FC<1152, 128>} {FC<128, 10>} AXI_DMA_MASTER cnn 
Execute       gen_rtl AXI_DMA_SLAVE -style xilinx -f -lang vhdl -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/vhdl/AXI_DMA_SLAVE 
Execute       gen_rtl AXI_DMA_SLAVE -style xilinx -f -lang vlog -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/verilog/AXI_DMA_SLAVE 
Execute       gen_tb_info AXI_DMA_SLAVE -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE -p E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db 
Execute       report -model AXI_DMA_SLAVE -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/AXI_DMA_SLAVE_csynth.rpt -f 
Execute       report -model AXI_DMA_SLAVE -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/AXI_DMA_SLAVE_csynth.xml -f -x 
Execute       report -model AXI_DMA_SLAVE -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.verbose.rpt -verbose -f 
Command       report done; 0.108 sec.
Execute       db_write -model AXI_DMA_SLAVE -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_1_28_16_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv<1, 28, 16, 3> -vendor xilinx -mg_file E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_0' to 'Conv_1_28_16_3_s_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_188' to 'Conv_1_28_16_3_s_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_289' to 'Conv_1_28_16_3_s_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_390' to 'Conv_1_28_16_3_s_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_491' to 'Conv_1_28_16_3_s_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_5' to 'Conv_1_28_16_3_s_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_6' to 'Conv_1_28_16_3_s_jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_7' to 'Conv_1_28_16_3_s_kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_8' to 'Conv_1_28_16_3_s_lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_9' to 'Conv_1_28_16_3_s_mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_10' to 'Conv_1_28_16_3_s_ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_11' to 'Conv_1_28_16_3_s_ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_12' to 'Conv_1_28_16_3_s_pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_13' to 'Conv_1_28_16_3_s_qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_14' to 'Conv_1_28_16_3_s_rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_15' to 'Conv_1_28_16_3_s_sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_16' to 'Conv_1_28_16_3_s_tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_17' to 'Conv_1_28_16_3_s_udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_18' to 'Conv_1_28_16_3_s_vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_19' to 'Conv_1_28_16_3_s_wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_20' to 'Conv_1_28_16_3_s_xdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_21' to 'Conv_1_28_16_3_s_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_22' to 'Conv_1_28_16_3_s_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_23' to 'Conv_1_28_16_3_s_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_24' to 'Conv_1_28_16_3_s_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_25' to 'Conv_1_28_16_3_s_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_26' to 'Conv_1_28_16_3_s_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_A_V_27' to 'Conv_1_28_16_3_s_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_B_V_0' to 'Conv_1_28_16_3_s_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_B_V_192' to 'Conv_1_28_16_3_s_Gfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_1_28_16_3_s_B_V_293' to 'Conv_1_28_16_3_s_Hfu' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_32s_32s_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_16s_1cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_285_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_32_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_1_28_16_3_s'.
Command       create_rtl_model done; 1.015 sec.
INFO: [HLS 200-111]  Elapsed time: 1.49 seconds; current allocated memory: 242.370 MB.
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv<1, 28, 16, 3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/systemc/Conv_1_28_16_3_s -synmodules AXI_DMA_SLAVE {Conv<1, 28, 16, 3>} {Conv<16, 26, 32, 3>} {Pool<32, 24, 4>} {FC<1152, 128>} {FC<128, 10>} AXI_DMA_MASTER cnn 
Execute       gen_rtl Conv<1, 28, 16, 3> -style xilinx -f -lang vhdl -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/vhdl/Conv_1_28_16_3_s 
Execute       gen_rtl Conv<1, 28, 16, 3> -style xilinx -f -lang vlog -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/verilog/Conv_1_28_16_3_s 
Execute       gen_tb_info Conv<1, 28, 16, 3> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s -p E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db 
Execute       report -model Conv<1, 28, 16, 3> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/Conv_1_28_16_3_s_csynth.rpt -f 
Execute       report -model Conv<1, 28, 16, 3> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/Conv_1_28_16_3_s_csynth.xml -f -x 
Execute       report -model Conv<1, 28, 16, 3> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.verbose.rpt -verbose -f 
Command       report done; 0.4 sec.
Execute       db_write -model Conv<1, 28, 16, 3> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.adb -f 
Command       db_write done; 0.301 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv_16_26_32_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Conv<16, 26, 32, 3> -vendor xilinx -mg_file E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_B_V_1_0' to 'Conv_16_26_32_3_sIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_B_V_1_1' to 'Conv_16_26_32_3_sJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_B_V_1_2' to 'Conv_16_26_32_3_sKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_2' to 'Conv_16_26_32_3_sLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_3' to 'Conv_16_26_32_3_sMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_4' to 'Conv_16_26_32_3_sNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_5' to 'Conv_16_26_32_3_sOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_6' to 'Conv_16_26_32_3_sPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_7' to 'Conv_16_26_32_3_sQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_8' to 'Conv_16_26_32_3_sRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_9' to 'Conv_16_26_32_3_sShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_10' to 'Conv_16_26_32_3_sThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_11' to 'Conv_16_26_32_3_sUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_12' to 'Conv_16_26_32_3_sVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_13' to 'Conv_16_26_32_3_sWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_14' to 'Conv_16_26_32_3_sXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_15' to 'Conv_16_26_32_3_sYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_16' to 'Conv_16_26_32_3_sZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_17' to 'Conv_16_26_32_3_s0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_18' to 'Conv_16_26_32_3_s1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_19' to 'Conv_16_26_32_3_s2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_20' to 'Conv_16_26_32_3_s3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_21' to 'Conv_16_26_32_3_s4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_22' to 'Conv_16_26_32_3_s5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_23' to 'Conv_16_26_32_3_s6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_24' to 'Conv_16_26_32_3_s7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_25' to 'Conv_16_26_32_3_s8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_1' to 'Conv_16_26_32_3_s9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Conv_16_26_32_3_s_A_V_1_0' to 'Conv_16_26_32_3_sbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_6ns_5ns_5ns_10_3_1' to 'cnn_mac_muladd_6nbbk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_6nbbk': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_32s_32s_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_16s_1cud': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv_16_26_32_3_s'.
Command       create_rtl_model done; 2.239 sec.
INFO: [HLS 200-111]  Elapsed time: 3.726 seconds; current allocated memory: 248.558 MB.
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv<16, 26, 32, 3> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/systemc/Conv_16_26_32_3_s -synmodules AXI_DMA_SLAVE {Conv<1, 28, 16, 3>} {Conv<16, 26, 32, 3>} {Pool<32, 24, 4>} {FC<1152, 128>} {FC<128, 10>} AXI_DMA_MASTER cnn 
Execute       gen_rtl Conv<16, 26, 32, 3> -style xilinx -f -lang vhdl -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/vhdl/Conv_16_26_32_3_s 
Execute       gen_rtl Conv<16, 26, 32, 3> -style xilinx -f -lang vlog -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/verilog/Conv_16_26_32_3_s 
Execute       gen_tb_info Conv<16, 26, 32, 3> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s -p E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db 
Command       gen_tb_info done; 0.173 sec.
Execute       report -model Conv<16, 26, 32, 3> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/Conv_16_26_32_3_s_csynth.rpt -f 
Command       report done; 0.196 sec.
Execute       report -model Conv<16, 26, 32, 3> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/Conv_16_26_32_3_s_csynth.xml -f -x 
Command       report done; 0.191 sec.
Execute       report -model Conv<16, 26, 32, 3> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.verbose.rpt -verbose -f 
Command       report done; 1.257 sec.
Execute       db_write -model Conv<16, 26, 32, 3> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.adb -f 
Command       db_write done; 0.833 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Pool_32_24_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Pool<32, 24, 4> -vendor xilinx -mg_file E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_0' to 'Pool_32_24_4_s_A_bck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_1' to 'Pool_32_24_4_s_A_bdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_2' to 'Pool_32_24_4_s_A_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_3' to 'Pool_32_24_4_s_A_bfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_4' to 'Pool_32_24_4_s_A_bgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_5' to 'Pool_32_24_4_s_A_bhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_6' to 'Pool_32_24_4_s_A_bil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_7' to 'Pool_32_24_4_s_A_bjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_8' to 'Pool_32_24_4_s_A_bkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_9' to 'Pool_32_24_4_s_A_bll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_10' to 'Pool_32_24_4_s_A_bml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_11' to 'Pool_32_24_4_s_A_bnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_12' to 'Pool_32_24_4_s_A_bom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_13' to 'Pool_32_24_4_s_A_bpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_14' to 'Pool_32_24_4_s_A_bqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_15' to 'Pool_32_24_4_s_A_brm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_16' to 'Pool_32_24_4_s_A_bsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_17' to 'Pool_32_24_4_s_A_btn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_18' to 'Pool_32_24_4_s_A_bun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_19' to 'Pool_32_24_4_s_A_bvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_20' to 'Pool_32_24_4_s_A_bwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_21' to 'Pool_32_24_4_s_A_bxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_22' to 'Pool_32_24_4_s_A_byn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Pool_32_24_4_s_A_V_4_23' to 'Pool_32_24_4_s_A_bzo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_32s_32s_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_16s_1cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_245_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Pool_32_24_4_s'.
Command       create_rtl_model done; 0.799 sec.
INFO: [HLS 200-111]  Elapsed time: 4.656 seconds; current allocated memory: 251.880 MB.
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl Pool<32, 24, 4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/systemc/Pool_32_24_4_s -synmodules AXI_DMA_SLAVE {Conv<1, 28, 16, 3>} {Conv<16, 26, 32, 3>} {Pool<32, 24, 4>} {FC<1152, 128>} {FC<128, 10>} AXI_DMA_MASTER cnn 
Execute       gen_rtl Pool<32, 24, 4> -style xilinx -f -lang vhdl -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/vhdl/Pool_32_24_4_s 
Execute       gen_rtl Pool<32, 24, 4> -style xilinx -f -lang vlog -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/verilog/Pool_32_24_4_s 
Execute       gen_tb_info Pool<32, 24, 4> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s -p E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db 
Execute       report -model Pool<32, 24, 4> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/Pool_32_24_4_s_csynth.rpt -f 
Execute       report -model Pool<32, 24, 4> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/Pool_32_24_4_s_csynth.xml -f -x 
Execute       report -model Pool<32, 24, 4> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.verbose.rpt -verbose -f 
Command       report done; 0.44 sec.
Execute       db_write -model Pool<32, 24, 4> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.adb -f 
Command       db_write done; 0.323 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_1152_128_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model FC<1152, 128> -vendor xilinx -mg_file E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'guard_variable_for_v' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_0' to 'FC_1152_128_s_A_VbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_1' to 'FC_1152_128_s_A_VbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_2' to 'FC_1152_128_s_A_VbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_3' to 'FC_1152_128_s_A_VbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_4' to 'FC_1152_128_s_A_VbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_5' to 'FC_1152_128_s_A_VbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_6' to 'FC_1152_128_s_A_VbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_7' to 'FC_1152_128_s_A_VbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_8' to 'FC_1152_128_s_A_VbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_9' to 'FC_1152_128_s_A_VbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_10' to 'FC_1152_128_s_A_VbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_11' to 'FC_1152_128_s_A_VbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_12' to 'FC_1152_128_s_A_VbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_13' to 'FC_1152_128_s_A_VbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_14' to 'FC_1152_128_s_A_VbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_15' to 'FC_1152_128_s_A_VbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_16' to 'FC_1152_128_s_A_VbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_17' to 'FC_1152_128_s_A_VbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_18' to 'FC_1152_128_s_A_VbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_19' to 'FC_1152_128_s_A_VbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_20' to 'FC_1152_128_s_A_VbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_21' to 'FC_1152_128_s_A_VbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_22' to 'FC_1152_128_s_A_VbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_23' to 'FC_1152_128_s_A_VbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_24' to 'FC_1152_128_s_A_VbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_25' to 'FC_1152_128_s_A_VbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_26' to 'FC_1152_128_s_A_Vb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_27' to 'FC_1152_128_s_A_Vb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_28' to 'FC_1152_128_s_A_Vb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_29' to 'FC_1152_128_s_A_Vb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_30' to 'FC_1152_128_s_A_Vb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_31' to 'FC_1152_128_s_A_Vb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_32' to 'FC_1152_128_s_A_Vb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_33' to 'FC_1152_128_s_A_Vb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_34' to 'FC_1152_128_s_A_Vb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_35' to 'FC_1152_128_s_A_Vb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_36' to 'FC_1152_128_s_A_Vcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_37' to 'FC_1152_128_s_A_Vcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_38' to 'FC_1152_128_s_A_Vccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_39' to 'FC_1152_128_s_A_Vcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_40' to 'FC_1152_128_s_A_Vceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_41' to 'FC_1152_128_s_A_Vcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_42' to 'FC_1152_128_s_A_Vcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_43' to 'FC_1152_128_s_A_Vchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_44' to 'FC_1152_128_s_A_Vciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_45' to 'FC_1152_128_s_A_Vcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_46' to 'FC_1152_128_s_A_Vckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_47' to 'FC_1152_128_s_A_Vclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_48' to 'FC_1152_128_s_A_Vcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_49' to 'FC_1152_128_s_A_Vcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_50' to 'FC_1152_128_s_A_Vcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_51' to 'FC_1152_128_s_A_Vcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_52' to 'FC_1152_128_s_A_Vcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_53' to 'FC_1152_128_s_A_Vcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_54' to 'FC_1152_128_s_A_Vcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_55' to 'FC_1152_128_s_A_Vctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_56' to 'FC_1152_128_s_A_Vcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_57' to 'FC_1152_128_s_A_Vcvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_58' to 'FC_1152_128_s_A_Vcwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_59' to 'FC_1152_128_s_A_Vcxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_60' to 'FC_1152_128_s_A_Vcyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_61' to 'FC_1152_128_s_A_Vczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_62' to 'FC_1152_128_s_A_VcAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_63' to 'FC_1152_128_s_A_VcBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_64' to 'FC_1152_128_s_A_VcCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_65' to 'FC_1152_128_s_A_VcDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_66' to 'FC_1152_128_s_A_VcEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_67' to 'FC_1152_128_s_A_VcFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_68' to 'FC_1152_128_s_A_VcGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_69' to 'FC_1152_128_s_A_VcHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_70' to 'FC_1152_128_s_A_VcIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_A_V_2_71' to 'FC_1152_128_s_A_VcJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_0' to 'FC_1152_128_s_B_VcKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_1' to 'FC_1152_128_s_B_VcLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_2' to 'FC_1152_128_s_B_VcMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_3' to 'FC_1152_128_s_B_VcNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_4' to 'FC_1152_128_s_B_VcOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_5' to 'FC_1152_128_s_B_VcPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_6' to 'FC_1152_128_s_B_VcQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_7' to 'FC_1152_128_s_B_VcRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_8' to 'FC_1152_128_s_B_VcSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_9' to 'FC_1152_128_s_B_VcTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_10' to 'FC_1152_128_s_B_VcUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_11' to 'FC_1152_128_s_B_VcVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_12' to 'FC_1152_128_s_B_VcWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_13' to 'FC_1152_128_s_B_VcXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_14' to 'FC_1152_128_s_B_VcYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_15' to 'FC_1152_128_s_B_VcZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_16' to 'FC_1152_128_s_B_Vc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_17' to 'FC_1152_128_s_B_Vc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_18' to 'FC_1152_128_s_B_Vc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_19' to 'FC_1152_128_s_B_Vc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_20' to 'FC_1152_128_s_B_Vc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_21' to 'FC_1152_128_s_B_Vc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_22' to 'FC_1152_128_s_B_Vc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_23' to 'FC_1152_128_s_B_Vc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_24' to 'FC_1152_128_s_B_Vc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_25' to 'FC_1152_128_s_B_Vc9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_26' to 'FC_1152_128_s_B_VdaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_27' to 'FC_1152_128_s_B_VdbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_28' to 'FC_1152_128_s_B_VdcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_29' to 'FC_1152_128_s_B_VddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_30' to 'FC_1152_128_s_B_VdeE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_31' to 'FC_1152_128_s_B_VdfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_32' to 'FC_1152_128_s_B_VdgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_33' to 'FC_1152_128_s_B_VdhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_34' to 'FC_1152_128_s_B_VdiF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_35' to 'FC_1152_128_s_B_VdjF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_36' to 'FC_1152_128_s_B_VdkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_37' to 'FC_1152_128_s_B_VdlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_38' to 'FC_1152_128_s_B_VdmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_39' to 'FC_1152_128_s_B_VdnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_40' to 'FC_1152_128_s_B_VdoG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_41' to 'FC_1152_128_s_B_VdpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_42' to 'FC_1152_128_s_B_VdqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_43' to 'FC_1152_128_s_B_VdrG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_44' to 'FC_1152_128_s_B_VdsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_45' to 'FC_1152_128_s_B_VdtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_46' to 'FC_1152_128_s_B_VduH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_47' to 'FC_1152_128_s_B_VdvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_48' to 'FC_1152_128_s_B_VdwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_49' to 'FC_1152_128_s_B_VdxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_50' to 'FC_1152_128_s_B_VdyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_51' to 'FC_1152_128_s_B_VdzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_52' to 'FC_1152_128_s_B_VdAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_53' to 'FC_1152_128_s_B_VdBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_54' to 'FC_1152_128_s_B_VdCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_55' to 'FC_1152_128_s_B_VdDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_56' to 'FC_1152_128_s_B_VdEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_57' to 'FC_1152_128_s_B_VdFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_58' to 'FC_1152_128_s_B_VdGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_59' to 'FC_1152_128_s_B_VdHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_60' to 'FC_1152_128_s_B_VdIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_61' to 'FC_1152_128_s_B_VdJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_62' to 'FC_1152_128_s_B_VdKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_63' to 'FC_1152_128_s_B_VdLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_64' to 'FC_1152_128_s_B_VdMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_65' to 'FC_1152_128_s_B_VdNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_66' to 'FC_1152_128_s_B_VdOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_67' to 'FC_1152_128_s_B_VdPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_68' to 'FC_1152_128_s_B_VdQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_69' to 'FC_1152_128_s_B_VdRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_70' to 'FC_1152_128_s_B_VdSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'FC_1152_128_s_B_V_2_71' to 'FC_1152_128_s_B_VdTL' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_32s_32s_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_16s_1cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_7232_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_1152_128_s'.
Command       create_rtl_model done; 5.164 sec.
INFO: [HLS 200-111]  Elapsed time: 6.664 seconds; current allocated memory: 259.239 MB.
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl FC<1152, 128> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/systemc/FC_1152_128_s -synmodules AXI_DMA_SLAVE {Conv<1, 28, 16, 3>} {Conv<16, 26, 32, 3>} {Pool<32, 24, 4>} {FC<1152, 128>} {FC<128, 10>} AXI_DMA_MASTER cnn 
Execute       gen_rtl FC<1152, 128> -style xilinx -f -lang vhdl -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/vhdl/FC_1152_128_s 
Execute       gen_rtl FC<1152, 128> -style xilinx -f -lang vlog -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/verilog/FC_1152_128_s 
Command       gen_rtl done; 0.139 sec.
Execute       gen_tb_info FC<1152, 128> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s -p E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db 
Command       gen_tb_info done; 0.221 sec.
Execute       report -model FC<1152, 128> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/FC_1152_128_s_csynth.rpt -f 
Command       report done; 0.221 sec.
Execute       report -model FC<1152, 128> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/FC_1152_128_s_csynth.xml -f -x 
Command       report done; 0.191 sec.
Execute       report -model FC<1152, 128> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.verbose.rpt -verbose -f 
Command       report done; 0.822 sec.
Execute       db_write -model FC<1152, 128> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.adb -f 
Command       db_write done; 0.708 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FC_128_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model FC<128, 10> -vendor xilinx -mg_file E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_32s_32s_3bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_16s_1cud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mux_832_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FC_128_10_s'.
Command       create_rtl_model done; 0.309 sec.
INFO: [HLS 200-111]  Elapsed time: 3.685 seconds; current allocated memory: 262.137 MB.
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl FC<128, 10> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/systemc/FC_128_10_s -synmodules AXI_DMA_SLAVE {Conv<1, 28, 16, 3>} {Conv<16, 26, 32, 3>} {Pool<32, 24, 4>} {FC<1152, 128>} {FC<128, 10>} AXI_DMA_MASTER cnn 
Execute       gen_rtl FC<128, 10> -style xilinx -f -lang vhdl -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/vhdl/FC_128_10_s 
Execute       gen_rtl FC<128, 10> -style xilinx -f -lang vlog -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/verilog/FC_128_10_s 
Execute       gen_tb_info FC<128, 10> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s -p E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db 
Execute       report -model FC<128, 10> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/FC_128_10_s_csynth.rpt -f 
Execute       report -model FC<128, 10> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/FC_128_10_s_csynth.xml -f -x 
Execute       report -model FC<128, 10> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.verbose.rpt -verbose -f 
Command       report done; 0.277 sec.
Execute       db_write -model FC<128, 10> -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.adb -f 
Command       db_write done; 0.28 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXI_DMA_MASTER' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXI_DMA_MASTER -vendor xilinx -mg_file E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_32s_32s_3bkb': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_16s_1cud': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXI_DMA_MASTER'.
Command       create_rtl_model done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 1.309 seconds; current allocated memory: 263.202 MB.
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXI_DMA_MASTER -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/systemc/AXI_DMA_MASTER -synmodules AXI_DMA_SLAVE {Conv<1, 28, 16, 3>} {Conv<16, 26, 32, 3>} {Pool<32, 24, 4>} {FC<1152, 128>} {FC<128, 10>} AXI_DMA_MASTER cnn 
Execute       gen_rtl AXI_DMA_MASTER -style xilinx -f -lang vhdl -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/vhdl/AXI_DMA_MASTER 
Execute       gen_rtl AXI_DMA_MASTER -style xilinx -f -lang vlog -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/verilog/AXI_DMA_MASTER 
Execute       gen_tb_info AXI_DMA_MASTER -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER -p E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db 
Execute       report -model AXI_DMA_MASTER -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/AXI_DMA_MASTER_csynth.rpt -f 
Execute       report -model AXI_DMA_MASTER -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/AXI_DMA_MASTER_csynth.xml -f -x 
Execute       report -model AXI_DMA_MASTER -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.verbose.rpt -verbose -f 
Command       report done; 0.133 sec.
Execute       db_write -model AXI_DMA_MASTER -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.adb -f 
Command       db_write done; 0.19 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model cnn -vendor xilinx -mg_file E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/stream_in_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/stream_in_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/stream_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/stream_out_V_last' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_none'.
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_1_28_16_3_U0' to 'start_for_Conv_1_dUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Conv_16_26_32_3_U0' to 'start_for_Conv_16dVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Pool_32_24_4_U0' to 'start_for_Pool_32dWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_1152_128_U0' to 'start_for_FC_1152dXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_FC_128_10_U0' to 'start_for_FC_128_dYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_AXI_DMA_MASTER_U0' to 'start_for_AXI_DMAdZM' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
Command       create_rtl_model done; 0.301 sec.
INFO: [HLS 200-111]  Elapsed time: 1.003 seconds; current allocated memory: 263.970 MB.
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/systemc/cnn -synmodules AXI_DMA_SLAVE {Conv<1, 28, 16, 3>} {Conv<16, 26, 32, 3>} {Pool<32, 24, 4>} {FC<1152, 128>} {FC<128, 10>} AXI_DMA_MASTER cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vhdl -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/vhdl/cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vlog -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/verilog/cnn 
Execute       export_constraint_db -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.constraint.tcl -f -tool general 
Execute       report -model cnn -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.design.xml -verbose -f -dv 
Command       report done; 1.025 sec.
Execute       report -model cnn -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info cnn -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn -p E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db 
Execute       report -model cnn -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/cnn_csynth.rpt -f 
Execute       report -model cnn -o E:/MyPYNQ/HLS/CNN_HLS/solution1/syn/report/cnn_csynth.xml -f -x 
Execute       report -model cnn -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.verbose.rpt -verbose -f 
Command       report done; 0.915 sec.
Execute       db_write -model cnn -o E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.adb -f 
Command       db_write done; 0.149 sec.
Execute       sc_get_clocks cnn 
Execute       sc_get_portdomain cnn 
INFO-FLOW: Model list for RTL component generation: AXI_DMA_SLAVE {Conv<1, 28, 16, 3>} {Conv<16, 26, 32, 3>} {Pool<32, 24, 4>} {FC<1152, 128>} {FC<128, 10>} AXI_DMA_MASTER cnn
INFO-FLOW: Handling components in module [AXI_DMA_SLAVE] ... 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
INFO-FLOW: Found component cnn_mul_32s_32s_3bkb.
INFO-FLOW: Append model cnn_mul_32s_32s_3bkb
INFO-FLOW: Found component cnn_mul_mul_16s_1cud.
INFO-FLOW: Append model cnn_mul_mul_16s_1cud
INFO-FLOW: Handling components in module [Conv_1_28_16_3_s] ... 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.compgen.tcl 
INFO-FLOW: Found component cnn_mux_32_8_1_1.
INFO-FLOW: Append model cnn_mux_32_8_1_1
INFO-FLOW: Found component cnn_mux_285_8_1_1.
INFO-FLOW: Append model cnn_mux_285_8_1_1
INFO-FLOW: Found component Conv_1_28_16_3_s_dEe.
INFO-FLOW: Append model Conv_1_28_16_3_s_dEe
INFO-FLOW: Found component Conv_1_28_16_3_s_Ffa.
INFO-FLOW: Append model Conv_1_28_16_3_s_Ffa
INFO-FLOW: Handling components in module [Conv_16_26_32_3_s] ... 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.compgen.tcl 
INFO-FLOW: Found component cnn_mac_muladd_6nbbk.
INFO-FLOW: Append model cnn_mac_muladd_6nbbk
INFO-FLOW: Found component Conv_16_26_32_3_sIfE.
INFO-FLOW: Append model Conv_16_26_32_3_sIfE
INFO-FLOW: Found component Conv_16_26_32_3_sLf8.
INFO-FLOW: Append model Conv_16_26_32_3_sLf8
INFO-FLOW: Handling components in module [Pool_32_24_4_s] ... 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.compgen.tcl 
INFO-FLOW: Found component cnn_mux_245_8_1_1.
INFO-FLOW: Append model cnn_mux_245_8_1_1
INFO-FLOW: Found component Pool_32_24_4_s_A_bck.
INFO-FLOW: Append model Pool_32_24_4_s_A_bck
INFO-FLOW: Handling components in module [FC_1152_128_s] ... 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.compgen.tcl 
INFO-FLOW: Found component cnn_mux_7232_8_1_1.
INFO-FLOW: Append model cnn_mux_7232_8_1_1
INFO-FLOW: Found component FC_1152_128_s_A_VbAo.
INFO-FLOW: Append model FC_1152_128_s_A_VbAo
INFO-FLOW: Found component FC_1152_128_s_B_VcKz.
INFO-FLOW: Append model FC_1152_128_s_B_VcKz
INFO-FLOW: Handling components in module [FC_128_10_s] ... 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.compgen.tcl 
INFO-FLOW: Found component cnn_mux_832_8_1_1.
INFO-FLOW: Append model cnn_mux_832_8_1_1
INFO-FLOW: Found component FC_128_10_s_B_V_3_0.
INFO-FLOW: Append model FC_128_10_s_B_V_3_0
INFO-FLOW: Handling components in module [AXI_DMA_MASTER] ... 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
INFO-FLOW: Handling components in module [cnn] ... 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d1000_A.
INFO-FLOW: Append model fifo_w16_d1000_A
INFO-FLOW: Found component fifo_w16_d12000_A.
INFO-FLOW: Append model fifo_w16_d12000_A
INFO-FLOW: Found component fifo_w16_d20000_A.
INFO-FLOW: Append model fifo_w16_d20000_A
INFO-FLOW: Found component fifo_w16_d1500_A.
INFO-FLOW: Append model fifo_w16_d1500_A
INFO-FLOW: Found component fifo_w16_d500_A.
INFO-FLOW: Append model fifo_w16_d500_A
INFO-FLOW: Found component fifo_w16_d100_A.
INFO-FLOW: Append model fifo_w16_d100_A
INFO-FLOW: Found component start_for_Conv_1_dUL.
INFO-FLOW: Append model start_for_Conv_1_dUL
INFO-FLOW: Found component start_for_Conv_16dVL.
INFO-FLOW: Append model start_for_Conv_16dVL
INFO-FLOW: Found component start_for_Pool_32dWL.
INFO-FLOW: Append model start_for_Pool_32dWL
INFO-FLOW: Found component start_for_FC_1152dXL.
INFO-FLOW: Append model start_for_FC_1152dXL
INFO-FLOW: Found component start_for_FC_128_dYM.
INFO-FLOW: Append model start_for_FC_128_dYM
INFO-FLOW: Found component start_for_AXI_DMAdZM.
INFO-FLOW: Append model start_for_AXI_DMAdZM
INFO-FLOW: Append model AXI_DMA_SLAVE
INFO-FLOW: Append model Conv_1_28_16_3_s
INFO-FLOW: Append model Conv_16_26_32_3_s
INFO-FLOW: Append model Pool_32_24_4_s
INFO-FLOW: Append model FC_1152_128_s
INFO-FLOW: Append model FC_128_10_s
INFO-FLOW: Append model AXI_DMA_MASTER
INFO-FLOW: Append model cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_mul_32s_32s_3bkb cnn_mul_mul_16s_1cud cnn_mux_32_8_1_1 cnn_mux_285_8_1_1 Conv_1_28_16_3_s_dEe Conv_1_28_16_3_s_Ffa cnn_mac_muladd_6nbbk Conv_16_26_32_3_sIfE Conv_16_26_32_3_sLf8 cnn_mux_245_8_1_1 Pool_32_24_4_s_A_bck cnn_mux_7232_8_1_1 FC_1152_128_s_A_VbAo FC_1152_128_s_B_VcKz cnn_mux_832_8_1_1 FC_128_10_s_B_V_3_0 fifo_w16_d1000_A fifo_w16_d12000_A fifo_w16_d20000_A fifo_w16_d1500_A fifo_w16_d500_A fifo_w16_d100_A start_for_Conv_1_dUL start_for_Conv_16dVL start_for_Pool_32dWL start_for_FC_1152dXL start_for_FC_128_dYM start_for_AXI_DMAdZM AXI_DMA_SLAVE Conv_1_28_16_3_s Conv_16_26_32_3_s Pool_32_24_4_s FC_1152_128_s FC_128_10_s AXI_DMA_MASTER cnn
INFO-FLOW: To file: write model cnn_mul_32s_32s_3bkb
INFO-FLOW: To file: write model cnn_mul_mul_16s_1cud
INFO-FLOW: To file: write model cnn_mux_32_8_1_1
INFO-FLOW: To file: write model cnn_mux_285_8_1_1
INFO-FLOW: To file: write model Conv_1_28_16_3_s_dEe
INFO-FLOW: To file: write model Conv_1_28_16_3_s_Ffa
INFO-FLOW: To file: write model cnn_mac_muladd_6nbbk
INFO-FLOW: To file: write model Conv_16_26_32_3_sIfE
INFO-FLOW: To file: write model Conv_16_26_32_3_sLf8
INFO-FLOW: To file: write model cnn_mux_245_8_1_1
INFO-FLOW: To file: write model Pool_32_24_4_s_A_bck
INFO-FLOW: To file: write model cnn_mux_7232_8_1_1
INFO-FLOW: To file: write model FC_1152_128_s_A_VbAo
INFO-FLOW: To file: write model FC_1152_128_s_B_VcKz
INFO-FLOW: To file: write model cnn_mux_832_8_1_1
INFO-FLOW: To file: write model FC_128_10_s_B_V_3_0
INFO-FLOW: To file: write model fifo_w16_d1000_A
INFO-FLOW: To file: write model fifo_w16_d12000_A
INFO-FLOW: To file: write model fifo_w16_d20000_A
INFO-FLOW: To file: write model fifo_w16_d1500_A
INFO-FLOW: To file: write model fifo_w16_d500_A
INFO-FLOW: To file: write model fifo_w16_d100_A
INFO-FLOW: To file: write model start_for_Conv_1_dUL
INFO-FLOW: To file: write model start_for_Conv_16dVL
INFO-FLOW: To file: write model start_for_Pool_32dWL
INFO-FLOW: To file: write model start_for_FC_1152dXL
INFO-FLOW: To file: write model start_for_FC_128_dYM
INFO-FLOW: To file: write model start_for_AXI_DMAdZM
INFO-FLOW: To file: write model AXI_DMA_SLAVE
INFO-FLOW: To file: write model Conv_1_28_16_3_s
INFO-FLOW: To file: write model Conv_16_26_32_3_s
INFO-FLOW: To file: write model Pool_32_24_4_s
INFO-FLOW: To file: write model FC_1152_128_s
INFO-FLOW: To file: write model FC_128_10_s
INFO-FLOW: To file: write model AXI_DMA_MASTER
INFO-FLOW: To file: write model cnn
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.154 sec.
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.211 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.215 sec.
Command       ap_source done; 0.215 sec.
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_mul_32s_32s_3bkb_MulnS_0'
Command       ap_source done; 0.12 sec.
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Conv_1_28_16_3_s_dEe_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Conv_1_28_16_3_s_Ffa_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
Command       ap_source done; 0.142 sec.
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Conv_16_26_32_3_sIfE_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Conv_16_26_32_3_sLf8_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
Command       ap_source done; 0.199 sec.
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'Pool_32_24_4_s_A_bck_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'FC_1152_128_s_A_VbAo_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'FC_1152_128_s_B_VcKz_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Command       ap_source done; 0.171 sec.
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'FC_128_10_s_B_V_3_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'connect_0_V_V_U(fifo_w16_d1000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_1_V_V_U(fifo_w16_d12000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_2_V_V_U(fifo_w16_d20000_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_3_V_V_U(fifo_w16_d1500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_4_V_V_U(fifo_w16_d500_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'connect_5_V_V_U(fifo_w16_d100_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_1_dUL_U(start_for_Conv_1_dUL)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Conv_16dVL_U(start_for_Conv_16dVL)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Pool_32dWL_U(start_for_Pool_32dWL)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_1152dXL_U(start_for_FC_1152dXL)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_FC_128_dYM_U(start_for_FC_128_dYM)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_AXI_DMAdZM_U(start_for_AXI_DMAdZM)' using Shift Registers.
Command       ap_source done; 0.583 sec.
Execute       get_config_sdx -target 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.192 sec.
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.257 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.261 sec.
Command       ap_source done; 0.261 sec.
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.compgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.constraint.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.constraint.tcl 
Execute       sc_get_clocks cnn 
Execute       source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:01:38 . Memory (MB): peak = 371.551 ; gain = 314.160
INFO: [SYSC 207-301] Generating SystemC RTL for cnn.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
Command     autosyn done; 57.761 sec.
Command   csynth_design done; 96.621 sec.
Command ap_source done; 97.222 sec.
Execute cleanup_all 
Command cleanup_all done; 0.169 sec.
INFO-FLOW: Workspace E:/MyPYNQ/HLS/CNN_HLS/solution1 opened at Thu May 09 13:07:51 +0800 2019
Execute     config_clock -quiet -name default -period 5.0 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.143 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.207 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.211 sec.
Command     ap_source done; 0.213 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.38 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.124 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.187 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.192 sec.
Command     ap_source done; 0.192 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.133 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.19 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.194 sec.
Command     ap_source done; 0.194 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_SLAVE.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_1_28_16_3_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Conv_16_26_32_3_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/Pool_32_24_4_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_1152_128_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/FC_128_10_s.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/AXI_DMA_MASTER.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.compgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.constraint.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.constraint.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.constraint.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.constraint.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/cnn.tbgen.tcl 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source E:/MyPYNQ/HLS/CNN_HLS/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.179 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.242 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.247 sec.
Command     ap_source done; 0.247 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 50.382 sec.
Command ap_source done; 50.772 sec.
Execute cleanup_all 
