m255
K4
z2
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Sim
T_opt
!s110 1702350355
VT6Bz>o7PXaJ0P5UO4d5;E3
04 8 4 work HalfBand fast 0
=1-6c24082544b2-6577ce13-125-3864
Z1 o-quiet -auto_acc_if_foreign -work CIC_ISOP_HB +acc
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.6d;65
R0
T_opt1
!s110 1702352806
VeJWM_D9X9Y@@Hn`8^o66c3
04 10 4 work tb_Mul_CIC fast 0
=5-6c24082544b2-6577d7a6-c0-39b8
R1
R2
n@_opt1
R3
va_graycounter
Z4 !s110 1702352802
!i10b 1
!s100 FI?[k<oCFi9HWYigXHGcf0
IIez<SCElT6F4>]YjlnI<J2
Z5 VDg1SIo80bB@j0V0VzS_@n1
R0
Z6 w1382637282
Z7 8F:/Altera/13.1/quartus/eda/sim_lib/altera_mf.v
Z8 FF:/Altera/13.1/quartus/eda/sim_lib/altera_mf.v
L0 49136
Z9 OL;L;10.6d;65
r1
!s85 0
31
Z10 !s108 1702352801.000000
Z11 !s107 F:/Altera/13.1/quartus/eda/sim_lib/altera_mf.v|
Z12 !s90 -reportprogress|300|-work|CIC_ISOP_HB|-vopt|-stats=none|F:/Altera/13.1/quartus/eda/sim_lib/altera_mf.v|
!i113 0
Z13 o-work CIC_ISOP_HB -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
valt3pram
R4
!i10b 1
!s100 UoB51QU2NzKlzLzJ=bSEL0
I<dHKjjmAj2FdkAD6@__IX2
R5
R0
R6
R7
R8
L0 47345
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valt_aeq_s4
R4
!i10b 1
!s100 De3U5iKLd2^m>6AP07Bnz1
IYCT3e6^GLbSKDocj2XnTM0
R5
R0
R6
R7
R8
L0 50087
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valt_cal
R4
!i10b 1
!s100 HKVFfVRahGV>P9g8ALcDQ2
I^e`f;GhGN1SMm1GD5[_OF3
R5
R0
R6
R7
R8
L0 49556
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valt_cal_av
R4
!i10b 1
!s100 `49e6]>kWCG=V5NEld^2>3
I>QB[c0RZj_b_DGmhTl0[L0
R5
R0
R6
R7
R8
L0 49980
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valt_cal_c3gxb
R4
!i10b 1
!s100 gIZgll5KAdQ]QekV=Q^@Z1
I;HKJ4FBf:ZfQNJ?zz16iF3
R5
R0
R6
R7
R8
L0 49783
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valt_cal_mm
R4
!i10b 1
!s100 0IDN8ZmocfW6<eWHU681J0
I8X>KEUJV_@]i0kZQNVZQZ3
R5
R0
R6
R7
R8
L0 49658
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valt_cal_sv
R4
!i10b 1
!s100 L:j`7SA@o>An>6Uom24o80
I@EESVk=S`]m3X;?EiS4mT1
R5
R0
R6
R7
R8
L0 49883
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valt_dfe
R4
!i10b 1
!s100 OG9AL4imc8NAI2_0e7NhH2
I@Cehz<@4X`_F4OIIJV0582
R5
R0
R6
R7
R8
L0 50464
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valt_eyemon
R4
!i10b 1
!s100 mZJ5_3f<<Mek08mm9@cM_0
Ic_iL;V2=31cjaA5k7`kkN2
R5
R0
R6
R7
R8
L0 50184
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtaccumulate
R4
!i10b 1
!s100 U?_9`Xn3WD5_NI?X20iQD0
IkP=dZ1MZzGTgBDMn<0@TL3
R5
R0
R6
R7
R8
L0 31636
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtclklock
R4
!i10b 1
!s100 n:0R:Z@oZQLiaYJ5lW7PR1
I3iA1a3N;_l:b?o:80nkD?3
R5
R0
R6
R7
R8
L0 42308
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtddio_bidir
R4
!i10b 1
!s100 K8=bnL@8IU0cmK1DRWDAA0
In?5>:i^TCj[]08eg3DAe]0
R5
R0
R6
R7
R8
L0 43748
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtddio_in
R4
!i10b 1
!s100 HZKX`M0:J`jaci<O?iAJZ0
IO[B6oi:hacKz9129e8Wh^1
R5
R0
R6
R7
R8
L0 43234
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtddio_out
R4
!i10b 1
!s100 >7F5=QIOT^g>KYk3jfIYd3
I5QX4Qjb_7@WCA:RT9iJa=2
R5
R0
R6
R7
R8
L0 43497
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtdpram
R4
!i10b 1
!s100 RFUWO1:6UIR1Zd=I^FA?]0
I3O:IVV;D>z?V?9WW??@M01
R5
R0
R6
R7
R8
L0 43887
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vALTERA_DEVICE_FAMILIES
R4
!i10b 1
!s100 FhER4>?CTY2IImAQ`W5mU3
I0G;CEOjSWnP0o:fMG2D=c3
R5
R0
R6
R7
R8
L0 1344
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@a@l@t@e@r@a_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s
vALTERA_MF_HINT_EVALUATION
R4
!i10b 1
!s100 a=Fe>V8[JB19QF`<JB2a80
I9ZHAIW>@:MZ]ITOl8Po482
R5
R0
R6
R7
R8
L0 1222
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@a@l@t@e@r@a_@m@f_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n
vALTERA_MF_MEMORY_INITIALIZATION
R4
!i10b 1
!s100 1;fUiNdohROUTkB`ZS<H92
IC8;od2S<:`FKP9QGClfmb3
R5
R0
R6
R7
R8
L0 71
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@a@l@t@e@r@a_@m@f_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n
valtera_std_synchronizer
R4
!i10b 1
!s100 7[?HRJo41a]bV3me;fe:V3
I`TTC<_iGB=0kz]?j[`3c@0
R5
R0
R6
R7
R8
L0 49362
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtera_std_synchronizer_bundle
R4
!i10b 1
!s100 USLWRb^mBmc@IZ^JSdozY1
IFYL`miVP5C5>2@3Q4KJ]o1
R5
R0
R6
R7
R8
L0 49521
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtfp_mult
R4
!i10b 1
!s100 KaM6nc]cEi?0YDMehQ?6@3
IH2I]IE1^0^bdd0H3U8zmJ0
R5
R0
R6
R7
R8
L0 41421
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtlvds_rx
R4
!i10b 1
!s100 6_C4Jg7In?klcRB[IHC2F1
IH71BlRHf_>;dQWW8iF0;G3
R5
R0
R6
R7
R8
L0 23702
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtlvds_tx
R4
!i10b 1
!s100 ;1`3_f``Ne?n3JBo5zU;A0
I_e^cP3BUz1MB7mTa7bQ;i2
R5
R0
R6
R7
R8
L0 27282
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtmult_accum
R4
!i10b 1
!s100 SCeEEa1d]?:=lfjQUW6n:3
IASeN6GPEBEl^MZBecUWm:0
R5
R0
R6
R7
R8
L0 31878
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtmult_add
R4
!i10b 1
!s100 1ZjS@7hDCKmnGKTS^>UR[3
I2g7;cBCKNaWPV][T@aJ_n2
R5
R0
R6
R7
R8
L0 34083
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtparallel_flash_loader
R4
!i10b 1
!s100 80T6cZS[M4RiV9ZWCR;::0
IzbFC?TDFYE9kY<:YUW7Bh3
R5
R0
R6
R7
R8
L0 52343
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtpll
R4
!i10b 1
!s100 SO?n[RkfnA]8Q5:=bzFLh1
IJQzCXF]4Eim9<<hkRniLo2
R5
R0
R6
R7
R8
L0 21688
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtserial_flash_loader
R4
!i10b 1
!s100 VYEIbkH31:gie6T>0@V9<1
ISB9dao8E>gJcPn3@G_=2c0
R5
R0
R6
R7
R8
L0 52463
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtshift_taps
R4
!i10b 1
!s100 NAMlf6oN9M3Z3_Be_ZF?O0
Iz^gIC=Ah<ZDPeNFMM5KHe3
R5
R0
R6
R7
R8
L0 49003
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtsource_probe
R4
!i10b 1
!s100 0H^flEVSMh@bBU^0XYX_e1
I>nMSmjHN>?KzIKUoQ<0gB2
R5
R0
R6
R7
R8
L0 52573
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtsqrt
R4
!i10b 1
!s100 mlG82cW8=Hd1fgBLTNPgV1
IgSHn=UDmCXkf]@?AnaC[M3
R5
R0
R6
R7
R8
L0 42106
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtsquare
R4
!i10b 1
!s100 9Eei[ULl^mkbXom>N^bYW1
IT?WXW`dc]G@AmAN1<iL5Z1
R5
R0
R6
R7
R8
L0 49227
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtstratixii_oct
R4
!i10b 1
!s100 KGUlNBc=Gi;Viok]Q?LlS2
IKjL;oebXX]k9>Tc1c03`F3
R5
R0
R6
R7
R8
L0 52327
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
valtsyncram
R4
!i10b 1
!s100 dGzR1z]M`CFh6=UM4hFOF2
IX;1k9FT9Mmn<?QbDfB9:V0
R5
R0
R6
R7
R8
L0 44418
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
varm_m_cntr
R4
!i10b 1
!s100 UefMf4^kW017KKcRl5mSj2
I_SL7o`fa4VTQ<OP7nFQOY0
R5
R0
R6
R7
R8
L0 6417
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
varm_n_cntr
R4
!i10b 1
!s100 2BOE3zVZ6LT4M>O2K]EBL0
IOZ1^Z<CC9cIU2`004Q60T1
R5
R0
R6
R7
R8
L0 6497
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
varm_scale_cntr
R4
!i10b 1
!s100 IU4XOW;kV@NGTcJKA1<0D2
IShH;;TMGULD:TReFVM2f82
R5
R0
R6
R7
R8
L0 6579
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vcda_m_cntr
R4
!i10b 1
!s100 1Y:6BSj4V;T5gH3BD;Ncd0
IBGBn=iYYmSb6RMZEOjLRB1
R5
R0
R6
R7
R8
L0 14356
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vcda_n_cntr
R4
!i10b 1
!s100 NiIFaLZmGX?087gNiD6@l0
ISWKVAQi_?@2RQ]K7CO4VF0
R5
R0
R6
R7
R8
L0 14437
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vcda_scale_cntr
R4
!i10b 1
!s100 _>CjT]@W=A>jaVMcX]Z_J1
INNO4o<O3K^8GB5O]NjeMj0
R5
R0
R6
R7
R8
L0 14508
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vClk_Div
Z14 !s110 1702352801
!i10b 1
!s100 C=zfgBQAlhD_SKD[KJFU11
IFY6<A2QLR@RCJG:P;n:ZQ1
R5
R0
w1702215264
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Quartus_Prj/Clk_Div.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Quartus_Prj/Clk_Div.v
L0 39
R9
r1
!s85 0
31
R10
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Quartus_Prj/Clk_Div.v|
!s90 -reportprogress|300|-work|CIC_ISOP_HB|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Quartus_Prj/Clk_Div.v|
!i113 0
R13
R2
n@clk_@div
vComb
R14
!i10b 1
!s100 Xh5OjK>FYOHN`8V>Q:kj<2
ISKmiU5EQPh4aA;?o99zk>1
R5
R0
w1702303727
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Comb.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Comb.v
Z15 L0 14
R9
r1
!s85 0
31
R10
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Comb.v|
!s90 -reportprogress|300|-work|CIC_ISOP_HB|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Comb.v|
!i113 0
R13
R2
n@comb
vcycloneiiigl_post_divider
R4
!i10b 1
!s100 X2P2VHzbWK64;`H:klo2I1
I5J9[<aghWfDz^PIm8WaZI2
R5
R0
R6
R7
R8
L0 18226
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vdcfifo
R4
!i10b 1
!s100 dbIOE;QgZ7R^lYSn`5_6_1
ILZ@I=MkDcW;6]AHaT_:6F2
R5
R0
R6
R7
R8
L0 31500
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vdcfifo_async
R4
!i10b 1
!s100 jX;1VVIkhWiH`4C^gg6me3
IaR2mFG78mI0mJL9k[7eS61
R5
R0
R6
R7
R8
L0 29775
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vdcfifo_dffpipe
R4
!i10b 1
!s100 ]6e<BMdmCif^6`3Qa1Tdl0
IzE;2<H568TD5L]e@_UaRe0
R5
R0
R6
R7
R8
L0 29545
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vdcfifo_fefifo
R4
!i10b 1
!s100 5TzkJd2emHhjiJ@5?TkNP0
IVfQSXQUAZeSSmhhVObB192
R5
R0
R6
R7
R8
L0 29623
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vdcfifo_low_latency
R4
!i10b 1
!s100 l@SPj^6hCeA>NS8NWQQ572
IH7hR^G4P3g>af[TJh7a5a2
R5
R0
R6
R7
R8
L0 30570
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vdcfifo_mixed_widths
R4
!i10b 1
!s100 VPgQkTE860DUFbmGBnbc62
ITIhVN8g@]E6`9VWkRdki82
R5
R0
R6
R7
R8
L0 31188
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vdcfifo_sync
R4
!i10b 1
!s100 RG:oS1F40NFFOXgL59mz12
Imf;>2XYkP5E:izFIO6[TO3
R5
R0
R6
R7
R8
L0 30261
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vDecimate
R14
!i10b 1
!s100 n49lbATI`R:JYRn[6D7Ql1
I6_QXIH0cSjR?VZE=fi>m:1
R5
R0
w1702290961
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Decimate.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Decimate.v
L0 15
R9
r1
!s85 0
31
R10
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Decimate.v|
!s90 -reportprogress|300|-work|CIC_ISOP_HB|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Decimate.v|
!i113 0
R13
R2
n@decimate
vdffp
R4
!i10b 1
!s100 `N:3@21P33N<eWgO_]_0d0
IcQe>7;YU9Cd0`=X8]Q[Nb2
R5
R0
R6
R7
R8
L0 2195
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vdummy_hub
R4
!i10b 1
!s100 _NoKgzE5?0PKX53>ZXDn`3
IGiJBE`YK5zYOZWTTTnhIB0
R5
R0
R6
R7
R8
L0 51835
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vflexible_lvds_rx
R4
!i10b 1
!s100 02:Gcb6^@@dZV1TIo<nfW0
Ieg;Y>2T<Xhn`]SEKEXZXK1
R5
R0
R6
R7
R8
L0 25749
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vflexible_lvds_tx
R4
!i10b 1
!s100 <>;Yld:UUG3iYOl5o=<W<1
Iof4LAh03`657427YNS_kG1
R5
R0
R6
R7
R8
L0 28985
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vHalfBand
R14
!i10b 1
!s100 4RLiA?zZ0[GZQb9?MPIl>2
IEU;iDjz>heOU<[X_Djb1_3
R5
R0
w1702352797
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/HalfBand.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/HalfBand.v
L0 1
R9
r1
!s85 0
31
R10
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/HalfBand.v|
!s90 -reportprogress|300|-work|CIC_ISOP_HB|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/HalfBand.v|
!i113 0
R13
R2
n@half@band
vIntegrated
R14
!i10b 1
!s100 X8n9WNaGWD0FHoJKP1n_50
Icj;j5S<^aMB]@^_omHJYV3
R5
R0
w1702291149
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Integrated.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Integrated.v
R15
R9
r1
!s85 0
31
R10
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Integrated.v|
!s90 -reportprogress|300|-work|CIC_ISOP_HB|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Integrated.v|
!i113 0
R13
R2
n@integrated
vIsop
R14
!i10b 1
!s100 lFV3VW`?LzNnaN5EceH621
IXTFF02MSDVY]1dERMO32d1
R5
R0
w1702292524
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Isop.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Isop.v
L0 16
R9
r1
!s85 0
31
R10
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Isop.v|
!s90 -reportprogress|300|-work|CIC_ISOP_HB|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Isop.v|
!i113 0
R13
R2
n@isop
vjtag_tap_controller
R4
!i10b 1
!s100 ?]ofIQc5>JzH2bO?VH=J;3
IFP4d9ZV=EoBfW>eW<M0ZA1
R5
R0
R6
R7
R8
L0 51378
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vlcell
R4
!i10b 1
!s100 bennFdYA;E0lM[zHEL7e`1
I`R`j3<;n[[YB<_3lOI[2@3
R5
R0
R6
R7
R8
L0 34
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vlpm_abs
R14
!i10b 1
!s100 <eMUJ2Bc:0iJb^8e`knSV1
I_E<7Kz`?9IM5J>o6X9HI=3
R5
R0
Z16 w1382637203
Z17 8F:/Altera/13.1/quartus/eda/sim_lib/220model.v
Z18 FF:/Altera/13.1/quartus/eda/sim_lib/220model.v
L0 3463
R9
r1
!s85 0
31
R10
Z19 !s107 F:/Altera/13.1/quartus/eda/sim_lib/220model.v|
Z20 !s90 -reportprogress|300|-work|CIC_ISOP_HB|-vopt|-stats=none|F:/Altera/13.1/quartus/eda/sim_lib/220model.v|
!i113 0
R13
R2
vlpm_add_sub
R14
!i10b 1
!s100 eVzVf1n<=KWP0`Z;R:4NJ0
IM`D>ZG]iVkA95]G2S>MMN3
R5
R0
R16
R17
R18
L0 2604
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_and
R14
!i10b 1
!s100 lXM8YjE69L23k[oFIYm4l0
IHWY7RCefZEQgmT6=57Djm0
R5
R0
R16
R17
R18
L0 1680
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_bipad
R14
!i10b 1
!s100 d7c7;5C`<V5moD<]7UPO42
IC3ZZGTlIB@bOMd2m5WY6[0
R5
R0
R16
R17
R18
L0 6674
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_bustri
R14
!i10b 1
!s100 9NWWPK9RNgWL`a_4f9Z0E3
IEaDYm1>M0oBBWzZMb:o0e3
R5
R0
R16
R17
R18
L0 1970
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_clshift
R14
!i10b 1
!s100 K1ijz]Rl7D9Q6fZ;`NeGT2
ISl?kK26VNG@_;R[=RcAe=1
R5
R0
R16
R17
R18
L0 2319
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_compare
R14
!i10b 1
!s100 J2[DFG750;nbjKz:?d]zR0
Ilh:OCJoBN`e_<7a9;4>dE0
R5
R0
R16
R17
R18
L0 2810
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_constant
R14
!i10b 1
!s100 EF]J1S6?FKA:g@jdYona_3
IgOjA;iClPKiX7=DA8SfKA3
R5
R0
R16
R17
R18
L0 1576
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_counter
R14
!i10b 1
!s100 eSkTM3AiEP0_^>g77XAXn1
IGd^P`ElFW1>D:S4EAmTn61
R5
R0
R16
R17
R18
L0 3527
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_decode
R14
!i10b 1
!s100 =lV7oGJS;k3OJdIi6LZI_0
IdVY3dV^ZHK1@FTHQ^WezV2
R5
R0
R16
R17
R18
L0 2191
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vLPM_DEVICE_FAMILIES
R14
!i10b 1
!s100 []M^9Fo8DSOPaNYHkT3QT0
IJnSWQAjInPFNTOFlnn7ib1
R5
R0
R16
R17
R18
L0 1367
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
n@l@p@m_@d@e@v@i@c@e_@f@a@m@i@l@i@e@s
vlpm_divide
R14
!i10b 1
!s100 RmnTinFiFUGDJV6g^BAMT1
IFl7QJMoNEGJ=>8?ddRZCd1
R5
R0
R16
R17
R18
L0 3256
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_ff
R14
!i10b 1
!s100 Hm<PMO28lBXYC[`l0l4K13
I`amSJze47dSC`C2IW^?[X3
R5
R0
R16
R17
R18
L0 3935
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_fifo
R14
!i10b 1
!s100 zlR`ilPP_6<azoT`F3=FV0
IgRobZd]cWIh5H6`VoQoVS2
R5
R0
R16
R17
R18
L0 5382
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_fifo_dc
R14
!i10b 1
!s100 <8QF96S@z75V3EzZn_Y:<3
I3]SUOLUG1Sj<O^oaKKk?W1
R5
R0
R16
R17
R18
L0 6439
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_fifo_dc_async
R14
!i10b 1
!s100 9e8_daW;h[FHI[zn@1S;l3
I:1z`IeWIJHCHdKL3QEh^42
R5
R0
R16
R17
R18
L0 6002
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_fifo_dc_dffpipe
R14
!i10b 1
!s100 3cDHAhhCfCUdbaBCADdQT0
I4oC2_klD2o@dX8JJXJ`eE1
R5
R0
R16
R17
R18
L0 5713
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_fifo_dc_fefifo
R14
!i10b 1
!s100 z`AfG3CA8>1ZfA[[5flWH2
If7AkQzDzb=Si::zam^[eJ0
R5
R0
R16
R17
R18
L0 5800
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vLPM_HINT_EVALUATION
R14
!i10b 1
!s100 `WKMS]SM@JbIe0gCi<3f82
IX21jj^_9H?[j>WIW8Ce3I2
R5
R0
R16
R17
R18
L0 1257
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
n@l@p@m_@h@i@n@t_@e@v@a@l@u@a@t@i@o@n
vlpm_inpad
R14
!i10b 1
!s100 0>Hk5GBQ643ZVi:cBU:1Q0
I0@91dhHY21d>Pgo0H8iKA3
R5
R0
R16
R17
R18
L0 6562
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_inv
R14
!i10b 1
!s100 WG?R_5=XlmAMlWhoF>04M1
I;gbLSMIiF9z]ajI3j0VXX1
R5
R0
R16
R17
R18
L0 1627
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_latch
R14
!i10b 1
!s100 kd>fjaE69;g6M>TOd74ek3
I9<dOnGDDjS72e?0GT=M;?1
R5
R0
R16
R17
R18
L0 3811
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vLPM_MEMORY_INITIALIZATION
R14
!i10b 1
!s100 DR_SV_J4fzH0gTOLESO6;1
IEiUf>YH[egWoDDReL[:S:3
R5
R0
R16
R17
R18
L0 77
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
n@l@p@m_@m@e@m@o@r@y_@i@n@i@t@i@a@l@i@z@a@t@i@o@n
vlpm_mult
R14
!i10b 1
!s100 CRBa:a@HT9EI<17@iBHTz2
IV5b=3P5H[@YA6[oV1W;;21
R5
R0
R16
R17
R18
L0 2984
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_mux
R14
!i10b 1
!s100 :kkPFlMl<M3V_dNzCLIT83
ISVWE8iM_MGGfY;E7kBzbF0
R5
R0
R16
R17
R18
L0 2056
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_or
R14
!i10b 1
!s100 KRg>B6I40QBebh0C2:7^73
IEl_Aaddcd3zRIGX<XWm4C2
R5
R0
R16
R17
R18
L0 1760
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_outpad
R14
!i10b 1
!s100 S_z=ic3?<Kl41^;8=6M=X1
I8U7?7@7f=4G;m[<RVOW7g3
R5
R0
R16
R17
R18
L0 6618
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_ram_dp
R14
!i10b 1
!s100 C4CRM[JiWl69HFTnNEBOG2
I@gm2ZL?mPc@0QH@Z=>3;m1
R5
R0
R16
R17
R18
L0 4614
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_ram_dq
R14
!i10b 1
!s100 ^hQkP29h9DCLlPzCjeK`U1
I5oWk]ZA2fA_ejZ^Uf:I4D0
R5
R0
R16
R17
R18
L0 4358
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_ram_io
R14
!i10b 1
!s100 bf7Gi1M[9IUf9kCUe1>E90
I@J0zT>SP71HaRhdR@];on0
R5
R0
R16
R17
R18
L0 4905
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_rom
R14
!i10b 1
!s100 MnU9fOdF]B4bAG2ce4jSn2
I@3dUk@HNeJM09_BGmO;md0
R5
R0
R16
R17
R18
L0 5167
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_shiftreg
R14
!i10b 1
!s100 VOA^2zbbHW`I2b@dK=I7f1
Ig1ElfB4IQ3Z`j2UaC7dZR1
R5
R0
R16
R17
R18
L0 4154
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vlpm_xor
R14
!i10b 1
!s100 4I:b4N7IMjoUClW@LCHJA3
IQb2YRCa>9LQGSR;^WfbDD0
R5
R0
R16
R17
R18
L0 1841
R9
r1
!s85 0
31
R10
R19
R20
!i113 0
R13
R2
vMF_cycloneiii_pll
R4
!i10b 1
!s100 E03OanA8X5YW7I;nWUZo02
Imn`=AHlWT>;Z49AS[:INj1
R5
R0
R6
R7
R8
L0 14635
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@m@f_cycloneiii_pll
vMF_cycloneiiigl_m_cntr
R4
!i10b 1
!s100 ib1W:VAL;>IG0;Ohl^=aH0
I52:WCXg^4[`<k<6c79RQK0
R5
R0
R6
R7
R8
L0 17964
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@m@f_cycloneiiigl_m_cntr
vMF_cycloneiiigl_n_cntr
R4
!i10b 1
!s100 5`hZV90j2;U>mAjLY76;60
IWCXLYk0WYUOTMc?ca4kUn3
R5
R0
R6
R7
R8
L0 18045
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@m@f_cycloneiiigl_n_cntr
vMF_cycloneiiigl_pll
R4
!i10b 1
!s100 aiXbUX9B9_UHP1OXk`RCn3
IfTT@WWAzET][9FDP`HN0b0
R5
R0
R6
R7
R8
L0 18315
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@m@f_cycloneiiigl_pll
vMF_cycloneiiigl_scale_cntr
R4
!i10b 1
!s100 iY9kPDe;GnH^9Jl6HdB?i2
I9k45CYd?B4m<0W?4jc[OQ3
R5
R0
R6
R7
R8
L0 18116
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@m@f_cycloneiiigl_scale_cntr
vMF_pll_reg
R4
!i10b 1
!s100 ^4iLbBGC<PMVITDcHe]@T1
II5dbj_7VTW?`F2E28n:<S2
R5
R0
R6
R7
R8
L0 2552
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@m@f_pll_reg
vMF_stratix_pll
R4
!i10b 1
!s100 jIS[[?fJzEh;VGLPeoi=40
ILWT8=gdIo6@B0[88]AMgP3
R5
R0
R6
R7
R8
L0 2611
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@m@f_stratix_pll
vMF_stratixii_pll
R4
!i10b 1
!s100 =0gX3F_dei2=AS]UR>1Mz3
IPjgNSM[IBSGCDV2BK1R2k2
R5
R0
R6
R7
R8
L0 6702
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@m@f_stratixii_pll
vMF_stratixiii_pll
R4
!i10b 1
!s100 zhgH3E25TG01k5J>j0=VE2
IiIXnOE_l3VO_:UafoTVa71
R5
R0
R6
R7
R8
L0 10533
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
n@m@f_stratixiii_pll
vMul_CIC
R14
!i10b 1
!s100 K30c0UM0OT32Nl:dZDK_]1
IIK^iFM8BK[LEU7m^XI0HS0
R5
R0
w1702352620
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Mul_CIC.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Mul_CIC.v
R15
R9
r1
!s85 0
31
R10
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Mul_CIC.v|
!s90 -reportprogress|300|-work|CIC_ISOP_HB|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Rtl/Mul_CIC.v|
!i113 0
R13
R2
n@mul_@c@i@c
vparallel_add
R4
!i10b 1
!s100 R:JI^@8R@ojNYJ7TkQn[A2
IIHM13dJVGPe7n?HZOkM=10
R5
R0
R6
R7
R8
L0 48028
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vpll_iobuf
R4
!i10b 1
!s100 dk0jNB7_dBSdh`GW9TaD02
If=`cGIiZahkB=4zI]T<PR1
R5
R0
R6
R7
R8
L0 2228
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vscfifo
R4
!i10b 1
!s100 9nAQ?3;9zNSDfNGa:GzXI1
I0Q3OU^^aTfB<_fF6zb[WN0
R5
R0
R6
R7
R8
L0 48197
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vsignal_gen
R4
!i10b 1
!s100 6Ub;>1_5c8aa;Za=JL09e2
IPlRDS_K9eeZLlFBI_fPIh0
R5
R0
R6
R7
R8
L0 50811
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vsld_signaltap
R4
!i10b 1
!s100 `^3=Si6]2^Wa9i=NG;7A92
I4bOXI@gYfXZ?<53bNjnWi1
R5
R0
R6
R7
R8
L0 52219
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vsld_virtual_jtag
R4
!i10b 1
!s100 [1XZlI1HHIkc:b4UAS2Bc1
IF@RYfP[gIcN[0`Z_:`UbZ0
R5
R0
R6
R7
R8
L0 52092
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vsld_virtual_jtag_basic
R4
!i10b 1
!s100 YTPka:zjzVSUB[A:Lm9c51
IHNWc=T<K29<GKTd1dL3TM2
R5
R0
R6
R7
R8
L0 52495
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vstratix_lvds_rx
R4
!i10b 1
!s100 obz3JRAQ4omo1];QCkIEB2
I=`EGIM^eW_b;>PeiSaQ2U3
R5
R0
R6
R7
R8
L0 24912
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vstratix_tx_outclk
R4
!i10b 1
!s100 _UbP_NNjcj1e]_o;QFYB13
I9Xgb9o900JM;nQShCNRPQ1
R5
R0
R6
R7
R8
L0 28776
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vstratixgx_dpa_lvds_rx
R4
!i10b 1
!s100 P[:73>kEF[ozl>YHlW=^L2
I=gC<S;S^OlD@<?R3S@RBD3
R5
R0
R6
R7
R8
L0 25020
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vstratixii_lvds_rx
R4
!i10b 1
!s100 6>addN;Ez_lka]:JHg7?K2
InLT25MJ:AoGYTAWUE:7zQ3
R5
R0
R6
R7
R8
L0 25423
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vstratixii_tx_outclk
R4
!i10b 1
!s100 Y8hf6VNAU>J_?4L=a^=<M3
I<J^Rn[khG]ONEQJ5@Ih7Q1
R5
R0
R6
R7
R8
L0 28884
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vstratixiii_lvds_rx
R4
!i10b 1
!s100 1OHER8A6UGf^0PJj^2zgc3
I1Caz0;VBGbUK]1XBZ6G;B2
R5
R0
R6
R7
R8
L0 26222
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vstratixiii_lvds_rx_channel
R4
!i10b 1
!s100 ho8;NC0RTagzKBj<<FO;m0
I2i<hAL^hoUliRLAZ60U>M3
R5
R0
R6
R7
R8
L0 26404
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vstratixiii_lvds_rx_dpa
R4
!i10b 1
!s100 gRfz=KS_o>1GS:DRM0UF]1
IY]^<B?>m2W8_M7oUKAWX_2
R5
R0
R6
R7
R8
L0 27013
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vstratixv_local_clk_divider
R4
!i10b 1
!s100 L0`K5<5Xfg84YiQMQ0WKk2
IIV0[8Aog=<1k;@?[D9Az21
R5
R0
R6
R7
R8
L0 28682
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vstx_m_cntr
R4
!i10b 1
!s100 ]mNcUEi9b=oUDaFoRJMm02
IieT8OmL3Ro<VXnbYiT7Fd1
R5
R0
R6
R7
R8
L0 2254
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vstx_n_cntr
R4
!i10b 1
!s100 @Ah4lKEZ1Rd1UC4=5B;h`2
I`XafZJ>h:;fT^Uk?7of0k2
R5
R0
R6
R7
R8
L0 2332
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vstx_scale_cntr
R4
!i10b 1
!s100 ;e]RgmVkGETcOb:XlC3O:1
I[eD^kO;HZ9MQ19H5GnHOC2
R5
R0
R6
R7
R8
L0 2417
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vtb_Mul_CIC
R14
!i10b 1
!s100 =[NbdMVP`kifEifUbP2=F3
I]WSZ2aVi5?o6CW=4kWicD3
R5
R0
w1702350312
8D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Sim/tb_Mul_CIC.v
FD:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Sim/tb_Mul_CIC.v
L0 19
R9
r1
!s85 0
31
R10
!s107 D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Sim/tb_Mul_CIC.v|
!s90 -reportprogress|300|-work|CIC_ISOP_HB|-vopt|-stats=none|D:/FPGA_MATLAB_Learning/CIC_Filter/FPGA_Design/MulCIC_Isop_HB/Sim/tb_Mul_CIC.v|
!i113 0
R13
R2
ntb_@mul_@c@i@c
vttn_m_cntr
R4
!i10b 1
!s100 2OmWMI8G<WFToI_I9jC3M2
I[THkU2kZU25zF_K;IGYY:0
R5
R0
R6
R7
R8
L0 10254
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vttn_n_cntr
R4
!i10b 1
!s100 SB5IH?MR<[ZQR?0=^J1AN2
InKIELWYzOR9GeRU_=cYG?3
R5
R0
R6
R7
R8
L0 10335
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
vttn_scale_cntr
R4
!i10b 1
!s100 nSWM0Nk=zn@b51SRfW@z31
IS>BfU6Uf?8NDC;m86[ICM1
R5
R0
R6
R7
R8
L0 10406
R9
r1
!s85 0
31
R10
R11
R12
!i113 0
R13
R2
