[INFO]: Run Directory: /openlane/designs/ram/runs/uroosalab
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[WARNING]: PNR_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[WARNING]: SIGNOFF_SDC_FILE is not set. It is recommended to write a custom SDC file for the design. Defaulting to BASE_SDC_FILE
[INFO]: Running Synthesis (log: designs/ram/runs/uroosalab/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/uroosalab/logs/synthesis/2-sta.log)...
[INFO]: Running Initial Floorplanning (log: designs/ram/runs/uroosalab/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 247.02 and height 244.8.
[INFO]: Running IO Placement (log: designs/ram/runs/uroosalab/logs/floorplan/4-io.log)...
[INFO]: Running Tap/Decap Insertion (log: designs/ram/runs/uroosalab/logs/floorplan/5-tap.log)...
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: designs/ram/runs/uroosalab/logs/floorplan/6-pdn.log)...
[INFO]: Running Global Placement (skip_io) (log: designs/ram/runs/uroosalab/logs/placement/6-global_skip_io.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/uroosalab/logs/placement/8-gpl_sta.log)...
[INFO]: Running IO Placement (log: designs/ram/runs/uroosalab/logs/placement/9-io.log)...
[INFO]: Running Global Placement (log: designs/ram/runs/uroosalab/logs/placement/9-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/uroosalab/logs/placement/11-gpl_sta.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: designs/ram/runs/uroosalab/logs/placement/12-resizer.log)...
[INFO]: Running Detailed Placement (log: designs/ram/runs/uroosalab/logs/placement/13-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/uroosalab/logs/placement/14-dpl_sta.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: designs/ram/runs/uroosalab/logs/routing/15-resizer_design.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/uroosalab/logs/routing/16-rsz_design_sta.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: designs/ram/runs/uroosalab/logs/routing/17-resizer_timing.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/uroosalab/logs/routing/18-rsz_timing_sta.log)...
[INFO]: Running Global Routing (log: designs/ram/runs/uroosalab/logs/routing/19-global.log)...
[INFO]: Writing Verilog (log: designs/ram/runs/uroosalab/logs/routing/19-global_write_netlist.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: designs/ram/runs/uroosalab/logs/routing/21-grt_sta.log)...
[INFO]: Running Fill Insertion (log: designs/ram/runs/uroosalab/logs/routing/22-fill.log)...
[INFO]: Running Detailed Routing (log: designs/ram/runs/uroosalab/logs/routing/23-detailed.log)...
[INFO]: No Magic DRC violations after detailed routing.
[INFO]: Checking Wire Lengths (log: designs/ram/runs/uroosalab/logs/routing/24-wire_lengths.log)...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: designs/ram/runs/uroosalab/logs/signoff/25-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/openlane/designs/ram/runs/uroosalab/logs/signoff/25-lef.log)...
[INFO]: Using configuration in 'designs/dff_ram/config.json'...
[INFO]: PDK Root: /root/.volare
[INFO]: Process Design Kit: sky130A
[INFO]: Standard Cell Library: sky130_fd_sc_hd
[INFO]: Optimization Standard Cell Library: sky130_fd_sc_hd
