_min_caml_start:
    addi r2, r2, 8
    stw r2, 0(r3)
    addi r3, r3, 512
    stw r2, 0(r3) 
    halt